
STM32_MultiSensor_FlashStorage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ca0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  08007db0  08007db0  00008db0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800831c  0800831c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800831c  0800831c  0000931c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008324  08008324  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008324  08008324  00009324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008328  08008328  00009328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800832c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000037c  200001d4  08008500  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  08008500  0000a550  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b07  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026d9  00000000  00000000  00012d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  000153e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007a2  00000000  00000000  00015e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001348f  00000000  00000000  000165fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc0e  00000000  00000000  00029a89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000841e9  00000000  00000000  00036697  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba880  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000391c  00000000  00000000  000ba8c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000be1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007d98 	.word	0x08007d98

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007d98 	.word	0x08007d98

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	@ 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d36:	2afd      	cmp	r2, #253	@ 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	@ 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2iz>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001078:	d30f      	bcc.n	800109a <__aeabi_f2iz+0x2a>
 800107a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d90d      	bls.n	80010a0 <__aeabi_f2iz+0x30>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800108c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001090:	fa23 f002 	lsr.w	r0, r3, r2
 8001094:	bf18      	it	ne
 8001096:	4240      	negne	r0, r0
 8001098:	4770      	bx	lr
 800109a:	f04f 0000 	mov.w	r0, #0
 800109e:	4770      	bx	lr
 80010a0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010a4:	d101      	bne.n	80010aa <__aeabi_f2iz+0x3a>
 80010a6:	0242      	lsls	r2, r0, #9
 80010a8:	d105      	bne.n	80010b6 <__aeabi_f2iz+0x46>
 80010aa:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010ae:	bf08      	it	eq
 80010b0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010b4:	4770      	bx	lr
 80010b6:	f04f 0000 	mov.w	r0, #0
 80010ba:	4770      	bx	lr

080010bc <__aeabi_f2uiz>:
 80010bc:	0042      	lsls	r2, r0, #1
 80010be:	d20e      	bcs.n	80010de <__aeabi_f2uiz+0x22>
 80010c0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010c4:	d30b      	bcc.n	80010de <__aeabi_f2uiz+0x22>
 80010c6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010ca:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ce:	d409      	bmi.n	80010e4 <__aeabi_f2uiz+0x28>
 80010d0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010d8:	fa23 f002 	lsr.w	r0, r3, r2
 80010dc:	4770      	bx	lr
 80010de:	f04f 0000 	mov.w	r0, #0
 80010e2:	4770      	bx	lr
 80010e4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010e8:	d101      	bne.n	80010ee <__aeabi_f2uiz+0x32>
 80010ea:	0242      	lsls	r2, r0, #9
 80010ec:	d102      	bne.n	80010f4 <__aeabi_f2uiz+0x38>
 80010ee:	f04f 30ff 	mov.w	r0, #4294967295
 80010f2:	4770      	bx	lr
 80010f4:	f04f 0000 	mov.w	r0, #0
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop

080010fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	2b00      	cmp	r3, #0
 800110c:	db0b      	blt.n	8001126 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	f003 021f 	and.w	r2, r3, #31
 8001114:	4906      	ldr	r1, [pc, #24]	@ (8001130 <__NVIC_EnableIRQ+0x34>)
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	095b      	lsrs	r3, r3, #5
 800111c:	2001      	movs	r0, #1
 800111e:	fa00 f202 	lsl.w	r2, r0, r2
 8001122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr
 8001130:	e000e100 	.word	0xe000e100

08001134 <Button_Init>:

// Current display mode
static volatile DisplayMode_t current_mode = DISPLAY_MODE_TEMP_HUM;

void Button_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  // Enable Clocks
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_AFIOEN;
 8001138:	4b22      	ldr	r3, [pc, #136]	@ (80011c4 <Button_Init+0x90>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a21      	ldr	r2, [pc, #132]	@ (80011c4 <Button_Init+0x90>)
 800113e:	f043 0305 	orr.w	r3, r3, #5
 8001142:	6193      	str	r3, [r2, #24]

  // GPIO Configuration for button
  GPIOA->CRL &= ~(GPIO_CRL_MODE0 | GPIO_CRL_CNF0);
 8001144:	4b20      	ldr	r3, [pc, #128]	@ (80011c8 <Button_Init+0x94>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a1f      	ldr	r2, [pc, #124]	@ (80011c8 <Button_Init+0x94>)
 800114a:	f023 030f 	bic.w	r3, r3, #15
 800114e:	6013      	str	r3, [r2, #0]
  GPIOA->CRL |= GPIO_CRL_CNF0_1;  // Input mode push-pull
 8001150:	4b1d      	ldr	r3, [pc, #116]	@ (80011c8 <Button_Init+0x94>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a1c      	ldr	r2, [pc, #112]	@ (80011c8 <Button_Init+0x94>)
 8001156:	f043 0308 	orr.w	r3, r3, #8
 800115a:	6013      	str	r3, [r2, #0]
  GPIOA->ODR |= GPIO_ODR_ODR0;    // GPIO pull-up
 800115c:	4b1a      	ldr	r3, [pc, #104]	@ (80011c8 <Button_Init+0x94>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	4a19      	ldr	r2, [pc, #100]	@ (80011c8 <Button_Init+0x94>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	60d3      	str	r3, [r2, #12]

  // Connect PA0 to External Interrupt 0
  AFIO->EXTICR[0] &= ~AFIO_EXTICR1_EXTI0;
 8001168:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <Button_Init+0x98>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	4a17      	ldr	r2, [pc, #92]	@ (80011cc <Button_Init+0x98>)
 800116e:	f023 030f 	bic.w	r3, r3, #15
 8001172:	6093      	str	r3, [r2, #8]
  AFIO->EXTICR[0] |= AFIO_EXTICR1_EXTI0_PA;
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <Button_Init+0x98>)
 8001176:	4a15      	ldr	r2, [pc, #84]	@ (80011cc <Button_Init+0x98>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	6093      	str	r3, [r2, #8]

  // Disable interrupt while configuring
  EXTI->IMR &= ~EXTI_IMR_MR0;
 800117c:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <Button_Init+0x9c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a13      	ldr	r2, [pc, #76]	@ (80011d0 <Button_Init+0x9c>)
 8001182:	f023 0301 	bic.w	r3, r3, #1
 8001186:	6013      	str	r3, [r2, #0]

  // Configure trigger edge
  EXTI->FTSR |= EXTI_FTSR_TR0;   // Enable falling edge trigger
 8001188:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <Button_Init+0x9c>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	4a10      	ldr	r2, [pc, #64]	@ (80011d0 <Button_Init+0x9c>)
 800118e:	f043 0301 	orr.w	r3, r3, #1
 8001192:	60d3      	str	r3, [r2, #12]
  EXTI->RTSR &= ~EXTI_RTSR_TR0;  // Disable rising edge
 8001194:	4b0e      	ldr	r3, [pc, #56]	@ (80011d0 <Button_Init+0x9c>)
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	4a0d      	ldr	r2, [pc, #52]	@ (80011d0 <Button_Init+0x9c>)
 800119a:	f023 0301 	bic.w	r3, r3, #1
 800119e:	6093      	str	r3, [r2, #8]

  // Clear any pending interrupt
  EXTI->PR |= EXTI_PR_PR0;
 80011a0:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <Button_Init+0x9c>)
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	4a0a      	ldr	r2, [pc, #40]	@ (80011d0 <Button_Init+0x9c>)
 80011a6:	f043 0301 	orr.w	r3, r3, #1
 80011aa:	6153      	str	r3, [r2, #20]

  // Enable interrupt
  EXTI->IMR |= EXTI_IMR_MR0;
 80011ac:	4b08      	ldr	r3, [pc, #32]	@ (80011d0 <Button_Init+0x9c>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a07      	ldr	r2, [pc, #28]	@ (80011d0 <Button_Init+0x9c>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6013      	str	r3, [r2, #0]

  NVIC_EnableIRQ(EXTI0_IRQn);
 80011b8:	2006      	movs	r0, #6
 80011ba:	f7ff ff9f 	bl	80010fc <__NVIC_EnableIRQ>
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40010800 	.word	0x40010800
 80011cc:	40010000 	.word	0x40010000
 80011d0:	40010400 	.word	0x40010400

080011d4 <Button_GetMode>:

DisplayMode_t Button_GetMode(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return current_mode;
 80011d8:	4b03      	ldr	r3, [pc, #12]	@ (80011e8 <Button_GetMode+0x14>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	b2db      	uxtb	r3, r3
}
 80011de:	4618      	mov	r0, r3
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	200001f0 	.word	0x200001f0

080011ec <Button_NextMode>:

// Change to next mode
void Button_NextMode(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  current_mode++;
 80011f0:	4b16      	ldr	r3, [pc, #88]	@ (800124c <Button_NextMode+0x60>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	3301      	adds	r3, #1
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4b14      	ldr	r3, [pc, #80]	@ (800124c <Button_NextMode+0x60>)
 80011fc:	701a      	strb	r2, [r3, #0]
  if(current_mode >= DISPLAY_MODE_COUNT)
 80011fe:	4b13      	ldr	r3, [pc, #76]	@ (800124c <Button_NextMode+0x60>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	b2db      	uxtb	r3, r3
 8001204:	2b02      	cmp	r3, #2
 8001206:	d902      	bls.n	800120e <Button_NextMode+0x22>
  {
    current_mode = DISPLAY_MODE_TEMP_HUM;
 8001208:	4b10      	ldr	r3, [pc, #64]	@ (800124c <Button_NextMode+0x60>)
 800120a:	2200      	movs	r2, #0
 800120c:	701a      	strb	r2, [r3, #0]
  }

  // Debug message
  USART1_SendString("Mode changed to: ");
 800120e:	4810      	ldr	r0, [pc, #64]	@ (8001250 <Button_NextMode+0x64>)
 8001210:	f001 fee4 	bl	8002fdc <USART1_SendString>
  switch(current_mode)
 8001214:	4b0d      	ldr	r3, [pc, #52]	@ (800124c <Button_NextMode+0x60>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	2b02      	cmp	r3, #2
 800121c:	d00e      	beq.n	800123c <Button_NextMode+0x50>
 800121e:	2b02      	cmp	r3, #2
 8001220:	dc10      	bgt.n	8001244 <Button_NextMode+0x58>
 8001222:	2b00      	cmp	r3, #0
 8001224:	d002      	beq.n	800122c <Button_NextMode+0x40>
 8001226:	2b01      	cmp	r3, #1
 8001228:	d004      	beq.n	8001234 <Button_NextMode+0x48>
      break;
    case DISPLAY_MODE_GYRO:
      USART1_SendString("Gyroscope\r\n");
      break;
    default:
      break;
 800122a:	e00b      	b.n	8001244 <Button_NextMode+0x58>
      USART1_SendString("Temperature/Humidity\r\n");
 800122c:	4809      	ldr	r0, [pc, #36]	@ (8001254 <Button_NextMode+0x68>)
 800122e:	f001 fed5 	bl	8002fdc <USART1_SendString>
      break;
 8001232:	e008      	b.n	8001246 <Button_NextMode+0x5a>
      USART1_SendString("Accelerometer\r\n");
 8001234:	4808      	ldr	r0, [pc, #32]	@ (8001258 <Button_NextMode+0x6c>)
 8001236:	f001 fed1 	bl	8002fdc <USART1_SendString>
      break;
 800123a:	e004      	b.n	8001246 <Button_NextMode+0x5a>
      USART1_SendString("Gyroscope\r\n");
 800123c:	4807      	ldr	r0, [pc, #28]	@ (800125c <Button_NextMode+0x70>)
 800123e:	f001 fecd 	bl	8002fdc <USART1_SendString>
      break;
 8001242:	e000      	b.n	8001246 <Button_NextMode+0x5a>
      break;
 8001244:	bf00      	nop
  }
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200001f0 	.word	0x200001f0
 8001250:	08007db0 	.word	0x08007db0
 8001254:	08007dc4 	.word	0x08007dc4
 8001258:	08007ddc 	.word	0x08007ddc
 800125c:	08007dec 	.word	0x08007dec

08001260 <TIMER4_Init>:

void TIMER4_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
  // Enable TIM4 clock
  RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <TIMER4_Init+0x68>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	4a17      	ldr	r2, [pc, #92]	@ (80012c8 <TIMER4_Init+0x68>)
 800126c:	f043 0304 	orr.w	r3, r3, #4
 8001270:	61d3      	str	r3, [r2, #28]

  // Small delay for clock to stabilize
  for(volatile int i = 0; i < 10; i++);
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	e002      	b.n	800127e <TIMER4_Init+0x1e>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3301      	adds	r3, #1
 800127c:	607b      	str	r3, [r7, #4]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b09      	cmp	r3, #9
 8001282:	ddf9      	ble.n	8001278 <TIMER4_Init+0x18>

  // Configure for 0.1ms resolution at 72MHz
  TIM4->PSC = 7200 - 1;     // Prescaler = 7199
 8001284:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <TIMER4_Init+0x6c>)
 8001286:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800128a:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM4->ARR = 500 - 1;      // 500 ticks = 50ms
 800128c:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <TIMER4_Init+0x6c>)
 800128e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001292:	62da      	str	r2, [r3, #44]	@ 0x2c

  // Enable interrupt
  TIM4->DIER |= TIM_DIER_UIE;
 8001294:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <TIMER4_Init+0x6c>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	4a0c      	ldr	r2, [pc, #48]	@ (80012cc <TIMER4_Init+0x6c>)
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	60d3      	str	r3, [r2, #12]

  // Clear any pending interrupt flags
  TIM4->SR &= ~TIM_SR_UIF;
 80012a0:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <TIMER4_Init+0x6c>)
 80012a2:	691b      	ldr	r3, [r3, #16]
 80012a4:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <TIMER4_Init+0x6c>)
 80012a6:	f023 0301 	bic.w	r3, r3, #1
 80012aa:	6113      	str	r3, [r2, #16]

  // Button external interrupt will enable the timer
  TIM4->CR1 &= ~TIM_CR1_CEN;
 80012ac:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <TIMER4_Init+0x6c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a06      	ldr	r2, [pc, #24]	@ (80012cc <TIMER4_Init+0x6c>)
 80012b2:	f023 0301 	bic.w	r3, r3, #1
 80012b6:	6013      	str	r3, [r2, #0]

  // Enable TIM4 interrupt in NVIC
  NVIC_EnableIRQ(TIM4_IRQn);
 80012b8:	201e      	movs	r0, #30
 80012ba:	f7ff ff1f 	bl	80010fc <__NVIC_EnableIRQ>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40000800 	.word	0x40000800

080012d0 <EXTI0_IRQHandler>:

// EXTI0 Interrupt Handler
void EXTI0_IRQHandler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  if(EXTI->PR & EXTI_PR_PR0)
 80012d4:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <EXTI0_IRQHandler+0x50>)
 80012d6:	695b      	ldr	r3, [r3, #20]
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d01a      	beq.n	8001316 <EXTI0_IRQHandler+0x46>
  {
    EXTI->IMR &= ~EXTI_IMR_MR0;
 80012e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <EXTI0_IRQHandler+0x50>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001320 <EXTI0_IRQHandler+0x50>)
 80012e6:	f023 0301 	bic.w	r3, r3, #1
 80012ea:	6013      	str	r3, [r2, #0]
    EXTI->PR |= EXTI_PR_PR0;
 80012ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <EXTI0_IRQHandler+0x50>)
 80012ee:	695b      	ldr	r3, [r3, #20]
 80012f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001320 <EXTI0_IRQHandler+0x50>)
 80012f2:	f043 0301 	orr.w	r3, r3, #1
 80012f6:	6153      	str	r3, [r2, #20]

    TIM4->CNT = 0;
 80012f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <EXTI0_IRQHandler+0x54>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM4->SR &= ~TIM_SR_UIF;
 80012fe:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <EXTI0_IRQHandler+0x54>)
 8001300:	691b      	ldr	r3, [r3, #16]
 8001302:	4a08      	ldr	r2, [pc, #32]	@ (8001324 <EXTI0_IRQHandler+0x54>)
 8001304:	f023 0301 	bic.w	r3, r3, #1
 8001308:	6113      	str	r3, [r2, #16]
    TIM4->CR1 |= TIM_CR1_CEN;
 800130a:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <EXTI0_IRQHandler+0x54>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a05      	ldr	r2, [pc, #20]	@ (8001324 <EXTI0_IRQHandler+0x54>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	6013      	str	r3, [r2, #0]
  }
}
 8001316:	bf00      	nop
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40010400 	.word	0x40010400
 8001324:	40000800 	.word	0x40000800

08001328 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  if(TIM4->SR & TIM_SR_UIF)
 800132c:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <TIM4_IRQHandler+0x48>)
 800132e:	691b      	ldr	r3, [r3, #16]
 8001330:	f003 0301 	and.w	r3, r3, #1
 8001334:	2b00      	cmp	r3, #0
 8001336:	d019      	beq.n	800136c <TIM4_IRQHandler+0x44>
  {

    TIM4->CR1 &= ~TIM_CR1_CEN;
 8001338:	4b0d      	ldr	r3, [pc, #52]	@ (8001370 <TIM4_IRQHandler+0x48>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a0c      	ldr	r2, [pc, #48]	@ (8001370 <TIM4_IRQHandler+0x48>)
 800133e:	f023 0301 	bic.w	r3, r3, #1
 8001342:	6013      	str	r3, [r2, #0]

    if(!(GPIOA->IDR & GPIO_IDR_IDR0))
 8001344:	4b0b      	ldr	r3, [pc, #44]	@ (8001374 <TIM4_IRQHandler+0x4c>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	2b00      	cmp	r3, #0
 800134e:	d101      	bne.n	8001354 <TIM4_IRQHandler+0x2c>
    {
      Button_NextMode();
 8001350:	f7ff ff4c 	bl	80011ec <Button_NextMode>
    else
    {
      // Do Nothing
    }

    EXTI->IMR |= EXTI_IMR_MR0;
 8001354:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <TIM4_IRQHandler+0x50>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a07      	ldr	r2, [pc, #28]	@ (8001378 <TIM4_IRQHandler+0x50>)
 800135a:	f043 0301 	orr.w	r3, r3, #1
 800135e:	6013      	str	r3, [r2, #0]
    TIM4->SR &= ~TIM_SR_UIF;
 8001360:	4b03      	ldr	r3, [pc, #12]	@ (8001370 <TIM4_IRQHandler+0x48>)
 8001362:	691b      	ldr	r3, [r3, #16]
 8001364:	4a02      	ldr	r2, [pc, #8]	@ (8001370 <TIM4_IRQHandler+0x48>)
 8001366:	f023 0301 	bic.w	r3, r3, #1
 800136a:	6113      	str	r3, [r2, #16]
  }
}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40000800 	.word	0x40000800
 8001374:	40010800 	.word	0x40010800
 8001378:	40010400 	.word	0x40010400

0800137c <DS18B20_Init>:
#define DS18B20_CMD_READ_SCRATCHPAD   0xBE

volatile DS18B20_Data_t ds18b20_data = {0, 0};

void DS18B20_Init(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  // Enable GPIOB Clock
  RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8001380:	4b0f      	ldr	r3, [pc, #60]	@ (80013c0 <DS18B20_Init+0x44>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	4a0e      	ldr	r2, [pc, #56]	@ (80013c0 <DS18B20_Init+0x44>)
 8001386:	f043 0308 	orr.w	r3, r3, #8
 800138a:	6193      	str	r3, [r2, #24]

  // Set as output, High initially
  DS18B20_GPIO->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);
 800138c:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <DS18B20_Init+0x48>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a0c      	ldr	r2, [pc, #48]	@ (80013c4 <DS18B20_Init+0x48>)
 8001392:	f023 030f 	bic.w	r3, r3, #15
 8001396:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_CNF0_0;   // General purpose output open drain
 8001398:	4b0a      	ldr	r3, [pc, #40]	@ (80013c4 <DS18B20_Init+0x48>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a09      	ldr	r2, [pc, #36]	@ (80013c4 <DS18B20_Init+0x48>)
 800139e:	f043 0304 	orr.w	r3, r3, #4
 80013a2:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_MODE0_0;  // 10 MHz
 80013a4:	4b07      	ldr	r3, [pc, #28]	@ (80013c4 <DS18B20_Init+0x48>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a06      	ldr	r2, [pc, #24]	@ (80013c4 <DS18B20_Init+0x48>)
 80013aa:	f043 0301 	orr.w	r3, r3, #1
 80013ae:	6013      	str	r3, [r2, #0]
  DS18B20_HIGH(); // Pin high
 80013b0:	4b04      	ldr	r3, [pc, #16]	@ (80013c4 <DS18B20_Init+0x48>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	611a      	str	r2, [r3, #16]
}
 80013b6:	bf00      	nop
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bc80      	pop	{r7}
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40021000 	.word	0x40021000
 80013c4:	40010c00 	.word	0x40010c00

080013c8 <DS18B20_Reset>:

int DS18B20_Reset(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
  int presence = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
  uint32_t timeout;

  // Set as output, pull low for reset pulse
  DS18B20_GPIO->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);
 80013d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001488 <DS18B20_Reset+0xc0>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a2c      	ldr	r2, [pc, #176]	@ (8001488 <DS18B20_Reset+0xc0>)
 80013d8:	f023 030f 	bic.w	r3, r3, #15
 80013dc:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_CNF0_0;   // General purpose output open drain
 80013de:	4b2a      	ldr	r3, [pc, #168]	@ (8001488 <DS18B20_Reset+0xc0>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a29      	ldr	r2, [pc, #164]	@ (8001488 <DS18B20_Reset+0xc0>)
 80013e4:	f043 0304 	orr.w	r3, r3, #4
 80013e8:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_MODE0_0;  // 10 MHz
 80013ea:	4b27      	ldr	r3, [pc, #156]	@ (8001488 <DS18B20_Reset+0xc0>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a26      	ldr	r2, [pc, #152]	@ (8001488 <DS18B20_Reset+0xc0>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6013      	str	r3, [r2, #0]

  DS18B20_LOW();
 80013f6:	4b24      	ldr	r3, [pc, #144]	@ (8001488 <DS18B20_Reset+0xc0>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	615a      	str	r2, [r3, #20]
  DWT_Delay_us(500);  // 500s reset pulse (>480s)
 80013fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001400:	f000 f972 	bl	80016e8 <DWT_Delay_us>

  // Set as input (release line), enable pull-up
  DS18B20_GPIO->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);
 8001404:	4b20      	ldr	r3, [pc, #128]	@ (8001488 <DS18B20_Reset+0xc0>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a1f      	ldr	r2, [pc, #124]	@ (8001488 <DS18B20_Reset+0xc0>)
 800140a:	f023 030f 	bic.w	r3, r3, #15
 800140e:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_CNF0_1;  // Input with pull-up
 8001410:	4b1d      	ldr	r3, [pc, #116]	@ (8001488 <DS18B20_Reset+0xc0>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a1c      	ldr	r2, [pc, #112]	@ (8001488 <DS18B20_Reset+0xc0>)
 8001416:	f043 0308 	orr.w	r3, r3, #8
 800141a:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->ODR |= (1 << DS18B20_PIN);  // Pull-up enabled
 800141c:	4b1a      	ldr	r3, [pc, #104]	@ (8001488 <DS18B20_Reset+0xc0>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	4a19      	ldr	r2, [pc, #100]	@ (8001488 <DS18B20_Reset+0xc0>)
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	60d3      	str	r3, [r2, #12]

  // Wait for sensor to respond with timeout
  timeout = 100;  // About 100s timeout
 8001428:	2364      	movs	r3, #100	@ 0x64
 800142a:	603b      	str	r3, [r7, #0]
  while(DS18B20_READ() && timeout--)  // Wait for line to go low
 800142c:	e002      	b.n	8001434 <DS18B20_Reset+0x6c>
  {
    DWT_Delay_us(1);
 800142e:	2001      	movs	r0, #1
 8001430:	f000 f95a 	bl	80016e8 <DWT_Delay_us>
  while(DS18B20_READ() && timeout--)  // Wait for line to go low
 8001434:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <DS18B20_Reset+0xc0>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f003 0301 	and.w	r3, r3, #1
 800143c:	2b00      	cmp	r3, #0
 800143e:	d004      	beq.n	800144a <DS18B20_Reset+0x82>
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	1e5a      	subs	r2, r3, #1
 8001444:	603a      	str	r2, [r7, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d1f1      	bne.n	800142e <DS18B20_Reset+0x66>
  }

  if(!DS18B20_READ())  // Line is low (presence detected)
 800144a:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <DS18B20_Reset+0xc0>)
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	2b00      	cmp	r3, #0
 8001454:	d113      	bne.n	800147e <DS18B20_Reset+0xb6>
  {
    presence = 1;
 8001456:	2301      	movs	r3, #1
 8001458:	607b      	str	r3, [r7, #4]

    // Wait for presence pulse to end (max 240s)
    timeout = 300;
 800145a:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800145e:	603b      	str	r3, [r7, #0]
    while(!DS18B20_READ() && timeout--)
 8001460:	e002      	b.n	8001468 <DS18B20_Reset+0xa0>
    {
      DWT_Delay_us(1);
 8001462:	2001      	movs	r0, #1
 8001464:	f000 f940 	bl	80016e8 <DWT_Delay_us>
    while(!DS18B20_READ() && timeout--)
 8001468:	4b07      	ldr	r3, [pc, #28]	@ (8001488 <DS18B20_Reset+0xc0>)
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	2b00      	cmp	r3, #0
 8001472:	d104      	bne.n	800147e <DS18B20_Reset+0xb6>
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	1e5a      	subs	r2, r3, #1
 8001478:	603a      	str	r2, [r7, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1f1      	bne.n	8001462 <DS18B20_Reset+0x9a>
    }
  }

  return presence;
 800147e:	687b      	ldr	r3, [r7, #4]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40010c00 	.word	0x40010c00

0800148c <DS18B20_WriteBit>:

void DS18B20_WriteBit(int bit)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  // Set as output
  DS18B20_GPIO->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);
 8001494:	4b26      	ldr	r3, [pc, #152]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a25      	ldr	r2, [pc, #148]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 800149a:	f023 030f 	bic.w	r3, r3, #15
 800149e:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_CNF0_0;   // General purpose output open drain
 80014a0:	4b23      	ldr	r3, [pc, #140]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a22      	ldr	r2, [pc, #136]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014a6:	f043 0304 	orr.w	r3, r3, #4
 80014aa:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_MODE0_0;  // 10 MHz
 80014ac:	4b20      	ldr	r3, [pc, #128]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a1f      	ldr	r2, [pc, #124]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014b2:	f043 0301 	orr.w	r3, r3, #1
 80014b6:	6013      	str	r3, [r2, #0]

  DS18B20_LOW();  // Start time slot
 80014b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	615a      	str	r2, [r3, #20]

  if(bit)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d018      	beq.n	80014f6 <DS18B20_WriteBit+0x6a>
  {
    // Write 1: release within 15s
    DWT_Delay_us(2);
 80014c4:	2002      	movs	r0, #2
 80014c6:	f000 f90f 	bl	80016e8 <DWT_Delay_us>
    DS18B20_GPIO->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);
 80014ca:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a18      	ldr	r2, [pc, #96]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014d0:	f023 030f 	bic.w	r3, r3, #15
 80014d4:	6013      	str	r3, [r2, #0]
    DS18B20_GPIO->CRL |= GPIO_CRL_CNF0_1;  // Input with pull-up
 80014d6:	4b16      	ldr	r3, [pc, #88]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a15      	ldr	r2, [pc, #84]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014dc:	f043 0308 	orr.w	r3, r3, #8
 80014e0:	6013      	str	r3, [r2, #0]
    DS18B20_GPIO->ODR |= (1 << DS18B20_PIN);
 80014e2:	4b13      	ldr	r3, [pc, #76]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	4a12      	ldr	r2, [pc, #72]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	60d3      	str	r3, [r2, #12]
    DWT_Delay_us(60);
 80014ee:	203c      	movs	r0, #60	@ 0x3c
 80014f0:	f000 f8fa 	bl	80016e8 <DWT_Delay_us>
    DS18B20_GPIO->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);
    DS18B20_GPIO->CRL |= GPIO_CRL_CNF0_1;  // Input with pull-up
    DS18B20_GPIO->ODR |= (1 << DS18B20_PIN);
    DWT_Delay_us(2);
  }
}
 80014f4:	e017      	b.n	8001526 <DS18B20_WriteBit+0x9a>
    DWT_Delay_us(60);
 80014f6:	203c      	movs	r0, #60	@ 0x3c
 80014f8:	f000 f8f6 	bl	80016e8 <DWT_Delay_us>
    DS18B20_GPIO->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);
 80014fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a0b      	ldr	r2, [pc, #44]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 8001502:	f023 030f 	bic.w	r3, r3, #15
 8001506:	6013      	str	r3, [r2, #0]
    DS18B20_GPIO->CRL |= GPIO_CRL_CNF0_1;  // Input with pull-up
 8001508:	4b09      	ldr	r3, [pc, #36]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a08      	ldr	r2, [pc, #32]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 800150e:	f043 0308 	orr.w	r3, r3, #8
 8001512:	6013      	str	r3, [r2, #0]
    DS18B20_GPIO->ODR |= (1 << DS18B20_PIN);
 8001514:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	4a05      	ldr	r2, [pc, #20]	@ (8001530 <DS18B20_WriteBit+0xa4>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	60d3      	str	r3, [r2, #12]
    DWT_Delay_us(2);
 8001520:	2002      	movs	r0, #2
 8001522:	f000 f8e1 	bl	80016e8 <DWT_Delay_us>
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40010c00 	.word	0x40010c00

08001534 <DS18B20_ReadBit>:

int DS18B20_ReadBit(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
  int bit;

  // Set as output to start read slot
  DS18B20_GPIO->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);
 800153a:	4b1e      	ldr	r3, [pc, #120]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a1d      	ldr	r2, [pc, #116]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 8001540:	f023 030f 	bic.w	r3, r3, #15
 8001544:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_CNF0_0;  // Output open-drain
 8001546:	4b1b      	ldr	r3, [pc, #108]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a1a      	ldr	r2, [pc, #104]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 800154c:	f043 0304 	orr.w	r3, r3, #4
 8001550:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_MODE0_0;
 8001552:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a17      	ldr	r2, [pc, #92]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6013      	str	r3, [r2, #0]

  DS18B20_LOW();
 800155e:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 8001560:	2201      	movs	r2, #1
 8001562:	615a      	str	r2, [r3, #20]
  DWT_Delay_us(2);  // Hold low min 1s
 8001564:	2002      	movs	r0, #2
 8001566:	f000 f8bf 	bl	80016e8 <DWT_Delay_us>

  DS18B20_HIGH();
 800156a:	4b12      	ldr	r3, [pc, #72]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 800156c:	2201      	movs	r2, #1
 800156e:	611a      	str	r2, [r3, #16]

  // Set as input, sensor takes over
  DS18B20_GPIO->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);
 8001570:	4b10      	ldr	r3, [pc, #64]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a0f      	ldr	r2, [pc, #60]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 8001576:	f023 030f 	bic.w	r3, r3, #15
 800157a:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->CRL |= GPIO_CRL_CNF0_1;  // Input with pull-up
 800157c:	4b0d      	ldr	r3, [pc, #52]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a0c      	ldr	r2, [pc, #48]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 8001582:	f043 0308 	orr.w	r3, r3, #8
 8001586:	6013      	str	r3, [r2, #0]
  DS18B20_GPIO->ODR |= (1 << DS18B20_PIN);
 8001588:	4b0a      	ldr	r3, [pc, #40]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	4a09      	ldr	r2, [pc, #36]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	60d3      	str	r3, [r2, #12]

  DWT_Delay_us(10);  // Sample within 15s
 8001594:	200a      	movs	r0, #10
 8001596:	f000 f8a7 	bl	80016e8 <DWT_Delay_us>

  bit = DS18B20_READ();
 800159a:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <DS18B20_ReadBit+0x80>)
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	607b      	str	r3, [r7, #4]

  DWT_Delay_us(50);  // Complete the 60s slot
 80015a4:	2032      	movs	r0, #50	@ 0x32
 80015a6:	f000 f89f 	bl	80016e8 <DWT_Delay_us>

  return bit;
 80015aa:	687b      	ldr	r3, [r7, #4]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40010c00 	.word	0x40010c00

080015b8 <DS18B20_WriteByte>:

void DS18B20_WriteByte(uint8_t data)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
  for(int i = 0; i < 8; i++)
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	e00b      	b.n	80015e0 <DS18B20_WriteByte+0x28>
  {
    DS18B20_WriteBit(data & 0x01);
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff ff5c 	bl	800148c <DS18B20_WriteBit>
    data >>= 1;
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	085b      	lsrs	r3, r3, #1
 80015d8:	71fb      	strb	r3, [r7, #7]
  for(int i = 0; i < 8; i++)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	3301      	adds	r3, #1
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	2b07      	cmp	r3, #7
 80015e4:	ddf0      	ble.n	80015c8 <DS18B20_WriteByte+0x10>
  }
}
 80015e6:	bf00      	nop
 80015e8:	bf00      	nop
 80015ea:	3710      	adds	r7, #16
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <DS18B20_ReadByte>:

uint8_t DS18B20_ReadByte(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
  uint8_t data = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	71fb      	strb	r3, [r7, #7]

  for(int i = 0; i < 8; i++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	603b      	str	r3, [r7, #0]
 80015fe:	e00e      	b.n	800161e <DS18B20_ReadByte+0x2e>
  {
    data >>= 1;
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	085b      	lsrs	r3, r3, #1
 8001604:	71fb      	strb	r3, [r7, #7]
    if(DS18B20_ReadBit())
 8001606:	f7ff ff95 	bl	8001534 <DS18B20_ReadBit>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <DS18B20_ReadByte+0x28>
    {
      data |= 0x80;
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001616:	71fb      	strb	r3, [r7, #7]
  for(int i = 0; i < 8; i++)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	3301      	adds	r3, #1
 800161c:	603b      	str	r3, [r7, #0]
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	2b07      	cmp	r3, #7
 8001622:	dded      	ble.n	8001600 <DS18B20_ReadByte+0x10>
    }
  }

  return data;
 8001624:	79fb      	ldrb	r3, [r7, #7]
}
 8001626:	4618      	mov	r0, r3
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <DS18B20_ReadTemperature>:

float DS18B20_ReadTemperature(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
  uint8_t lsb, msb;
  int16_t raw;

  if(!DS18B20_Reset())
 8001636:	f7ff fec7 	bl	80013c8 <DS18B20_Reset>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <DS18B20_ReadTemperature+0x14>
    return -999.0f;
 8001640:	4b13      	ldr	r3, [pc, #76]	@ (8001690 <DS18B20_ReadTemperature+0x60>)
 8001642:	e021      	b.n	8001688 <DS18B20_ReadTemperature+0x58>

  DS18B20_WriteByte(DS18B20_CMD_SKIP_ROM);
 8001644:	20cc      	movs	r0, #204	@ 0xcc
 8001646:	f7ff ffb7 	bl	80015b8 <DS18B20_WriteByte>
  DS18B20_WriteByte(DS18B20_CMD_READ_SCRATCHPAD);
 800164a:	20be      	movs	r0, #190	@ 0xbe
 800164c:	f7ff ffb4 	bl	80015b8 <DS18B20_WriteByte>

  lsb = DS18B20_ReadByte();
 8001650:	f7ff ffce 	bl	80015f0 <DS18B20_ReadByte>
 8001654:	4603      	mov	r3, r0
 8001656:	71fb      	strb	r3, [r7, #7]
  msb = DS18B20_ReadByte();
 8001658:	f7ff ffca 	bl	80015f0 <DS18B20_ReadByte>
 800165c:	4603      	mov	r3, r0
 800165e:	71bb      	strb	r3, [r7, #6]

  raw = (msb << 8) | lsb;
 8001660:	79bb      	ldrb	r3, [r7, #6]
 8001662:	b21b      	sxth	r3, r3
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	b21a      	sxth	r2, r3
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	b21b      	sxth	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	80bb      	strh	r3, [r7, #4]
  return raw * 0.0625f;
 8001670:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fae1 	bl	8000c3c <__aeabi_i2f>
 800167a:	4603      	mov	r3, r0
 800167c:	f04f 5176 	mov.w	r1, #1031798784	@ 0x3d800000
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff fb2f 	bl	8000ce4 <__aeabi_fmul>
 8001686:	4603      	mov	r3, r0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	c479c000 	.word	0xc479c000

08001694 <DS18B20_StartConversion>:

void DS18B20_StartConversion(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  if(!DS18B20_Reset())
 8001698:	f7ff fe96 	bl	80013c8 <DS18B20_Reset>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d006      	beq.n	80016b0 <DS18B20_StartConversion+0x1c>
    return;

  DS18B20_WriteByte(DS18B20_CMD_SKIP_ROM);
 80016a2:	20cc      	movs	r0, #204	@ 0xcc
 80016a4:	f7ff ff88 	bl	80015b8 <DS18B20_WriteByte>
  DS18B20_WriteByte(DS18B20_CMD_CONVERT_T);
 80016a8:	2044      	movs	r0, #68	@ 0x44
 80016aa:	f7ff ff85 	bl	80015b8 <DS18B20_WriteByte>
 80016ae:	e000      	b.n	80016b2 <DS18B20_StartConversion+0x1e>
    return;
 80016b0:	bf00      	nop
}
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <DWT_Init>:
// DWT cycle counter
#define DWT_CYCCNT_R  (DWT->CYCCNT)

// Initialize DWT cycle counter
void DWT_Init(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  // Enable trace and debug
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80016b8:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <DWT_Init+0x2c>)
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	4a08      	ldr	r2, [pc, #32]	@ (80016e0 <DWT_Init+0x2c>)
 80016be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016c2:	60d3      	str	r3, [r2, #12]

  // Reset cycle counter
  DWT->CYCCNT = 0;
 80016c4:	4b07      	ldr	r3, [pc, #28]	@ (80016e4 <DWT_Init+0x30>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	605a      	str	r2, [r3, #4]

  // Enable cycle counter
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80016ca:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <DWT_Init+0x30>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a05      	ldr	r2, [pc, #20]	@ (80016e4 <DWT_Init+0x30>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6013      	str	r3, [r2, #0]
}
 80016d6:	bf00      	nop
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	e000edf0 	.word	0xe000edf0
 80016e4:	e0001000 	.word	0xe0001000

080016e8 <DWT_Delay_us>:

// Delay for microseconds using DWT
void DWT_Delay_us(uint32_t us)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock / 1000000) * us;
 80016f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001728 <DWT_Delay_us+0x40>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a0d      	ldr	r2, [pc, #52]	@ (800172c <DWT_Delay_us+0x44>)
 80016f6:	fba2 2303 	umull	r2, r3, r2, r3
 80016fa:	0c9a      	lsrs	r2, r3, #18
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	fb02 f303 	mul.w	r3, r2, r3
 8001702:	60fb      	str	r3, [r7, #12]
  uint32_t start = DWT_CYCCNT_R;
 8001704:	4b0a      	ldr	r3, [pc, #40]	@ (8001730 <DWT_Delay_us+0x48>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	60bb      	str	r3, [r7, #8]

  while((DWT_CYCCNT_R - start) < cycles);
 800170a:	bf00      	nop
 800170c:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <DWT_Delay_us+0x48>)
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	429a      	cmp	r2, r3
 8001718:	d8f8      	bhi.n	800170c <DWT_Delay_us+0x24>
}
 800171a:	bf00      	nop
 800171c:	bf00      	nop
 800171e:	3714      	adds	r7, #20
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	20000000 	.word	0x20000000
 800172c:	431bde83 	.word	0x431bde83
 8001730:	e0001000 	.word	0xe0001000

08001734 <DWT_Delay_ms>:

// Delay for milliseconds using DWT
void DWT_Delay_ms(uint32_t ms)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  while(ms--)
 800173c:	e003      	b.n	8001746 <DWT_Delay_ms+0x12>
  {
    DWT_Delay_us(1000);
 800173e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001742:	f7ff ffd1 	bl	80016e8 <DWT_Delay_us>
  while(ms--)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	1e5a      	subs	r2, r3, #1
 800174a:	607a      	str	r2, [r7, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1f6      	bne.n	800173e <DWT_Delay_ms+0xa>
  }
}
 8001750:	bf00      	nop
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
	...

0800175c <I2C2_Init>:

#include "stm32f103xb.h"
#include "i2c2.h"

void I2C2_Init(void)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
  // Enable Clocks
  RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN;
 8001762:	4b37      	ldr	r3, [pc, #220]	@ (8001840 <I2C2_Init+0xe4>)
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	4a36      	ldr	r2, [pc, #216]	@ (8001840 <I2C2_Init+0xe4>)
 8001768:	f043 0309 	orr.w	r3, r3, #9
 800176c:	6193      	str	r3, [r2, #24]

  // Enable I2C2 peripheral
  RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 800176e:	4b34      	ldr	r3, [pc, #208]	@ (8001840 <I2C2_Init+0xe4>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	4a33      	ldr	r2, [pc, #204]	@ (8001840 <I2C2_Init+0xe4>)
 8001774:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001778:	61d3      	str	r3, [r2, #28]

  // GPIO Configuration for I2C2
  // PB10 SCL
  GPIOB->CRH &= ~(GPIO_CRH_CNF10 | GPIO_CRH_MODE10);
 800177a:	4b32      	ldr	r3, [pc, #200]	@ (8001844 <I2C2_Init+0xe8>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	4a31      	ldr	r2, [pc, #196]	@ (8001844 <I2C2_Init+0xe8>)
 8001780:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001784:	6053      	str	r3, [r2, #4]
  GPIOB->CRH |= GPIO_CRH_MODE10_1;      // 2 MHz output
 8001786:	4b2f      	ldr	r3, [pc, #188]	@ (8001844 <I2C2_Init+0xe8>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	4a2e      	ldr	r2, [pc, #184]	@ (8001844 <I2C2_Init+0xe8>)
 800178c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001790:	6053      	str	r3, [r2, #4]
  GPIOB->CRH |= GPIO_CRH_CNF10_0 | GPIO_CRH_CNF10_1;  // Alternate function open drain
 8001792:	4b2c      	ldr	r3, [pc, #176]	@ (8001844 <I2C2_Init+0xe8>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	4a2b      	ldr	r2, [pc, #172]	@ (8001844 <I2C2_Init+0xe8>)
 8001798:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 800179c:	6053      	str	r3, [r2, #4]

  // PB11 SDA
  GPIOB->CRH &= ~(GPIO_CRH_CNF11 | GPIO_CRH_MODE11);
 800179e:	4b29      	ldr	r3, [pc, #164]	@ (8001844 <I2C2_Init+0xe8>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	4a28      	ldr	r2, [pc, #160]	@ (8001844 <I2C2_Init+0xe8>)
 80017a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80017a8:	6053      	str	r3, [r2, #4]
  GPIOB->CRH |= GPIO_CRH_MODE11_1;      // 2 MHz output
 80017aa:	4b26      	ldr	r3, [pc, #152]	@ (8001844 <I2C2_Init+0xe8>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	4a25      	ldr	r2, [pc, #148]	@ (8001844 <I2C2_Init+0xe8>)
 80017b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80017b4:	6053      	str	r3, [r2, #4]
  GPIOB->CRH |= GPIO_CRH_CNF11_0 | GPIO_CRH_CNF11_1;  // Alternate function open drain
 80017b6:	4b23      	ldr	r3, [pc, #140]	@ (8001844 <I2C2_Init+0xe8>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	4a22      	ldr	r2, [pc, #136]	@ (8001844 <I2C2_Init+0xe8>)
 80017bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017c0:	6053      	str	r3, [r2, #4]

  // I2C Configuration
  // Reset I2C2
  I2C2->CR1 |= I2C_CR1_SWRST;
 80017c2:	4b21      	ldr	r3, [pc, #132]	@ (8001848 <I2C2_Init+0xec>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a20      	ldr	r2, [pc, #128]	@ (8001848 <I2C2_Init+0xec>)
 80017c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017cc:	6013      	str	r3, [r2, #0]
  for(volatile int i = 0; i < 100; i++);
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	e002      	b.n	80017da <I2C2_Init+0x7e>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3301      	adds	r3, #1
 80017d8:	607b      	str	r3, [r7, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b63      	cmp	r3, #99	@ 0x63
 80017de:	ddf9      	ble.n	80017d4 <I2C2_Init+0x78>
  I2C2->CR1 &= ~I2C_CR1_SWRST;
 80017e0:	4b19      	ldr	r3, [pc, #100]	@ (8001848 <I2C2_Init+0xec>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a18      	ldr	r2, [pc, #96]	@ (8001848 <I2C2_Init+0xec>)
 80017e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80017ea:	6013      	str	r3, [r2, #0]

  // APB1 Clock Speed
  I2C2->CR2 |= 36;  // 36 MHz
 80017ec:	4b16      	ldr	r3, [pc, #88]	@ (8001848 <I2C2_Init+0xec>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	4a15      	ldr	r2, [pc, #84]	@ (8001848 <I2C2_Init+0xec>)
 80017f2:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 80017f6:	6053      	str	r3, [r2, #4]

  // Configure for 100kHz I2C
  // CCR = APB1 clock / (2 * desired speed) for standard mode
  I2C2->CCR = 180;        // 36MHz / (2 * 100kHz) = 180
 80017f8:	4b13      	ldr	r3, [pc, #76]	@ (8001848 <I2C2_Init+0xec>)
 80017fa:	22b4      	movs	r2, #180	@ 0xb4
 80017fc:	61da      	str	r2, [r3, #28]

  // TRISE = APB1 clock in MHz + 1
  I2C2->TRISE = 37;
 80017fe:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <I2C2_Init+0xec>)
 8001800:	2225      	movs	r2, #37	@ 0x25
 8001802:	621a      	str	r2, [r3, #32]

  // Set duty cycle
  I2C2->CCR &= ~I2C_CCR_DUTY;
 8001804:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <I2C2_Init+0xec>)
 8001806:	69db      	ldr	r3, [r3, #28]
 8001808:	4a0f      	ldr	r2, [pc, #60]	@ (8001848 <I2C2_Init+0xec>)
 800180a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800180e:	61d3      	str	r3, [r2, #28]

  // Disable general call, no stretch, dual address disable
  I2C2->CR1 &= ~(I2C_CR1_ENGC | I2C_CR1_NOSTRETCH);
 8001810:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <I2C2_Init+0xec>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a0c      	ldr	r2, [pc, #48]	@ (8001848 <I2C2_Init+0xec>)
 8001816:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800181a:	6013      	str	r3, [r2, #0]

  // Set own address to 0
  I2C2->OAR1 = 0x4000;
 800181c:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <I2C2_Init+0xec>)
 800181e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001822:	609a      	str	r2, [r3, #8]

  // Enable I2C with ACK
  I2C2->CR1 |= I2C_CR1_PE | I2C_CR1_ACK;
 8001824:	4b08      	ldr	r3, [pc, #32]	@ (8001848 <I2C2_Init+0xec>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a07      	ldr	r2, [pc, #28]	@ (8001848 <I2C2_Init+0xec>)
 800182a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800182e:	f043 0301 	orr.w	r3, r3, #1
 8001832:	6013      	str	r3, [r2, #0]
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	bc80      	pop	{r7}
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	40021000 	.word	0x40021000
 8001844:	40010c00 	.word	0x40010c00
 8001848:	40005800 	.word	0x40005800

0800184c <I2C2_Start>:

void I2C2_Start(void)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
  uint32_t timeout = 10000;
 8001852:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001856:	607b      	str	r3, [r7, #4]

  // Wait for bus to be free
  while(I2C2->SR2 & I2C_SR2_BUSY)
 8001858:	e005      	b.n	8001866 <I2C2_Start+0x1a>
  {
    if(--timeout == 0)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	3b01      	subs	r3, #1
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d006      	beq.n	8001874 <I2C2_Start+0x28>
  while(I2C2->SR2 & I2C_SR2_BUSY)
 8001866:	4b12      	ldr	r3, [pc, #72]	@ (80018b0 <I2C2_Start+0x64>)
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f3      	bne.n	800185a <I2C2_Start+0xe>
 8001872:	e000      	b.n	8001876 <I2C2_Start+0x2a>
      break;
 8001874:	bf00      	nop
  }

  // Generate start condition
  I2C2->CR1 |= I2C_CR1_START;
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <I2C2_Start+0x64>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a0d      	ldr	r2, [pc, #52]	@ (80018b0 <I2C2_Start+0x64>)
 800187c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001880:	6013      	str	r3, [r2, #0]

  // Wait for start condition generated (SB bit)
  timeout = 10000;
 8001882:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001886:	607b      	str	r3, [r7, #4]
  while(!(I2C2->SR1 & I2C_SR1_SB))
 8001888:	e005      	b.n	8001896 <I2C2_Start+0x4a>
  {
    if(--timeout == 0)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3b01      	subs	r3, #1
 800188e:	607b      	str	r3, [r7, #4]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d006      	beq.n	80018a4 <I2C2_Start+0x58>
  while(!(I2C2->SR1 & I2C_SR1_SB))
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <I2C2_Start+0x64>)
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d0f3      	beq.n	800188a <I2C2_Start+0x3e>
      break;
  }
}
 80018a2:	e000      	b.n	80018a6 <I2C2_Start+0x5a>
      break;
 80018a4:	bf00      	nop
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	40005800 	.word	0x40005800

080018b4 <I2C2_Stop>:

void I2C2_Stop(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
  // Generate stop condition
  I2C2->CR1 |= I2C_CR1_STOP;
 80018ba:	4b0a      	ldr	r3, [pc, #40]	@ (80018e4 <I2C2_Stop+0x30>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a09      	ldr	r2, [pc, #36]	@ (80018e4 <I2C2_Stop+0x30>)
 80018c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018c4:	6013      	str	r3, [r2, #0]

  // Small delay to let STOP complete
  for(volatile int i = 0; i < 100; i++);
 80018c6:	2300      	movs	r3, #0
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	e002      	b.n	80018d2 <I2C2_Stop+0x1e>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3301      	adds	r3, #1
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2b63      	cmp	r3, #99	@ 0x63
 80018d6:	ddf9      	ble.n	80018cc <I2C2_Stop+0x18>
}
 80018d8:	bf00      	nop
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	40005800 	.word	0x40005800

080018e8 <I2C2_SendAddr>:

uint8_t I2C2_SendAddr(uint8_t addr, uint8_t rw)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	460a      	mov	r2, r1
 80018f2:	71fb      	strb	r3, [r7, #7]
 80018f4:	4613      	mov	r3, r2
 80018f6:	71bb      	strb	r3, [r7, #6]
  uint32_t timeout = 10000;
 80018f8:	f242 7310 	movw	r3, #10000	@ 0x2710
 80018fc:	60fb      	str	r3, [r7, #12]

  // Clear any pending acknowledge failure
  I2C2->SR1 &= ~I2C_SR1_AF;
 80018fe:	4b15      	ldr	r3, [pc, #84]	@ (8001954 <I2C2_SendAddr+0x6c>)
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	4a14      	ldr	r2, [pc, #80]	@ (8001954 <I2C2_SendAddr+0x6c>)
 8001904:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001908:	6153      	str	r3, [r2, #20]

  // Send address (shifted left 1 bit + R/W bit)
  I2C2->DR = (addr << 1) | rw;
 800190a:	79fb      	ldrb	r3, [r7, #7]
 800190c:	005a      	lsls	r2, r3, #1
 800190e:	79bb      	ldrb	r3, [r7, #6]
 8001910:	431a      	orrs	r2, r3
 8001912:	4b10      	ldr	r3, [pc, #64]	@ (8001954 <I2C2_SendAddr+0x6c>)
 8001914:	611a      	str	r2, [r3, #16]

  // Wait for ADDR flag (address sent and ACK received)
  while(!(I2C2->SR1 & I2C_SR1_ADDR))
 8001916:	e00f      	b.n	8001938 <I2C2_SendAddr+0x50>
  {
    // Check for acknowledge failure
    if(I2C2->SR1 & I2C_SR1_AF)
 8001918:	4b0e      	ldr	r3, [pc, #56]	@ (8001954 <I2C2_SendAddr+0x6c>)
 800191a:	695b      	ldr	r3, [r3, #20]
 800191c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <I2C2_SendAddr+0x40>
    {
      return I2C_ERROR;  // No ACK from device
 8001924:	23ff      	movs	r3, #255	@ 0xff
 8001926:	e010      	b.n	800194a <I2C2_SendAddr+0x62>
    }

    if(--timeout == 0)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	3b01      	subs	r3, #1
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d101      	bne.n	8001938 <I2C2_SendAddr+0x50>
    {
      return I2C_TIMEOUT;
 8001934:	23fe      	movs	r3, #254	@ 0xfe
 8001936:	e008      	b.n	800194a <I2C2_SendAddr+0x62>
  while(!(I2C2->SR1 & I2C_SR1_ADDR))
 8001938:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <I2C2_SendAddr+0x6c>)
 800193a:	695b      	ldr	r3, [r3, #20]
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0e9      	beq.n	8001918 <I2C2_SendAddr+0x30>
    }
  }

  // Clear ADDR flag by reading SR2 register
  (void) I2C2->SR2;
 8001944:	4b03      	ldr	r3, [pc, #12]	@ (8001954 <I2C2_SendAddr+0x6c>)
 8001946:	699b      	ldr	r3, [r3, #24]

  return I2C_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3714      	adds	r7, #20
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr
 8001954:	40005800 	.word	0x40005800

08001958 <I2C2_WriteByte>:

uint8_t I2C2_WriteByte(uint8_t data)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout = 10000;
 8001962:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001966:	60fb      	str	r3, [r7, #12]

  // Wait for TXE flag (data register empty)
  while(!(I2C2->SR1 & I2C_SR1_TXE))
 8001968:	e00f      	b.n	800198a <I2C2_WriteByte+0x32>
  {
    // Check for acknowledge failure
    if(I2C2->SR1 & I2C_SR1_AF)
 800196a:	4b1c      	ldr	r3, [pc, #112]	@ (80019dc <I2C2_WriteByte+0x84>)
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <I2C2_WriteByte+0x22>
    {
      return I2C_ERROR;
 8001976:	23ff      	movs	r3, #255	@ 0xff
 8001978:	e02b      	b.n	80019d2 <I2C2_WriteByte+0x7a>
    }

    if(--timeout == 0)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	3b01      	subs	r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d101      	bne.n	800198a <I2C2_WriteByte+0x32>
    {
      return I2C_TIMEOUT;
 8001986:	23fe      	movs	r3, #254	@ 0xfe
 8001988:	e023      	b.n	80019d2 <I2C2_WriteByte+0x7a>
  while(!(I2C2->SR1 & I2C_SR1_TXE))
 800198a:	4b14      	ldr	r3, [pc, #80]	@ (80019dc <I2C2_WriteByte+0x84>)
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001992:	2b00      	cmp	r3, #0
 8001994:	d0e9      	beq.n	800196a <I2C2_WriteByte+0x12>
    }
  }

  // Send data
  I2C2->DR = data;
 8001996:	4a11      	ldr	r2, [pc, #68]	@ (80019dc <I2C2_WriteByte+0x84>)
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	6113      	str	r3, [r2, #16]

  // Wait for byte to be transmitted (TXE set again)
  timeout = 10000;
 800199c:	f242 7310 	movw	r3, #10000	@ 0x2710
 80019a0:	60fb      	str	r3, [r7, #12]
  while(!(I2C2->SR1 & I2C_SR1_TXE))
 80019a2:	e00f      	b.n	80019c4 <I2C2_WriteByte+0x6c>
  {
    // Check for acknowledge failure
    if(I2C2->SR1 & I2C_SR1_AF)
 80019a4:	4b0d      	ldr	r3, [pc, #52]	@ (80019dc <I2C2_WriteByte+0x84>)
 80019a6:	695b      	ldr	r3, [r3, #20]
 80019a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <I2C2_WriteByte+0x5c>
    {
      return I2C_ERROR;
 80019b0:	23ff      	movs	r3, #255	@ 0xff
 80019b2:	e00e      	b.n	80019d2 <I2C2_WriteByte+0x7a>
    }

    if(--timeout == 0)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	3b01      	subs	r3, #1
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d101      	bne.n	80019c4 <I2C2_WriteByte+0x6c>
    {
      return I2C_TIMEOUT;
 80019c0:	23fe      	movs	r3, #254	@ 0xfe
 80019c2:	e006      	b.n	80019d2 <I2C2_WriteByte+0x7a>
  while(!(I2C2->SR1 & I2C_SR1_TXE))
 80019c4:	4b05      	ldr	r3, [pc, #20]	@ (80019dc <I2C2_WriteByte+0x84>)
 80019c6:	695b      	ldr	r3, [r3, #20]
 80019c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d0e9      	beq.n	80019a4 <I2C2_WriteByte+0x4c>
    }
  }

  return I2C_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3714      	adds	r7, #20
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr
 80019dc:	40005800 	.word	0x40005800

080019e0 <I2C2_ReadByte>:

uint8_t I2C2_ReadByte(uint8_t ack)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout = 10000;
 80019ea:	f242 7310 	movw	r3, #10000	@ 0x2710
 80019ee:	60fb      	str	r3, [r7, #12]

  // Configure ACK/NACK for this byte
  if(ack)
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d006      	beq.n	8001a04 <I2C2_ReadByte+0x24>
  {
    I2C2->CR1 |= I2C_CR1_ACK;   // Send ACK after receiving
 80019f6:	4b12      	ldr	r3, [pc, #72]	@ (8001a40 <I2C2_ReadByte+0x60>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a11      	ldr	r2, [pc, #68]	@ (8001a40 <I2C2_ReadByte+0x60>)
 80019fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	e00e      	b.n	8001a22 <I2C2_ReadByte+0x42>
  }
  else
  {
    I2C2->CR1 &= ~I2C_CR1_ACK;  // Send NACK after receiving
 8001a04:	4b0e      	ldr	r3, [pc, #56]	@ (8001a40 <I2C2_ReadByte+0x60>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a0d      	ldr	r2, [pc, #52]	@ (8001a40 <I2C2_ReadByte+0x60>)
 8001a0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001a0e:	6013      	str	r3, [r2, #0]
  }

  // Wait for RXNE flag (data received)
  while(!(I2C2->SR1 & I2C_SR1_RXNE))
 8001a10:	e007      	b.n	8001a22 <I2C2_ReadByte+0x42>
  {
    if(--timeout == 0)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	3b01      	subs	r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <I2C2_ReadByte+0x42>
    {
      return 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e008      	b.n	8001a34 <I2C2_ReadByte+0x54>
  while(!(I2C2->SR1 & I2C_SR1_RXNE))
 8001a22:	4b07      	ldr	r3, [pc, #28]	@ (8001a40 <I2C2_ReadByte+0x60>)
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f1      	beq.n	8001a12 <I2C2_ReadByte+0x32>
    }
  }

  // Read received data
  return I2C2->DR;
 8001a2e:	4b04      	ldr	r3, [pc, #16]	@ (8001a40 <I2C2_ReadByte+0x60>)
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	b2db      	uxtb	r3, r3
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3714      	adds	r7, #20
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	40005800 	.word	0x40005800

08001a44 <LCD_SendNibble>:
#define LCD_RW          0x02
#define LCD_RS          0x01

// Send 4 bits to LCD
static void LCD_SendNibble(uint8_t nibble, uint8_t rs)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	460a      	mov	r2, r1
 8001a4e:	71fb      	strb	r3, [r7, #7]
 8001a50:	4613      	mov	r3, r2
 8001a52:	71bb      	strb	r3, [r7, #6]
  uint8_t data;

  // Combine nibble with control bits
  data = nibble | LCD_BACKLIGHT;  // Backlight always on
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	f043 0308 	orr.w	r3, r3, #8
 8001a5a:	73fb      	strb	r3, [r7, #15]

  if(rs)
 8001a5c:	79bb      	ldrb	r3, [r7, #6]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d003      	beq.n	8001a6a <LCD_SendNibble+0x26>
    data |= LCD_RS;  // Set RS for data
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	73fb      	strb	r3, [r7, #15]

  // ENABLE HIGH
  I2C2_Start();
 8001a6a:	f7ff feef 	bl	800184c <I2C2_Start>
  I2C2_SendAddr(LCD_ADDR, I2C_WRITE);
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2027      	movs	r0, #39	@ 0x27
 8001a72:	f7ff ff39 	bl	80018e8 <I2C2_SendAddr>
  I2C2_WriteByte(data | LCD_ENABLE);  // E=1
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	f043 0304 	orr.w	r3, r3, #4
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff ff6a 	bl	8001958 <I2C2_WriteByte>
  I2C2_Stop();
 8001a84:	f7ff ff16 	bl	80018b4 <I2C2_Stop>

  // Small pulse delay
  for(volatile int i = 0; i < 10; i++);
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	e002      	b.n	8001a94 <LCD_SendNibble+0x50>
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	3301      	adds	r3, #1
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	2b09      	cmp	r3, #9
 8001a98:	ddf9      	ble.n	8001a8e <LCD_SendNibble+0x4a>

  // ENABLE LOW
  I2C2_Start();
 8001a9a:	f7ff fed7 	bl	800184c <I2C2_Start>
  I2C2_SendAddr(LCD_ADDR, I2C_WRITE);
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	2027      	movs	r0, #39	@ 0x27
 8001aa2:	f7ff ff21 	bl	80018e8 <I2C2_SendAddr>
  I2C2_WriteByte(data & ~LCD_ENABLE);  // E=0
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	f023 0304 	bic.w	r3, r3, #4
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff ff52 	bl	8001958 <I2C2_WriteByte>
  I2C2_Stop();
 8001ab4:	f7ff fefe 	bl	80018b4 <I2C2_Stop>
}
 8001ab8:	bf00      	nop
 8001aba:	3710      	adds	r7, #16
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <LCD_SendCmd>:

// Send command (RS=0)
void LCD_SendCmd(uint8_t cmd)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]
  // Send high nibble first
  LCD_SendNibble(cmd & 0xF0, 0);
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	f023 030f 	bic.w	r3, r3, #15
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ffb5 	bl	8001a44 <LCD_SendNibble>

  // Send low nibble
  LCD_SendNibble((cmd << 4) & 0xF0, 0);
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff ffae 	bl	8001a44 <LCD_SendNibble>

  // Commands need execution time
  if(cmd == 0x01 || cmd == 0x02)
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d002      	beq.n	8001af4 <LCD_SendCmd+0x34>
 8001aee:	79fb      	ldrb	r3, [r7, #7]
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d103      	bne.n	8001afc <LCD_SendCmd+0x3c>
    TIMER2_Delay_ms(20);
 8001af4:	2014      	movs	r0, #20
 8001af6:	f001 f889 	bl	8002c0c <TIMER2_Delay_ms>
 8001afa:	e003      	b.n	8001b04 <LCD_SendCmd+0x44>
  else
    TIMER2_Delay_ms(1);
 8001afc:	2001      	movs	r0, #1
 8001afe:	f001 f885 	bl	8002c0c <TIMER2_Delay_ms>
}
 8001b02:	bf00      	nop
 8001b04:	bf00      	nop
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <LCD_SendData>:

// Send data (RS=1)
void LCD_SendData(uint8_t data)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	71fb      	strb	r3, [r7, #7]
  // Send high nibble first
  LCD_SendNibble(data & 0xF0, 1);
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	f023 030f 	bic.w	r3, r3, #15
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2101      	movs	r1, #1
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff ff8f 	bl	8001a44 <LCD_SendNibble>

  // Send low nibble
  LCD_SendNibble((data << 4) & 0xF0, 1);
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	011b      	lsls	r3, r3, #4
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff ff88 	bl	8001a44 <LCD_SendNibble>

  for(volatile int i = 0; i < 500; i++);
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	e002      	b.n	8001b40 <LCD_SendData+0x34>
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001b46:	dbf8      	blt.n	8001b3a <LCD_SendData+0x2e>
}
 8001b48:	bf00      	nop
 8001b4a:	bf00      	nop
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <LCD_Init>:

// Initialize LCD
void LCD_Init(void)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	af00      	add	r7, sp, #0
  // Power-up delay
  TIMER2_Delay_ms(100);
 8001b56:	2064      	movs	r0, #100	@ 0x64
 8001b58:	f001 f858 	bl	8002c0c <TIMER2_Delay_ms>

  // Reset sequence (from HD44780 datasheet)
  LCD_SendNibble(0x30, 0);  // 8-bit mode
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	2030      	movs	r0, #48	@ 0x30
 8001b60:	f7ff ff70 	bl	8001a44 <LCD_SendNibble>
  TIMER2_Delay_ms(5);
 8001b64:	2005      	movs	r0, #5
 8001b66:	f001 f851 	bl	8002c0c <TIMER2_Delay_ms>

  LCD_SendNibble(0x30, 0);  // 8-bit mode again
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	2030      	movs	r0, #48	@ 0x30
 8001b6e:	f7ff ff69 	bl	8001a44 <LCD_SendNibble>
  TIMER2_Delay_ms(5);
 8001b72:	2005      	movs	r0, #5
 8001b74:	f001 f84a 	bl	8002c0c <TIMER2_Delay_ms>

  LCD_SendNibble(0x30, 0);  // 8-bit mode again
 8001b78:	2100      	movs	r1, #0
 8001b7a:	2030      	movs	r0, #48	@ 0x30
 8001b7c:	f7ff ff62 	bl	8001a44 <LCD_SendNibble>
  TIMER2_Delay_ms(5);
 8001b80:	2005      	movs	r0, #5
 8001b82:	f001 f843 	bl	8002c0c <TIMER2_Delay_ms>

  LCD_SendNibble(0x20, 0);  // Switch to 4-bit mode
 8001b86:	2100      	movs	r1, #0
 8001b88:	2020      	movs	r0, #32
 8001b8a:	f7ff ff5b 	bl	8001a44 <LCD_SendNibble>
  TIMER2_Delay_ms(5);
 8001b8e:	2005      	movs	r0, #5
 8001b90:	f001 f83c 	bl	8002c0c <TIMER2_Delay_ms>

  // Now in 4-bit mode, send configuration commands
  LCD_SendCmd(0x28);  // 2 lines, 5x8 font
 8001b94:	2028      	movs	r0, #40	@ 0x28
 8001b96:	f7ff ff93 	bl	8001ac0 <LCD_SendCmd>
  LCD_SendCmd(0x08);  // Display off
 8001b9a:	2008      	movs	r0, #8
 8001b9c:	f7ff ff90 	bl	8001ac0 <LCD_SendCmd>
  LCD_SendCmd(0x01);  // Clear display
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	f7ff ff8d 	bl	8001ac0 <LCD_SendCmd>
  LCD_SendCmd(0x06);  // Entry mode
 8001ba6:	2006      	movs	r0, #6
 8001ba8:	f7ff ff8a 	bl	8001ac0 <LCD_SendCmd>
  LCD_SendCmd(0x0C);  // Display on, cursor off
 8001bac:	200c      	movs	r0, #12
 8001bae:	f7ff ff87 	bl	8001ac0 <LCD_SendCmd>
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <LCD_SendString>:

// Send string
void LCD_SendString(char *str)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  while(*str)
 8001bbe:	e006      	b.n	8001bce <LCD_SendString+0x18>
  {
    LCD_SendData(*str++);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	1c5a      	adds	r2, r3, #1
 8001bc4:	607a      	str	r2, [r7, #4]
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff ff9f 	bl	8001b0c <LCD_SendData>
  while(*str)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f4      	bne.n	8001bc0 <LCD_SendString+0xa>
  }
}
 8001bd6:	bf00      	nop
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <LCD_Clear>:

// Clear display
void LCD_Clear(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  LCD_SendCmd(0x01);
 8001be4:	2001      	movs	r0, #1
 8001be6:	f7ff ff6b 	bl	8001ac0 <LCD_SendCmd>
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}

08001bee <LCD_SetCursor>:

// Set cursor position
void LCD_SetCursor(uint8_t row, uint8_t col)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b084      	sub	sp, #16
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	460a      	mov	r2, r1
 8001bf8:	71fb      	strb	r3, [r7, #7]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	71bb      	strb	r3, [r7, #6]
  uint8_t address;

  if(row == 0)
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d103      	bne.n	8001c0c <LCD_SetCursor+0x1e>
    address = 0x80 + col;
 8001c04:	79bb      	ldrb	r3, [r7, #6]
 8001c06:	3b80      	subs	r3, #128	@ 0x80
 8001c08:	73fb      	strb	r3, [r7, #15]
 8001c0a:	e002      	b.n	8001c12 <LCD_SetCursor+0x24>
  else
    address = 0xC0 + col;
 8001c0c:	79bb      	ldrb	r3, [r7, #6]
 8001c0e:	3b40      	subs	r3, #64	@ 0x40
 8001c10:	73fb      	strb	r3, [r7, #15]

  LCD_SendCmd(address);
 8001c12:	7bfb      	ldrb	r3, [r7, #15]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff ff53 	bl	8001ac0 <LCD_SendCmd>
}
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <LCD_DisplayReading>:

}

// Display temperature
void LCD_DisplayReading(float temp_ds18b20, float temp_mpu6050)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  // LINE 1: TEMP: XX.X C

  LCD_SetCursor(0, 0);
 8001c2e:	2100      	movs	r1, #0
 8001c30:	2000      	movs	r0, #0
 8001c32:	f7ff ffdc 	bl	8001bee <LCD_SetCursor>

  LCD_SendString("TEMPmpu: ");
 8001c36:	481a      	ldr	r0, [pc, #104]	@ (8001ca0 <LCD_DisplayReading+0x7c>)
 8001c38:	f7ff ffbd 	bl	8001bb6 <LCD_SendString>
  LCD_DisplayFloat(temp_mpu6050, 2);
 8001c3c:	2102      	movs	r1, #2
 8001c3e:	6838      	ldr	r0, [r7, #0]
 8001c40:	f000 f832 	bl	8001ca8 <LCD_DisplayFloat>

  LCD_SendData('C');
 8001c44:	2043      	movs	r0, #67	@ 0x43
 8001c46:	f7ff ff61 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001c4a:	2020      	movs	r0, #32
 8001c4c:	f7ff ff5e 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001c50:	2020      	movs	r0, #32
 8001c52:	f7ff ff5b 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001c56:	2020      	movs	r0, #32
 8001c58:	f7ff ff58 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001c5c:	2020      	movs	r0, #32
 8001c5e:	f7ff ff55 	bl	8001b0c <LCD_SendData>

  LCD_SetCursor(1, 0);
 8001c62:	2100      	movs	r1, #0
 8001c64:	2001      	movs	r0, #1
 8001c66:	f7ff ffc2 	bl	8001bee <LCD_SetCursor>

  LCD_SendString("TEMPds18: ");
 8001c6a:	480e      	ldr	r0, [pc, #56]	@ (8001ca4 <LCD_DisplayReading+0x80>)
 8001c6c:	f7ff ffa3 	bl	8001bb6 <LCD_SendString>
  LCD_DisplayFloat(temp_ds18b20, 2);
 8001c70:	2102      	movs	r1, #2
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f000 f818 	bl	8001ca8 <LCD_DisplayFloat>

  LCD_SendData('C');
 8001c78:	2043      	movs	r0, #67	@ 0x43
 8001c7a:	f7ff ff47 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001c7e:	2020      	movs	r0, #32
 8001c80:	f7ff ff44 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001c84:	2020      	movs	r0, #32
 8001c86:	f7ff ff41 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001c8a:	2020      	movs	r0, #32
 8001c8c:	f7ff ff3e 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001c90:	2020      	movs	r0, #32
 8001c92:	f7ff ff3b 	bl	8001b0c <LCD_SendData>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	08007e18 	.word	0x08007e18
 8001ca4:	08007e24 	.word	0x08007e24

08001ca8 <LCD_DisplayFloat>:
  LCD_SendData(' ');
}

// Helper function to display Float (scaled values) on LCD
void LCD_DisplayFloat(float value, uint8_t decimal_places)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	70fb      	strb	r3, [r7, #3]
  // Handle negative values
  if(value < 0)
 8001cb4:	f04f 0100 	mov.w	r1, #0
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff f9b1 	bl	8001020 <__aeabi_fcmplt>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d006      	beq.n	8001cd2 <LCD_DisplayFloat+0x2a>
  {
    LCD_SendData('-');
 8001cc4:	202d      	movs	r0, #45	@ 0x2d
 8001cc6:	f7ff ff21 	bl	8001b0c <LCD_SendData>
    value = -value;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001cd0:	607b      	str	r3, [r7, #4]
  }

  // Get integer part
  uint16_t int_part = (uint16_t) value;
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff f9f2 	bl	80010bc <__aeabi_f2uiz>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	82fb      	strh	r3, [r7, #22]

  // Get fractional part
  float fractional = value - int_part;
 8001cdc:	8afb      	ldrh	r3, [r7, #22]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7fe ffac 	bl	8000c3c <__aeabi_i2f>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7fe fef1 	bl	8000ad0 <__aeabi_fsub>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	613b      	str	r3, [r7, #16]
  uint16_t frac_part = 0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	81fb      	strh	r3, [r7, #14]

  // Convert fractional to integer
  for(uint8_t i = 0; i < decimal_places; i++)
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	737b      	strb	r3, [r7, #13]
 8001cfa:	e008      	b.n	8001d0e <LCD_DisplayFloat+0x66>
  {
    fractional *= 10;
 8001cfc:	497f      	ldr	r1, [pc, #508]	@ (8001efc <LCD_DisplayFloat+0x254>)
 8001cfe:	6938      	ldr	r0, [r7, #16]
 8001d00:	f7fe fff0 	bl	8000ce4 <__aeabi_fmul>
 8001d04:	4603      	mov	r3, r0
 8001d06:	613b      	str	r3, [r7, #16]
  for(uint8_t i = 0; i < decimal_places; i++)
 8001d08:	7b7b      	ldrb	r3, [r7, #13]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	737b      	strb	r3, [r7, #13]
 8001d0e:	7b7a      	ldrb	r2, [r7, #13]
 8001d10:	78fb      	ldrb	r3, [r7, #3]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d3f2      	bcc.n	8001cfc <LCD_DisplayFloat+0x54>
  }
  frac_part = (uint16_t) (fractional + 0.5);
 8001d16:	6938      	ldr	r0, [r7, #16]
 8001d18:	f7fe fb86 	bl	8000428 <__aeabi_f2d>
 8001d1c:	f04f 0200 	mov.w	r2, #0
 8001d20:	4b77      	ldr	r3, [pc, #476]	@ (8001f00 <LCD_DisplayFloat+0x258>)
 8001d22:	f7fe fa23 	bl	800016c <__adddf3>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4610      	mov	r0, r2
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f7fe feab 	bl	8000a88 <__aeabi_d2uiz>
 8001d32:	4603      	mov	r3, r0
 8001d34:	81fb      	strh	r3, [r7, #14]

  // Handle rounding
  uint16_t threshold = 1;
 8001d36:	2301      	movs	r3, #1
 8001d38:	817b      	strh	r3, [r7, #10]
  for(uint8_t i = 0; i < decimal_places; i++)
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	727b      	strb	r3, [r7, #9]
 8001d3e:	e008      	b.n	8001d52 <LCD_DisplayFloat+0xaa>
    threshold *= 10;
 8001d40:	897b      	ldrh	r3, [r7, #10]
 8001d42:	461a      	mov	r2, r3
 8001d44:	0092      	lsls	r2, r2, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	817b      	strh	r3, [r7, #10]
  for(uint8_t i = 0; i < decimal_places; i++)
 8001d4c:	7a7b      	ldrb	r3, [r7, #9]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	727b      	strb	r3, [r7, #9]
 8001d52:	7a7a      	ldrb	r2, [r7, #9]
 8001d54:	78fb      	ldrb	r3, [r7, #3]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d3f2      	bcc.n	8001d40 <LCD_DisplayFloat+0x98>

  if(frac_part >= threshold)
 8001d5a:	89fa      	ldrh	r2, [r7, #14]
 8001d5c:	897b      	ldrh	r3, [r7, #10]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d304      	bcc.n	8001d6c <LCD_DisplayFloat+0xc4>
  {
    frac_part = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	81fb      	strh	r3, [r7, #14]
    int_part++;
 8001d66:	8afb      	ldrh	r3, [r7, #22]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	82fb      	strh	r3, [r7, #22]
  }

  // Display integer part - NO SPACES!
  if(int_part >= 100)
 8001d6c:	8afb      	ldrh	r3, [r7, #22]
 8001d6e:	2b63      	cmp	r3, #99	@ 0x63
 8001d70:	d933      	bls.n	8001dda <LCD_DisplayFloat+0x132>
  {
    LCD_SendData('0' + (int_part / 100));
 8001d72:	8afb      	ldrh	r3, [r7, #22]
 8001d74:	4a63      	ldr	r2, [pc, #396]	@ (8001f04 <LCD_DisplayFloat+0x25c>)
 8001d76:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	3330      	adds	r3, #48	@ 0x30
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff fec1 	bl	8001b0c <LCD_SendData>
    LCD_SendData('0' + ((int_part / 10) % 10));
 8001d8a:	8afb      	ldrh	r3, [r7, #22]
 8001d8c:	4a5e      	ldr	r2, [pc, #376]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d92:	08db      	lsrs	r3, r3, #3
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	4b5c      	ldr	r3, [pc, #368]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001d98:	fba3 1302 	umull	r1, r3, r3, r2
 8001d9c:	08d9      	lsrs	r1, r3, #3
 8001d9e:	460b      	mov	r3, r1
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	440b      	add	r3, r1
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	3330      	adds	r3, #48	@ 0x30
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff feab 	bl	8001b0c <LCD_SendData>
    LCD_SendData('0' + (int_part % 10));
 8001db6:	8afa      	ldrh	r2, [r7, #22]
 8001db8:	4b53      	ldr	r3, [pc, #332]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001dba:	fba3 1302 	umull	r1, r3, r3, r2
 8001dbe:	08d9      	lsrs	r1, r3, #3
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	440b      	add	r3, r1
 8001dc6:	005b      	lsls	r3, r3, #1
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	3330      	adds	r3, #48	@ 0x30
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff fe9a 	bl	8001b0c <LCD_SendData>
 8001dd8:	e027      	b.n	8001e2a <LCD_DisplayFloat+0x182>
  }
  else if(int_part >= 10)
 8001dda:	8afb      	ldrh	r3, [r7, #22]
 8001ddc:	2b09      	cmp	r3, #9
 8001dde:	d91d      	bls.n	8001e1c <LCD_DisplayFloat+0x174>
  {
    LCD_SendData('0' + (int_part / 10));
 8001de0:	8afb      	ldrh	r3, [r7, #22]
 8001de2:	4a49      	ldr	r2, [pc, #292]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001de4:	fba2 2303 	umull	r2, r3, r2, r3
 8001de8:	08db      	lsrs	r3, r3, #3
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	3330      	adds	r3, #48	@ 0x30
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff fe8a 	bl	8001b0c <LCD_SendData>
    LCD_SendData('0' + (int_part % 10));
 8001df8:	8afa      	ldrh	r2, [r7, #22]
 8001dfa:	4b43      	ldr	r3, [pc, #268]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8001e00:	08d9      	lsrs	r1, r3, #3
 8001e02:	460b      	mov	r3, r1
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	440b      	add	r3, r1
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	3330      	adds	r3, #48	@ 0x30
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff fe79 	bl	8001b0c <LCD_SendData>
 8001e1a:	e006      	b.n	8001e2a <LCD_DisplayFloat+0x182>
  }
  else
  {
    LCD_SendData('0' + int_part);  // Just the digit, no spaces
 8001e1c:	8afb      	ldrh	r3, [r7, #22]
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	3330      	adds	r3, #48	@ 0x30
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff fe71 	bl	8001b0c <LCD_SendData>
  }

  // Decimal point
  LCD_SendData('.');
 8001e2a:	202e      	movs	r0, #46	@ 0x2e
 8001e2c:	f7ff fe6e 	bl	8001b0c <LCD_SendData>

  // Display fractional part
  if(decimal_places == 3)
 8001e30:	78fb      	ldrb	r3, [r7, #3]
 8001e32:	2b03      	cmp	r3, #3
 8001e34:	d133      	bne.n	8001e9e <LCD_DisplayFloat+0x1f6>
  {
    LCD_SendData('0' + (frac_part / 100));
 8001e36:	89fb      	ldrh	r3, [r7, #14]
 8001e38:	4a32      	ldr	r2, [pc, #200]	@ (8001f04 <LCD_DisplayFloat+0x25c>)
 8001e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3e:	095b      	lsrs	r3, r3, #5
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	3330      	adds	r3, #48	@ 0x30
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff fe5f 	bl	8001b0c <LCD_SendData>
    LCD_SendData('0' + ((frac_part / 10) % 10));
 8001e4e:	89fb      	ldrh	r3, [r7, #14]
 8001e50:	4a2d      	ldr	r2, [pc, #180]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001e52:	fba2 2303 	umull	r2, r3, r2, r3
 8001e56:	08db      	lsrs	r3, r3, #3
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8001e60:	08d9      	lsrs	r1, r3, #3
 8001e62:	460b      	mov	r3, r1
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	440b      	add	r3, r1
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	3330      	adds	r3, #48	@ 0x30
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff fe49 	bl	8001b0c <LCD_SendData>
    LCD_SendData('0' + (frac_part % 10));
 8001e7a:	89fa      	ldrh	r2, [r7, #14]
 8001e7c:	4b22      	ldr	r3, [pc, #136]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001e7e:	fba3 1302 	umull	r1, r3, r3, r2
 8001e82:	08d9      	lsrs	r1, r3, #3
 8001e84:	460b      	mov	r3, r1
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	440b      	add	r3, r1
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	3330      	adds	r3, #48	@ 0x30
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff fe38 	bl	8001b0c <LCD_SendData>
  }
  else if(decimal_places == 1)
  {
    LCD_SendData('0' + frac_part);
  }
}
 8001e9c:	e02a      	b.n	8001ef4 <LCD_DisplayFloat+0x24c>
  else if(decimal_places == 2)
 8001e9e:	78fb      	ldrb	r3, [r7, #3]
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	d11d      	bne.n	8001ee0 <LCD_DisplayFloat+0x238>
    LCD_SendData('0' + (frac_part / 10));
 8001ea4:	89fb      	ldrh	r3, [r7, #14]
 8001ea6:	4a18      	ldr	r2, [pc, #96]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001ea8:	fba2 2303 	umull	r2, r3, r2, r3
 8001eac:	08db      	lsrs	r3, r3, #3
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	3330      	adds	r3, #48	@ 0x30
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff fe28 	bl	8001b0c <LCD_SendData>
    LCD_SendData('0' + (frac_part % 10));
 8001ebc:	89fa      	ldrh	r2, [r7, #14]
 8001ebe:	4b12      	ldr	r3, [pc, #72]	@ (8001f08 <LCD_DisplayFloat+0x260>)
 8001ec0:	fba3 1302 	umull	r1, r3, r3, r2
 8001ec4:	08d9      	lsrs	r1, r3, #3
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	440b      	add	r3, r1
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	3330      	adds	r3, #48	@ 0x30
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff fe17 	bl	8001b0c <LCD_SendData>
}
 8001ede:	e009      	b.n	8001ef4 <LCD_DisplayFloat+0x24c>
  else if(decimal_places == 1)
 8001ee0:	78fb      	ldrb	r3, [r7, #3]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d106      	bne.n	8001ef4 <LCD_DisplayFloat+0x24c>
    LCD_SendData('0' + frac_part);
 8001ee6:	89fb      	ldrh	r3, [r7, #14]
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	3330      	adds	r3, #48	@ 0x30
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fe0c 	bl	8001b0c <LCD_SendData>
}
 8001ef4:	bf00      	nop
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	41200000 	.word	0x41200000
 8001f00:	3fe00000 	.word	0x3fe00000
 8001f04:	51eb851f 	.word	0x51eb851f
 8001f08:	cccccccd 	.word	0xcccccccd

08001f0c <LCD_DisplayAccelScaled>:

// Display scaled accelerometer data on LCD
void LCD_DisplayAccelScaled(float ax, float ay, float az)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  // Line 1: AX and AY with units
  LCD_SetCursor(0, 0);
 8001f18:	2100      	movs	r1, #0
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f7ff fe67 	bl	8001bee <LCD_SetCursor>
  LCD_SendString("AX:");
 8001f20:	4822      	ldr	r0, [pc, #136]	@ (8001fac <LCD_DisplayAccelScaled+0xa0>)
 8001f22:	f7ff fe48 	bl	8001bb6 <LCD_SendString>
  LCD_DisplayFloat(ax, 2);  // 2 decimal places
 8001f26:	2102      	movs	r1, #2
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f7ff febd 	bl	8001ca8 <LCD_DisplayFloat>
  LCD_SendData(' ');
 8001f2e:	2020      	movs	r0, #32
 8001f30:	f7ff fdec 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001f34:	2020      	movs	r0, #32
 8001f36:	f7ff fde9 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001f3a:	2020      	movs	r0, #32
 8001f3c:	f7ff fde6 	bl	8001b0c <LCD_SendData>

  LCD_SetCursor(0, 8);
 8001f40:	2108      	movs	r1, #8
 8001f42:	2000      	movs	r0, #0
 8001f44:	f7ff fe53 	bl	8001bee <LCD_SetCursor>
  LCD_SendString("AY:");
 8001f48:	4819      	ldr	r0, [pc, #100]	@ (8001fb0 <LCD_DisplayAccelScaled+0xa4>)
 8001f4a:	f7ff fe34 	bl	8001bb6 <LCD_SendString>
  LCD_DisplayFloat(ay, 2);
 8001f4e:	2102      	movs	r1, #2
 8001f50:	68b8      	ldr	r0, [r7, #8]
 8001f52:	f7ff fea9 	bl	8001ca8 <LCD_DisplayFloat>
  LCD_SendData(' ');
 8001f56:	2020      	movs	r0, #32
 8001f58:	f7ff fdd8 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001f5c:	2020      	movs	r0, #32
 8001f5e:	f7ff fdd5 	bl	8001b0c <LCD_SendData>

  // Line 2: AZ
  LCD_SetCursor(1, 0);
 8001f62:	2100      	movs	r1, #0
 8001f64:	2001      	movs	r0, #1
 8001f66:	f7ff fe42 	bl	8001bee <LCD_SetCursor>
  LCD_SendString("AZ:");
 8001f6a:	4812      	ldr	r0, [pc, #72]	@ (8001fb4 <LCD_DisplayAccelScaled+0xa8>)
 8001f6c:	f7ff fe23 	bl	8001bb6 <LCD_SendString>
  LCD_DisplayFloat(az, 2);
 8001f70:	2102      	movs	r1, #2
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f7ff fe98 	bl	8001ca8 <LCD_DisplayFloat>
  LCD_SendData(' ');
 8001f78:	2020      	movs	r0, #32
 8001f7a:	f7ff fdc7 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001f7e:	2020      	movs	r0, #32
 8001f80:	f7ff fdc4 	bl	8001b0c <LCD_SendData>

  LCD_SendString("[g]");
 8001f84:	480c      	ldr	r0, [pc, #48]	@ (8001fb8 <LCD_DisplayAccelScaled+0xac>)
 8001f86:	f7ff fe16 	bl	8001bb6 <LCD_SendString>
  LCD_SendData(' ');
 8001f8a:	2020      	movs	r0, #32
 8001f8c:	f7ff fdbe 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001f90:	2020      	movs	r0, #32
 8001f92:	f7ff fdbb 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001f96:	2020      	movs	r0, #32
 8001f98:	f7ff fdb8 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001f9c:	2020      	movs	r0, #32
 8001f9e:	f7ff fdb5 	bl	8001b0c <LCD_SendData>
}
 8001fa2:	bf00      	nop
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	08007e30 	.word	0x08007e30
 8001fb0:	08007e50 	.word	0x08007e50
 8001fb4:	08007e3c 	.word	0x08007e3c
 8001fb8:	08007e54 	.word	0x08007e54

08001fbc <LCD_DisplayGyroScaled>:

// Display scaled gyroscope data on LCD
void LCD_DisplayGyroScaled(float gx, float gy, float gz)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  // Line 1: GX and GY with units
  LCD_SetCursor(0, 0);
 8001fc8:	2100      	movs	r1, #0
 8001fca:	2000      	movs	r0, #0
 8001fcc:	f7ff fe0f 	bl	8001bee <LCD_SetCursor>
  LCD_SendString("GX:");
 8001fd0:	4820      	ldr	r0, [pc, #128]	@ (8002054 <LCD_DisplayGyroScaled+0x98>)
 8001fd2:	f7ff fdf0 	bl	8001bb6 <LCD_SendString>
  LCD_DisplayFloat(gx, 2);  // 1 decimal place for gyro
 8001fd6:	2102      	movs	r1, #2
 8001fd8:	68f8      	ldr	r0, [r7, #12]
 8001fda:	f7ff fe65 	bl	8001ca8 <LCD_DisplayFloat>
  LCD_SendData(' ');
 8001fde:	2020      	movs	r0, #32
 8001fe0:	f7ff fd94 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001fe4:	2020      	movs	r0, #32
 8001fe6:	f7ff fd91 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8001fea:	2020      	movs	r0, #32
 8001fec:	f7ff fd8e 	bl	8001b0c <LCD_SendData>

  LCD_SetCursor(0, 8);
 8001ff0:	2108      	movs	r1, #8
 8001ff2:	2000      	movs	r0, #0
 8001ff4:	f7ff fdfb 	bl	8001bee <LCD_SetCursor>
  LCD_SendString("GY:");
 8001ff8:	4817      	ldr	r0, [pc, #92]	@ (8002058 <LCD_DisplayGyroScaled+0x9c>)
 8001ffa:	f7ff fddc 	bl	8001bb6 <LCD_SendString>
  LCD_DisplayFloat(gy, 2);
 8001ffe:	2102      	movs	r1, #2
 8002000:	68b8      	ldr	r0, [r7, #8]
 8002002:	f7ff fe51 	bl	8001ca8 <LCD_DisplayFloat>
  LCD_SendData(' ');
 8002006:	2020      	movs	r0, #32
 8002008:	f7ff fd80 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 800200c:	2020      	movs	r0, #32
 800200e:	f7ff fd7d 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8002012:	2020      	movs	r0, #32
 8002014:	f7ff fd7a 	bl	8001b0c <LCD_SendData>

  // Line 2: GZ
  LCD_SetCursor(1, 0);
 8002018:	2100      	movs	r1, #0
 800201a:	2001      	movs	r0, #1
 800201c:	f7ff fde7 	bl	8001bee <LCD_SetCursor>
  LCD_SendString("GZ:");
 8002020:	480e      	ldr	r0, [pc, #56]	@ (800205c <LCD_DisplayGyroScaled+0xa0>)
 8002022:	f7ff fdc8 	bl	8001bb6 <LCD_SendString>
  LCD_DisplayFloat(gz, 2);
 8002026:	2102      	movs	r1, #2
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7ff fe3d 	bl	8001ca8 <LCD_DisplayFloat>
  LCD_SendData(' ');
 800202e:	2020      	movs	r0, #32
 8002030:	f7ff fd6c 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8002034:	2020      	movs	r0, #32
 8002036:	f7ff fd69 	bl	8001b0c <LCD_SendData>

  LCD_SendString("[dps]");
 800203a:	4809      	ldr	r0, [pc, #36]	@ (8002060 <LCD_DisplayGyroScaled+0xa4>)
 800203c:	f7ff fdbb 	bl	8001bb6 <LCD_SendString>
  LCD_SendData(' ');
 8002040:	2020      	movs	r0, #32
 8002042:	f7ff fd63 	bl	8001b0c <LCD_SendData>
  LCD_SendData(' ');
 8002046:	2020      	movs	r0, #32
 8002048:	f7ff fd60 	bl	8001b0c <LCD_SendData>
}
 800204c:	bf00      	nop
 800204e:	3710      	adds	r7, #16
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	08007e40 	.word	0x08007e40
 8002058:	08007e58 	.word	0x08007e58
 800205c:	08007e4c 	.word	0x08007e4c
 8002060:	08007e5c 	.word	0x08007e5c

08002064 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08c      	sub	sp, #48	@ 0x30
 8002068:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800206a:	f001 fbc3 	bl	80037f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800206e:	f000 f8dd 	bl	800222c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002072:	f000 f957 	bl	8002324 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002076:	f000 f91f 	bl	80022b8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // Initialize ALL modules
  TIMER2_Init();
 800207a:	f000 fd99 	bl	8002bb0 <TIMER2_Init>
  USART1_Init();
 800207e:	f000 fe89 	bl	8002d94 <USART1_Init>
  I2C2_Init();
 8002082:	f7ff fb6b 	bl	800175c <I2C2_Init>
  LCD_Init();
 8002086:	f7ff fd64 	bl	8001b52 <LCD_Init>
  MPU6050_Init();
 800208a:	f000 fa07 	bl	800249c <MPU6050_Init>
  Button_Init();
 800208e:	f7ff f851 	bl	8001134 <Button_Init>
  TIMER4_Init();
 8002092:	f7ff f8e5 	bl	8001260 <TIMER4_Init>
  DWT_Init();
 8002096:	f7ff fb0d 	bl	80016b4 <DWT_Init>
  DS18B20_Init();
 800209a:	f7ff f96f 	bl	800137c <DS18B20_Init>

  // Loop counters
  uint8_t ds18b20_count = 0;
 800209e:	2300      	movs	r3, #0
 80020a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t mpu_count = 0;
 80020a4:	2300      	movs	r3, #0
 80020a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  uint8_t lcd_count = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t uart_count = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

  LCD_Clear();
 80020b6:	f7ff fd93 	bl	8001be0 <LCD_Clear>
  LCD_SendString("STM32 PROJECT");
 80020ba:	4851      	ldr	r0, [pc, #324]	@ (8002200 <main+0x19c>)
 80020bc:	f7ff fd7b 	bl	8001bb6 <LCD_SendString>
  LCD_SetCursor(1, 0);
 80020c0:	2100      	movs	r1, #0
 80020c2:	2001      	movs	r0, #1
 80020c4:	f7ff fd93 	bl	8001bee <LCD_SetCursor>
  LCD_SendString("INITIALIZING...");
 80020c8:	484e      	ldr	r0, [pc, #312]	@ (8002204 <main+0x1a0>)
 80020ca:	f7ff fd74 	bl	8001bb6 <LCD_SendString>

  DWT_Delay_ms(2000);
 80020ce:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80020d2:	f7ff fb2f 	bl	8001734 <DWT_Delay_ms>
  // ===== TEST W25Q64 HERE =====
   LCD_Clear();
 80020d6:	f7ff fd83 	bl	8001be0 <LCD_Clear>
   LCD_SendString("Testing W25Q64...");
 80020da:	484b      	ldr	r0, [pc, #300]	@ (8002208 <main+0x1a4>)
 80020dc:	f7ff fd6b 	bl	8001bb6 <LCD_SendString>

   W25Q_Reset();
 80020e0:	f001 fb2c 	bl	800373c <W25Q_Reset>
   uint32_t jedec_id = W25Q_ReadID();
 80020e4:	f001 fb41 	bl	800376a <W25Q_ReadID>
 80020e8:	62b8      	str	r0, [r7, #40]	@ 0x28

   // Clear LCD and show result
   LCD_Clear();
 80020ea:	f7ff fd79 	bl	8001be0 <LCD_Clear>

   if(jedec_id == 0xEF4017)  // Correct ID for W25Q64
 80020ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f0:	4a46      	ldr	r2, [pc, #280]	@ (800220c <main+0x1a8>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d10d      	bne.n	8002112 <main+0xae>
   {
     LCD_SendString("W25Q64 OK!");
 80020f6:	4846      	ldr	r0, [pc, #280]	@ (8002210 <main+0x1ac>)
 80020f8:	f7ff fd5d 	bl	8001bb6 <LCD_SendString>
     LCD_SetCursor(1, 0);
 80020fc:	2100      	movs	r1, #0
 80020fe:	2001      	movs	r0, #1
 8002100:	f7ff fd75 	bl	8001bee <LCD_SetCursor>
     LCD_SendString("ID: EF4017");
 8002104:	4843      	ldr	r0, [pc, #268]	@ (8002214 <main+0x1b0>)
 8002106:	f7ff fd56 	bl	8001bb6 <LCD_SendString>

     // Also send via UART
     USART1_SendString("W25Q64 detected! ID: 0xEF4017\r\n");
 800210a:	4843      	ldr	r0, [pc, #268]	@ (8002218 <main+0x1b4>)
 800210c:	f000 ff66 	bl	8002fdc <USART1_SendString>
 8002110:	e03b      	b.n	800218a <main+0x126>
   }
   else
   {
     LCD_SendString("W25Q64 ERROR!");
 8002112:	4842      	ldr	r0, [pc, #264]	@ (800221c <main+0x1b8>)
 8002114:	f7ff fd4f 	bl	8001bb6 <LCD_SendString>
     LCD_SetCursor(1, 0);
 8002118:	2100      	movs	r1, #0
 800211a:	2001      	movs	r0, #1
 800211c:	f7ff fd67 	bl	8001bee <LCD_SetCursor>
     LCD_SendString("ID: ");
 8002120:	483f      	ldr	r0, [pc, #252]	@ (8002220 <main+0x1bc>)
 8002122:	f7ff fd48 	bl	8001bb6 <LCD_SendString>

     // Show first 2 bytes of ID on LCD
     char id_hex[5];
     id_hex[0] = "0123456789ABCDEF"[(jedec_id >> 20) & 0xF];
 8002126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002128:	0d1b      	lsrs	r3, r3, #20
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	4a3d      	ldr	r2, [pc, #244]	@ (8002224 <main+0x1c0>)
 8002130:	5cd3      	ldrb	r3, [r2, r3]
 8002132:	f887 3020 	strb.w	r3, [r7, #32]
     id_hex[1] = "0123456789ABCDEF"[(jedec_id >> 16) & 0xF];
 8002136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002138:	0c1b      	lsrs	r3, r3, #16
 800213a:	f003 030f 	and.w	r3, r3, #15
 800213e:	4a39      	ldr	r2, [pc, #228]	@ (8002224 <main+0x1c0>)
 8002140:	5cd3      	ldrb	r3, [r2, r3]
 8002142:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
     id_hex[2] = "0123456789ABCDEF"[(jedec_id >> 12) & 0xF];
 8002146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002148:	0b1b      	lsrs	r3, r3, #12
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	4a35      	ldr	r2, [pc, #212]	@ (8002224 <main+0x1c0>)
 8002150:	5cd3      	ldrb	r3, [r2, r3]
 8002152:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
     id_hex[3] = "0123456789ABCDEF"[(jedec_id >> 8) & 0xF];
 8002156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002158:	0a1b      	lsrs	r3, r3, #8
 800215a:	f003 030f 	and.w	r3, r3, #15
 800215e:	4a31      	ldr	r2, [pc, #196]	@ (8002224 <main+0x1c0>)
 8002160:	5cd3      	ldrb	r3, [r2, r3]
 8002162:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
     id_hex[4] = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
     LCD_SendString(id_hex);
 800216c:	f107 0320 	add.w	r3, r7, #32
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fd20 	bl	8001bb6 <LCD_SendString>

     // Send full ID via UART
     char uart_msg[32];
     sprintf(uart_msg, "W25Q64 Error! ID: 0x%06lX\r\n", jedec_id);
 8002176:	463b      	mov	r3, r7
 8002178:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800217a:	492b      	ldr	r1, [pc, #172]	@ (8002228 <main+0x1c4>)
 800217c:	4618      	mov	r0, r3
 800217e:	f003 fccf 	bl	8005b20 <siprintf>
     USART1_SendString(uart_msg);
 8002182:	463b      	mov	r3, r7
 8002184:	4618      	mov	r0, r3
 8002186:	f000 ff29 	bl	8002fdc <USART1_SendString>
   }

  DWT_Delay_ms(2000);
 800218a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800218e:	f7ff fad1 	bl	8001734 <DWT_Delay_ms>

  // Setup TIM3 for 10ms control loop
  TIMER3_SetupPeriod(10);  // 10ms period
 8002192:	200a      	movs	r0, #10
 8002194:	f000 fd7c 	bl	8002c90 <TIMER3_SetupPeriod>

    /* USER CODE BEGIN 3 */
    // Run tasks at different rates

    // Read DS18B20 every 1 seconds
    if(ds18b20_count++ >= DS18B20_READ_TICKS)
 8002198:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800219c:	1c5a      	adds	r2, r3, #1
 800219e:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80021a2:	2b63      	cmp	r3, #99	@ 0x63
 80021a4:	d904      	bls.n	80021b0 <main+0x14c>
    {
      Task_DS18B20_Read();
 80021a6:	f000 fc9d 	bl	8002ae4 <Task_DS18B20_Read>
      ds18b20_count = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Read MPU6050 every 50ms
    if(mpu_count++ >= MPU_READ_TICKS)
 80021b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80021ba:	2b04      	cmp	r3, #4
 80021bc:	d904      	bls.n	80021c8 <main+0x164>
    {
      Task_MPU6050_Read();
 80021be:	f000 fcb3 	bl	8002b28 <Task_MPU6050_Read>
      mpu_count = 0;
 80021c2:	2300      	movs	r3, #0
 80021c4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    // Update LCD every 100ms
    if(lcd_count++ >= LCD_UPDATE_TICKS)
 80021c8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80021cc:	1c5a      	adds	r2, r3, #1
 80021ce:	f887 202d 	strb.w	r2, [r7, #45]	@ 0x2d
 80021d2:	2b09      	cmp	r3, #9
 80021d4:	d904      	bls.n	80021e0 <main+0x17c>
    {
      Task_LCD_Update();
 80021d6:	f000 fcb3 	bl	8002b40 <Task_LCD_Update>
      lcd_count = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    }

    // Update UART output every 100ms
    if(uart_count++ >= UART_UPDATE_TICKS)
 80021e0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	f887 202c 	strb.w	r2, [r7, #44]	@ 0x2c
 80021ea:	2b09      	cmp	r3, #9
 80021ec:	d904      	bls.n	80021f8 <main+0x194>
    {
      Task_UART_Output();
 80021ee:	f000 fc39 	bl	8002a64 <Task_UART_Output>
      uart_count = 0;
 80021f2:	2300      	movs	r3, #0
 80021f4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    TIMER3_WaitPeriod();
 80021f8:	f000 fd8c 	bl	8002d14 <TIMER3_WaitPeriod>
    if(ds18b20_count++ >= DS18B20_READ_TICKS)
 80021fc:	e7cc      	b.n	8002198 <main+0x134>
 80021fe:	bf00      	nop
 8002200:	08007e64 	.word	0x08007e64
 8002204:	08007e74 	.word	0x08007e74
 8002208:	08007e84 	.word	0x08007e84
 800220c:	00ef4017 	.word	0x00ef4017
 8002210:	08007e98 	.word	0x08007e98
 8002214:	08007ea4 	.word	0x08007ea4
 8002218:	08007eb0 	.word	0x08007eb0
 800221c:	08007ed0 	.word	0x08007ed0
 8002220:	08007ee0 	.word	0x08007ee0
 8002224:	08007f04 	.word	0x08007f04
 8002228:	08007ee8 	.word	0x08007ee8

0800222c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b090      	sub	sp, #64	@ 0x40
 8002230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002232:	f107 0318 	add.w	r3, r7, #24
 8002236:	2228      	movs	r2, #40	@ 0x28
 8002238:	2100      	movs	r1, #0
 800223a:	4618      	mov	r0, r3
 800223c:	f003 fcd5 	bl	8005bea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002240:	1d3b      	adds	r3, r7, #4
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	605a      	str	r2, [r3, #4]
 8002248:	609a      	str	r2, [r3, #8]
 800224a:	60da      	str	r2, [r3, #12]
 800224c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800224e:	2301      	movs	r3, #1
 8002250:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002252:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002256:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002258:	2300      	movs	r3, #0
 800225a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800225c:	2301      	movs	r3, #1
 800225e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002260:	2302      	movs	r3, #2
 8002262:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002264:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002268:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800226a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800226e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002270:	f107 0318 	add.w	r3, r7, #24
 8002274:	4618      	mov	r0, r3
 8002276:	f001 fdc3 	bl	8003e00 <HAL_RCC_OscConfig>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002280:	f000 f89a 	bl	80023b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002284:	230f      	movs	r3, #15
 8002286:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002288:	2302      	movs	r3, #2
 800228a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800228c:	2300      	movs	r3, #0
 800228e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002290:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002294:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002296:	2300      	movs	r3, #0
 8002298:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800229a:	1d3b      	adds	r3, r7, #4
 800229c:	2102      	movs	r1, #2
 800229e:	4618      	mov	r0, r3
 80022a0:	f002 f830 	bl	8004304 <HAL_RCC_ClockConfig>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <SystemClock_Config+0x82>
  {
    Error_Handler();
 80022aa:	f000 f885 	bl	80023b8 <Error_Handler>
  }
}
 80022ae:	bf00      	nop
 80022b0:	3740      	adds	r7, #64	@ 0x40
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80022bc:	4b17      	ldr	r3, [pc, #92]	@ (800231c <MX_SPI1_Init+0x64>)
 80022be:	4a18      	ldr	r2, [pc, #96]	@ (8002320 <MX_SPI1_Init+0x68>)
 80022c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022c2:	4b16      	ldr	r3, [pc, #88]	@ (800231c <MX_SPI1_Init+0x64>)
 80022c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022ca:	4b14      	ldr	r3, [pc, #80]	@ (800231c <MX_SPI1_Init+0x64>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022d0:	4b12      	ldr	r3, [pc, #72]	@ (800231c <MX_SPI1_Init+0x64>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022d6:	4b11      	ldr	r3, [pc, #68]	@ (800231c <MX_SPI1_Init+0x64>)
 80022d8:	2200      	movs	r2, #0
 80022da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022dc:	4b0f      	ldr	r3, [pc, #60]	@ (800231c <MX_SPI1_Init+0x64>)
 80022de:	2200      	movs	r2, #0
 80022e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022e2:	4b0e      	ldr	r3, [pc, #56]	@ (800231c <MX_SPI1_Init+0x64>)
 80022e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80022ea:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <MX_SPI1_Init+0x64>)
 80022ec:	2218      	movs	r2, #24
 80022ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022f0:	4b0a      	ldr	r3, [pc, #40]	@ (800231c <MX_SPI1_Init+0x64>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022f6:	4b09      	ldr	r3, [pc, #36]	@ (800231c <MX_SPI1_Init+0x64>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022fc:	4b07      	ldr	r3, [pc, #28]	@ (800231c <MX_SPI1_Init+0x64>)
 80022fe:	2200      	movs	r2, #0
 8002300:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <MX_SPI1_Init+0x64>)
 8002304:	220a      	movs	r2, #10
 8002306:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002308:	4804      	ldr	r0, [pc, #16]	@ (800231c <MX_SPI1_Init+0x64>)
 800230a:	f002 f957 	bl	80045bc <HAL_SPI_Init>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002314:	f000 f850 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002318:	bf00      	nop
 800231a:	bd80      	pop	{r7, pc}
 800231c:	200001fc 	.word	0x200001fc
 8002320:	40013000 	.word	0x40013000

08002324 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b088      	sub	sp, #32
 8002328:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232a:	f107 0310 	add.w	r3, r7, #16
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	605a      	str	r2, [r3, #4]
 8002334:	609a      	str	r2, [r3, #8]
 8002336:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002338:	4b1d      	ldr	r3, [pc, #116]	@ (80023b0 <MX_GPIO_Init+0x8c>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	4a1c      	ldr	r2, [pc, #112]	@ (80023b0 <MX_GPIO_Init+0x8c>)
 800233e:	f043 0320 	orr.w	r3, r3, #32
 8002342:	6193      	str	r3, [r2, #24]
 8002344:	4b1a      	ldr	r3, [pc, #104]	@ (80023b0 <MX_GPIO_Init+0x8c>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	f003 0320 	and.w	r3, r3, #32
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002350:	4b17      	ldr	r3, [pc, #92]	@ (80023b0 <MX_GPIO_Init+0x8c>)
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	4a16      	ldr	r2, [pc, #88]	@ (80023b0 <MX_GPIO_Init+0x8c>)
 8002356:	f043 0304 	orr.w	r3, r3, #4
 800235a:	6193      	str	r3, [r2, #24]
 800235c:	4b14      	ldr	r3, [pc, #80]	@ (80023b0 <MX_GPIO_Init+0x8c>)
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	60bb      	str	r3, [r7, #8]
 8002366:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002368:	4b11      	ldr	r3, [pc, #68]	@ (80023b0 <MX_GPIO_Init+0x8c>)
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	4a10      	ldr	r2, [pc, #64]	@ (80023b0 <MX_GPIO_Init+0x8c>)
 800236e:	f043 0308 	orr.w	r3, r3, #8
 8002372:	6193      	str	r3, [r2, #24]
 8002374:	4b0e      	ldr	r3, [pc, #56]	@ (80023b0 <MX_GPIO_Init+0x8c>)
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	f003 0308 	and.w	r3, r3, #8
 800237c:	607b      	str	r3, [r7, #4]
 800237e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8002380:	2201      	movs	r2, #1
 8002382:	2140      	movs	r1, #64	@ 0x40
 8002384:	480b      	ldr	r0, [pc, #44]	@ (80023b4 <MX_GPIO_Init+0x90>)
 8002386:	f001 fd23 	bl	8003dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800238a:	2340      	movs	r3, #64	@ 0x40
 800238c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800238e:	2301      	movs	r3, #1
 8002390:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002392:	2300      	movs	r3, #0
 8002394:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002396:	2303      	movs	r3, #3
 8002398:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800239a:	f107 0310 	add.w	r3, r7, #16
 800239e:	4619      	mov	r1, r3
 80023a0:	4804      	ldr	r0, [pc, #16]	@ (80023b4 <MX_GPIO_Init+0x90>)
 80023a2:	f001 fb91 	bl	8003ac8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80023a6:	bf00      	nop
 80023a8:	3720      	adds	r7, #32
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40021000 	.word	0x40021000
 80023b4:	40010c00 	.word	0x40010c00

080023b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023bc:	b672      	cpsid	i
}
 80023be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023c0:	bf00      	nop
 80023c2:	e7fd      	b.n	80023c0 <Error_Handler+0x8>

080023c4 <MPU6050_ReadReg>:
volatile MPU6050_RawData_t mpu6050_raw;
volatile MPU6050_ScaledData_t mpu6050_scaled;

// Read a single register from MPU6050
static uint8_t MPU6050_ReadReg(uint8_t reg, uint8_t *data)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	6039      	str	r1, [r7, #0]
 80023ce:	71fb      	strb	r3, [r7, #7]
  I2C2_Start();
 80023d0:	f7ff fa3c 	bl	800184c <I2C2_Start>
  if(I2C2_SendAddr(MPU6050_ADDR, I2C_WRITE) != I2C_OK)
 80023d4:	2100      	movs	r1, #0
 80023d6:	2068      	movs	r0, #104	@ 0x68
 80023d8:	f7ff fa86 	bl	80018e8 <I2C2_SendAddr>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <MPU6050_ReadReg+0x26>
  {
    I2C2_Stop();
 80023e2:	f7ff fa67 	bl	80018b4 <I2C2_Stop>
    return I2C_ERROR;
 80023e6:	23ff      	movs	r3, #255	@ 0xff
 80023e8:	e021      	b.n	800242e <MPU6050_ReadReg+0x6a>
  }

  if(I2C2_WriteByte(reg) != I2C_OK)
 80023ea:	79fb      	ldrb	r3, [r7, #7]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff fab3 	bl	8001958 <I2C2_WriteByte>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d003      	beq.n	8002400 <MPU6050_ReadReg+0x3c>
  {
    I2C2_Stop();
 80023f8:	f7ff fa5c 	bl	80018b4 <I2C2_Stop>
    return I2C_ERROR;
 80023fc:	23ff      	movs	r3, #255	@ 0xff
 80023fe:	e016      	b.n	800242e <MPU6050_ReadReg+0x6a>
  }

  I2C2_Start();  // Repeated start
 8002400:	f7ff fa24 	bl	800184c <I2C2_Start>
  if(I2C2_SendAddr(MPU6050_ADDR, I2C_READ) != I2C_OK)
 8002404:	2101      	movs	r1, #1
 8002406:	2068      	movs	r0, #104	@ 0x68
 8002408:	f7ff fa6e 	bl	80018e8 <I2C2_SendAddr>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <MPU6050_ReadReg+0x56>
  {
    I2C2_Stop();
 8002412:	f7ff fa4f 	bl	80018b4 <I2C2_Stop>
    return I2C_ERROR;
 8002416:	23ff      	movs	r3, #255	@ 0xff
 8002418:	e009      	b.n	800242e <MPU6050_ReadReg+0x6a>
  }

  *data = I2C2_ReadByte(0);  // NACK on last byte
 800241a:	2000      	movs	r0, #0
 800241c:	f7ff fae0 	bl	80019e0 <I2C2_ReadByte>
 8002420:	4603      	mov	r3, r0
 8002422:	461a      	mov	r2, r3
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	701a      	strb	r2, [r3, #0]
  I2C2_Stop();
 8002428:	f7ff fa44 	bl	80018b4 <I2C2_Stop>

  return I2C_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <MPU6050_WriteReg>:

// Write a single register to MPU6050
static uint8_t MPU6050_WriteReg(uint8_t reg, uint8_t data)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b082      	sub	sp, #8
 800243a:	af00      	add	r7, sp, #0
 800243c:	4603      	mov	r3, r0
 800243e:	460a      	mov	r2, r1
 8002440:	71fb      	strb	r3, [r7, #7]
 8002442:	4613      	mov	r3, r2
 8002444:	71bb      	strb	r3, [r7, #6]
  I2C2_Start();
 8002446:	f7ff fa01 	bl	800184c <I2C2_Start>
  if(I2C2_SendAddr(MPU6050_ADDR, I2C_WRITE) != I2C_OK)
 800244a:	2100      	movs	r1, #0
 800244c:	2068      	movs	r0, #104	@ 0x68
 800244e:	f7ff fa4b 	bl	80018e8 <I2C2_SendAddr>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d003      	beq.n	8002460 <MPU6050_WriteReg+0x2a>
  {
    I2C2_Stop();
 8002458:	f7ff fa2c 	bl	80018b4 <I2C2_Stop>
    return I2C_ERROR;
 800245c:	23ff      	movs	r3, #255	@ 0xff
 800245e:	e018      	b.n	8002492 <MPU6050_WriteReg+0x5c>
  }

  if(I2C2_WriteByte(reg) != I2C_OK)
 8002460:	79fb      	ldrb	r3, [r7, #7]
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff fa78 	bl	8001958 <I2C2_WriteByte>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d003      	beq.n	8002476 <MPU6050_WriteReg+0x40>
  {
    I2C2_Stop();
 800246e:	f7ff fa21 	bl	80018b4 <I2C2_Stop>
    return I2C_ERROR;
 8002472:	23ff      	movs	r3, #255	@ 0xff
 8002474:	e00d      	b.n	8002492 <MPU6050_WriteReg+0x5c>
  }

  if(I2C2_WriteByte(data) != I2C_OK)
 8002476:	79bb      	ldrb	r3, [r7, #6]
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff fa6d 	bl	8001958 <I2C2_WriteByte>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d003      	beq.n	800248c <MPU6050_WriteReg+0x56>
  {
    I2C2_Stop();
 8002484:	f7ff fa16 	bl	80018b4 <I2C2_Stop>
    return I2C_ERROR;
 8002488:	23ff      	movs	r3, #255	@ 0xff
 800248a:	e002      	b.n	8002492 <MPU6050_WriteReg+0x5c>
  }

  I2C2_Stop();
 800248c:	f7ff fa12 	bl	80018b4 <I2C2_Stop>
  return I2C_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <MPU6050_Init>:

// Initialize MPU6050
uint8_t MPU6050_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
  uint8_t who_am_i;

  // Check if device is present
  if(MPU6050_ReadReg(MPU6050_WHO_AM_I, &who_am_i) != I2C_OK)
 80024a2:	1dfb      	adds	r3, r7, #7
 80024a4:	4619      	mov	r1, r3
 80024a6:	2075      	movs	r0, #117	@ 0x75
 80024a8:	f7ff ff8c 	bl	80023c4 <MPU6050_ReadReg>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d004      	beq.n	80024bc <MPU6050_Init+0x20>
  {
    USART1_SendString("Failed to read WHO_AM_I\r\n");
 80024b2:	4812      	ldr	r0, [pc, #72]	@ (80024fc <MPU6050_Init+0x60>)
 80024b4:	f000 fd92 	bl	8002fdc <USART1_SendString>
    return I2C_ERROR;
 80024b8:	23ff      	movs	r3, #255	@ 0xff
 80024ba:	e01a      	b.n	80024f2 <MPU6050_Init+0x56>
  }

  if(who_am_i != 0x68)
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	2b68      	cmp	r3, #104	@ 0x68
 80024c0:	d004      	beq.n	80024cc <MPU6050_Init+0x30>
  {
    USART1_SendString("Wrong device ID!\r\n");
 80024c2:	480f      	ldr	r0, [pc, #60]	@ (8002500 <MPU6050_Init+0x64>)
 80024c4:	f000 fd8a 	bl	8002fdc <USART1_SendString>
    return I2C_ERROR;
 80024c8:	23ff      	movs	r3, #255	@ 0xff
 80024ca:	e012      	b.n	80024f2 <MPU6050_Init+0x56>
  }

  // Wake up MPU6050 (clear sleep bit)
  if(MPU6050_WriteReg(MPU6050_PWR_MGMT_1, 0x00) != I2C_OK)
 80024cc:	2100      	movs	r1, #0
 80024ce:	206b      	movs	r0, #107	@ 0x6b
 80024d0:	f7ff ffb1 	bl	8002436 <MPU6050_WriteReg>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d004      	beq.n	80024e4 <MPU6050_Init+0x48>
  {
    USART1_SendString("Failed to wake device\r\n");
 80024da:	480a      	ldr	r0, [pc, #40]	@ (8002504 <MPU6050_Init+0x68>)
 80024dc:	f000 fd7e 	bl	8002fdc <USART1_SendString>
    return I2C_ERROR;
 80024e0:	23ff      	movs	r3, #255	@ 0xff
 80024e2:	e006      	b.n	80024f2 <MPU6050_Init+0x56>
  }

  USART1_SendString("MPU6050 initialized successfully!\r\n");
 80024e4:	4808      	ldr	r0, [pc, #32]	@ (8002508 <MPU6050_Init+0x6c>)
 80024e6:	f000 fd79 	bl	8002fdc <USART1_SendString>

  TIMER2_Delay_ms(10);
 80024ea:	200a      	movs	r0, #10
 80024ec:	f000 fb8e 	bl	8002c0c <TIMER2_Delay_ms>

  return I2C_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	08007f18 	.word	0x08007f18
 8002500:	08007f34 	.word	0x08007f34
 8002504:	08007f48 	.word	0x08007f48
 8002508:	08007f60 	.word	0x08007f60

0800250c <MPU6050_ReadBurst>:

// Read multiple bytes from MPU6050 (burst read)
static uint8_t MPU6050_ReadBurst(uint8_t start_reg, uint8_t *data, uint8_t len)
{
 800250c:	b590      	push	{r4, r7, lr}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	6039      	str	r1, [r7, #0]
 8002516:	71fb      	strb	r3, [r7, #7]
 8002518:	4613      	mov	r3, r2
 800251a:	71bb      	strb	r3, [r7, #6]
  I2C2_Start();
 800251c:	f7ff f996 	bl	800184c <I2C2_Start>
  if(I2C2_SendAddr(MPU6050_ADDR, I2C_WRITE) != I2C_OK)
 8002520:	2100      	movs	r1, #0
 8002522:	2068      	movs	r0, #104	@ 0x68
 8002524:	f7ff f9e0 	bl	80018e8 <I2C2_SendAddr>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <MPU6050_ReadBurst+0x2a>
  {
    I2C2_Stop();
 800252e:	f7ff f9c1 	bl	80018b4 <I2C2_Stop>
    return I2C_ERROR;
 8002532:	23ff      	movs	r3, #255	@ 0xff
 8002534:	e036      	b.n	80025a4 <MPU6050_ReadBurst+0x98>
  }

  if(I2C2_WriteByte(start_reg) != I2C_OK)
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff fa0d 	bl	8001958 <I2C2_WriteByte>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d003      	beq.n	800254c <MPU6050_ReadBurst+0x40>
  {
    I2C2_Stop();
 8002544:	f7ff f9b6 	bl	80018b4 <I2C2_Stop>
    return I2C_ERROR;
 8002548:	23ff      	movs	r3, #255	@ 0xff
 800254a:	e02b      	b.n	80025a4 <MPU6050_ReadBurst+0x98>
  }

  I2C2_Start();  // Repeated start
 800254c:	f7ff f97e 	bl	800184c <I2C2_Start>
  if(I2C2_SendAddr(MPU6050_ADDR, I2C_READ) != I2C_OK)
 8002550:	2101      	movs	r1, #1
 8002552:	2068      	movs	r0, #104	@ 0x68
 8002554:	f7ff f9c8 	bl	80018e8 <I2C2_SendAddr>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d003      	beq.n	8002566 <MPU6050_ReadBurst+0x5a>
  {
    I2C2_Stop();
 800255e:	f7ff f9a9 	bl	80018b4 <I2C2_Stop>
    return I2C_ERROR;
 8002562:	23ff      	movs	r3, #255	@ 0xff
 8002564:	e01e      	b.n	80025a4 <MPU6050_ReadBurst+0x98>
  }

  for(uint8_t i = 0; i < len; i++)
 8002566:	2300      	movs	r3, #0
 8002568:	73fb      	strb	r3, [r7, #15]
 800256a:	e014      	b.n	8002596 <MPU6050_ReadBurst+0x8a>
  {
    // Send ACK for all bytes except the last one
    uint8_t ack = (i < (len - 1)) ? 1 : 0;
 800256c:	7bfa      	ldrb	r2, [r7, #15]
 800256e:	79bb      	ldrb	r3, [r7, #6]
 8002570:	3b01      	subs	r3, #1
 8002572:	429a      	cmp	r2, r3
 8002574:	bfb4      	ite	lt
 8002576:	2301      	movlt	r3, #1
 8002578:	2300      	movge	r3, #0
 800257a:	b2db      	uxtb	r3, r3
 800257c:	73bb      	strb	r3, [r7, #14]
    data[i] = I2C2_ReadByte(ack);
 800257e:	7bfb      	ldrb	r3, [r7, #15]
 8002580:	683a      	ldr	r2, [r7, #0]
 8002582:	18d4      	adds	r4, r2, r3
 8002584:	7bbb      	ldrb	r3, [r7, #14]
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff fa2a 	bl	80019e0 <I2C2_ReadByte>
 800258c:	4603      	mov	r3, r0
 800258e:	7023      	strb	r3, [r4, #0]
  for(uint8_t i = 0; i < len; i++)
 8002590:	7bfb      	ldrb	r3, [r7, #15]
 8002592:	3301      	adds	r3, #1
 8002594:	73fb      	strb	r3, [r7, #15]
 8002596:	7bfa      	ldrb	r2, [r7, #15]
 8002598:	79bb      	ldrb	r3, [r7, #6]
 800259a:	429a      	cmp	r2, r3
 800259c:	d3e6      	bcc.n	800256c <MPU6050_ReadBurst+0x60>
  }

  I2C2_Stop();
 800259e:	f7ff f989 	bl	80018b4 <I2C2_Stop>
  return I2C_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd90      	pop	{r4, r7, pc}

080025ac <MPU6050_ReadAll>:

// Read all sensor data (accelerometer, temperature, gyroscope)
uint8_t MPU6050_ReadAll(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
  uint8_t buffer[14];  // 7 measurements  2 bytes each

  // Read all 14 bytes starting from ACCEL_XOUT_H (0x3B)
  if(MPU6050_ReadBurst(MPU6050_ACCEL_XOUT_H, buffer, 14) != I2C_OK)
 80025b2:	463b      	mov	r3, r7
 80025b4:	220e      	movs	r2, #14
 80025b6:	4619      	mov	r1, r3
 80025b8:	203b      	movs	r0, #59	@ 0x3b
 80025ba:	f7ff ffa7 	bl	800250c <MPU6050_ReadBurst>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MPU6050_ReadAll+0x1c>
  {
    return I2C_ERROR;
 80025c4:	23ff      	movs	r3, #255	@ 0xff
 80025c6:	e046      	b.n	8002656 <MPU6050_ReadAll+0xaa>
  }

  // Combine high and low bytes for each measurement and put in struct
  mpu6050_raw.accel_x = (int16_t) ((buffer[0] << 8) | buffer[1]);
 80025c8:	783b      	ldrb	r3, [r7, #0]
 80025ca:	b21b      	sxth	r3, r3
 80025cc:	021b      	lsls	r3, r3, #8
 80025ce:	b21a      	sxth	r2, r3
 80025d0:	787b      	ldrb	r3, [r7, #1]
 80025d2:	b21b      	sxth	r3, r3
 80025d4:	4313      	orrs	r3, r2
 80025d6:	b21a      	sxth	r2, r3
 80025d8:	4b21      	ldr	r3, [pc, #132]	@ (8002660 <MPU6050_ReadAll+0xb4>)
 80025da:	801a      	strh	r2, [r3, #0]
  mpu6050_raw.accel_y = (int16_t) ((buffer[2] << 8) | buffer[3]);
 80025dc:	78bb      	ldrb	r3, [r7, #2]
 80025de:	b21b      	sxth	r3, r3
 80025e0:	021b      	lsls	r3, r3, #8
 80025e2:	b21a      	sxth	r2, r3
 80025e4:	78fb      	ldrb	r3, [r7, #3]
 80025e6:	b21b      	sxth	r3, r3
 80025e8:	4313      	orrs	r3, r2
 80025ea:	b21a      	sxth	r2, r3
 80025ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002660 <MPU6050_ReadAll+0xb4>)
 80025ee:	805a      	strh	r2, [r3, #2]
  mpu6050_raw.accel_z = (int16_t) ((buffer[4] << 8) | buffer[5]);
 80025f0:	793b      	ldrb	r3, [r7, #4]
 80025f2:	b21b      	sxth	r3, r3
 80025f4:	021b      	lsls	r3, r3, #8
 80025f6:	b21a      	sxth	r2, r3
 80025f8:	797b      	ldrb	r3, [r7, #5]
 80025fa:	b21b      	sxth	r3, r3
 80025fc:	4313      	orrs	r3, r2
 80025fe:	b21a      	sxth	r2, r3
 8002600:	4b17      	ldr	r3, [pc, #92]	@ (8002660 <MPU6050_ReadAll+0xb4>)
 8002602:	809a      	strh	r2, [r3, #4]
  mpu6050_raw.temp = (int16_t) ((buffer[6] << 8) | buffer[7]);
 8002604:	79bb      	ldrb	r3, [r7, #6]
 8002606:	b21b      	sxth	r3, r3
 8002608:	021b      	lsls	r3, r3, #8
 800260a:	b21a      	sxth	r2, r3
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	b21b      	sxth	r3, r3
 8002610:	4313      	orrs	r3, r2
 8002612:	b21a      	sxth	r2, r3
 8002614:	4b12      	ldr	r3, [pc, #72]	@ (8002660 <MPU6050_ReadAll+0xb4>)
 8002616:	80da      	strh	r2, [r3, #6]
  mpu6050_raw.gyro_x = (int16_t) ((buffer[8] << 8) | buffer[9]);
 8002618:	7a3b      	ldrb	r3, [r7, #8]
 800261a:	b21b      	sxth	r3, r3
 800261c:	021b      	lsls	r3, r3, #8
 800261e:	b21a      	sxth	r2, r3
 8002620:	7a7b      	ldrb	r3, [r7, #9]
 8002622:	b21b      	sxth	r3, r3
 8002624:	4313      	orrs	r3, r2
 8002626:	b21a      	sxth	r2, r3
 8002628:	4b0d      	ldr	r3, [pc, #52]	@ (8002660 <MPU6050_ReadAll+0xb4>)
 800262a:	811a      	strh	r2, [r3, #8]
  mpu6050_raw.gyro_y = (int16_t) ((buffer[10] << 8) | buffer[11]);
 800262c:	7abb      	ldrb	r3, [r7, #10]
 800262e:	b21b      	sxth	r3, r3
 8002630:	021b      	lsls	r3, r3, #8
 8002632:	b21a      	sxth	r2, r3
 8002634:	7afb      	ldrb	r3, [r7, #11]
 8002636:	b21b      	sxth	r3, r3
 8002638:	4313      	orrs	r3, r2
 800263a:	b21a      	sxth	r2, r3
 800263c:	4b08      	ldr	r3, [pc, #32]	@ (8002660 <MPU6050_ReadAll+0xb4>)
 800263e:	815a      	strh	r2, [r3, #10]
  mpu6050_raw.gyro_z = (int16_t) ((buffer[12] << 8) | buffer[13]);
 8002640:	7b3b      	ldrb	r3, [r7, #12]
 8002642:	b21b      	sxth	r3, r3
 8002644:	021b      	lsls	r3, r3, #8
 8002646:	b21a      	sxth	r2, r3
 8002648:	7b7b      	ldrb	r3, [r7, #13]
 800264a:	b21b      	sxth	r3, r3
 800264c:	4313      	orrs	r3, r2
 800264e:	b21a      	sxth	r2, r3
 8002650:	4b03      	ldr	r3, [pc, #12]	@ (8002660 <MPU6050_ReadAll+0xb4>)
 8002652:	819a      	strh	r2, [r3, #12]

  return I2C_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000254 	.word	0x20000254

08002664 <MPU6050_ScaleAll>:
  return I2C_OK;
}

// Scale all sensor data
void MPU6050_ScaleAll(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  // Scale accelerometer (2g range: 16384 LSB/g)
  mpu6050_scaled.accel_x = mpu6050_raw.accel_x / 16384.0f;
 8002668:	4b39      	ldr	r3, [pc, #228]	@ (8002750 <MPU6050_ScaleAll+0xec>)
 800266a:	881b      	ldrh	r3, [r3, #0]
 800266c:	b21b      	sxth	r3, r3
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe fae4 	bl	8000c3c <__aeabi_i2f>
 8002674:	4603      	mov	r3, r0
 8002676:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800267a:	4618      	mov	r0, r3
 800267c:	f7fe fbe6 	bl	8000e4c <__aeabi_fdiv>
 8002680:	4603      	mov	r3, r0
 8002682:	461a      	mov	r2, r3
 8002684:	4b33      	ldr	r3, [pc, #204]	@ (8002754 <MPU6050_ScaleAll+0xf0>)
 8002686:	601a      	str	r2, [r3, #0]
  mpu6050_scaled.accel_y = mpu6050_raw.accel_y / 16384.0f;
 8002688:	4b31      	ldr	r3, [pc, #196]	@ (8002750 <MPU6050_ScaleAll+0xec>)
 800268a:	885b      	ldrh	r3, [r3, #2]
 800268c:	b21b      	sxth	r3, r3
 800268e:	4618      	mov	r0, r3
 8002690:	f7fe fad4 	bl	8000c3c <__aeabi_i2f>
 8002694:	4603      	mov	r3, r0
 8002696:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800269a:	4618      	mov	r0, r3
 800269c:	f7fe fbd6 	bl	8000e4c <__aeabi_fdiv>
 80026a0:	4603      	mov	r3, r0
 80026a2:	461a      	mov	r2, r3
 80026a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002754 <MPU6050_ScaleAll+0xf0>)
 80026a6:	605a      	str	r2, [r3, #4]
  mpu6050_scaled.accel_z = mpu6050_raw.accel_z / 16384.0f;
 80026a8:	4b29      	ldr	r3, [pc, #164]	@ (8002750 <MPU6050_ScaleAll+0xec>)
 80026aa:	889b      	ldrh	r3, [r3, #4]
 80026ac:	b21b      	sxth	r3, r3
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe fac4 	bl	8000c3c <__aeabi_i2f>
 80026b4:	4603      	mov	r3, r0
 80026b6:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fe fbc6 	bl	8000e4c <__aeabi_fdiv>
 80026c0:	4603      	mov	r3, r0
 80026c2:	461a      	mov	r2, r3
 80026c4:	4b23      	ldr	r3, [pc, #140]	@ (8002754 <MPU6050_ScaleAll+0xf0>)
 80026c6:	609a      	str	r2, [r3, #8]

  // Scale gyroscope (250/s range: 131 LSB//s)
  mpu6050_scaled.gyro_x = mpu6050_raw.gyro_x / 131.0f;
 80026c8:	4b21      	ldr	r3, [pc, #132]	@ (8002750 <MPU6050_ScaleAll+0xec>)
 80026ca:	891b      	ldrh	r3, [r3, #8]
 80026cc:	b21b      	sxth	r3, r3
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7fe fab4 	bl	8000c3c <__aeabi_i2f>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4920      	ldr	r1, [pc, #128]	@ (8002758 <MPU6050_ScaleAll+0xf4>)
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fe fbb7 	bl	8000e4c <__aeabi_fdiv>
 80026de:	4603      	mov	r3, r0
 80026e0:	461a      	mov	r2, r3
 80026e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002754 <MPU6050_ScaleAll+0xf0>)
 80026e4:	611a      	str	r2, [r3, #16]
  mpu6050_scaled.gyro_y = mpu6050_raw.gyro_y / 131.0f;
 80026e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002750 <MPU6050_ScaleAll+0xec>)
 80026e8:	895b      	ldrh	r3, [r3, #10]
 80026ea:	b21b      	sxth	r3, r3
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7fe faa5 	bl	8000c3c <__aeabi_i2f>
 80026f2:	4603      	mov	r3, r0
 80026f4:	4918      	ldr	r1, [pc, #96]	@ (8002758 <MPU6050_ScaleAll+0xf4>)
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7fe fba8 	bl	8000e4c <__aeabi_fdiv>
 80026fc:	4603      	mov	r3, r0
 80026fe:	461a      	mov	r2, r3
 8002700:	4b14      	ldr	r3, [pc, #80]	@ (8002754 <MPU6050_ScaleAll+0xf0>)
 8002702:	615a      	str	r2, [r3, #20]
  mpu6050_scaled.gyro_z = mpu6050_raw.gyro_z / 131.0f;
 8002704:	4b12      	ldr	r3, [pc, #72]	@ (8002750 <MPU6050_ScaleAll+0xec>)
 8002706:	899b      	ldrh	r3, [r3, #12]
 8002708:	b21b      	sxth	r3, r3
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe fa96 	bl	8000c3c <__aeabi_i2f>
 8002710:	4603      	mov	r3, r0
 8002712:	4911      	ldr	r1, [pc, #68]	@ (8002758 <MPU6050_ScaleAll+0xf4>)
 8002714:	4618      	mov	r0, r3
 8002716:	f7fe fb99 	bl	8000e4c <__aeabi_fdiv>
 800271a:	4603      	mov	r3, r0
 800271c:	461a      	mov	r2, r3
 800271e:	4b0d      	ldr	r3, [pc, #52]	@ (8002754 <MPU6050_ScaleAll+0xf0>)
 8002720:	619a      	str	r2, [r3, #24]

  // Scale temperature: Temperature = (raw_temp / 340.0) + 36.53
  mpu6050_scaled.temp = (mpu6050_raw.temp / 340.0f) + 36.53f;
 8002722:	4b0b      	ldr	r3, [pc, #44]	@ (8002750 <MPU6050_ScaleAll+0xec>)
 8002724:	88db      	ldrh	r3, [r3, #6]
 8002726:	b21b      	sxth	r3, r3
 8002728:	4618      	mov	r0, r3
 800272a:	f7fe fa87 	bl	8000c3c <__aeabi_i2f>
 800272e:	4603      	mov	r3, r0
 8002730:	490a      	ldr	r1, [pc, #40]	@ (800275c <MPU6050_ScaleAll+0xf8>)
 8002732:	4618      	mov	r0, r3
 8002734:	f7fe fb8a 	bl	8000e4c <__aeabi_fdiv>
 8002738:	4603      	mov	r3, r0
 800273a:	4909      	ldr	r1, [pc, #36]	@ (8002760 <MPU6050_ScaleAll+0xfc>)
 800273c:	4618      	mov	r0, r3
 800273e:	f7fe f9c9 	bl	8000ad4 <__addsf3>
 8002742:	4603      	mov	r3, r0
 8002744:	461a      	mov	r2, r3
 8002746:	4b03      	ldr	r3, [pc, #12]	@ (8002754 <MPU6050_ScaleAll+0xf0>)
 8002748:	60da      	str	r2, [r3, #12]
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000254 	.word	0x20000254
 8002754:	20000264 	.word	0x20000264
 8002758:	43030000 	.word	0x43030000
 800275c:	43aa0000 	.word	0x43aa0000
 8002760:	42121eb8 	.word	0x42121eb8

08002764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800276a:	4b15      	ldr	r3, [pc, #84]	@ (80027c0 <HAL_MspInit+0x5c>)
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	4a14      	ldr	r2, [pc, #80]	@ (80027c0 <HAL_MspInit+0x5c>)
 8002770:	f043 0301 	orr.w	r3, r3, #1
 8002774:	6193      	str	r3, [r2, #24]
 8002776:	4b12      	ldr	r3, [pc, #72]	@ (80027c0 <HAL_MspInit+0x5c>)
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	60bb      	str	r3, [r7, #8]
 8002780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002782:	4b0f      	ldr	r3, [pc, #60]	@ (80027c0 <HAL_MspInit+0x5c>)
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	4a0e      	ldr	r2, [pc, #56]	@ (80027c0 <HAL_MspInit+0x5c>)
 8002788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800278c:	61d3      	str	r3, [r2, #28]
 800278e:	4b0c      	ldr	r3, [pc, #48]	@ (80027c0 <HAL_MspInit+0x5c>)
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002796:	607b      	str	r3, [r7, #4]
 8002798:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800279a:	4b0a      	ldr	r3, [pc, #40]	@ (80027c4 <HAL_MspInit+0x60>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	4a04      	ldr	r2, [pc, #16]	@ (80027c4 <HAL_MspInit+0x60>)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027b6:	bf00      	nop
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr
 80027c0:	40021000 	.word	0x40021000
 80027c4:	40010000 	.word	0x40010000

080027c8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b08a      	sub	sp, #40	@ 0x28
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d0:	f107 0314 	add.w	r3, r7, #20
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	605a      	str	r2, [r3, #4]
 80027da:	609a      	str	r2, [r3, #8]
 80027dc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a22      	ldr	r2, [pc, #136]	@ (800286c <HAL_SPI_MspInit+0xa4>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d13d      	bne.n	8002864 <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027e8:	4b21      	ldr	r3, [pc, #132]	@ (8002870 <HAL_SPI_MspInit+0xa8>)
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	4a20      	ldr	r2, [pc, #128]	@ (8002870 <HAL_SPI_MspInit+0xa8>)
 80027ee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027f2:	6193      	str	r3, [r2, #24]
 80027f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002870 <HAL_SPI_MspInit+0xa8>)
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002800:	4b1b      	ldr	r3, [pc, #108]	@ (8002870 <HAL_SPI_MspInit+0xa8>)
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	4a1a      	ldr	r2, [pc, #104]	@ (8002870 <HAL_SPI_MspInit+0xa8>)
 8002806:	f043 0308 	orr.w	r3, r3, #8
 800280a:	6193      	str	r3, [r2, #24]
 800280c:	4b18      	ldr	r3, [pc, #96]	@ (8002870 <HAL_SPI_MspInit+0xa8>)
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	f003 0308 	and.w	r3, r3, #8
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8002818:	2328      	movs	r3, #40	@ 0x28
 800281a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281c:	2302      	movs	r3, #2
 800281e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002820:	2303      	movs	r3, #3
 8002822:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002824:	f107 0314 	add.w	r3, r7, #20
 8002828:	4619      	mov	r1, r3
 800282a:	4812      	ldr	r0, [pc, #72]	@ (8002874 <HAL_SPI_MspInit+0xac>)
 800282c:	f001 f94c 	bl	8003ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002830:	2310      	movs	r3, #16
 8002832:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002834:	2300      	movs	r3, #0
 8002836:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800283c:	f107 0314 	add.w	r3, r7, #20
 8002840:	4619      	mov	r1, r3
 8002842:	480c      	ldr	r0, [pc, #48]	@ (8002874 <HAL_SPI_MspInit+0xac>)
 8002844:	f001 f940 	bl	8003ac8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8002848:	4b0b      	ldr	r3, [pc, #44]	@ (8002878 <HAL_SPI_MspInit+0xb0>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	627b      	str	r3, [r7, #36]	@ 0x24
 800284e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002850:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002854:	627b      	str	r3, [r7, #36]	@ 0x24
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	f043 0301 	orr.w	r3, r3, #1
 800285c:	627b      	str	r3, [r7, #36]	@ 0x24
 800285e:	4a06      	ldr	r2, [pc, #24]	@ (8002878 <HAL_SPI_MspInit+0xb0>)
 8002860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002862:	6053      	str	r3, [r2, #4]

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002864:	bf00      	nop
 8002866:	3728      	adds	r7, #40	@ 0x28
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40013000 	.word	0x40013000
 8002870:	40021000 	.word	0x40021000
 8002874:	40010c00 	.word	0x40010c00
 8002878:	40010000 	.word	0x40010000

0800287c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002880:	bf00      	nop
 8002882:	e7fd      	b.n	8002880 <NMI_Handler+0x4>

08002884 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002888:	bf00      	nop
 800288a:	e7fd      	b.n	8002888 <HardFault_Handler+0x4>

0800288c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <MemManage_Handler+0x4>

08002894 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002898:	bf00      	nop
 800289a:	e7fd      	b.n	8002898 <BusFault_Handler+0x4>

0800289c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a0:	bf00      	nop
 80028a2:	e7fd      	b.n	80028a0 <UsageFault_Handler+0x4>

080028a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028b4:	bf00      	nop
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028c0:	bf00      	nop
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028cc:	f000 ffd8 	bl	8003880 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028d0:	bf00      	nop
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  return 1;
 80028d8:	2301      	movs	r3, #1
}
 80028da:	4618      	mov	r0, r3
 80028dc:	46bd      	mov	sp, r7
 80028de:	bc80      	pop	{r7}
 80028e0:	4770      	bx	lr

080028e2 <_kill>:

int _kill(int pid, int sig)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b082      	sub	sp, #8
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
 80028ea:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028ec:	f003 f9d0 	bl	8005c90 <__errno>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2216      	movs	r2, #22
 80028f4:	601a      	str	r2, [r3, #0]
  return -1;
 80028f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <_exit>:

void _exit (int status)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800290a:	f04f 31ff 	mov.w	r1, #4294967295
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7ff ffe7 	bl	80028e2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002914:	bf00      	nop
 8002916:	e7fd      	b.n	8002914 <_exit+0x12>

08002918 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]
 8002928:	e00a      	b.n	8002940 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800292a:	f3af 8000 	nop.w
 800292e:	4601      	mov	r1, r0
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	1c5a      	adds	r2, r3, #1
 8002934:	60ba      	str	r2, [r7, #8]
 8002936:	b2ca      	uxtb	r2, r1
 8002938:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	3301      	adds	r3, #1
 800293e:	617b      	str	r3, [r7, #20]
 8002940:	697a      	ldr	r2, [r7, #20]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	429a      	cmp	r2, r3
 8002946:	dbf0      	blt.n	800292a <_read+0x12>
  }

  return len;
 8002948:	687b      	ldr	r3, [r7, #4]
}
 800294a:	4618      	mov	r0, r3
 800294c:	3718      	adds	r7, #24
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b086      	sub	sp, #24
 8002956:	af00      	add	r7, sp, #0
 8002958:	60f8      	str	r0, [r7, #12]
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800295e:	2300      	movs	r3, #0
 8002960:	617b      	str	r3, [r7, #20]
 8002962:	e009      	b.n	8002978 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	1c5a      	adds	r2, r3, #1
 8002968:	60ba      	str	r2, [r7, #8]
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	4618      	mov	r0, r3
 800296e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	3301      	adds	r3, #1
 8002976:	617b      	str	r3, [r7, #20]
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	429a      	cmp	r2, r3
 800297e:	dbf1      	blt.n	8002964 <_write+0x12>
  }
  return len;
 8002980:	687b      	ldr	r3, [r7, #4]
}
 8002982:	4618      	mov	r0, r3
 8002984:	3718      	adds	r7, #24
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <_close>:

int _close(int file)
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002992:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002996:	4618      	mov	r0, r3
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029b0:	605a      	str	r2, [r3, #4]
  return 0;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr

080029be <_isatty>:

int _isatty(int file)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029c6:	2301      	movs	r3, #1
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr

080029d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b085      	sub	sp, #20
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029de:	2300      	movs	r3, #0
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bc80      	pop	{r7}
 80029e8:	4770      	bx	lr
	...

080029ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029f4:	4a14      	ldr	r2, [pc, #80]	@ (8002a48 <_sbrk+0x5c>)
 80029f6:	4b15      	ldr	r3, [pc, #84]	@ (8002a4c <_sbrk+0x60>)
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a00:	4b13      	ldr	r3, [pc, #76]	@ (8002a50 <_sbrk+0x64>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d102      	bne.n	8002a0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a08:	4b11      	ldr	r3, [pc, #68]	@ (8002a50 <_sbrk+0x64>)
 8002a0a:	4a12      	ldr	r2, [pc, #72]	@ (8002a54 <_sbrk+0x68>)
 8002a0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a0e:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <_sbrk+0x64>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4413      	add	r3, r2
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d207      	bcs.n	8002a2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a1c:	f003 f938 	bl	8005c90 <__errno>
 8002a20:	4603      	mov	r3, r0
 8002a22:	220c      	movs	r2, #12
 8002a24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a26:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2a:	e009      	b.n	8002a40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a2c:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <_sbrk+0x64>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a32:	4b07      	ldr	r3, [pc, #28]	@ (8002a50 <_sbrk+0x64>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4413      	add	r3, r2
 8002a3a:	4a05      	ldr	r2, [pc, #20]	@ (8002a50 <_sbrk+0x64>)
 8002a3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20005000 	.word	0x20005000
 8002a4c:	00000400 	.word	0x00000400
 8002a50:	20000280 	.word	0x20000280
 8002a54:	20000550 	.word	0x20000550

08002a58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <Task_UART_Output>:

static char uart_buf[32];

// Task to update UART output
void Task_UART_Output(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af02      	add	r7, sp, #8
  DisplayMode_t mode = Button_GetMode();
 8002a6a:	f7fe fbb3 	bl	80011d4 <Button_GetMode>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]

  switch(mode)
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d01b      	beq.n	8002ab0 <Task_UART_Output+0x4c>
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	dc29      	bgt.n	8002ad0 <Task_UART_Output+0x6c>
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d002      	beq.n	8002a86 <Task_UART_Output+0x22>
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d009      	beq.n	8002a98 <Task_UART_Output+0x34>
    case DISPLAY_MODE_GYRO:
      format_gyro_scaled(uart_buf, mpu6050_scaled.gyro_x, mpu6050_scaled.gyro_y, mpu6050_scaled.gyro_z, 2);
      break;

    default:
      return;
 8002a84:	e024      	b.n	8002ad0 <Task_UART_Output+0x6c>
      format_reading(ds18b20_data.temperature, mpu6050_scaled.temp, uart_buf);
 8002a86:	4b14      	ldr	r3, [pc, #80]	@ (8002ad8 <Task_UART_Output+0x74>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a14      	ldr	r2, [pc, #80]	@ (8002adc <Task_UART_Output+0x78>)
 8002a8c:	68d1      	ldr	r1, [r2, #12]
 8002a8e:	4a14      	ldr	r2, [pc, #80]	@ (8002ae0 <Task_UART_Output+0x7c>)
 8002a90:	4618      	mov	r0, r3
 8002a92:	f000 fafd 	bl	8003090 <format_reading>
      break;
 8002a96:	e017      	b.n	8002ac8 <Task_UART_Output+0x64>
      format_accel_scaled(uart_buf, mpu6050_scaled.accel_x, mpu6050_scaled.accel_y, mpu6050_scaled.accel_z, 2);
 8002a98:	4b10      	ldr	r3, [pc, #64]	@ (8002adc <Task_UART_Output+0x78>)
 8002a9a:	6819      	ldr	r1, [r3, #0]
 8002a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002adc <Task_UART_Output+0x78>)
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8002adc <Task_UART_Output+0x78>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	2002      	movs	r0, #2
 8002aa6:	9000      	str	r0, [sp, #0]
 8002aa8:	480d      	ldr	r0, [pc, #52]	@ (8002ae0 <Task_UART_Output+0x7c>)
 8002aaa:	f000 fc88 	bl	80033be <format_accel_scaled>
      break;
 8002aae:	e00b      	b.n	8002ac8 <Task_UART_Output+0x64>
      format_gyro_scaled(uart_buf, mpu6050_scaled.gyro_x, mpu6050_scaled.gyro_y, mpu6050_scaled.gyro_z, 2);
 8002ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8002adc <Task_UART_Output+0x78>)
 8002ab2:	6919      	ldr	r1, [r3, #16]
 8002ab4:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <Task_UART_Output+0x78>)
 8002ab6:	695a      	ldr	r2, [r3, #20]
 8002ab8:	4b08      	ldr	r3, [pc, #32]	@ (8002adc <Task_UART_Output+0x78>)
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	2002      	movs	r0, #2
 8002abe:	9000      	str	r0, [sp, #0]
 8002ac0:	4807      	ldr	r0, [pc, #28]	@ (8002ae0 <Task_UART_Output+0x7c>)
 8002ac2:	f000 fd27 	bl	8003514 <format_gyro_scaled>
      break;
 8002ac6:	bf00      	nop
  }

  USART1_SendString(uart_buf);
 8002ac8:	4805      	ldr	r0, [pc, #20]	@ (8002ae0 <Task_UART_Output+0x7c>)
 8002aca:	f000 fa87 	bl	8002fdc <USART1_SendString>
 8002ace:	e000      	b.n	8002ad2 <Task_UART_Output+0x6e>
      return;
 8002ad0:	bf00      	nop
}
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	200001f4 	.word	0x200001f4
 8002adc:	20000264 	.word	0x20000264
 8002ae0:	20000284 	.word	0x20000284

08002ae4 <Task_DS18B20_Read>:

// Task to read DS18b20 sensor
void Task_DS18B20_Read(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
  // Read the temperature
  float temp = DS18B20_ReadTemperature();
 8002aea:	f7fe fda1 	bl	8001630 <DS18B20_ReadTemperature>
 8002aee:	6078      	str	r0, [r7, #4]

  if(temp > -100.0f)
 8002af0:	490b      	ldr	r1, [pc, #44]	@ (8002b20 <Task_DS18B20_Read+0x3c>)
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7fe fab2 	bl	800105c <__aeabi_fcmpgt>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d006      	beq.n	8002b0c <Task_DS18B20_Read+0x28>
  {
    ds18b20_data.temperature = temp;
 8002afe:	4a09      	ldr	r2, [pc, #36]	@ (8002b24 <Task_DS18B20_Read+0x40>)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6013      	str	r3, [r2, #0]
    ds18b20_data.valid = 1;
 8002b04:	4b07      	ldr	r3, [pc, #28]	@ (8002b24 <Task_DS18B20_Read+0x40>)
 8002b06:	2201      	movs	r2, #1
 8002b08:	711a      	strb	r2, [r3, #4]
 8002b0a:	e002      	b.n	8002b12 <Task_DS18B20_Read+0x2e>
  }
  else
  {
    ds18b20_data.valid = 0;
 8002b0c:	4b05      	ldr	r3, [pc, #20]	@ (8002b24 <Task_DS18B20_Read+0x40>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	711a      	strb	r2, [r3, #4]
  }

  // Immediately start next conversion
  DS18B20_StartConversion();
 8002b12:	f7fe fdbf 	bl	8001694 <DS18B20_StartConversion>
}
 8002b16:	bf00      	nop
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	c2c80000 	.word	0xc2c80000
 8002b24:	200001f4 	.word	0x200001f4

08002b28 <Task_MPU6050_Read>:

// Task to read MPU6050 sensor
void Task_MPU6050_Read(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  if(MPU6050_ReadAll() == I2C_OK)
 8002b2c:	f7ff fd3e 	bl	80025ac <MPU6050_ReadAll>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <Task_MPU6050_Read+0x12>
  {
    MPU6050_ScaleAll();
 8002b36:	f7ff fd95 	bl	8002664 <MPU6050_ScaleAll>
  }
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
	...

08002b40 <Task_LCD_Update>:

// Task to update LCD display
void Task_LCD_Update(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
  DisplayMode_t mode = Button_GetMode();
 8002b46:	f7fe fb45 	bl	80011d4 <Button_GetMode>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	71fb      	strb	r3, [r7, #7]

  switch(mode)
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d019      	beq.n	8002b88 <Task_LCD_Update+0x48>
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	dc21      	bgt.n	8002b9c <Task_LCD_Update+0x5c>
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d002      	beq.n	8002b62 <Task_LCD_Update+0x22>
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d009      	beq.n	8002b74 <Task_LCD_Update+0x34>
    case DISPLAY_MODE_GYRO:
      LCD_DisplayGyroScaled(mpu6050_scaled.gyro_x, mpu6050_scaled.gyro_y, mpu6050_scaled.gyro_z);
      break;

    default:  // Handles DISPLAY_MODE_COUNT and any invalid values
      break;
 8002b60:	e01c      	b.n	8002b9c <Task_LCD_Update+0x5c>
      LCD_DisplayReading(ds18b20_data.temperature, mpu6050_scaled.temp);
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <Task_LCD_Update+0x68>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a11      	ldr	r2, [pc, #68]	@ (8002bac <Task_LCD_Update+0x6c>)
 8002b68:	68d2      	ldr	r2, [r2, #12]
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff f859 	bl	8001c24 <LCD_DisplayReading>
      break;
 8002b72:	e014      	b.n	8002b9e <Task_LCD_Update+0x5e>
      LCD_DisplayAccelScaled(mpu6050_scaled.accel_x, mpu6050_scaled.accel_y, mpu6050_scaled.accel_z);
 8002b74:	4b0d      	ldr	r3, [pc, #52]	@ (8002bac <Task_LCD_Update+0x6c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a0c      	ldr	r2, [pc, #48]	@ (8002bac <Task_LCD_Update+0x6c>)
 8002b7a:	6851      	ldr	r1, [r2, #4]
 8002b7c:	4a0b      	ldr	r2, [pc, #44]	@ (8002bac <Task_LCD_Update+0x6c>)
 8002b7e:	6892      	ldr	r2, [r2, #8]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff f9c3 	bl	8001f0c <LCD_DisplayAccelScaled>
      break;
 8002b86:	e00a      	b.n	8002b9e <Task_LCD_Update+0x5e>
      LCD_DisplayGyroScaled(mpu6050_scaled.gyro_x, mpu6050_scaled.gyro_y, mpu6050_scaled.gyro_z);
 8002b88:	4b08      	ldr	r3, [pc, #32]	@ (8002bac <Task_LCD_Update+0x6c>)
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	4a07      	ldr	r2, [pc, #28]	@ (8002bac <Task_LCD_Update+0x6c>)
 8002b8e:	6951      	ldr	r1, [r2, #20]
 8002b90:	4a06      	ldr	r2, [pc, #24]	@ (8002bac <Task_LCD_Update+0x6c>)
 8002b92:	6992      	ldr	r2, [r2, #24]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fa11 	bl	8001fbc <LCD_DisplayGyroScaled>
      break;
 8002b9a:	e000      	b.n	8002b9e <Task_LCD_Update+0x5e>
      break;
 8002b9c:	bf00      	nop
  }
}
 8002b9e:	bf00      	nop
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	200001f4 	.word	0x200001f4
 8002bac:	20000264 	.word	0x20000264

08002bb0 <TIMER2_Init>:

#include "stm32f103xb.h"
#include "timer2.h"

void TIMER2_Init(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
  // Enable TIM2 clock
  RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002bb6:	4b14      	ldr	r3, [pc, #80]	@ (8002c08 <TIMER2_Init+0x58>)
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	4a13      	ldr	r2, [pc, #76]	@ (8002c08 <TIMER2_Init+0x58>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	61d3      	str	r3, [r2, #28]

  // Small delay for clock to stabilize
  for(volatile int i = 0; i < 10; i++);
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	607b      	str	r3, [r7, #4]
 8002bc6:	e002      	b.n	8002bce <TIMER2_Init+0x1e>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	607b      	str	r3, [r7, #4]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b09      	cmp	r3, #9
 8002bd2:	ddf9      	ble.n	8002bc8 <TIMER2_Init+0x18>

  // Configure for 1ms resolution at 72MHz
  TIM2->PSC = 7200 - 1;  // Prescaler = 71999
 8002bd4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002bd8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002bdc:	629a      	str	r2, [r3, #40]	@ 0x28

  // Disable interrupt
  TIM2->DIER &= ~TIM_DIER_UIE;
 8002bde:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002be8:	f023 0301 	bic.w	r3, r3, #1
 8002bec:	60d3      	str	r3, [r2, #12]

  // Start timer
  TIM2->CR1 |= TIM_CR1_CEN;
 8002bee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
 8002bfc:	6013      	str	r3, [r2, #0]
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr
 8002c08:	40021000 	.word	0x40021000

08002c0c <TIMER2_Delay_ms>:

void TIMER2_Delay_ms(uint16_t ms)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	80fb      	strh	r3, [r7, #6]
  // Stop timer if running
  TIM2->CR1 &= ~TIM_CR1_CEN;
 8002c16:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c20:	f023 0301 	bic.w	r3, r3, #1
 8002c24:	6013      	str	r3, [r2, #0]

  // Set auto-reload value
  TIM2->ARR = (uint16_t) (ms - 1) * 10;
 8002c26:	88fb      	ldrh	r3, [r7, #6]
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4613      	mov	r3, r2
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	4413      	add	r3, r2
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	461a      	mov	r2, r3
 8002c38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  // Reset counter
  TIM2->CNT = 0;
 8002c3e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c42:	2200      	movs	r2, #0
 8002c44:	625a      	str	r2, [r3, #36]	@ 0x24

  // Start timer
  TIM2->CR1 |= TIM_CR1_CEN;
 8002c46:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	6013      	str	r3, [r2, #0]

  // Wait until counter reaches ARR
  while(!(TIM2->SR & TIM_SR_UIF));
 8002c56:	bf00      	nop
 8002c58:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f8      	beq.n	8002c58 <TIMER2_Delay_ms+0x4c>

  // Clear update flag
  TIM2->SR &= ~TIM_SR_UIF;
 8002c66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c70:	f023 0301 	bic.w	r3, r3, #1
 8002c74:	6113      	str	r3, [r2, #16]

  // Stop timer
  TIM2->CR1 &= ~TIM_CR1_CEN;
 8002c76:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c80:	f023 0301 	bic.w	r3, r3, #1
 8002c84:	6013      	str	r3, [r2, #0]
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr

08002c90 <TIMER3_SetupPeriod>:
#define TIM3_PRESCALER   7200  // 7200-1 = 7199 in register

static uint16_t period_ticks = 0;

void TIMER3_SetupPeriod(uint16_t ms)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	80fb      	strh	r3, [r7, #6]
  // Enable TIM3 clock
  RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8002c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d08 <TIMER3_SetupPeriod+0x78>)
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8002d08 <TIMER3_SetupPeriod+0x78>)
 8002ca0:	f043 0302 	orr.w	r3, r3, #2
 8002ca4:	61d3      	str	r3, [r2, #28]

  // Stop timer if running
  TIM3->CR1 &= ~TIM_CR1_CEN;
 8002ca6:	4b19      	ldr	r3, [pc, #100]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a18      	ldr	r2, [pc, #96]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002cac:	f023 0301 	bic.w	r3, r3, #1
 8002cb0:	6013      	str	r3, [r2, #0]

  // Calculate ticks needed for desired ms
  // Each tick = 0.1ms, so 10 ticks = 1ms
  period_ticks = ms * 10;  // Convert ms to 0.1ms ticks
 8002cb2:	88fb      	ldrh	r3, [r7, #6]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	0092      	lsls	r2, r2, #2
 8002cb8:	4413      	add	r3, r2
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	4b14      	ldr	r3, [pc, #80]	@ (8002d10 <TIMER3_SetupPeriod+0x80>)
 8002cc0:	801a      	strh	r2, [r3, #0]

  // Set fixed prescaler for 0.1ms precision
  TIM3->PSC = 7200 - 1;  // 7199
 8002cc2:	4b12      	ldr	r3, [pc, #72]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002cc4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002cc8:	629a      	str	r2, [r3, #40]	@ 0x28

  // Set period
  TIM3->ARR = period_ticks - 1;
 8002cca:	4b11      	ldr	r3, [pc, #68]	@ (8002d10 <TIMER3_SetupPeriod+0x80>)
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	1e5a      	subs	r2, r3, #1
 8002cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002cd2:	62da      	str	r2, [r3, #44]	@ 0x2c

  // Reset counter
  TIM3->CNT = 0;
 8002cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	625a      	str	r2, [r3, #36]	@ 0x24

  // Clear any pending flags
  TIM3->SR &= ~TIM_SR_UIF;
 8002cda:	4b0c      	ldr	r3, [pc, #48]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	4a0b      	ldr	r2, [pc, #44]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002ce0:	f023 0301 	bic.w	r3, r3, #1
 8002ce4:	6113      	str	r3, [r2, #16]

  // Disable interrupts (using polling)
  TIM3->DIER &= ~TIM_DIER_UIE;
 8002ce6:	4b09      	ldr	r3, [pc, #36]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	4a08      	ldr	r2, [pc, #32]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002cec:	f023 0301 	bic.w	r3, r3, #1
 8002cf0:	60d3      	str	r3, [r2, #12]

  // Start timer
  TIM3->CR1 |= TIM_CR1_CEN;
 8002cf2:	4b06      	ldr	r3, [pc, #24]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a05      	ldr	r2, [pc, #20]	@ (8002d0c <TIMER3_SetupPeriod+0x7c>)
 8002cf8:	f043 0301 	orr.w	r3, r3, #1
 8002cfc:	6013      	str	r3, [r2, #0]
}
 8002cfe:	bf00      	nop
 8002d00:	370c      	adds	r7, #12
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	40000400 	.word	0x40000400
 8002d10:	200002a4 	.word	0x200002a4

08002d14 <TIMER3_WaitPeriod>:

uint8_t TIMER3_WaitPeriod(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  // Check if already expired
  if(TIM3->SR & TIM_SR_UIF)
 8002d18:	4b0f      	ldr	r3, [pc, #60]	@ (8002d58 <TIMER3_WaitPeriod+0x44>)
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d007      	beq.n	8002d34 <TIMER3_WaitPeriod+0x20>
  {
    TIM3->SR &= ~TIM_SR_UIF;  // Clear flag
 8002d24:	4b0c      	ldr	r3, [pc, #48]	@ (8002d58 <TIMER3_WaitPeriod+0x44>)
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	4a0b      	ldr	r2, [pc, #44]	@ (8002d58 <TIMER3_WaitPeriod+0x44>)
 8002d2a:	f023 0301 	bic.w	r3, r3, #1
 8002d2e:	6113      	str	r3, [r2, #16]
    return 1;  // Already expired
 8002d30:	2301      	movs	r3, #1
 8002d32:	e00d      	b.n	8002d50 <TIMER3_WaitPeriod+0x3c>
  }

  // Wait for period
  while(!(TIM3->SR & TIM_SR_UIF));
 8002d34:	bf00      	nop
 8002d36:	4b08      	ldr	r3, [pc, #32]	@ (8002d58 <TIMER3_WaitPeriod+0x44>)
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d0f9      	beq.n	8002d36 <TIMER3_WaitPeriod+0x22>

  // Clear flag
  TIM3->SR &= ~TIM_SR_UIF;
 8002d42:	4b05      	ldr	r3, [pc, #20]	@ (8002d58 <TIMER3_WaitPeriod+0x44>)
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	4a04      	ldr	r2, [pc, #16]	@ (8002d58 <TIMER3_WaitPeriod+0x44>)
 8002d48:	f023 0301 	bic.w	r3, r3, #1
 8002d4c:	6113      	str	r3, [r2, #16]

  return 0;  // Expired after waiting
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr
 8002d58:	40000400 	.word	0x40000400

08002d5c <__NVIC_EnableIRQ>:
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	db0b      	blt.n	8002d86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	f003 021f 	and.w	r2, r3, #31
 8002d74:	4906      	ldr	r1, [pc, #24]	@ (8002d90 <__NVIC_EnableIRQ+0x34>)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	095b      	lsrs	r3, r3, #5
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr
 8002d90:	e000e100 	.word	0xe000e100

08002d94 <USART1_Init>:
static uint8_t USART1_txbuf_storage[USART1_TX_BUF_SIZE];
volatile USART1_Buffer_t usart1_rx_buf;
volatile USART1_Buffer_t usart1_tx_buf;

void USART1_Init(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  // Enable clocks
  RCC->APB2ENR |= RCC_APB2ENR_AFIOEN | RCC_APB2ENR_IOPAEN | RCC_APB2ENR_USART1EN;
 8002d98:	4b20      	ldr	r3, [pc, #128]	@ (8002e1c <USART1_Init+0x88>)
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8002e1c <USART1_Init+0x88>)
 8002d9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002da2:	f043 0305 	orr.w	r3, r3, #5
 8002da6:	6193      	str	r3, [r2, #24]

  // PA9 as TX (Alternate function push-pull)
  GPIOA->CRH &= ~(GPIO_CRH_CNF9 | GPIO_CRH_MODE9);
 8002da8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e20 <USART1_Init+0x8c>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	4a1c      	ldr	r2, [pc, #112]	@ (8002e20 <USART1_Init+0x8c>)
 8002dae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002db2:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9;
 8002db4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e20 <USART1_Init+0x8c>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	4a19      	ldr	r2, [pc, #100]	@ (8002e20 <USART1_Init+0x8c>)
 8002dba:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002dbe:	6053      	str	r3, [r2, #4]

  // PA10 as RX (Floating input)
  GPIOA->CRH &= ~(GPIO_CRH_CNF10 | GPIO_CRH_MODE10);
 8002dc0:	4b17      	ldr	r3, [pc, #92]	@ (8002e20 <USART1_Init+0x8c>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	4a16      	ldr	r2, [pc, #88]	@ (8002e20 <USART1_Init+0x8c>)
 8002dc6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002dca:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= GPIO_CRH_CNF10_0;
 8002dcc:	4b14      	ldr	r3, [pc, #80]	@ (8002e20 <USART1_Init+0x8c>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	4a13      	ldr	r2, [pc, #76]	@ (8002e20 <USART1_Init+0x8c>)
 8002dd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dd6:	6053      	str	r3, [r2, #4]

  // Disable USART
  USART1->CR1 &= ~USART_CR1_UE;
 8002dd8:	4b12      	ldr	r3, [pc, #72]	@ (8002e24 <USART1_Init+0x90>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	4a11      	ldr	r2, [pc, #68]	@ (8002e24 <USART1_Init+0x90>)
 8002dde:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002de2:	60d3      	str	r3, [r2, #12]

  // 115200 baud @ 72MHz
  USART1->BRR = 0x271;
 8002de4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e24 <USART1_Init+0x90>)
 8002de6:	f240 2271 	movw	r2, #625	@ 0x271
 8002dea:	609a      	str	r2, [r3, #8]

  // Clear status
  USART1->SR = 0;
 8002dec:	4b0d      	ldr	r3, [pc, #52]	@ (8002e24 <USART1_Init+0x90>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	601a      	str	r2, [r3, #0]

  // Initialize buffers
  UART1_BufferInit(&usart1_rx_buf, USART1_rxbuf_storage, USART1_RX_BUF_SIZE);
 8002df2:	2240      	movs	r2, #64	@ 0x40
 8002df4:	490c      	ldr	r1, [pc, #48]	@ (8002e28 <USART1_Init+0x94>)
 8002df6:	480d      	ldr	r0, [pc, #52]	@ (8002e2c <USART1_Init+0x98>)
 8002df8:	f000 f81e 	bl	8002e38 <UART1_BufferInit>
  UART1_BufferInit(&usart1_tx_buf, USART1_txbuf_storage, USART1_TX_BUF_SIZE);
 8002dfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e00:	490b      	ldr	r1, [pc, #44]	@ (8002e30 <USART1_Init+0x9c>)
 8002e02:	480c      	ldr	r0, [pc, #48]	@ (8002e34 <USART1_Init+0xa0>)
 8002e04:	f000 f818 	bl	8002e38 <UART1_BufferInit>

  // Configure USART
  USART1->CR1 = USART_CR1_RE | USART_CR1_TE | USART_CR1_RXNEIE | USART_CR1_UE;
 8002e08:	4b06      	ldr	r3, [pc, #24]	@ (8002e24 <USART1_Init+0x90>)
 8002e0a:	f242 022c 	movw	r2, #8236	@ 0x202c
 8002e0e:	60da      	str	r2, [r3, #12]

  // Enable interrupt in NVIC
  NVIC_EnableIRQ(USART1_IRQn);
 8002e10:	2025      	movs	r0, #37	@ 0x25
 8002e12:	f7ff ffa3 	bl	8002d5c <__NVIC_EnableIRQ>
}
 8002e16:	bf00      	nop
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	40010800 	.word	0x40010800
 8002e24:	40013800 	.word	0x40013800
 8002e28:	200002a8 	.word	0x200002a8
 8002e2c:	200003e8 	.word	0x200003e8
 8002e30:	200002e8 	.word	0x200002e8
 8002e34:	200003f4 	.word	0x200003f4

08002e38 <UART1_BufferInit>:

void UART1_BufferInit(volatile USART1_Buffer_t *buff, uint8_t *storage, uint16_t size)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	4613      	mov	r3, r2
 8002e44:	80fb      	strh	r3, [r7, #6]
  buff->buffer = storage;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	68ba      	ldr	r2, [r7, #8]
 8002e4a:	601a      	str	r2, [r3, #0]
  buff->size = size;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	88fa      	ldrh	r2, [r7, #6]
 8002e50:	809a      	strh	r2, [r3, #4]
  buff->head = 0;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	80da      	strh	r2, [r3, #6]
  buff->tail = 0;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	811a      	strh	r2, [r3, #8]
  buff->count = 0;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	815a      	strh	r2, [r3, #10]
}
 8002e64:	bf00      	nop
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr

08002e6e <USART1_BufferEmpty>:

bool USART1_BufferEmpty(volatile USART1_Buffer_t *buff)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b083      	sub	sp, #12
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
  return (buff->count == 0);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	895b      	ldrh	r3, [r3, #10]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	bf0c      	ite	eq
 8002e80:	2301      	moveq	r3, #1
 8002e82:	2300      	movne	r3, #0
 8002e84:	b2db      	uxtb	r3, r3
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr

08002e90 <USART1_BufferFull>:

// Check if buffer is full
bool USART1_BufferFull(volatile USART1_Buffer_t *buff)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  return (buff->count >= buff->size);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	895b      	ldrh	r3, [r3, #10]
 8002e9c:	b29a      	uxth	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	889b      	ldrh	r3, [r3, #4]
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	bf2c      	ite	cs
 8002ea8:	2301      	movcs	r3, #1
 8002eaa:	2300      	movcc	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <USART1_BufferWrite>:

// Write to ANY buffer (TX or RX)
bool USART1_BufferWrite(volatile USART1_Buffer_t *buff, uint8_t data)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ec4:	b672      	cpsid	i
}
 8002ec6:	bf00      	nop
  __disable_irq();

  if(USART1_BufferFull(buff))
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f7ff ffe1 	bl	8002e90 <USART1_BufferFull>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d003      	beq.n	8002edc <USART1_BufferWrite+0x24>
  __ASM volatile ("cpsie i" : : : "memory");
 8002ed4:	b662      	cpsie	i
}
 8002ed6:	bf00      	nop
  {
    __enable_irq();
    return false;  // Buffer full
 8002ed8:	2300      	movs	r3, #0
 8002eda:	e020      	b.n	8002f1e <USART1_BufferWrite+0x66>
  }

  buff->buffer[buff->head] = data;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	88d2      	ldrh	r2, [r2, #6]
 8002ee4:	b292      	uxth	r2, r2
 8002ee6:	4413      	add	r3, r2
 8002ee8:	78fa      	ldrb	r2, [r7, #3]
 8002eea:	701a      	strb	r2, [r3, #0]
  buff->head = (buff->head + 1) % buff->size;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	88db      	ldrh	r3, [r3, #6]
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	8892      	ldrh	r2, [r2, #4]
 8002ef8:	b292      	uxth	r2, r2
 8002efa:	fb93 f1f2 	sdiv	r1, r3, r2
 8002efe:	fb01 f202 	mul.w	r2, r1, r2
 8002f02:	1a9b      	subs	r3, r3, r2
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	80da      	strh	r2, [r3, #6]
  buff->count++;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	895b      	ldrh	r3, [r3, #10]
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	3301      	adds	r3, #1
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	815a      	strh	r2, [r3, #10]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f18:	b662      	cpsie	i
}
 8002f1a:	bf00      	nop

  __enable_irq();
  return true;
 8002f1c:	2301      	movs	r3, #1
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <USART1_BufferRead>:

// Read from ANY buffer 
uint8_t USART1_BufferRead(volatile USART1_Buffer_t *buff)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b084      	sub	sp, #16
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  uint8_t data = 0;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f32:	b672      	cpsid	i
}
 8002f34:	bf00      	nop

  __disable_irq();

  if(!USART1_BufferEmpty(buff))
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f7ff ff99 	bl	8002e6e <USART1_BufferEmpty>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	f083 0301 	eor.w	r3, r3, #1
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d01d      	beq.n	8002f84 <USART1_BufferRead+0x5e>
  {
    data = buff->buffer[buff->tail];
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	8912      	ldrh	r2, [r2, #8]
 8002f50:	b292      	uxth	r2, r2
 8002f52:	4413      	add	r3, r2
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	73fb      	strb	r3, [r7, #15]
    buff->tail = (buff->tail + 1) % buff->size;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	891b      	ldrh	r3, [r3, #8]
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	3301      	adds	r3, #1
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	8892      	ldrh	r2, [r2, #4]
 8002f64:	b292      	uxth	r2, r2
 8002f66:	fb93 f1f2 	sdiv	r1, r3, r2
 8002f6a:	fb01 f202 	mul.w	r2, r1, r2
 8002f6e:	1a9b      	subs	r3, r3, r2
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	811a      	strh	r2, [r3, #8]
    buff->count--;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	895b      	ldrh	r3, [r3, #10]
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	815a      	strh	r2, [r3, #10]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f84:	b662      	cpsie	i
}
 8002f86:	bf00      	nop
  }

  __enable_irq();
  return data;
 8002f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <USART1_SendChar>:

void USART1_SendChar(char c)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	71fb      	strb	r3, [r7, #7]
  // Wait if TX buffer is full
  while(USART1_BufferFull(&usart1_tx_buf));
 8002f9e:	bf00      	nop
 8002fa0:	480c      	ldr	r0, [pc, #48]	@ (8002fd4 <USART1_SendChar+0x40>)
 8002fa2:	f7ff ff75 	bl	8002e90 <USART1_BufferFull>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d1f9      	bne.n	8002fa0 <USART1_SendChar+0xc>
  __ASM volatile ("cpsid i" : : : "memory");
 8002fac:	b672      	cpsid	i
}
 8002fae:	bf00      	nop

  __disable_irq();

  // Write to TX buffer
  USART1_BufferWrite(&usart1_tx_buf, (uint8_t) c);
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4807      	ldr	r0, [pc, #28]	@ (8002fd4 <USART1_SendChar+0x40>)
 8002fb6:	f7ff ff7f 	bl	8002eb8 <USART1_BufferWrite>

  // ALWAYS enable TX interrupt (let handler disable when done)
  USART1->CR1 |= USART_CR1_TXEIE;
 8002fba:	4b07      	ldr	r3, [pc, #28]	@ (8002fd8 <USART1_SendChar+0x44>)
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	4a06      	ldr	r2, [pc, #24]	@ (8002fd8 <USART1_SendChar+0x44>)
 8002fc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fc4:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8002fc6:	b662      	cpsie	i
}
 8002fc8:	bf00      	nop

  __enable_irq();
}
 8002fca:	bf00      	nop
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	200003f4 	.word	0x200003f4
 8002fd8:	40013800 	.word	0x40013800

08002fdc <USART1_SendString>:

// Send a string
void USART1_SendString(char *str)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  while(*str)
 8002fe4:	e006      	b.n	8002ff4 <USART1_SendString+0x18>
  {
    USART1_SendChar(*str++);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	1c5a      	adds	r2, r3, #1
 8002fea:	607a      	str	r2, [r7, #4]
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff ffd0 	bl	8002f94 <USART1_SendChar>
  while(*str)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1f4      	bne.n	8002fe6 <USART1_SendString+0xa>
  }
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <USART1_IRQHandler>:
    USART1_SendChar(buffer[--i]);
  }
}

void USART1_IRQHandler(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
  // Handle received data - WRITE to RX buffer
  if(USART1->SR & USART_SR_RXNE)
 800300e:	4b1d      	ldr	r3, [pc, #116]	@ (8003084 <USART1_IRQHandler+0x7c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0320 	and.w	r3, r3, #32
 8003016:	2b00      	cmp	r3, #0
 8003018:	d007      	beq.n	800302a <USART1_IRQHandler+0x22>
  {
    uint8_t data = USART1->DR;
 800301a:	4b1a      	ldr	r3, [pc, #104]	@ (8003084 <USART1_IRQHandler+0x7c>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	71fb      	strb	r3, [r7, #7]
    // Write to RX buffer (ignore if full - data lost)
    USART1_BufferWrite(&usart1_rx_buf, data);
 8003020:	79fb      	ldrb	r3, [r7, #7]
 8003022:	4619      	mov	r1, r3
 8003024:	4818      	ldr	r0, [pc, #96]	@ (8003088 <USART1_IRQHandler+0x80>)
 8003026:	f7ff ff47 	bl	8002eb8 <USART1_BufferWrite>
  }

  // Handle transmit - READ from TX buffer
  if((USART1->CR1 & USART_CR1_TXEIE) && (USART1->SR & USART_SR_TXE))
 800302a:	4b16      	ldr	r3, [pc, #88]	@ (8003084 <USART1_IRQHandler+0x7c>)
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003032:	2b00      	cmp	r3, #0
 8003034:	d021      	beq.n	800307a <USART1_IRQHandler+0x72>
 8003036:	4b13      	ldr	r3, [pc, #76]	@ (8003084 <USART1_IRQHandler+0x7c>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800303e:	2b00      	cmp	r3, #0
 8003040:	d01b      	beq.n	800307a <USART1_IRQHandler+0x72>
  {
    if(!USART1_BufferEmpty(&usart1_tx_buf))
 8003042:	4812      	ldr	r0, [pc, #72]	@ (800308c <USART1_IRQHandler+0x84>)
 8003044:	f7ff ff13 	bl	8002e6e <USART1_BufferEmpty>
 8003048:	4603      	mov	r3, r0
 800304a:	f083 0301 	eor.w	r3, r3, #1
 800304e:	b2db      	uxtb	r3, r3
 8003050:	2b00      	cmp	r3, #0
 8003052:	d006      	beq.n	8003062 <USART1_IRQHandler+0x5a>
    {
      // Read from TX buffer and send
      USART1->DR = USART1_BufferRead(&usart1_tx_buf);
 8003054:	480d      	ldr	r0, [pc, #52]	@ (800308c <USART1_IRQHandler+0x84>)
 8003056:	f7ff ff66 	bl	8002f26 <USART1_BufferRead>
 800305a:	4603      	mov	r3, r0
 800305c:	461a      	mov	r2, r3
 800305e:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <USART1_IRQHandler+0x7c>)
 8003060:	605a      	str	r2, [r3, #4]
    }

    // Disable TX interrupt if buffer is empty
    if(USART1_BufferEmpty(&usart1_tx_buf))
 8003062:	480a      	ldr	r0, [pc, #40]	@ (800308c <USART1_IRQHandler+0x84>)
 8003064:	f7ff ff03 	bl	8002e6e <USART1_BufferEmpty>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d005      	beq.n	800307a <USART1_IRQHandler+0x72>
    {
      USART1->CR1 &= ~USART_CR1_TXEIE;
 800306e:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <USART1_IRQHandler+0x7c>)
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	4a04      	ldr	r2, [pc, #16]	@ (8003084 <USART1_IRQHandler+0x7c>)
 8003074:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003078:	60d3      	str	r3, [r2, #12]
    }
  }
}
 800307a:	bf00      	nop
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40013800 	.word	0x40013800
 8003088:	200003e8 	.word	0x200003e8
 800308c:	200003f4 	.word	0x200003f4

08003090 <format_reading>:
  *ptr++ = unit;
  *ptr = '\0';
}

void format_reading(float temp_ds18b20, float temp_mpu6050, char *buffer)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b08c      	sub	sp, #48	@ 0x30
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  char *ptr = buffer;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  char temp_buffer[16];

  *ptr++ = 'T';
 80030a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a2:	1c5a      	adds	r2, r3, #1
 80030a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030a6:	2254      	movs	r2, #84	@ 0x54
 80030a8:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'E';
 80030aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ac:	1c5a      	adds	r2, r3, #1
 80030ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030b0:	2245      	movs	r2, #69	@ 0x45
 80030b2:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'M';
 80030b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030b6:	1c5a      	adds	r2, r3, #1
 80030b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030ba:	224d      	movs	r2, #77	@ 0x4d
 80030bc:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'P';
 80030be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030c4:	2250      	movs	r2, #80	@ 0x50
 80030c6:	701a      	strb	r2, [r3, #0]
  *ptr++ = ' ';
 80030c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ca:	1c5a      	adds	r2, r3, #1
 80030cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030ce:	2220      	movs	r2, #32
 80030d0:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'm';
 80030d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d4:	1c5a      	adds	r2, r3, #1
 80030d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030d8:	226d      	movs	r2, #109	@ 0x6d
 80030da:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'p';
 80030dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030e2:	2270      	movs	r2, #112	@ 0x70
 80030e4:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'u';
 80030e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e8:	1c5a      	adds	r2, r3, #1
 80030ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030ec:	2275      	movs	r2, #117	@ 0x75
 80030ee:	701a      	strb	r2, [r3, #0]
  *ptr++ = ':';
 80030f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030f2:	1c5a      	adds	r2, r3, #1
 80030f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030f6:	223a      	movs	r2, #58	@ 0x3a
 80030f8:	701a      	strb	r2, [r3, #0]
  *ptr++ = ' ';
 80030fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003100:	2220      	movs	r2, #32
 8003102:	701a      	strb	r2, [r3, #0]

  format_float(temp_mpu6050, temp_buffer, 2, 'C');
 8003104:	f107 0114 	add.w	r1, r7, #20
 8003108:	2343      	movs	r3, #67	@ 0x43
 800310a:	2202      	movs	r2, #2
 800310c:	68b8      	ldr	r0, [r7, #8]
 800310e:	f000 f925 	bl	800335c <format_float>

  for(char *s = temp_buffer; *s; s++)
 8003112:	f107 0314 	add.w	r3, r7, #20
 8003116:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003118:	e008      	b.n	800312c <format_reading+0x9c>
  {
    *ptr++ = *s;
 800311a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311c:	1c5a      	adds	r2, r3, #1
 800311e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003120:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003122:	7812      	ldrb	r2, [r2, #0]
 8003124:	701a      	strb	r2, [r3, #0]
  for(char *s = temp_buffer; *s; s++)
 8003126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003128:	3301      	adds	r3, #1
 800312a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800312c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1f2      	bne.n	800311a <format_reading+0x8a>
  }

  *ptr++ = ' ';
 8003134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003136:	1c5a      	adds	r2, r3, #1
 8003138:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800313a:	2220      	movs	r2, #32
 800313c:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'T';
 800313e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003140:	1c5a      	adds	r2, r3, #1
 8003142:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003144:	2254      	movs	r2, #84	@ 0x54
 8003146:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'E';
 8003148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800314a:	1c5a      	adds	r2, r3, #1
 800314c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800314e:	2245      	movs	r2, #69	@ 0x45
 8003150:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'M';
 8003152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003154:	1c5a      	adds	r2, r3, #1
 8003156:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003158:	224d      	movs	r2, #77	@ 0x4d
 800315a:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'P';
 800315c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003162:	2250      	movs	r2, #80	@ 0x50
 8003164:	701a      	strb	r2, [r3, #0]
  *ptr++ = ' ';
 8003166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800316c:	2220      	movs	r2, #32
 800316e:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'd';
 8003170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003172:	1c5a      	adds	r2, r3, #1
 8003174:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003176:	2264      	movs	r2, #100	@ 0x64
 8003178:	701a      	strb	r2, [r3, #0]
  *ptr++ = 's';
 800317a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800317c:	1c5a      	adds	r2, r3, #1
 800317e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003180:	2273      	movs	r2, #115	@ 0x73
 8003182:	701a      	strb	r2, [r3, #0]
  *ptr++ = '1';
 8003184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003186:	1c5a      	adds	r2, r3, #1
 8003188:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800318a:	2231      	movs	r2, #49	@ 0x31
 800318c:	701a      	strb	r2, [r3, #0]
  *ptr++ = '8';
 800318e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003194:	2238      	movs	r2, #56	@ 0x38
 8003196:	701a      	strb	r2, [r3, #0]
  *ptr++ = ':';
 8003198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800319a:	1c5a      	adds	r2, r3, #1
 800319c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800319e:	223a      	movs	r2, #58	@ 0x3a
 80031a0:	701a      	strb	r2, [r3, #0]
  *ptr++ = ' ';
 80031a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031a8:	2220      	movs	r2, #32
 80031aa:	701a      	strb	r2, [r3, #0]

  format_float(temp_ds18b20, temp_buffer, 2, 'C');
 80031ac:	f107 0114 	add.w	r1, r7, #20
 80031b0:	2343      	movs	r3, #67	@ 0x43
 80031b2:	2202      	movs	r2, #2
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 f8d1 	bl	800335c <format_float>

  for(char *s = temp_buffer; *s; s++)
 80031ba:	f107 0314 	add.w	r3, r7, #20
 80031be:	627b      	str	r3, [r7, #36]	@ 0x24
 80031c0:	e008      	b.n	80031d4 <format_reading+0x144>
  {
    *ptr++ = *s;
 80031c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031c4:	1c5a      	adds	r2, r3, #1
 80031c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031ca:	7812      	ldrb	r2, [r2, #0]
 80031cc:	701a      	strb	r2, [r3, #0]
  for(char *s = temp_buffer; *s; s++)
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	3301      	adds	r3, #1
 80031d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80031d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1f2      	bne.n	80031c2 <format_reading+0x132>
  }

  // Add newline
  *ptr++ = '\r';
 80031dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031e2:	220d      	movs	r2, #13
 80031e4:	701a      	strb	r2, [r3, #0]
  *ptr++ = '\n';
 80031e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031e8:	1c5a      	adds	r2, r3, #1
 80031ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031ec:	220a      	movs	r2, #10
 80031ee:	701a      	strb	r2, [r3, #0]
  *ptr = '\0';
 80031f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031f2:	2200      	movs	r2, #0
 80031f4:	701a      	strb	r2, [r3, #0]
}
 80031f6:	bf00      	nop
 80031f8:	3730      	adds	r7, #48	@ 0x30
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <ftoa>:

/* --------------------- Functions for Scaled Values--------------------------- */

// Convert float to string with specified decimal places
void ftoa(float value, char *buffer, uint8_t decimal_places)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08c      	sub	sp, #48	@ 0x30
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	4613      	mov	r3, r2
 800320c:	71fb      	strb	r3, [r7, #7]
  char *ptr = buffer;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Handle negative numbers
  if(value < 0)
 8003212:	f04f 0100 	mov.w	r1, #0
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f7fd ff02 	bl	8001020 <__aeabi_fcmplt>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d008      	beq.n	8003234 <ftoa+0x34>
  {
    *ptr++ = '-';
 8003222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003224:	1c5a      	adds	r2, r3, #1
 8003226:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003228:	222d      	movs	r2, #45	@ 0x2d
 800322a:	701a      	strb	r2, [r3, #0]
    value = -value;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003232:	60fb      	str	r3, [r7, #12]
  }

  // Extract integer part
  int32_t int_part = (int32_t) value;
 8003234:	68f8      	ldr	r0, [r7, #12]
 8003236:	f7fd ff1b 	bl	8001070 <__aeabi_f2iz>
 800323a:	4603      	mov	r3, r0
 800323c:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Extract fractional part
  float fractional = value - int_part;
 800323e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003240:	f7fd fcfc 	bl	8000c3c <__aeabi_i2f>
 8003244:	4603      	mov	r3, r0
 8003246:	4619      	mov	r1, r3
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f7fd fc41 	bl	8000ad0 <__aeabi_fsub>
 800324e:	4603      	mov	r3, r0
 8003250:	627b      	str	r3, [r7, #36]	@ 0x24

  // Handle integer part
  char temp[16];
  uint8_t i = 0;
 8003252:	2300      	movs	r3, #0
 8003254:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  // Special case for zero
  if(int_part == 0)
 8003258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800325a:	2b00      	cmp	r3, #0
 800325c:	d12a      	bne.n	80032b4 <ftoa+0xb4>
  {
    temp[i++] = '0';
 800325e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003262:	1c5a      	adds	r2, r3, #1
 8003264:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 8003268:	3330      	adds	r3, #48	@ 0x30
 800326a:	443b      	add	r3, r7
 800326c:	2230      	movs	r2, #48	@ 0x30
 800326e:	f803 2c20 	strb.w	r2, [r3, #-32]
 8003272:	e02d      	b.n	80032d0 <ftoa+0xd0>
  else
  {
    // Extract integer digits in reverse
    while(int_part > 0)
    {
      temp[i++] = (int_part % 10) + '0';
 8003274:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003276:	4b37      	ldr	r3, [pc, #220]	@ (8003354 <ftoa+0x154>)
 8003278:	fb83 1302 	smull	r1, r3, r3, r2
 800327c:	1099      	asrs	r1, r3, #2
 800327e:	17d3      	asrs	r3, r2, #31
 8003280:	1ac9      	subs	r1, r1, r3
 8003282:	460b      	mov	r3, r1
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	1ad1      	subs	r1, r2, r3
 800328c:	b2ca      	uxtb	r2, r1
 800328e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003292:	1c59      	adds	r1, r3, #1
 8003294:	f887 1023 	strb.w	r1, [r7, #35]	@ 0x23
 8003298:	3230      	adds	r2, #48	@ 0x30
 800329a:	b2d2      	uxtb	r2, r2
 800329c:	3330      	adds	r3, #48	@ 0x30
 800329e:	443b      	add	r3, r7
 80032a0:	f803 2c20 	strb.w	r2, [r3, #-32]
      int_part /= 10;
 80032a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a6:	4a2b      	ldr	r2, [pc, #172]	@ (8003354 <ftoa+0x154>)
 80032a8:	fb82 1203 	smull	r1, r2, r2, r3
 80032ac:	1092      	asrs	r2, r2, #2
 80032ae:	17db      	asrs	r3, r3, #31
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    while(int_part > 0)
 80032b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	dcdc      	bgt.n	8003274 <ftoa+0x74>
    }
  }

  // Reverse integer digits into buffer
  while(i-- > 0)
 80032ba:	e009      	b.n	80032d0 <ftoa+0xd0>
  {
    *ptr++ = temp[i];
 80032bc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80032c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032c2:	1c59      	adds	r1, r3, #1
 80032c4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80032c6:	3230      	adds	r2, #48	@ 0x30
 80032c8:	443a      	add	r2, r7
 80032ca:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 80032ce:	701a      	strb	r2, [r3, #0]
  while(i-- > 0)
 80032d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80032d4:	1e5a      	subs	r2, r3, #1
 80032d6:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1ee      	bne.n	80032bc <ftoa+0xbc>
  }

  // Add decimal point
  *ptr++ = '.';
 80032de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032e4:	222e      	movs	r2, #46	@ 0x2e
 80032e6:	701a      	strb	r2, [r3, #0]

  // Handle fractional part
  for(uint8_t j = 0; j < decimal_places; j++)
 80032e8:	2300      	movs	r3, #0
 80032ea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80032ee:	e024      	b.n	800333a <ftoa+0x13a>
  {
    fractional *= 10;
 80032f0:	4919      	ldr	r1, [pc, #100]	@ (8003358 <ftoa+0x158>)
 80032f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80032f4:	f7fd fcf6 	bl	8000ce4 <__aeabi_fmul>
 80032f8:	4603      	mov	r3, r0
 80032fa:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t digit = (uint8_t) fractional;
 80032fc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80032fe:	f7fd fedd 	bl	80010bc <__aeabi_f2uiz>
 8003302:	4603      	mov	r3, r0
 8003304:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    *ptr++ = digit + '0';
 8003308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800330a:	1c5a      	adds	r2, r3, #1
 800330c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800330e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8003312:	3230      	adds	r2, #48	@ 0x30
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	701a      	strb	r2, [r3, #0]
    fractional -= digit;
 8003318:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800331c:	4618      	mov	r0, r3
 800331e:	f7fd fc8d 	bl	8000c3c <__aeabi_i2f>
 8003322:	4603      	mov	r3, r0
 8003324:	4619      	mov	r1, r3
 8003326:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003328:	f7fd fbd2 	bl	8000ad0 <__aeabi_fsub>
 800332c:	4603      	mov	r3, r0
 800332e:	627b      	str	r3, [r7, #36]	@ 0x24
  for(uint8_t j = 0; j < decimal_places; j++)
 8003330:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8003334:	3301      	adds	r3, #1
 8003336:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800333a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800333e:	79fb      	ldrb	r3, [r7, #7]
 8003340:	429a      	cmp	r2, r3
 8003342:	d3d5      	bcc.n	80032f0 <ftoa+0xf0>
  }

  *ptr = '\0';
 8003344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003346:	2200      	movs	r2, #0
 8003348:	701a      	strb	r2, [r3, #0]
}
 800334a:	bf00      	nop
 800334c:	3730      	adds	r7, #48	@ 0x30
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	66666667 	.word	0x66666667
 8003358:	41200000 	.word	0x41200000

0800335c <format_float>:

// Format float with unit
void format_float(float value, char *buffer, uint8_t decimal_places, char unit)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b08a      	sub	sp, #40	@ 0x28
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	4611      	mov	r1, r2
 8003368:	461a      	mov	r2, r3
 800336a:	460b      	mov	r3, r1
 800336c:	71fb      	strb	r3, [r7, #7]
 800336e:	4613      	mov	r3, r2
 8003370:	71bb      	strb	r3, [r7, #6]
  char *ptr = buffer;
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	627b      	str	r3, [r7, #36]	@ 0x24
  char num[16];

  ftoa(value, num, decimal_places);
 8003376:	79fa      	ldrb	r2, [r7, #7]
 8003378:	f107 0310 	add.w	r3, r7, #16
 800337c:	4619      	mov	r1, r3
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f7ff ff3e 	bl	8003200 <ftoa>

  // Copy the number
  for(char *s = num; *s; s++)
 8003384:	f107 0310 	add.w	r3, r7, #16
 8003388:	623b      	str	r3, [r7, #32]
 800338a:	e008      	b.n	800339e <format_float+0x42>
  {
    *ptr++ = *s;
 800338c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338e:	1c5a      	adds	r2, r3, #1
 8003390:	627a      	str	r2, [r7, #36]	@ 0x24
 8003392:	6a3a      	ldr	r2, [r7, #32]
 8003394:	7812      	ldrb	r2, [r2, #0]
 8003396:	701a      	strb	r2, [r3, #0]
  for(char *s = num; *s; s++)
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	3301      	adds	r3, #1
 800339c:	623b      	str	r3, [r7, #32]
 800339e:	6a3b      	ldr	r3, [r7, #32]
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1f2      	bne.n	800338c <format_float+0x30>
  }

  // Add unit
  *ptr++ = unit;
 80033a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a8:	1c5a      	adds	r2, r3, #1
 80033aa:	627a      	str	r2, [r7, #36]	@ 0x24
 80033ac:	79ba      	ldrb	r2, [r7, #6]
 80033ae:	701a      	strb	r2, [r3, #0]
  *ptr = '\0';
 80033b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b2:	2200      	movs	r2, #0
 80033b4:	701a      	strb	r2, [r3, #0]
}
 80033b6:	bf00      	nop
 80033b8:	3728      	adds	r7, #40	@ 0x28
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <format_accel_scaled>:

// Format scaled accelerometer data
void format_accel_scaled(char *buffer, float ax, float ay, float az, uint8_t decimal_places)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b08c      	sub	sp, #48	@ 0x30
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	60f8      	str	r0, [r7, #12]
 80033c6:	60b9      	str	r1, [r7, #8]
 80033c8:	607a      	str	r2, [r7, #4]
 80033ca:	603b      	str	r3, [r7, #0]
  char *ptr = buffer;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  char num[16];

  // "AX:1.23g AY:4.56g AZ:7.89g"

  // AX
  *ptr++ = 'A';
 80033d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033d2:	1c5a      	adds	r2, r3, #1
 80033d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033d6:	2241      	movs	r2, #65	@ 0x41
 80033d8:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'X';
 80033da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033dc:	1c5a      	adds	r2, r3, #1
 80033de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033e0:	2258      	movs	r2, #88	@ 0x58
 80033e2:	701a      	strb	r2, [r3, #0]
  *ptr++ = ':';
 80033e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033e6:	1c5a      	adds	r2, r3, #1
 80033e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033ea:	223a      	movs	r2, #58	@ 0x3a
 80033ec:	701a      	strb	r2, [r3, #0]
  ftoa(ax, num, decimal_places);
 80033ee:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80033f2:	f107 0310 	add.w	r3, r7, #16
 80033f6:	4619      	mov	r1, r3
 80033f8:	68b8      	ldr	r0, [r7, #8]
 80033fa:	f7ff ff01 	bl	8003200 <ftoa>
  for(char *s = num; *s; s++)
 80033fe:	f107 0310 	add.w	r3, r7, #16
 8003402:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003404:	e008      	b.n	8003418 <format_accel_scaled+0x5a>
    *ptr++ = *s;
 8003406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003408:	1c5a      	adds	r2, r3, #1
 800340a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800340c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800340e:	7812      	ldrb	r2, [r2, #0]
 8003410:	701a      	strb	r2, [r3, #0]
  for(char *s = num; *s; s++)
 8003412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003414:	3301      	adds	r3, #1
 8003416:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d1f2      	bne.n	8003406 <format_accel_scaled+0x48>
  *ptr++ = 'g';
 8003420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003422:	1c5a      	adds	r2, r3, #1
 8003424:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003426:	2267      	movs	r2, #103	@ 0x67
 8003428:	701a      	strb	r2, [r3, #0]
  *ptr++ = ' ';
 800342a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003430:	2220      	movs	r2, #32
 8003432:	701a      	strb	r2, [r3, #0]

  // AY
  *ptr++ = 'A';
 8003434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003436:	1c5a      	adds	r2, r3, #1
 8003438:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800343a:	2241      	movs	r2, #65	@ 0x41
 800343c:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'Y';
 800343e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003440:	1c5a      	adds	r2, r3, #1
 8003442:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003444:	2259      	movs	r2, #89	@ 0x59
 8003446:	701a      	strb	r2, [r3, #0]
  *ptr++ = ':';
 8003448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800344a:	1c5a      	adds	r2, r3, #1
 800344c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800344e:	223a      	movs	r2, #58	@ 0x3a
 8003450:	701a      	strb	r2, [r3, #0]
  ftoa(ay, num, decimal_places);
 8003452:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003456:	f107 0310 	add.w	r3, r7, #16
 800345a:	4619      	mov	r1, r3
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7ff fecf 	bl	8003200 <ftoa>
  for(char *s = num; *s; s++)
 8003462:	f107 0310 	add.w	r3, r7, #16
 8003466:	627b      	str	r3, [r7, #36]	@ 0x24
 8003468:	e008      	b.n	800347c <format_accel_scaled+0xbe>
    *ptr++ = *s;
 800346a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800346c:	1c5a      	adds	r2, r3, #1
 800346e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003472:	7812      	ldrb	r2, [r2, #0]
 8003474:	701a      	strb	r2, [r3, #0]
  for(char *s = num; *s; s++)
 8003476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003478:	3301      	adds	r3, #1
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
 800347c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1f2      	bne.n	800346a <format_accel_scaled+0xac>
  *ptr++ = 'g';
 8003484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003486:	1c5a      	adds	r2, r3, #1
 8003488:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800348a:	2267      	movs	r2, #103	@ 0x67
 800348c:	701a      	strb	r2, [r3, #0]
  *ptr++ = ' ';
 800348e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003490:	1c5a      	adds	r2, r3, #1
 8003492:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003494:	2220      	movs	r2, #32
 8003496:	701a      	strb	r2, [r3, #0]

  // AZ
  *ptr++ = 'A';
 8003498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800349e:	2241      	movs	r2, #65	@ 0x41
 80034a0:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'Z';
 80034a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034a4:	1c5a      	adds	r2, r3, #1
 80034a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034a8:	225a      	movs	r2, #90	@ 0x5a
 80034aa:	701a      	strb	r2, [r3, #0]
  *ptr++ = ':';
 80034ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ae:	1c5a      	adds	r2, r3, #1
 80034b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034b2:	223a      	movs	r2, #58	@ 0x3a
 80034b4:	701a      	strb	r2, [r3, #0]
  ftoa(az, num, decimal_places);
 80034b6:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80034ba:	f107 0310 	add.w	r3, r7, #16
 80034be:	4619      	mov	r1, r3
 80034c0:	6838      	ldr	r0, [r7, #0]
 80034c2:	f7ff fe9d 	bl	8003200 <ftoa>
  for(char *s = num; *s; s++)
 80034c6:	f107 0310 	add.w	r3, r7, #16
 80034ca:	623b      	str	r3, [r7, #32]
 80034cc:	e008      	b.n	80034e0 <format_accel_scaled+0x122>
    *ptr++ = *s;
 80034ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034d0:	1c5a      	adds	r2, r3, #1
 80034d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034d4:	6a3a      	ldr	r2, [r7, #32]
 80034d6:	7812      	ldrb	r2, [r2, #0]
 80034d8:	701a      	strb	r2, [r3, #0]
  for(char *s = num; *s; s++)
 80034da:	6a3b      	ldr	r3, [r7, #32]
 80034dc:	3301      	adds	r3, #1
 80034de:	623b      	str	r3, [r7, #32]
 80034e0:	6a3b      	ldr	r3, [r7, #32]
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d1f2      	bne.n	80034ce <format_accel_scaled+0x110>
  *ptr++ = 'g';
 80034e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ea:	1c5a      	adds	r2, r3, #1
 80034ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034ee:	2267      	movs	r2, #103	@ 0x67
 80034f0:	701a      	strb	r2, [r3, #0]

  *ptr++ = '\r';
 80034f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034f8:	220d      	movs	r2, #13
 80034fa:	701a      	strb	r2, [r3, #0]
  *ptr++ = '\n';
 80034fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034fe:	1c5a      	adds	r2, r3, #1
 8003500:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003502:	220a      	movs	r2, #10
 8003504:	701a      	strb	r2, [r3, #0]
  *ptr = '\0';
 8003506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003508:	2200      	movs	r2, #0
 800350a:	701a      	strb	r2, [r3, #0]
}
 800350c:	bf00      	nop
 800350e:	3730      	adds	r7, #48	@ 0x30
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <format_gyro_scaled>:

// Format scaled gyroscope data
void format_gyro_scaled(char *buffer, float gx, float gy, float gz, uint8_t decimal_places)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b08c      	sub	sp, #48	@ 0x30
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
 8003520:	603b      	str	r3, [r7, #0]
  char *ptr = buffer;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	62fb      	str	r3, [r7, #44]	@ 0x2c
  char num[16];

  // "GX:1.23dps GY:4.56dps GZ:7.89dps"

  // GX
  *ptr++ = 'G';
 8003526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003528:	1c5a      	adds	r2, r3, #1
 800352a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800352c:	2247      	movs	r2, #71	@ 0x47
 800352e:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'X';
 8003530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003532:	1c5a      	adds	r2, r3, #1
 8003534:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003536:	2258      	movs	r2, #88	@ 0x58
 8003538:	701a      	strb	r2, [r3, #0]
  *ptr++ = ':';
 800353a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800353c:	1c5a      	adds	r2, r3, #1
 800353e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003540:	223a      	movs	r2, #58	@ 0x3a
 8003542:	701a      	strb	r2, [r3, #0]
  ftoa(gx, num, decimal_places);
 8003544:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003548:	f107 0310 	add.w	r3, r7, #16
 800354c:	4619      	mov	r1, r3
 800354e:	68b8      	ldr	r0, [r7, #8]
 8003550:	f7ff fe56 	bl	8003200 <ftoa>
  for(char *s = num; *s; s++)
 8003554:	f107 0310 	add.w	r3, r7, #16
 8003558:	62bb      	str	r3, [r7, #40]	@ 0x28
 800355a:	e008      	b.n	800356e <format_gyro_scaled+0x5a>
    *ptr++ = *s;
 800355c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003562:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003564:	7812      	ldrb	r2, [r2, #0]
 8003566:	701a      	strb	r2, [r3, #0]
  for(char *s = num; *s; s++)
 8003568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800356a:	3301      	adds	r3, #1
 800356c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800356e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1f2      	bne.n	800355c <format_gyro_scaled+0x48>
  *ptr++ = 'd';
 8003576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003578:	1c5a      	adds	r2, r3, #1
 800357a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800357c:	2264      	movs	r2, #100	@ 0x64
 800357e:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'p';
 8003580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003582:	1c5a      	adds	r2, r3, #1
 8003584:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003586:	2270      	movs	r2, #112	@ 0x70
 8003588:	701a      	strb	r2, [r3, #0]
  *ptr++ = 's';
 800358a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003590:	2273      	movs	r2, #115	@ 0x73
 8003592:	701a      	strb	r2, [r3, #0]
  *ptr++ = ' ';
 8003594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003596:	1c5a      	adds	r2, r3, #1
 8003598:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800359a:	2220      	movs	r2, #32
 800359c:	701a      	strb	r2, [r3, #0]

  // GY
  *ptr++ = 'G';
 800359e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035a0:	1c5a      	adds	r2, r3, #1
 80035a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035a4:	2247      	movs	r2, #71	@ 0x47
 80035a6:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'Y';
 80035a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035aa:	1c5a      	adds	r2, r3, #1
 80035ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035ae:	2259      	movs	r2, #89	@ 0x59
 80035b0:	701a      	strb	r2, [r3, #0]
  *ptr++ = ':';
 80035b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035b8:	223a      	movs	r2, #58	@ 0x3a
 80035ba:	701a      	strb	r2, [r3, #0]
  ftoa(gy, num, decimal_places);
 80035bc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80035c0:	f107 0310 	add.w	r3, r7, #16
 80035c4:	4619      	mov	r1, r3
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7ff fe1a 	bl	8003200 <ftoa>
  for(char *s = num; *s; s++)
 80035cc:	f107 0310 	add.w	r3, r7, #16
 80035d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80035d2:	e008      	b.n	80035e6 <format_gyro_scaled+0xd2>
    *ptr++ = *s;
 80035d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035d6:	1c5a      	adds	r2, r3, #1
 80035d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035dc:	7812      	ldrb	r2, [r2, #0]
 80035de:	701a      	strb	r2, [r3, #0]
  for(char *s = num; *s; s++)
 80035e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e2:	3301      	adds	r3, #1
 80035e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80035e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d1f2      	bne.n	80035d4 <format_gyro_scaled+0xc0>
  *ptr++ = 'd';
 80035ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035f0:	1c5a      	adds	r2, r3, #1
 80035f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035f4:	2264      	movs	r2, #100	@ 0x64
 80035f6:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'p';
 80035f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035fe:	2270      	movs	r2, #112	@ 0x70
 8003600:	701a      	strb	r2, [r3, #0]
  *ptr++ = 's';
 8003602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003604:	1c5a      	adds	r2, r3, #1
 8003606:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003608:	2273      	movs	r2, #115	@ 0x73
 800360a:	701a      	strb	r2, [r3, #0]
  *ptr++ = ' ';
 800360c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003612:	2220      	movs	r2, #32
 8003614:	701a      	strb	r2, [r3, #0]

  // GZ
  *ptr++ = 'G';
 8003616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003618:	1c5a      	adds	r2, r3, #1
 800361a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800361c:	2247      	movs	r2, #71	@ 0x47
 800361e:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'Z';
 8003620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003622:	1c5a      	adds	r2, r3, #1
 8003624:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003626:	225a      	movs	r2, #90	@ 0x5a
 8003628:	701a      	strb	r2, [r3, #0]
  *ptr++ = ':';
 800362a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003630:	223a      	movs	r2, #58	@ 0x3a
 8003632:	701a      	strb	r2, [r3, #0]
  ftoa(gz, num, decimal_places);
 8003634:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003638:	f107 0310 	add.w	r3, r7, #16
 800363c:	4619      	mov	r1, r3
 800363e:	6838      	ldr	r0, [r7, #0]
 8003640:	f7ff fdde 	bl	8003200 <ftoa>
  for(char *s = num; *s; s++)
 8003644:	f107 0310 	add.w	r3, r7, #16
 8003648:	623b      	str	r3, [r7, #32]
 800364a:	e008      	b.n	800365e <format_gyro_scaled+0x14a>
    *ptr++ = *s;
 800364c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800364e:	1c5a      	adds	r2, r3, #1
 8003650:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003652:	6a3a      	ldr	r2, [r7, #32]
 8003654:	7812      	ldrb	r2, [r2, #0]
 8003656:	701a      	strb	r2, [r3, #0]
  for(char *s = num; *s; s++)
 8003658:	6a3b      	ldr	r3, [r7, #32]
 800365a:	3301      	adds	r3, #1
 800365c:	623b      	str	r3, [r7, #32]
 800365e:	6a3b      	ldr	r3, [r7, #32]
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1f2      	bne.n	800364c <format_gyro_scaled+0x138>
  *ptr++ = 'd';
 8003666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003668:	1c5a      	adds	r2, r3, #1
 800366a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800366c:	2264      	movs	r2, #100	@ 0x64
 800366e:	701a      	strb	r2, [r3, #0]
  *ptr++ = 'p';
 8003670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003676:	2270      	movs	r2, #112	@ 0x70
 8003678:	701a      	strb	r2, [r3, #0]
  *ptr++ = 's';
 800367a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800367c:	1c5a      	adds	r2, r3, #1
 800367e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003680:	2273      	movs	r2, #115	@ 0x73
 8003682:	701a      	strb	r2, [r3, #0]

  *ptr++ = '\r';
 8003684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800368a:	220d      	movs	r2, #13
 800368c:	701a      	strb	r2, [r3, #0]
  *ptr++ = '\n';
 800368e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003694:	220a      	movs	r2, #10
 8003696:	701a      	strb	r2, [r3, #0]
  *ptr = '\0';
 8003698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800369a:	2200      	movs	r2, #0
 800369c:	701a      	strb	r2, [r3, #0]
}
 800369e:	bf00      	nop
 80036a0:	3730      	adds	r7, #48	@ 0x30
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <W25Q_Delay>:
#define W25Q_SPI hspi1

#define numBLOCK 32  // number of total blocks for 16Mb flash

void W25Q_Delay(uint32_t time)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b082      	sub	sp, #8
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
  HAL_Delay(time);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f902 	bl	80038b8 <HAL_Delay>
}
 80036b4:	bf00      	nop
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <csLOW>:

void csLOW (void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80036c0:	2200      	movs	r2, #0
 80036c2:	2140      	movs	r1, #64	@ 0x40
 80036c4:	4802      	ldr	r0, [pc, #8]	@ (80036d0 <csLOW+0x14>)
 80036c6:	f000 fb83 	bl	8003dd0 <HAL_GPIO_WritePin>
}
 80036ca:	bf00      	nop
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	40010c00 	.word	0x40010c00

080036d4 <csHIGH>:

void csHIGH (void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80036d8:	2201      	movs	r2, #1
 80036da:	2140      	movs	r1, #64	@ 0x40
 80036dc:	4802      	ldr	r0, [pc, #8]	@ (80036e8 <csHIGH+0x14>)
 80036de:	f000 fb77 	bl	8003dd0 <HAL_GPIO_WritePin>
}
 80036e2:	bf00      	nop
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40010c00 	.word	0x40010c00

080036ec <SPI_Write>:

void SPI_Write (uint8_t *data, uint8_t len)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Transmit(&W25Q_SPI, data, len, 2000);
 80036f8:	78fb      	ldrb	r3, [r7, #3]
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	4803      	ldr	r0, [pc, #12]	@ (8003710 <SPI_Write+0x24>)
 8003704:	f000 ffde 	bl	80046c4 <HAL_SPI_Transmit>
}
 8003708:	bf00      	nop
 800370a:	3708      	adds	r7, #8
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	200001fc 	.word	0x200001fc

08003714 <SPI_Read>:

void SPI_Read (uint8_t *data, uint8_t len)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	460b      	mov	r3, r1
 800371e:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Receive(&W25Q_SPI, data, len, 5000);
 8003720:	78fb      	ldrb	r3, [r7, #3]
 8003722:	b29a      	uxth	r2, r3
 8003724:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	4803      	ldr	r0, [pc, #12]	@ (8003738 <SPI_Read+0x24>)
 800372c:	f001 f90e 	bl	800494c <HAL_SPI_Receive>
}
 8003730:	bf00      	nop
 8003732:	3708      	adds	r7, #8
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	200001fc 	.word	0x200001fc

0800373c <W25Q_Reset>:

/**************************************************************************************************/

void W25Q_Reset (void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
  uint8_t tData[2];
  tData[0] = 0x66;  // enable Reset
 8003742:	2366      	movs	r3, #102	@ 0x66
 8003744:	713b      	strb	r3, [r7, #4]
  tData[1] = 0x99;  // Reset
 8003746:	2399      	movs	r3, #153	@ 0x99
 8003748:	717b      	strb	r3, [r7, #5]
  csLOW();
 800374a:	f7ff ffb7 	bl	80036bc <csLOW>
  SPI_Write(tData, 2);
 800374e:	1d3b      	adds	r3, r7, #4
 8003750:	2102      	movs	r1, #2
 8003752:	4618      	mov	r0, r3
 8003754:	f7ff ffca 	bl	80036ec <SPI_Write>
  csHIGH();
 8003758:	f7ff ffbc 	bl	80036d4 <csHIGH>
  W25Q_Delay(100);
 800375c:	2064      	movs	r0, #100	@ 0x64
 800375e:	f7ff ffa2 	bl	80036a6 <W25Q_Delay>
}
 8003762:	bf00      	nop
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <W25Q_ReadID>:

uint32_t W25Q_ReadID (void)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b082      	sub	sp, #8
 800376e:	af00      	add	r7, sp, #0
  uint8_t tData = 0x9F;
 8003770:	239f      	movs	r3, #159	@ 0x9f
 8003772:	71fb      	strb	r3, [r7, #7]
  uint8_t rData[3];
  csLOW();
 8003774:	f7ff ffa2 	bl	80036bc <csLOW>
  SPI_Write(&tData, 1);
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	2101      	movs	r1, #1
 800377c:	4618      	mov	r0, r3
 800377e:	f7ff ffb5 	bl	80036ec <SPI_Write>

  // First byte is dummy/status - discard it
  SPI_Read(rData, 3);
 8003782:	1d3b      	adds	r3, r7, #4
 8003784:	2103      	movs	r1, #3
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff ffc4 	bl	8003714 <SPI_Read>
  csHIGH();
 800378c:	f7ff ffa2 	bl	80036d4 <csHIGH>

  // rData[0] is dummy (0xFF)
  // rData[1] is Manufacturer (0xEF)
  // rData[2] is Device Type (0x40)

  return ((rData[1] << 16) | (rData[2] << 8) | 0x17);  // Add capacity manually
 8003790:	797b      	ldrb	r3, [r7, #5]
 8003792:	041a      	lsls	r2, r3, #16
 8003794:	79bb      	ldrb	r3, [r7, #6]
 8003796:	021b      	lsls	r3, r3, #8
 8003798:	4313      	orrs	r3, r2
 800379a:	f043 0317 	orr.w	r3, r3, #23
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
	...

080037a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80037a8:	f7ff f956 	bl	8002a58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037ac:	480b      	ldr	r0, [pc, #44]	@ (80037dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80037ae:	490c      	ldr	r1, [pc, #48]	@ (80037e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80037b0:	4a0c      	ldr	r2, [pc, #48]	@ (80037e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80037b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037b4:	e002      	b.n	80037bc <LoopCopyDataInit>

080037b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037ba:	3304      	adds	r3, #4

080037bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037c0:	d3f9      	bcc.n	80037b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037c2:	4a09      	ldr	r2, [pc, #36]	@ (80037e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80037c4:	4c09      	ldr	r4, [pc, #36]	@ (80037ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80037c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037c8:	e001      	b.n	80037ce <LoopFillZerobss>

080037ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037cc:	3204      	adds	r2, #4

080037ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037d0:	d3fb      	bcc.n	80037ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80037d2:	f002 fa63 	bl	8005c9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80037d6:	f7fe fc45 	bl	8002064 <main>
  bx lr
 80037da:	4770      	bx	lr
  ldr r0, =_sdata
 80037dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037e0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80037e4:	0800832c 	.word	0x0800832c
  ldr r2, =_sbss
 80037e8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80037ec:	20000550 	.word	0x20000550

080037f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80037f0:	e7fe      	b.n	80037f0 <ADC1_2_IRQHandler>
	...

080037f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037f8:	4b08      	ldr	r3, [pc, #32]	@ (800381c <HAL_Init+0x28>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a07      	ldr	r2, [pc, #28]	@ (800381c <HAL_Init+0x28>)
 80037fe:	f043 0310 	orr.w	r3, r3, #16
 8003802:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003804:	2003      	movs	r0, #3
 8003806:	f000 f92b 	bl	8003a60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800380a:	200f      	movs	r0, #15
 800380c:	f000 f808 	bl	8003820 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003810:	f7fe ffa8 	bl	8002764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	40022000 	.word	0x40022000

08003820 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003828:	4b12      	ldr	r3, [pc, #72]	@ (8003874 <HAL_InitTick+0x54>)
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	4b12      	ldr	r3, [pc, #72]	@ (8003878 <HAL_InitTick+0x58>)
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	4619      	mov	r1, r3
 8003832:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003836:	fbb3 f3f1 	udiv	r3, r3, r1
 800383a:	fbb2 f3f3 	udiv	r3, r2, r3
 800383e:	4618      	mov	r0, r3
 8003840:	f000 f935 	bl	8003aae <HAL_SYSTICK_Config>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e00e      	b.n	800386c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2b0f      	cmp	r3, #15
 8003852:	d80a      	bhi.n	800386a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003854:	2200      	movs	r2, #0
 8003856:	6879      	ldr	r1, [r7, #4]
 8003858:	f04f 30ff 	mov.w	r0, #4294967295
 800385c:	f000 f90b 	bl	8003a76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003860:	4a06      	ldr	r2, [pc, #24]	@ (800387c <HAL_InitTick+0x5c>)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003866:	2300      	movs	r3, #0
 8003868:	e000      	b.n	800386c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
}
 800386c:	4618      	mov	r0, r3
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	20000000 	.word	0x20000000
 8003878:	20000008 	.word	0x20000008
 800387c:	20000004 	.word	0x20000004

08003880 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003884:	4b05      	ldr	r3, [pc, #20]	@ (800389c <HAL_IncTick+0x1c>)
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	461a      	mov	r2, r3
 800388a:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <HAL_IncTick+0x20>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4413      	add	r3, r2
 8003890:	4a03      	ldr	r2, [pc, #12]	@ (80038a0 <HAL_IncTick+0x20>)
 8003892:	6013      	str	r3, [r2, #0]
}
 8003894:	bf00      	nop
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr
 800389c:	20000008 	.word	0x20000008
 80038a0:	20000400 	.word	0x20000400

080038a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
  return uwTick;
 80038a8:	4b02      	ldr	r3, [pc, #8]	@ (80038b4 <HAL_GetTick+0x10>)
 80038aa:	681b      	ldr	r3, [r3, #0]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bc80      	pop	{r7}
 80038b2:	4770      	bx	lr
 80038b4:	20000400 	.word	0x20000400

080038b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038c0:	f7ff fff0 	bl	80038a4 <HAL_GetTick>
 80038c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d0:	d005      	beq.n	80038de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038d2:	4b0a      	ldr	r3, [pc, #40]	@ (80038fc <HAL_Delay+0x44>)
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	461a      	mov	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4413      	add	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038de:	bf00      	nop
 80038e0:	f7ff ffe0 	bl	80038a4 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d8f7      	bhi.n	80038e0 <HAL_Delay+0x28>
  {
  }
}
 80038f0:	bf00      	nop
 80038f2:	bf00      	nop
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	20000008 	.word	0x20000008

08003900 <__NVIC_SetPriorityGrouping>:
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003910:	4b0c      	ldr	r3, [pc, #48]	@ (8003944 <__NVIC_SetPriorityGrouping+0x44>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003916:	68ba      	ldr	r2, [r7, #8]
 8003918:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800391c:	4013      	ands	r3, r2
 800391e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003928:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800392c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003932:	4a04      	ldr	r2, [pc, #16]	@ (8003944 <__NVIC_SetPriorityGrouping+0x44>)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	60d3      	str	r3, [r2, #12]
}
 8003938:	bf00      	nop
 800393a:	3714      	adds	r7, #20
 800393c:	46bd      	mov	sp, r7
 800393e:	bc80      	pop	{r7}
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <__NVIC_GetPriorityGrouping>:
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800394c:	4b04      	ldr	r3, [pc, #16]	@ (8003960 <__NVIC_GetPriorityGrouping+0x18>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	0a1b      	lsrs	r3, r3, #8
 8003952:	f003 0307 	and.w	r3, r3, #7
}
 8003956:	4618      	mov	r0, r3
 8003958:	46bd      	mov	sp, r7
 800395a:	bc80      	pop	{r7}
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	e000ed00 	.word	0xe000ed00

08003964 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	6039      	str	r1, [r7, #0]
 800396e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003974:	2b00      	cmp	r3, #0
 8003976:	db0a      	blt.n	800398e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	b2da      	uxtb	r2, r3
 800397c:	490c      	ldr	r1, [pc, #48]	@ (80039b0 <__NVIC_SetPriority+0x4c>)
 800397e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003982:	0112      	lsls	r2, r2, #4
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	440b      	add	r3, r1
 8003988:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800398c:	e00a      	b.n	80039a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	b2da      	uxtb	r2, r3
 8003992:	4908      	ldr	r1, [pc, #32]	@ (80039b4 <__NVIC_SetPriority+0x50>)
 8003994:	79fb      	ldrb	r3, [r7, #7]
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	3b04      	subs	r3, #4
 800399c:	0112      	lsls	r2, r2, #4
 800399e:	b2d2      	uxtb	r2, r2
 80039a0:	440b      	add	r3, r1
 80039a2:	761a      	strb	r2, [r3, #24]
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bc80      	pop	{r7}
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	e000e100 	.word	0xe000e100
 80039b4:	e000ed00 	.word	0xe000ed00

080039b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b089      	sub	sp, #36	@ 0x24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	f1c3 0307 	rsb	r3, r3, #7
 80039d2:	2b04      	cmp	r3, #4
 80039d4:	bf28      	it	cs
 80039d6:	2304      	movcs	r3, #4
 80039d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	3304      	adds	r3, #4
 80039de:	2b06      	cmp	r3, #6
 80039e0:	d902      	bls.n	80039e8 <NVIC_EncodePriority+0x30>
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	3b03      	subs	r3, #3
 80039e6:	e000      	b.n	80039ea <NVIC_EncodePriority+0x32>
 80039e8:	2300      	movs	r3, #0
 80039ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039ec:	f04f 32ff 	mov.w	r2, #4294967295
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	fa02 f303 	lsl.w	r3, r2, r3
 80039f6:	43da      	mvns	r2, r3
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	401a      	ands	r2, r3
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a00:	f04f 31ff 	mov.w	r1, #4294967295
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	fa01 f303 	lsl.w	r3, r1, r3
 8003a0a:	43d9      	mvns	r1, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a10:	4313      	orrs	r3, r2
         );
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3724      	adds	r7, #36	@ 0x24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bc80      	pop	{r7}
 8003a1a:	4770      	bx	lr

08003a1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a2c:	d301      	bcc.n	8003a32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e00f      	b.n	8003a52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a32:	4a0a      	ldr	r2, [pc, #40]	@ (8003a5c <SysTick_Config+0x40>)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a3a:	210f      	movs	r1, #15
 8003a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a40:	f7ff ff90 	bl	8003964 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a44:	4b05      	ldr	r3, [pc, #20]	@ (8003a5c <SysTick_Config+0x40>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a4a:	4b04      	ldr	r3, [pc, #16]	@ (8003a5c <SysTick_Config+0x40>)
 8003a4c:	2207      	movs	r2, #7
 8003a4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	e000e010 	.word	0xe000e010

08003a60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f7ff ff49 	bl	8003900 <__NVIC_SetPriorityGrouping>
}
 8003a6e:	bf00      	nop
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b086      	sub	sp, #24
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	60b9      	str	r1, [r7, #8]
 8003a80:	607a      	str	r2, [r7, #4]
 8003a82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a88:	f7ff ff5e 	bl	8003948 <__NVIC_GetPriorityGrouping>
 8003a8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	68b9      	ldr	r1, [r7, #8]
 8003a92:	6978      	ldr	r0, [r7, #20]
 8003a94:	f7ff ff90 	bl	80039b8 <NVIC_EncodePriority>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7ff ff5f 	bl	8003964 <__NVIC_SetPriority>
}
 8003aa6:	bf00      	nop
 8003aa8:	3718      	adds	r7, #24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}

08003aae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b082      	sub	sp, #8
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7ff ffb0 	bl	8003a1c <SysTick_Config>
 8003abc:	4603      	mov	r3, r0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
	...

08003ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b08b      	sub	sp, #44	@ 0x2c
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ada:	e169      	b.n	8003db0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003adc:	2201      	movs	r2, #1
 8003ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69fa      	ldr	r2, [r7, #28]
 8003aec:	4013      	ands	r3, r2
 8003aee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	f040 8158 	bne.w	8003daa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	4a9a      	ldr	r2, [pc, #616]	@ (8003d68 <HAL_GPIO_Init+0x2a0>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d05e      	beq.n	8003bc2 <HAL_GPIO_Init+0xfa>
 8003b04:	4a98      	ldr	r2, [pc, #608]	@ (8003d68 <HAL_GPIO_Init+0x2a0>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d875      	bhi.n	8003bf6 <HAL_GPIO_Init+0x12e>
 8003b0a:	4a98      	ldr	r2, [pc, #608]	@ (8003d6c <HAL_GPIO_Init+0x2a4>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d058      	beq.n	8003bc2 <HAL_GPIO_Init+0xfa>
 8003b10:	4a96      	ldr	r2, [pc, #600]	@ (8003d6c <HAL_GPIO_Init+0x2a4>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d86f      	bhi.n	8003bf6 <HAL_GPIO_Init+0x12e>
 8003b16:	4a96      	ldr	r2, [pc, #600]	@ (8003d70 <HAL_GPIO_Init+0x2a8>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d052      	beq.n	8003bc2 <HAL_GPIO_Init+0xfa>
 8003b1c:	4a94      	ldr	r2, [pc, #592]	@ (8003d70 <HAL_GPIO_Init+0x2a8>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d869      	bhi.n	8003bf6 <HAL_GPIO_Init+0x12e>
 8003b22:	4a94      	ldr	r2, [pc, #592]	@ (8003d74 <HAL_GPIO_Init+0x2ac>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d04c      	beq.n	8003bc2 <HAL_GPIO_Init+0xfa>
 8003b28:	4a92      	ldr	r2, [pc, #584]	@ (8003d74 <HAL_GPIO_Init+0x2ac>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d863      	bhi.n	8003bf6 <HAL_GPIO_Init+0x12e>
 8003b2e:	4a92      	ldr	r2, [pc, #584]	@ (8003d78 <HAL_GPIO_Init+0x2b0>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d046      	beq.n	8003bc2 <HAL_GPIO_Init+0xfa>
 8003b34:	4a90      	ldr	r2, [pc, #576]	@ (8003d78 <HAL_GPIO_Init+0x2b0>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d85d      	bhi.n	8003bf6 <HAL_GPIO_Init+0x12e>
 8003b3a:	2b12      	cmp	r3, #18
 8003b3c:	d82a      	bhi.n	8003b94 <HAL_GPIO_Init+0xcc>
 8003b3e:	2b12      	cmp	r3, #18
 8003b40:	d859      	bhi.n	8003bf6 <HAL_GPIO_Init+0x12e>
 8003b42:	a201      	add	r2, pc, #4	@ (adr r2, 8003b48 <HAL_GPIO_Init+0x80>)
 8003b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b48:	08003bc3 	.word	0x08003bc3
 8003b4c:	08003b9d 	.word	0x08003b9d
 8003b50:	08003baf 	.word	0x08003baf
 8003b54:	08003bf1 	.word	0x08003bf1
 8003b58:	08003bf7 	.word	0x08003bf7
 8003b5c:	08003bf7 	.word	0x08003bf7
 8003b60:	08003bf7 	.word	0x08003bf7
 8003b64:	08003bf7 	.word	0x08003bf7
 8003b68:	08003bf7 	.word	0x08003bf7
 8003b6c:	08003bf7 	.word	0x08003bf7
 8003b70:	08003bf7 	.word	0x08003bf7
 8003b74:	08003bf7 	.word	0x08003bf7
 8003b78:	08003bf7 	.word	0x08003bf7
 8003b7c:	08003bf7 	.word	0x08003bf7
 8003b80:	08003bf7 	.word	0x08003bf7
 8003b84:	08003bf7 	.word	0x08003bf7
 8003b88:	08003bf7 	.word	0x08003bf7
 8003b8c:	08003ba5 	.word	0x08003ba5
 8003b90:	08003bb9 	.word	0x08003bb9
 8003b94:	4a79      	ldr	r2, [pc, #484]	@ (8003d7c <HAL_GPIO_Init+0x2b4>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d013      	beq.n	8003bc2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003b9a:	e02c      	b.n	8003bf6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	623b      	str	r3, [r7, #32]
          break;
 8003ba2:	e029      	b.n	8003bf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	3304      	adds	r3, #4
 8003baa:	623b      	str	r3, [r7, #32]
          break;
 8003bac:	e024      	b.n	8003bf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	3308      	adds	r3, #8
 8003bb4:	623b      	str	r3, [r7, #32]
          break;
 8003bb6:	e01f      	b.n	8003bf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	330c      	adds	r3, #12
 8003bbe:	623b      	str	r3, [r7, #32]
          break;
 8003bc0:	e01a      	b.n	8003bf8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d102      	bne.n	8003bd0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003bca:	2304      	movs	r3, #4
 8003bcc:	623b      	str	r3, [r7, #32]
          break;
 8003bce:	e013      	b.n	8003bf8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d105      	bne.n	8003be4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003bd8:	2308      	movs	r3, #8
 8003bda:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	69fa      	ldr	r2, [r7, #28]
 8003be0:	611a      	str	r2, [r3, #16]
          break;
 8003be2:	e009      	b.n	8003bf8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003be4:	2308      	movs	r3, #8
 8003be6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	69fa      	ldr	r2, [r7, #28]
 8003bec:	615a      	str	r2, [r3, #20]
          break;
 8003bee:	e003      	b.n	8003bf8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	623b      	str	r3, [r7, #32]
          break;
 8003bf4:	e000      	b.n	8003bf8 <HAL_GPIO_Init+0x130>
          break;
 8003bf6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	2bff      	cmp	r3, #255	@ 0xff
 8003bfc:	d801      	bhi.n	8003c02 <HAL_GPIO_Init+0x13a>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	e001      	b.n	8003c06 <HAL_GPIO_Init+0x13e>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	3304      	adds	r3, #4
 8003c06:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	2bff      	cmp	r3, #255	@ 0xff
 8003c0c:	d802      	bhi.n	8003c14 <HAL_GPIO_Init+0x14c>
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	e002      	b.n	8003c1a <HAL_GPIO_Init+0x152>
 8003c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c16:	3b08      	subs	r3, #8
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	210f      	movs	r1, #15
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	fa01 f303 	lsl.w	r3, r1, r3
 8003c28:	43db      	mvns	r3, r3
 8003c2a:	401a      	ands	r2, r3
 8003c2c:	6a39      	ldr	r1, [r7, #32]
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	fa01 f303 	lsl.w	r3, r1, r3
 8003c34:	431a      	orrs	r2, r3
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f000 80b1 	beq.w	8003daa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c48:	4b4d      	ldr	r3, [pc, #308]	@ (8003d80 <HAL_GPIO_Init+0x2b8>)
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	4a4c      	ldr	r2, [pc, #304]	@ (8003d80 <HAL_GPIO_Init+0x2b8>)
 8003c4e:	f043 0301 	orr.w	r3, r3, #1
 8003c52:	6193      	str	r3, [r2, #24]
 8003c54:	4b4a      	ldr	r3, [pc, #296]	@ (8003d80 <HAL_GPIO_Init+0x2b8>)
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	60bb      	str	r3, [r7, #8]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003c60:	4a48      	ldr	r2, [pc, #288]	@ (8003d84 <HAL_GPIO_Init+0x2bc>)
 8003c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c64:	089b      	lsrs	r3, r3, #2
 8003c66:	3302      	adds	r3, #2
 8003c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c6c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c70:	f003 0303 	and.w	r3, r3, #3
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	220f      	movs	r2, #15
 8003c78:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	4013      	ands	r3, r2
 8003c82:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a40      	ldr	r2, [pc, #256]	@ (8003d88 <HAL_GPIO_Init+0x2c0>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d013      	beq.n	8003cb4 <HAL_GPIO_Init+0x1ec>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a3f      	ldr	r2, [pc, #252]	@ (8003d8c <HAL_GPIO_Init+0x2c4>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d00d      	beq.n	8003cb0 <HAL_GPIO_Init+0x1e8>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a3e      	ldr	r2, [pc, #248]	@ (8003d90 <HAL_GPIO_Init+0x2c8>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d007      	beq.n	8003cac <HAL_GPIO_Init+0x1e4>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a3d      	ldr	r2, [pc, #244]	@ (8003d94 <HAL_GPIO_Init+0x2cc>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d101      	bne.n	8003ca8 <HAL_GPIO_Init+0x1e0>
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e006      	b.n	8003cb6 <HAL_GPIO_Init+0x1ee>
 8003ca8:	2304      	movs	r3, #4
 8003caa:	e004      	b.n	8003cb6 <HAL_GPIO_Init+0x1ee>
 8003cac:	2302      	movs	r3, #2
 8003cae:	e002      	b.n	8003cb6 <HAL_GPIO_Init+0x1ee>
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e000      	b.n	8003cb6 <HAL_GPIO_Init+0x1ee>
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cb8:	f002 0203 	and.w	r2, r2, #3
 8003cbc:	0092      	lsls	r2, r2, #2
 8003cbe:	4093      	lsls	r3, r2
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003cc6:	492f      	ldr	r1, [pc, #188]	@ (8003d84 <HAL_GPIO_Init+0x2bc>)
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cca:	089b      	lsrs	r3, r3, #2
 8003ccc:	3302      	adds	r3, #2
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d006      	beq.n	8003cee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ce0:	4b2d      	ldr	r3, [pc, #180]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	492c      	ldr	r1, [pc, #176]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	608b      	str	r3, [r1, #8]
 8003cec:	e006      	b.n	8003cfc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003cee:	4b2a      	ldr	r3, [pc, #168]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003cf0:	689a      	ldr	r2, [r3, #8]
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	43db      	mvns	r3, r3
 8003cf6:	4928      	ldr	r1, [pc, #160]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d006      	beq.n	8003d16 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003d08:	4b23      	ldr	r3, [pc, #140]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d0a:	68da      	ldr	r2, [r3, #12]
 8003d0c:	4922      	ldr	r1, [pc, #136]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	60cb      	str	r3, [r1, #12]
 8003d14:	e006      	b.n	8003d24 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d16:	4b20      	ldr	r3, [pc, #128]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d18:	68da      	ldr	r2, [r3, #12]
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	43db      	mvns	r3, r3
 8003d1e:	491e      	ldr	r1, [pc, #120]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d006      	beq.n	8003d3e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003d30:	4b19      	ldr	r3, [pc, #100]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d32:	685a      	ldr	r2, [r3, #4]
 8003d34:	4918      	ldr	r1, [pc, #96]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	604b      	str	r3, [r1, #4]
 8003d3c:	e006      	b.n	8003d4c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003d3e:	4b16      	ldr	r3, [pc, #88]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	43db      	mvns	r3, r3
 8003d46:	4914      	ldr	r1, [pc, #80]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d021      	beq.n	8003d9c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003d58:	4b0f      	ldr	r3, [pc, #60]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	490e      	ldr	r1, [pc, #56]	@ (8003d98 <HAL_GPIO_Init+0x2d0>)
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	600b      	str	r3, [r1, #0]
 8003d64:	e021      	b.n	8003daa <HAL_GPIO_Init+0x2e2>
 8003d66:	bf00      	nop
 8003d68:	10320000 	.word	0x10320000
 8003d6c:	10310000 	.word	0x10310000
 8003d70:	10220000 	.word	0x10220000
 8003d74:	10210000 	.word	0x10210000
 8003d78:	10120000 	.word	0x10120000
 8003d7c:	10110000 	.word	0x10110000
 8003d80:	40021000 	.word	0x40021000
 8003d84:	40010000 	.word	0x40010000
 8003d88:	40010800 	.word	0x40010800
 8003d8c:	40010c00 	.word	0x40010c00
 8003d90:	40011000 	.word	0x40011000
 8003d94:	40011400 	.word	0x40011400
 8003d98:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dcc <HAL_GPIO_Init+0x304>)
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	43db      	mvns	r3, r3
 8003da4:	4909      	ldr	r1, [pc, #36]	@ (8003dcc <HAL_GPIO_Init+0x304>)
 8003da6:	4013      	ands	r3, r2
 8003da8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dac:	3301      	adds	r3, #1
 8003dae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db6:	fa22 f303 	lsr.w	r3, r2, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f47f ae8e 	bne.w	8003adc <HAL_GPIO_Init+0x14>
  }
}
 8003dc0:	bf00      	nop
 8003dc2:	bf00      	nop
 8003dc4:	372c      	adds	r7, #44	@ 0x2c
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bc80      	pop	{r7}
 8003dca:	4770      	bx	lr
 8003dcc:	40010400 	.word	0x40010400

08003dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	460b      	mov	r3, r1
 8003dda:	807b      	strh	r3, [r7, #2]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003de0:	787b      	ldrb	r3, [r7, #1]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003de6:	887a      	ldrh	r2, [r7, #2]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003dec:	e003      	b.n	8003df6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003dee:	887b      	ldrh	r3, [r7, #2]
 8003df0:	041a      	lsls	r2, r3, #16
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	611a      	str	r2, [r3, #16]
}
 8003df6:	bf00      	nop
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bc80      	pop	{r7}
 8003dfe:	4770      	bx	lr

08003e00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e272      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 8087 	beq.w	8003f2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e20:	4b92      	ldr	r3, [pc, #584]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f003 030c 	and.w	r3, r3, #12
 8003e28:	2b04      	cmp	r3, #4
 8003e2a:	d00c      	beq.n	8003e46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003e2c:	4b8f      	ldr	r3, [pc, #572]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 030c 	and.w	r3, r3, #12
 8003e34:	2b08      	cmp	r3, #8
 8003e36:	d112      	bne.n	8003e5e <HAL_RCC_OscConfig+0x5e>
 8003e38:	4b8c      	ldr	r3, [pc, #560]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e44:	d10b      	bne.n	8003e5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e46:	4b89      	ldr	r3, [pc, #548]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d06c      	beq.n	8003f2c <HAL_RCC_OscConfig+0x12c>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d168      	bne.n	8003f2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e24c      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e66:	d106      	bne.n	8003e76 <HAL_RCC_OscConfig+0x76>
 8003e68:	4b80      	ldr	r3, [pc, #512]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a7f      	ldr	r2, [pc, #508]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e72:	6013      	str	r3, [r2, #0]
 8003e74:	e02e      	b.n	8003ed4 <HAL_RCC_OscConfig+0xd4>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10c      	bne.n	8003e98 <HAL_RCC_OscConfig+0x98>
 8003e7e:	4b7b      	ldr	r3, [pc, #492]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a7a      	ldr	r2, [pc, #488]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e88:	6013      	str	r3, [r2, #0]
 8003e8a:	4b78      	ldr	r3, [pc, #480]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a77      	ldr	r2, [pc, #476]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003e90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e94:	6013      	str	r3, [r2, #0]
 8003e96:	e01d      	b.n	8003ed4 <HAL_RCC_OscConfig+0xd4>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ea0:	d10c      	bne.n	8003ebc <HAL_RCC_OscConfig+0xbc>
 8003ea2:	4b72      	ldr	r3, [pc, #456]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a71      	ldr	r2, [pc, #452]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	4b6f      	ldr	r3, [pc, #444]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a6e      	ldr	r2, [pc, #440]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eb8:	6013      	str	r3, [r2, #0]
 8003eba:	e00b      	b.n	8003ed4 <HAL_RCC_OscConfig+0xd4>
 8003ebc:	4b6b      	ldr	r3, [pc, #428]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a6a      	ldr	r2, [pc, #424]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ec6:	6013      	str	r3, [r2, #0]
 8003ec8:	4b68      	ldr	r3, [pc, #416]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a67      	ldr	r2, [pc, #412]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003ece:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ed2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d013      	beq.n	8003f04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003edc:	f7ff fce2 	bl	80038a4 <HAL_GetTick>
 8003ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ee4:	f7ff fcde 	bl	80038a4 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b64      	cmp	r3, #100	@ 0x64
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e200      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ef6:	4b5d      	ldr	r3, [pc, #372]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d0f0      	beq.n	8003ee4 <HAL_RCC_OscConfig+0xe4>
 8003f02:	e014      	b.n	8003f2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f04:	f7ff fcce 	bl	80038a4 <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f0a:	e008      	b.n	8003f1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f0c:	f7ff fcca 	bl	80038a4 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b64      	cmp	r3, #100	@ 0x64
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e1ec      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f1e:	4b53      	ldr	r3, [pc, #332]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1f0      	bne.n	8003f0c <HAL_RCC_OscConfig+0x10c>
 8003f2a:	e000      	b.n	8003f2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d063      	beq.n	8004002 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f3a:	4b4c      	ldr	r3, [pc, #304]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	f003 030c 	and.w	r3, r3, #12
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00b      	beq.n	8003f5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003f46:	4b49      	ldr	r3, [pc, #292]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	2b08      	cmp	r3, #8
 8003f50:	d11c      	bne.n	8003f8c <HAL_RCC_OscConfig+0x18c>
 8003f52:	4b46      	ldr	r3, [pc, #280]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d116      	bne.n	8003f8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f5e:	4b43      	ldr	r3, [pc, #268]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d005      	beq.n	8003f76 <HAL_RCC_OscConfig+0x176>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d001      	beq.n	8003f76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e1c0      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f76:	4b3d      	ldr	r3, [pc, #244]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	00db      	lsls	r3, r3, #3
 8003f84:	4939      	ldr	r1, [pc, #228]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003f86:	4313      	orrs	r3, r2
 8003f88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f8a:	e03a      	b.n	8004002 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d020      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f94:	4b36      	ldr	r3, [pc, #216]	@ (8004070 <HAL_RCC_OscConfig+0x270>)
 8003f96:	2201      	movs	r2, #1
 8003f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9a:	f7ff fc83 	bl	80038a4 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fa2:	f7ff fc7f 	bl	80038a4 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e1a1      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d0f0      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fc0:	4b2a      	ldr	r3, [pc, #168]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	00db      	lsls	r3, r3, #3
 8003fce:	4927      	ldr	r1, [pc, #156]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	600b      	str	r3, [r1, #0]
 8003fd4:	e015      	b.n	8004002 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fd6:	4b26      	ldr	r3, [pc, #152]	@ (8004070 <HAL_RCC_OscConfig+0x270>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fdc:	f7ff fc62 	bl	80038a4 <HAL_GetTick>
 8003fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe2:	e008      	b.n	8003ff6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fe4:	f7ff fc5e 	bl	80038a4 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e180      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1f0      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0308 	and.w	r3, r3, #8
 800400a:	2b00      	cmp	r3, #0
 800400c:	d03a      	beq.n	8004084 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d019      	beq.n	800404a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004016:	4b17      	ldr	r3, [pc, #92]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8004018:	2201      	movs	r2, #1
 800401a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800401c:	f7ff fc42 	bl	80038a4 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004024:	f7ff fc3e 	bl	80038a4 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e160      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004036:	4b0d      	ldr	r3, [pc, #52]	@ (800406c <HAL_RCC_OscConfig+0x26c>)
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0f0      	beq.n	8004024 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004042:	2001      	movs	r0, #1
 8004044:	f000 fa9c 	bl	8004580 <RCC_Delay>
 8004048:	e01c      	b.n	8004084 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800404a:	4b0a      	ldr	r3, [pc, #40]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004050:	f7ff fc28 	bl	80038a4 <HAL_GetTick>
 8004054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004056:	e00f      	b.n	8004078 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004058:	f7ff fc24 	bl	80038a4 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d908      	bls.n	8004078 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e146      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
 800406a:	bf00      	nop
 800406c:	40021000 	.word	0x40021000
 8004070:	42420000 	.word	0x42420000
 8004074:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004078:	4b92      	ldr	r3, [pc, #584]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800407a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1e9      	bne.n	8004058 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0304 	and.w	r3, r3, #4
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80a6 	beq.w	80041de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004092:	2300      	movs	r3, #0
 8004094:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004096:	4b8b      	ldr	r3, [pc, #556]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10d      	bne.n	80040be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040a2:	4b88      	ldr	r3, [pc, #544]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	4a87      	ldr	r2, [pc, #540]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 80040a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ac:	61d3      	str	r3, [r2, #28]
 80040ae:	4b85      	ldr	r3, [pc, #532]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040b6:	60bb      	str	r3, [r7, #8]
 80040b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040ba:	2301      	movs	r3, #1
 80040bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040be:	4b82      	ldr	r3, [pc, #520]	@ (80042c8 <HAL_RCC_OscConfig+0x4c8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d118      	bne.n	80040fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040ca:	4b7f      	ldr	r3, [pc, #508]	@ (80042c8 <HAL_RCC_OscConfig+0x4c8>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a7e      	ldr	r2, [pc, #504]	@ (80042c8 <HAL_RCC_OscConfig+0x4c8>)
 80040d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040d6:	f7ff fbe5 	bl	80038a4 <HAL_GetTick>
 80040da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040dc:	e008      	b.n	80040f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040de:	f7ff fbe1 	bl	80038a4 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	2b64      	cmp	r3, #100	@ 0x64
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e103      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f0:	4b75      	ldr	r3, [pc, #468]	@ (80042c8 <HAL_RCC_OscConfig+0x4c8>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0f0      	beq.n	80040de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d106      	bne.n	8004112 <HAL_RCC_OscConfig+0x312>
 8004104:	4b6f      	ldr	r3, [pc, #444]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	4a6e      	ldr	r2, [pc, #440]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800410a:	f043 0301 	orr.w	r3, r3, #1
 800410e:	6213      	str	r3, [r2, #32]
 8004110:	e02d      	b.n	800416e <HAL_RCC_OscConfig+0x36e>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10c      	bne.n	8004134 <HAL_RCC_OscConfig+0x334>
 800411a:	4b6a      	ldr	r3, [pc, #424]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	4a69      	ldr	r2, [pc, #420]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004120:	f023 0301 	bic.w	r3, r3, #1
 8004124:	6213      	str	r3, [r2, #32]
 8004126:	4b67      	ldr	r3, [pc, #412]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	4a66      	ldr	r2, [pc, #408]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800412c:	f023 0304 	bic.w	r3, r3, #4
 8004130:	6213      	str	r3, [r2, #32]
 8004132:	e01c      	b.n	800416e <HAL_RCC_OscConfig+0x36e>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	2b05      	cmp	r3, #5
 800413a:	d10c      	bne.n	8004156 <HAL_RCC_OscConfig+0x356>
 800413c:	4b61      	ldr	r3, [pc, #388]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800413e:	6a1b      	ldr	r3, [r3, #32]
 8004140:	4a60      	ldr	r2, [pc, #384]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004142:	f043 0304 	orr.w	r3, r3, #4
 8004146:	6213      	str	r3, [r2, #32]
 8004148:	4b5e      	ldr	r3, [pc, #376]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	4a5d      	ldr	r2, [pc, #372]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800414e:	f043 0301 	orr.w	r3, r3, #1
 8004152:	6213      	str	r3, [r2, #32]
 8004154:	e00b      	b.n	800416e <HAL_RCC_OscConfig+0x36e>
 8004156:	4b5b      	ldr	r3, [pc, #364]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004158:	6a1b      	ldr	r3, [r3, #32]
 800415a:	4a5a      	ldr	r2, [pc, #360]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800415c:	f023 0301 	bic.w	r3, r3, #1
 8004160:	6213      	str	r3, [r2, #32]
 8004162:	4b58      	ldr	r3, [pc, #352]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	4a57      	ldr	r2, [pc, #348]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004168:	f023 0304 	bic.w	r3, r3, #4
 800416c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d015      	beq.n	80041a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004176:	f7ff fb95 	bl	80038a4 <HAL_GetTick>
 800417a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800417c:	e00a      	b.n	8004194 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800417e:	f7ff fb91 	bl	80038a4 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800418c:	4293      	cmp	r3, r2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e0b1      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004194:	4b4b      	ldr	r3, [pc, #300]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d0ee      	beq.n	800417e <HAL_RCC_OscConfig+0x37e>
 80041a0:	e014      	b.n	80041cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a2:	f7ff fb7f 	bl	80038a4 <HAL_GetTick>
 80041a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041a8:	e00a      	b.n	80041c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041aa:	f7ff fb7b 	bl	80038a4 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e09b      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041c0:	4b40      	ldr	r3, [pc, #256]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1ee      	bne.n	80041aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041cc:	7dfb      	ldrb	r3, [r7, #23]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d105      	bne.n	80041de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d2:	4b3c      	ldr	r3, [pc, #240]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	4a3b      	ldr	r2, [pc, #236]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 80041d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	69db      	ldr	r3, [r3, #28]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f000 8087 	beq.w	80042f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041e8:	4b36      	ldr	r3, [pc, #216]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f003 030c 	and.w	r3, r3, #12
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d061      	beq.n	80042b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	69db      	ldr	r3, [r3, #28]
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d146      	bne.n	800428a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041fc:	4b33      	ldr	r3, [pc, #204]	@ (80042cc <HAL_RCC_OscConfig+0x4cc>)
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004202:	f7ff fb4f 	bl	80038a4 <HAL_GetTick>
 8004206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004208:	e008      	b.n	800421c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800420a:	f7ff fb4b 	bl	80038a4 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d901      	bls.n	800421c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e06d      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800421c:	4b29      	ldr	r3, [pc, #164]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d1f0      	bne.n	800420a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004230:	d108      	bne.n	8004244 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004232:	4b24      	ldr	r3, [pc, #144]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	4921      	ldr	r1, [pc, #132]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004240:	4313      	orrs	r3, r2
 8004242:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004244:	4b1f      	ldr	r3, [pc, #124]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a19      	ldr	r1, [r3, #32]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004254:	430b      	orrs	r3, r1
 8004256:	491b      	ldr	r1, [pc, #108]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 8004258:	4313      	orrs	r3, r2
 800425a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800425c:	4b1b      	ldr	r3, [pc, #108]	@ (80042cc <HAL_RCC_OscConfig+0x4cc>)
 800425e:	2201      	movs	r2, #1
 8004260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004262:	f7ff fb1f 	bl	80038a4 <HAL_GetTick>
 8004266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004268:	e008      	b.n	800427c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800426a:	f7ff fb1b 	bl	80038a4 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	2b02      	cmp	r3, #2
 8004276:	d901      	bls.n	800427c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e03d      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800427c:	4b11      	ldr	r3, [pc, #68]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d0f0      	beq.n	800426a <HAL_RCC_OscConfig+0x46a>
 8004288:	e035      	b.n	80042f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800428a:	4b10      	ldr	r3, [pc, #64]	@ (80042cc <HAL_RCC_OscConfig+0x4cc>)
 800428c:	2200      	movs	r2, #0
 800428e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004290:	f7ff fb08 	bl	80038a4 <HAL_GetTick>
 8004294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004296:	e008      	b.n	80042aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004298:	f7ff fb04 	bl	80038a4 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d901      	bls.n	80042aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e026      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042aa:	4b06      	ldr	r3, [pc, #24]	@ (80042c4 <HAL_RCC_OscConfig+0x4c4>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1f0      	bne.n	8004298 <HAL_RCC_OscConfig+0x498>
 80042b6:	e01e      	b.n	80042f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	69db      	ldr	r3, [r3, #28]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d107      	bne.n	80042d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e019      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
 80042c4:	40021000 	.word	0x40021000
 80042c8:	40007000 	.word	0x40007000
 80042cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80042d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004300 <HAL_RCC_OscConfig+0x500>)
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6a1b      	ldr	r3, [r3, #32]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d106      	bne.n	80042f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d001      	beq.n	80042f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e000      	b.n	80042f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	40021000 	.word	0x40021000

08004304 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d101      	bne.n	8004318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e0d0      	b.n	80044ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004318:	4b6a      	ldr	r3, [pc, #424]	@ (80044c4 <HAL_RCC_ClockConfig+0x1c0>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	683a      	ldr	r2, [r7, #0]
 8004322:	429a      	cmp	r2, r3
 8004324:	d910      	bls.n	8004348 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004326:	4b67      	ldr	r3, [pc, #412]	@ (80044c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f023 0207 	bic.w	r2, r3, #7
 800432e:	4965      	ldr	r1, [pc, #404]	@ (80044c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	4313      	orrs	r3, r2
 8004334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004336:	4b63      	ldr	r3, [pc, #396]	@ (80044c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	683a      	ldr	r2, [r7, #0]
 8004340:	429a      	cmp	r2, r3
 8004342:	d001      	beq.n	8004348 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e0b8      	b.n	80044ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d020      	beq.n	8004396 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0304 	and.w	r3, r3, #4
 800435c:	2b00      	cmp	r3, #0
 800435e:	d005      	beq.n	800436c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004360:	4b59      	ldr	r3, [pc, #356]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	4a58      	ldr	r2, [pc, #352]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004366:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800436a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0308 	and.w	r3, r3, #8
 8004374:	2b00      	cmp	r3, #0
 8004376:	d005      	beq.n	8004384 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004378:	4b53      	ldr	r3, [pc, #332]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	4a52      	ldr	r2, [pc, #328]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 800437e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004382:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004384:	4b50      	ldr	r3, [pc, #320]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	494d      	ldr	r1, [pc, #308]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004392:	4313      	orrs	r3, r2
 8004394:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d040      	beq.n	8004424 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d107      	bne.n	80043ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043aa:	4b47      	ldr	r3, [pc, #284]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d115      	bne.n	80043e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e07f      	b.n	80044ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d107      	bne.n	80043d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043c2:	4b41      	ldr	r3, [pc, #260]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d109      	bne.n	80043e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e073      	b.n	80044ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d2:	4b3d      	ldr	r3, [pc, #244]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d101      	bne.n	80043e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e06b      	b.n	80044ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043e2:	4b39      	ldr	r3, [pc, #228]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f023 0203 	bic.w	r2, r3, #3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	4936      	ldr	r1, [pc, #216]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043f4:	f7ff fa56 	bl	80038a4 <HAL_GetTick>
 80043f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043fa:	e00a      	b.n	8004412 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043fc:	f7ff fa52 	bl	80038a4 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440a:	4293      	cmp	r3, r2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e053      	b.n	80044ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004412:	4b2d      	ldr	r3, [pc, #180]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f003 020c 	and.w	r2, r3, #12
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	429a      	cmp	r2, r3
 8004422:	d1eb      	bne.n	80043fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004424:	4b27      	ldr	r3, [pc, #156]	@ (80044c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0307 	and.w	r3, r3, #7
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d210      	bcs.n	8004454 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004432:	4b24      	ldr	r3, [pc, #144]	@ (80044c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f023 0207 	bic.w	r2, r3, #7
 800443a:	4922      	ldr	r1, [pc, #136]	@ (80044c4 <HAL_RCC_ClockConfig+0x1c0>)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	4313      	orrs	r3, r2
 8004440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004442:	4b20      	ldr	r3, [pc, #128]	@ (80044c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	429a      	cmp	r2, r3
 800444e:	d001      	beq.n	8004454 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e032      	b.n	80044ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0304 	and.w	r3, r3, #4
 800445c:	2b00      	cmp	r3, #0
 800445e:	d008      	beq.n	8004472 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004460:	4b19      	ldr	r3, [pc, #100]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	4916      	ldr	r1, [pc, #88]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 800446e:	4313      	orrs	r3, r2
 8004470:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0308 	and.w	r3, r3, #8
 800447a:	2b00      	cmp	r3, #0
 800447c:	d009      	beq.n	8004492 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800447e:	4b12      	ldr	r3, [pc, #72]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	490e      	ldr	r1, [pc, #56]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 800448e:	4313      	orrs	r3, r2
 8004490:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004492:	f000 f821 	bl	80044d8 <HAL_RCC_GetSysClockFreq>
 8004496:	4602      	mov	r2, r0
 8004498:	4b0b      	ldr	r3, [pc, #44]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c4>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	091b      	lsrs	r3, r3, #4
 800449e:	f003 030f 	and.w	r3, r3, #15
 80044a2:	490a      	ldr	r1, [pc, #40]	@ (80044cc <HAL_RCC_ClockConfig+0x1c8>)
 80044a4:	5ccb      	ldrb	r3, [r1, r3]
 80044a6:	fa22 f303 	lsr.w	r3, r2, r3
 80044aa:	4a09      	ldr	r2, [pc, #36]	@ (80044d0 <HAL_RCC_ClockConfig+0x1cc>)
 80044ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80044ae:	4b09      	ldr	r3, [pc, #36]	@ (80044d4 <HAL_RCC_ClockConfig+0x1d0>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7ff f9b4 	bl	8003820 <HAL_InitTick>

  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	40022000 	.word	0x40022000
 80044c8:	40021000 	.word	0x40021000
 80044cc:	08007f84 	.word	0x08007f84
 80044d0:	20000000 	.word	0x20000000
 80044d4:	20000004 	.word	0x20000004

080044d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044d8:	b480      	push	{r7}
 80044da:	b087      	sub	sp, #28
 80044dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044de:	2300      	movs	r3, #0
 80044e0:	60fb      	str	r3, [r7, #12]
 80044e2:	2300      	movs	r3, #0
 80044e4:	60bb      	str	r3, [r7, #8]
 80044e6:	2300      	movs	r3, #0
 80044e8:	617b      	str	r3, [r7, #20]
 80044ea:	2300      	movs	r3, #0
 80044ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80044ee:	2300      	movs	r3, #0
 80044f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80044f2:	4b1e      	ldr	r3, [pc, #120]	@ (800456c <HAL_RCC_GetSysClockFreq+0x94>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f003 030c 	and.w	r3, r3, #12
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d002      	beq.n	8004508 <HAL_RCC_GetSysClockFreq+0x30>
 8004502:	2b08      	cmp	r3, #8
 8004504:	d003      	beq.n	800450e <HAL_RCC_GetSysClockFreq+0x36>
 8004506:	e027      	b.n	8004558 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004508:	4b19      	ldr	r3, [pc, #100]	@ (8004570 <HAL_RCC_GetSysClockFreq+0x98>)
 800450a:	613b      	str	r3, [r7, #16]
      break;
 800450c:	e027      	b.n	800455e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	0c9b      	lsrs	r3, r3, #18
 8004512:	f003 030f 	and.w	r3, r3, #15
 8004516:	4a17      	ldr	r2, [pc, #92]	@ (8004574 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004518:	5cd3      	ldrb	r3, [r2, r3]
 800451a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d010      	beq.n	8004548 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004526:	4b11      	ldr	r3, [pc, #68]	@ (800456c <HAL_RCC_GetSysClockFreq+0x94>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	0c5b      	lsrs	r3, r3, #17
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	4a11      	ldr	r2, [pc, #68]	@ (8004578 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004532:	5cd3      	ldrb	r3, [r2, r3]
 8004534:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a0d      	ldr	r2, [pc, #52]	@ (8004570 <HAL_RCC_GetSysClockFreq+0x98>)
 800453a:	fb03 f202 	mul.w	r2, r3, r2
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	fbb2 f3f3 	udiv	r3, r2, r3
 8004544:	617b      	str	r3, [r7, #20]
 8004546:	e004      	b.n	8004552 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a0c      	ldr	r2, [pc, #48]	@ (800457c <HAL_RCC_GetSysClockFreq+0xa4>)
 800454c:	fb02 f303 	mul.w	r3, r2, r3
 8004550:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	613b      	str	r3, [r7, #16]
      break;
 8004556:	e002      	b.n	800455e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004558:	4b05      	ldr	r3, [pc, #20]	@ (8004570 <HAL_RCC_GetSysClockFreq+0x98>)
 800455a:	613b      	str	r3, [r7, #16]
      break;
 800455c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800455e:	693b      	ldr	r3, [r7, #16]
}
 8004560:	4618      	mov	r0, r3
 8004562:	371c      	adds	r7, #28
 8004564:	46bd      	mov	sp, r7
 8004566:	bc80      	pop	{r7}
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	40021000 	.word	0x40021000
 8004570:	007a1200 	.word	0x007a1200
 8004574:	08007f94 	.word	0x08007f94
 8004578:	08007fa4 	.word	0x08007fa4
 800457c:	003d0900 	.word	0x003d0900

08004580 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004588:	4b0a      	ldr	r3, [pc, #40]	@ (80045b4 <RCC_Delay+0x34>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a0a      	ldr	r2, [pc, #40]	@ (80045b8 <RCC_Delay+0x38>)
 800458e:	fba2 2303 	umull	r2, r3, r2, r3
 8004592:	0a5b      	lsrs	r3, r3, #9
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	fb02 f303 	mul.w	r3, r2, r3
 800459a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800459c:	bf00      	nop
  }
  while (Delay --);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	1e5a      	subs	r2, r3, #1
 80045a2:	60fa      	str	r2, [r7, #12]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1f9      	bne.n	800459c <RCC_Delay+0x1c>
}
 80045a8:	bf00      	nop
 80045aa:	bf00      	nop
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bc80      	pop	{r7}
 80045b2:	4770      	bx	lr
 80045b4:	20000000 	.word	0x20000000
 80045b8:	10624dd3 	.word	0x10624dd3

080045bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e076      	b.n	80046bc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d108      	bne.n	80045e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045de:	d009      	beq.n	80045f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	61da      	str	r2, [r3, #28]
 80045e6:	e005      	b.n	80045f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d106      	bne.n	8004614 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fe f8da 	bl	80027c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800462a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800463c:	431a      	orrs	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004646:	431a      	orrs	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	431a      	orrs	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004664:	431a      	orrs	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004678:	ea42 0103 	orr.w	r1, r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004680:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	0c1a      	lsrs	r2, r3, #16
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f002 0204 	and.w	r2, r2, #4
 800469a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	69da      	ldr	r2, [r3, #28]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046aa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3708      	adds	r7, #8
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b088      	sub	sp, #32
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	603b      	str	r3, [r7, #0]
 80046d0:	4613      	mov	r3, r2
 80046d2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046d4:	f7ff f8e6 	bl	80038a4 <HAL_GetTick>
 80046d8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80046da:	88fb      	ldrh	r3, [r7, #6]
 80046dc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d001      	beq.n	80046ee <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80046ea:	2302      	movs	r3, #2
 80046ec:	e12a      	b.n	8004944 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d002      	beq.n	80046fa <HAL_SPI_Transmit+0x36>
 80046f4:	88fb      	ldrh	r3, [r7, #6]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e122      	b.n	8004944 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004704:	2b01      	cmp	r3, #1
 8004706:	d101      	bne.n	800470c <HAL_SPI_Transmit+0x48>
 8004708:	2302      	movs	r3, #2
 800470a:	e11b      	b.n	8004944 <HAL_SPI_Transmit+0x280>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2203      	movs	r2, #3
 8004718:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	68ba      	ldr	r2, [r7, #8]
 8004726:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	88fa      	ldrh	r2, [r7, #6]
 800472c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	88fa      	ldrh	r2, [r7, #6]
 8004732:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800475a:	d10f      	bne.n	800477c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800476a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800477a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004786:	2b40      	cmp	r3, #64	@ 0x40
 8004788:	d007      	beq.n	800479a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004798:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047a2:	d152      	bne.n	800484a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d002      	beq.n	80047b2 <HAL_SPI_Transmit+0xee>
 80047ac:	8b7b      	ldrh	r3, [r7, #26]
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d145      	bne.n	800483e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b6:	881a      	ldrh	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c2:	1c9a      	adds	r2, r3, #2
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	3b01      	subs	r3, #1
 80047d0:	b29a      	uxth	r2, r3
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047d6:	e032      	b.n	800483e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d112      	bne.n	800480c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ea:	881a      	ldrh	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f6:	1c9a      	adds	r2, r3, #2
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004800:	b29b      	uxth	r3, r3
 8004802:	3b01      	subs	r3, #1
 8004804:	b29a      	uxth	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	86da      	strh	r2, [r3, #54]	@ 0x36
 800480a:	e018      	b.n	800483e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800480c:	f7ff f84a 	bl	80038a4 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	683a      	ldr	r2, [r7, #0]
 8004818:	429a      	cmp	r2, r3
 800481a:	d803      	bhi.n	8004824 <HAL_SPI_Transmit+0x160>
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004822:	d102      	bne.n	800482a <HAL_SPI_Transmit+0x166>
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d109      	bne.n	800483e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e082      	b.n	8004944 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004842:	b29b      	uxth	r3, r3
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1c7      	bne.n	80047d8 <HAL_SPI_Transmit+0x114>
 8004848:	e053      	b.n	80048f2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d002      	beq.n	8004858 <HAL_SPI_Transmit+0x194>
 8004852:	8b7b      	ldrh	r3, [r7, #26]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d147      	bne.n	80048e8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	330c      	adds	r3, #12
 8004862:	7812      	ldrb	r2, [r2, #0]
 8004864:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800486a:	1c5a      	adds	r2, r3, #1
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004874:	b29b      	uxth	r3, r3
 8004876:	3b01      	subs	r3, #1
 8004878:	b29a      	uxth	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800487e:	e033      	b.n	80048e8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b02      	cmp	r3, #2
 800488c:	d113      	bne.n	80048b6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	330c      	adds	r3, #12
 8004898:	7812      	ldrb	r2, [r2, #0]
 800489a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a0:	1c5a      	adds	r2, r3, #1
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80048b4:	e018      	b.n	80048e8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048b6:	f7fe fff5 	bl	80038a4 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d803      	bhi.n	80048ce <HAL_SPI_Transmit+0x20a>
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048cc:	d102      	bne.n	80048d4 <HAL_SPI_Transmit+0x210>
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d109      	bne.n	80048e8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e02d      	b.n	8004944 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1c6      	bne.n	8004880 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048f2:	69fa      	ldr	r2, [r7, #28]
 80048f4:	6839      	ldr	r1, [r7, #0]
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f000 fbc4 	bl	8005084 <SPI_EndRxTxTransaction>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d002      	beq.n	8004908 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2220      	movs	r2, #32
 8004906:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d10a      	bne.n	8004926 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004910:	2300      	movs	r3, #0
 8004912:	617b      	str	r3, [r7, #20]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	617b      	str	r3, [r7, #20]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	617b      	str	r3, [r7, #20]
 8004924:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800493a:	2b00      	cmp	r3, #0
 800493c:	d001      	beq.n	8004942 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e000      	b.n	8004944 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004942:	2300      	movs	r3, #0
  }
}
 8004944:	4618      	mov	r0, r3
 8004946:	3720      	adds	r7, #32
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b088      	sub	sp, #32
 8004950:	af02      	add	r7, sp, #8
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	603b      	str	r3, [r7, #0]
 8004958:	4613      	mov	r3, r2
 800495a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b01      	cmp	r3, #1
 8004966:	d001      	beq.n	800496c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004968:	2302      	movs	r3, #2
 800496a:	e104      	b.n	8004b76 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004974:	d112      	bne.n	800499c <HAL_SPI_Receive+0x50>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10e      	bne.n	800499c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2204      	movs	r2, #4
 8004982:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004986:	88fa      	ldrh	r2, [r7, #6]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	4613      	mov	r3, r2
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	68b9      	ldr	r1, [r7, #8]
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 f8f3 	bl	8004b7e <HAL_SPI_TransmitReceive>
 8004998:	4603      	mov	r3, r0
 800499a:	e0ec      	b.n	8004b76 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800499c:	f7fe ff82 	bl	80038a4 <HAL_GetTick>
 80049a0:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <HAL_SPI_Receive+0x62>
 80049a8:	88fb      	ldrh	r3, [r7, #6]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e0e1      	b.n	8004b76 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d101      	bne.n	80049c0 <HAL_SPI_Receive+0x74>
 80049bc:	2302      	movs	r3, #2
 80049be:	e0da      	b.n	8004b76 <HAL_SPI_Receive+0x22a>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2204      	movs	r2, #4
 80049cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	88fa      	ldrh	r2, [r7, #6]
 80049e0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	88fa      	ldrh	r2, [r7, #6]
 80049e6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a0e:	d10f      	bne.n	8004a30 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004a2e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a3a:	2b40      	cmp	r3, #64	@ 0x40
 8004a3c:	d007      	beq.n	8004a4e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a4c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d170      	bne.n	8004b38 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004a56:	e035      	b.n	8004ac4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d115      	bne.n	8004a92 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f103 020c 	add.w	r2, r3, #12
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a72:	7812      	ldrb	r2, [r2, #0]
 8004a74:	b2d2      	uxtb	r2, r2
 8004a76:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a7c:	1c5a      	adds	r2, r3, #1
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a90:	e018      	b.n	8004ac4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a92:	f7fe ff07 	bl	80038a4 <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	683a      	ldr	r2, [r7, #0]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d803      	bhi.n	8004aaa <HAL_SPI_Receive+0x15e>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa8:	d102      	bne.n	8004ab0 <HAL_SPI_Receive+0x164>
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d109      	bne.n	8004ac4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e058      	b.n	8004b76 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1c4      	bne.n	8004a58 <HAL_SPI_Receive+0x10c>
 8004ace:	e038      	b.n	8004b42 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f003 0301 	and.w	r3, r3, #1
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d113      	bne.n	8004b06 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68da      	ldr	r2, [r3, #12]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae8:	b292      	uxth	r2, r2
 8004aea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af0:	1c9a      	adds	r2, r3, #2
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	3b01      	subs	r3, #1
 8004afe:	b29a      	uxth	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b04:	e018      	b.n	8004b38 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b06:	f7fe fecd 	bl	80038a4 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	683a      	ldr	r2, [r7, #0]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d803      	bhi.n	8004b1e <HAL_SPI_Receive+0x1d2>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1c:	d102      	bne.n	8004b24 <HAL_SPI_Receive+0x1d8>
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d109      	bne.n	8004b38 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e01e      	b.n	8004b76 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1c6      	bne.n	8004ad0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	6839      	ldr	r1, [r7, #0]
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f000 fa4a 	bl	8004fe0 <SPI_EndRxTransaction>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d002      	beq.n	8004b58 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2220      	movs	r2, #32
 8004b56:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e000      	b.n	8004b76 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004b74:	2300      	movs	r3, #0
  }
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3718      	adds	r7, #24
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b08a      	sub	sp, #40	@ 0x28
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	60f8      	str	r0, [r7, #12]
 8004b86:	60b9      	str	r1, [r7, #8]
 8004b88:	607a      	str	r2, [r7, #4]
 8004b8a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b90:	f7fe fe88 	bl	80038a4 <HAL_GetTick>
 8004b94:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b9c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004ba4:	887b      	ldrh	r3, [r7, #2]
 8004ba6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ba8:	7ffb      	ldrb	r3, [r7, #31]
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d00c      	beq.n	8004bc8 <HAL_SPI_TransmitReceive+0x4a>
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bb4:	d106      	bne.n	8004bc4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d102      	bne.n	8004bc4 <HAL_SPI_TransmitReceive+0x46>
 8004bbe:	7ffb      	ldrb	r3, [r7, #31]
 8004bc0:	2b04      	cmp	r3, #4
 8004bc2:	d001      	beq.n	8004bc8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004bc4:	2302      	movs	r3, #2
 8004bc6:	e17f      	b.n	8004ec8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d005      	beq.n	8004bda <HAL_SPI_TransmitReceive+0x5c>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d002      	beq.n	8004bda <HAL_SPI_TransmitReceive+0x5c>
 8004bd4:	887b      	ldrh	r3, [r7, #2]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e174      	b.n	8004ec8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d101      	bne.n	8004bec <HAL_SPI_TransmitReceive+0x6e>
 8004be8:	2302      	movs	r3, #2
 8004bea:	e16d      	b.n	8004ec8 <HAL_SPI_TransmitReceive+0x34a>
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b04      	cmp	r3, #4
 8004bfe:	d003      	beq.n	8004c08 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2205      	movs	r2, #5
 8004c04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	887a      	ldrh	r2, [r7, #2]
 8004c18:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	887a      	ldrh	r2, [r7, #2]
 8004c1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	887a      	ldrh	r2, [r7, #2]
 8004c2a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	887a      	ldrh	r2, [r7, #2]
 8004c30:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c48:	2b40      	cmp	r3, #64	@ 0x40
 8004c4a:	d007      	beq.n	8004c5c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c64:	d17e      	bne.n	8004d64 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d002      	beq.n	8004c74 <HAL_SPI_TransmitReceive+0xf6>
 8004c6e:	8afb      	ldrh	r3, [r7, #22]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d16c      	bne.n	8004d4e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c78:	881a      	ldrh	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c84:	1c9a      	adds	r2, r3, #2
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	3b01      	subs	r3, #1
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c98:	e059      	b.n	8004d4e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d11b      	bne.n	8004ce0 <HAL_SPI_TransmitReceive+0x162>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d016      	beq.n	8004ce0 <HAL_SPI_TransmitReceive+0x162>
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d113      	bne.n	8004ce0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cbc:	881a      	ldrh	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc8:	1c9a      	adds	r2, r3, #2
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d119      	bne.n	8004d22 <HAL_SPI_TransmitReceive+0x1a4>
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d014      	beq.n	8004d22 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d02:	b292      	uxth	r2, r2
 8004d04:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0a:	1c9a      	adds	r2, r3, #2
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	3b01      	subs	r3, #1
 8004d18:	b29a      	uxth	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004d22:	f7fe fdbf 	bl	80038a4 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d80d      	bhi.n	8004d4e <HAL_SPI_TransmitReceive+0x1d0>
 8004d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d38:	d009      	beq.n	8004d4e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e0bc      	b.n	8004ec8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1a0      	bne.n	8004c9a <HAL_SPI_TransmitReceive+0x11c>
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d19b      	bne.n	8004c9a <HAL_SPI_TransmitReceive+0x11c>
 8004d62:	e082      	b.n	8004e6a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d002      	beq.n	8004d72 <HAL_SPI_TransmitReceive+0x1f4>
 8004d6c:	8afb      	ldrh	r3, [r7, #22]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d171      	bne.n	8004e56 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	330c      	adds	r3, #12
 8004d7c:	7812      	ldrb	r2, [r2, #0]
 8004d7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d84:	1c5a      	adds	r2, r3, #1
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	3b01      	subs	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d98:	e05d      	b.n	8004e56 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f003 0302 	and.w	r3, r3, #2
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d11c      	bne.n	8004de2 <HAL_SPI_TransmitReceive+0x264>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d017      	beq.n	8004de2 <HAL_SPI_TransmitReceive+0x264>
 8004db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d114      	bne.n	8004de2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	330c      	adds	r3, #12
 8004dc2:	7812      	ldrb	r2, [r2, #0]
 8004dc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dca:	1c5a      	adds	r2, r3, #1
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004dde:	2300      	movs	r3, #0
 8004de0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f003 0301 	and.w	r3, r3, #1
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d119      	bne.n	8004e24 <HAL_SPI_TransmitReceive+0x2a6>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d014      	beq.n	8004e24 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68da      	ldr	r2, [r3, #12]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e04:	b2d2      	uxtb	r2, r2
 8004e06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e20:	2301      	movs	r3, #1
 8004e22:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004e24:	f7fe fd3e 	bl	80038a4 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	6a3b      	ldr	r3, [r7, #32]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d803      	bhi.n	8004e3c <HAL_SPI_TransmitReceive+0x2be>
 8004e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3a:	d102      	bne.n	8004e42 <HAL_SPI_TransmitReceive+0x2c4>
 8004e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d109      	bne.n	8004e56 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e038      	b.n	8004ec8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d19c      	bne.n	8004d9a <HAL_SPI_TransmitReceive+0x21c>
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d197      	bne.n	8004d9a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e6a:	6a3a      	ldr	r2, [r7, #32]
 8004e6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f000 f908 	bl	8005084 <SPI_EndRxTxTransaction>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d008      	beq.n	8004e8c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e01d      	b.n	8004ec8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d10a      	bne.n	8004eaa <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e94:	2300      	movs	r3, #0
 8004e96:	613b      	str	r3, [r7, #16]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	613b      	str	r3, [r7, #16]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	613b      	str	r3, [r7, #16]
 8004ea8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
  }
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3728      	adds	r7, #40	@ 0x28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b088      	sub	sp, #32
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	603b      	str	r3, [r7, #0]
 8004edc:	4613      	mov	r3, r2
 8004ede:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ee0:	f7fe fce0 	bl	80038a4 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ee8:	1a9b      	subs	r3, r3, r2
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	4413      	add	r3, r2
 8004eee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ef0:	f7fe fcd8 	bl	80038a4 <HAL_GetTick>
 8004ef4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ef6:	4b39      	ldr	r3, [pc, #228]	@ (8004fdc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	015b      	lsls	r3, r3, #5
 8004efc:	0d1b      	lsrs	r3, r3, #20
 8004efe:	69fa      	ldr	r2, [r7, #28]
 8004f00:	fb02 f303 	mul.w	r3, r2, r3
 8004f04:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f06:	e054      	b.n	8004fb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0e:	d050      	beq.n	8004fb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f10:	f7fe fcc8 	bl	80038a4 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	69bb      	ldr	r3, [r7, #24]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	69fa      	ldr	r2, [r7, #28]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d902      	bls.n	8004f26 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d13d      	bne.n	8004fa2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	685a      	ldr	r2, [r3, #4]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f3e:	d111      	bne.n	8004f64 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f48:	d004      	beq.n	8004f54 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f52:	d107      	bne.n	8004f64 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f6c:	d10f      	bne.n	8004f8e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f7c:	601a      	str	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2201      	movs	r2, #1
 8004f92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e017      	b.n	8004fd2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d101      	bne.n	8004fac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	3b01      	subs	r3, #1
 8004fb0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	bf0c      	ite	eq
 8004fc2:	2301      	moveq	r3, #1
 8004fc4:	2300      	movne	r3, #0
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	461a      	mov	r2, r3
 8004fca:	79fb      	ldrb	r3, [r7, #7]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d19b      	bne.n	8004f08 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3720      	adds	r7, #32
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	20000000 	.word	0x20000000

08004fe0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af02      	add	r7, sp, #8
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ff4:	d111      	bne.n	800501a <SPI_EndRxTransaction+0x3a>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ffe:	d004      	beq.n	800500a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005008:	d107      	bne.n	800501a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005018:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005022:	d117      	bne.n	8005054 <SPI_EndRxTransaction+0x74>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800502c:	d112      	bne.n	8005054 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	9300      	str	r3, [sp, #0]
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	2200      	movs	r2, #0
 8005036:	2101      	movs	r1, #1
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f7ff ff49 	bl	8004ed0 <SPI_WaitFlagStateUntilTimeout>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d01a      	beq.n	800507a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005048:	f043 0220 	orr.w	r2, r3, #32
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e013      	b.n	800507c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	9300      	str	r3, [sp, #0]
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2200      	movs	r2, #0
 800505c:	2180      	movs	r1, #128	@ 0x80
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f7ff ff36 	bl	8004ed0 <SPI_WaitFlagStateUntilTimeout>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d007      	beq.n	800507a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506e:	f043 0220 	orr.w	r2, r3, #32
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e000      	b.n	800507c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3710      	adds	r7, #16
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	af02      	add	r7, sp, #8
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	9300      	str	r3, [sp, #0]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	2201      	movs	r2, #1
 8005098:	2102      	movs	r1, #2
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f7ff ff18 	bl	8004ed0 <SPI_WaitFlagStateUntilTimeout>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d007      	beq.n	80050b6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050aa:	f043 0220 	orr.w	r2, r3, #32
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e013      	b.n	80050de <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	9300      	str	r3, [sp, #0]
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	2200      	movs	r2, #0
 80050be:	2180      	movs	r1, #128	@ 0x80
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f7ff ff05 	bl	8004ed0 <SPI_WaitFlagStateUntilTimeout>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d007      	beq.n	80050dc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050d0:	f043 0220 	orr.w	r2, r3, #32
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e000      	b.n	80050de <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3710      	adds	r7, #16
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}

080050e6 <__cvt>:
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050ec:	461d      	mov	r5, r3
 80050ee:	bfbb      	ittet	lt
 80050f0:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80050f4:	461d      	movlt	r5, r3
 80050f6:	2300      	movge	r3, #0
 80050f8:	232d      	movlt	r3, #45	@ 0x2d
 80050fa:	b088      	sub	sp, #32
 80050fc:	4614      	mov	r4, r2
 80050fe:	bfb8      	it	lt
 8005100:	4614      	movlt	r4, r2
 8005102:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005104:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005106:	7013      	strb	r3, [r2, #0]
 8005108:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800510a:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800510e:	f023 0820 	bic.w	r8, r3, #32
 8005112:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005116:	d005      	beq.n	8005124 <__cvt+0x3e>
 8005118:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800511c:	d100      	bne.n	8005120 <__cvt+0x3a>
 800511e:	3601      	adds	r6, #1
 8005120:	2302      	movs	r3, #2
 8005122:	e000      	b.n	8005126 <__cvt+0x40>
 8005124:	2303      	movs	r3, #3
 8005126:	aa07      	add	r2, sp, #28
 8005128:	9204      	str	r2, [sp, #16]
 800512a:	aa06      	add	r2, sp, #24
 800512c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005130:	e9cd 3600 	strd	r3, r6, [sp]
 8005134:	4622      	mov	r2, r4
 8005136:	462b      	mov	r3, r5
 8005138:	f000 fe6e 	bl	8005e18 <_dtoa_r>
 800513c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005140:	4607      	mov	r7, r0
 8005142:	d119      	bne.n	8005178 <__cvt+0x92>
 8005144:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005146:	07db      	lsls	r3, r3, #31
 8005148:	d50e      	bpl.n	8005168 <__cvt+0x82>
 800514a:	eb00 0906 	add.w	r9, r0, r6
 800514e:	2200      	movs	r2, #0
 8005150:	2300      	movs	r3, #0
 8005152:	4620      	mov	r0, r4
 8005154:	4629      	mov	r1, r5
 8005156:	f7fb fc27 	bl	80009a8 <__aeabi_dcmpeq>
 800515a:	b108      	cbz	r0, 8005160 <__cvt+0x7a>
 800515c:	f8cd 901c 	str.w	r9, [sp, #28]
 8005160:	2230      	movs	r2, #48	@ 0x30
 8005162:	9b07      	ldr	r3, [sp, #28]
 8005164:	454b      	cmp	r3, r9
 8005166:	d31e      	bcc.n	80051a6 <__cvt+0xc0>
 8005168:	4638      	mov	r0, r7
 800516a:	9b07      	ldr	r3, [sp, #28]
 800516c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800516e:	1bdb      	subs	r3, r3, r7
 8005170:	6013      	str	r3, [r2, #0]
 8005172:	b008      	add	sp, #32
 8005174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005178:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800517c:	eb00 0906 	add.w	r9, r0, r6
 8005180:	d1e5      	bne.n	800514e <__cvt+0x68>
 8005182:	7803      	ldrb	r3, [r0, #0]
 8005184:	2b30      	cmp	r3, #48	@ 0x30
 8005186:	d10a      	bne.n	800519e <__cvt+0xb8>
 8005188:	2200      	movs	r2, #0
 800518a:	2300      	movs	r3, #0
 800518c:	4620      	mov	r0, r4
 800518e:	4629      	mov	r1, r5
 8005190:	f7fb fc0a 	bl	80009a8 <__aeabi_dcmpeq>
 8005194:	b918      	cbnz	r0, 800519e <__cvt+0xb8>
 8005196:	f1c6 0601 	rsb	r6, r6, #1
 800519a:	f8ca 6000 	str.w	r6, [sl]
 800519e:	f8da 3000 	ldr.w	r3, [sl]
 80051a2:	4499      	add	r9, r3
 80051a4:	e7d3      	b.n	800514e <__cvt+0x68>
 80051a6:	1c59      	adds	r1, r3, #1
 80051a8:	9107      	str	r1, [sp, #28]
 80051aa:	701a      	strb	r2, [r3, #0]
 80051ac:	e7d9      	b.n	8005162 <__cvt+0x7c>

080051ae <__exponent>:
 80051ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051b0:	2900      	cmp	r1, #0
 80051b2:	bfb6      	itet	lt
 80051b4:	232d      	movlt	r3, #45	@ 0x2d
 80051b6:	232b      	movge	r3, #43	@ 0x2b
 80051b8:	4249      	neglt	r1, r1
 80051ba:	2909      	cmp	r1, #9
 80051bc:	7002      	strb	r2, [r0, #0]
 80051be:	7043      	strb	r3, [r0, #1]
 80051c0:	dd29      	ble.n	8005216 <__exponent+0x68>
 80051c2:	f10d 0307 	add.w	r3, sp, #7
 80051c6:	461d      	mov	r5, r3
 80051c8:	270a      	movs	r7, #10
 80051ca:	fbb1 f6f7 	udiv	r6, r1, r7
 80051ce:	461a      	mov	r2, r3
 80051d0:	fb07 1416 	mls	r4, r7, r6, r1
 80051d4:	3430      	adds	r4, #48	@ 0x30
 80051d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80051da:	460c      	mov	r4, r1
 80051dc:	2c63      	cmp	r4, #99	@ 0x63
 80051de:	4631      	mov	r1, r6
 80051e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80051e4:	dcf1      	bgt.n	80051ca <__exponent+0x1c>
 80051e6:	3130      	adds	r1, #48	@ 0x30
 80051e8:	1e94      	subs	r4, r2, #2
 80051ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80051ee:	4623      	mov	r3, r4
 80051f0:	1c41      	adds	r1, r0, #1
 80051f2:	42ab      	cmp	r3, r5
 80051f4:	d30a      	bcc.n	800520c <__exponent+0x5e>
 80051f6:	f10d 0309 	add.w	r3, sp, #9
 80051fa:	1a9b      	subs	r3, r3, r2
 80051fc:	42ac      	cmp	r4, r5
 80051fe:	bf88      	it	hi
 8005200:	2300      	movhi	r3, #0
 8005202:	3302      	adds	r3, #2
 8005204:	4403      	add	r3, r0
 8005206:	1a18      	subs	r0, r3, r0
 8005208:	b003      	add	sp, #12
 800520a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800520c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005210:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005214:	e7ed      	b.n	80051f2 <__exponent+0x44>
 8005216:	2330      	movs	r3, #48	@ 0x30
 8005218:	3130      	adds	r1, #48	@ 0x30
 800521a:	7083      	strb	r3, [r0, #2]
 800521c:	70c1      	strb	r1, [r0, #3]
 800521e:	1d03      	adds	r3, r0, #4
 8005220:	e7f1      	b.n	8005206 <__exponent+0x58>
	...

08005224 <_printf_float>:
 8005224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005228:	b091      	sub	sp, #68	@ 0x44
 800522a:	460c      	mov	r4, r1
 800522c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005230:	4616      	mov	r6, r2
 8005232:	461f      	mov	r7, r3
 8005234:	4605      	mov	r5, r0
 8005236:	f000 fce1 	bl	8005bfc <_localeconv_r>
 800523a:	6803      	ldr	r3, [r0, #0]
 800523c:	4618      	mov	r0, r3
 800523e:	9308      	str	r3, [sp, #32]
 8005240:	f7fa ff86 	bl	8000150 <strlen>
 8005244:	2300      	movs	r3, #0
 8005246:	930e      	str	r3, [sp, #56]	@ 0x38
 8005248:	f8d8 3000 	ldr.w	r3, [r8]
 800524c:	9009      	str	r0, [sp, #36]	@ 0x24
 800524e:	3307      	adds	r3, #7
 8005250:	f023 0307 	bic.w	r3, r3, #7
 8005254:	f103 0208 	add.w	r2, r3, #8
 8005258:	f894 a018 	ldrb.w	sl, [r4, #24]
 800525c:	f8d4 b000 	ldr.w	fp, [r4]
 8005260:	f8c8 2000 	str.w	r2, [r8]
 8005264:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005268:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800526c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800526e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005272:	f04f 32ff 	mov.w	r2, #4294967295
 8005276:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800527a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800527e:	4b9c      	ldr	r3, [pc, #624]	@ (80054f0 <_printf_float+0x2cc>)
 8005280:	f7fb fbc4 	bl	8000a0c <__aeabi_dcmpun>
 8005284:	bb70      	cbnz	r0, 80052e4 <_printf_float+0xc0>
 8005286:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800528a:	f04f 32ff 	mov.w	r2, #4294967295
 800528e:	4b98      	ldr	r3, [pc, #608]	@ (80054f0 <_printf_float+0x2cc>)
 8005290:	f7fb fb9e 	bl	80009d0 <__aeabi_dcmple>
 8005294:	bb30      	cbnz	r0, 80052e4 <_printf_float+0xc0>
 8005296:	2200      	movs	r2, #0
 8005298:	2300      	movs	r3, #0
 800529a:	4640      	mov	r0, r8
 800529c:	4649      	mov	r1, r9
 800529e:	f7fb fb8d 	bl	80009bc <__aeabi_dcmplt>
 80052a2:	b110      	cbz	r0, 80052aa <_printf_float+0x86>
 80052a4:	232d      	movs	r3, #45	@ 0x2d
 80052a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052aa:	4a92      	ldr	r2, [pc, #584]	@ (80054f4 <_printf_float+0x2d0>)
 80052ac:	4b92      	ldr	r3, [pc, #584]	@ (80054f8 <_printf_float+0x2d4>)
 80052ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80052b2:	bf8c      	ite	hi
 80052b4:	4690      	movhi	r8, r2
 80052b6:	4698      	movls	r8, r3
 80052b8:	2303      	movs	r3, #3
 80052ba:	f04f 0900 	mov.w	r9, #0
 80052be:	6123      	str	r3, [r4, #16]
 80052c0:	f02b 0304 	bic.w	r3, fp, #4
 80052c4:	6023      	str	r3, [r4, #0]
 80052c6:	4633      	mov	r3, r6
 80052c8:	4621      	mov	r1, r4
 80052ca:	4628      	mov	r0, r5
 80052cc:	9700      	str	r7, [sp, #0]
 80052ce:	aa0f      	add	r2, sp, #60	@ 0x3c
 80052d0:	f000 f9d4 	bl	800567c <_printf_common>
 80052d4:	3001      	adds	r0, #1
 80052d6:	f040 8090 	bne.w	80053fa <_printf_float+0x1d6>
 80052da:	f04f 30ff 	mov.w	r0, #4294967295
 80052de:	b011      	add	sp, #68	@ 0x44
 80052e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052e4:	4642      	mov	r2, r8
 80052e6:	464b      	mov	r3, r9
 80052e8:	4640      	mov	r0, r8
 80052ea:	4649      	mov	r1, r9
 80052ec:	f7fb fb8e 	bl	8000a0c <__aeabi_dcmpun>
 80052f0:	b148      	cbz	r0, 8005306 <_printf_float+0xe2>
 80052f2:	464b      	mov	r3, r9
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	bfb8      	it	lt
 80052f8:	232d      	movlt	r3, #45	@ 0x2d
 80052fa:	4a80      	ldr	r2, [pc, #512]	@ (80054fc <_printf_float+0x2d8>)
 80052fc:	bfb8      	it	lt
 80052fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005302:	4b7f      	ldr	r3, [pc, #508]	@ (8005500 <_printf_float+0x2dc>)
 8005304:	e7d3      	b.n	80052ae <_printf_float+0x8a>
 8005306:	6863      	ldr	r3, [r4, #4]
 8005308:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800530c:	1c5a      	adds	r2, r3, #1
 800530e:	d13f      	bne.n	8005390 <_printf_float+0x16c>
 8005310:	2306      	movs	r3, #6
 8005312:	6063      	str	r3, [r4, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800531a:	6023      	str	r3, [r4, #0]
 800531c:	9206      	str	r2, [sp, #24]
 800531e:	aa0e      	add	r2, sp, #56	@ 0x38
 8005320:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005324:	aa0d      	add	r2, sp, #52	@ 0x34
 8005326:	9203      	str	r2, [sp, #12]
 8005328:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800532c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005330:	6863      	ldr	r3, [r4, #4]
 8005332:	4642      	mov	r2, r8
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	4628      	mov	r0, r5
 8005338:	464b      	mov	r3, r9
 800533a:	910a      	str	r1, [sp, #40]	@ 0x28
 800533c:	f7ff fed3 	bl	80050e6 <__cvt>
 8005340:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005342:	4680      	mov	r8, r0
 8005344:	2947      	cmp	r1, #71	@ 0x47
 8005346:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005348:	d128      	bne.n	800539c <_printf_float+0x178>
 800534a:	1cc8      	adds	r0, r1, #3
 800534c:	db02      	blt.n	8005354 <_printf_float+0x130>
 800534e:	6863      	ldr	r3, [r4, #4]
 8005350:	4299      	cmp	r1, r3
 8005352:	dd40      	ble.n	80053d6 <_printf_float+0x1b2>
 8005354:	f1aa 0a02 	sub.w	sl, sl, #2
 8005358:	fa5f fa8a 	uxtb.w	sl, sl
 800535c:	4652      	mov	r2, sl
 800535e:	3901      	subs	r1, #1
 8005360:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005364:	910d      	str	r1, [sp, #52]	@ 0x34
 8005366:	f7ff ff22 	bl	80051ae <__exponent>
 800536a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800536c:	4681      	mov	r9, r0
 800536e:	1813      	adds	r3, r2, r0
 8005370:	2a01      	cmp	r2, #1
 8005372:	6123      	str	r3, [r4, #16]
 8005374:	dc02      	bgt.n	800537c <_printf_float+0x158>
 8005376:	6822      	ldr	r2, [r4, #0]
 8005378:	07d2      	lsls	r2, r2, #31
 800537a:	d501      	bpl.n	8005380 <_printf_float+0x15c>
 800537c:	3301      	adds	r3, #1
 800537e:	6123      	str	r3, [r4, #16]
 8005380:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005384:	2b00      	cmp	r3, #0
 8005386:	d09e      	beq.n	80052c6 <_printf_float+0xa2>
 8005388:	232d      	movs	r3, #45	@ 0x2d
 800538a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800538e:	e79a      	b.n	80052c6 <_printf_float+0xa2>
 8005390:	2947      	cmp	r1, #71	@ 0x47
 8005392:	d1bf      	bne.n	8005314 <_printf_float+0xf0>
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1bd      	bne.n	8005314 <_printf_float+0xf0>
 8005398:	2301      	movs	r3, #1
 800539a:	e7ba      	b.n	8005312 <_printf_float+0xee>
 800539c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80053a0:	d9dc      	bls.n	800535c <_printf_float+0x138>
 80053a2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80053a6:	d118      	bne.n	80053da <_printf_float+0x1b6>
 80053a8:	2900      	cmp	r1, #0
 80053aa:	6863      	ldr	r3, [r4, #4]
 80053ac:	dd0b      	ble.n	80053c6 <_printf_float+0x1a2>
 80053ae:	6121      	str	r1, [r4, #16]
 80053b0:	b913      	cbnz	r3, 80053b8 <_printf_float+0x194>
 80053b2:	6822      	ldr	r2, [r4, #0]
 80053b4:	07d0      	lsls	r0, r2, #31
 80053b6:	d502      	bpl.n	80053be <_printf_float+0x19a>
 80053b8:	3301      	adds	r3, #1
 80053ba:	440b      	add	r3, r1
 80053bc:	6123      	str	r3, [r4, #16]
 80053be:	f04f 0900 	mov.w	r9, #0
 80053c2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80053c4:	e7dc      	b.n	8005380 <_printf_float+0x15c>
 80053c6:	b913      	cbnz	r3, 80053ce <_printf_float+0x1aa>
 80053c8:	6822      	ldr	r2, [r4, #0]
 80053ca:	07d2      	lsls	r2, r2, #31
 80053cc:	d501      	bpl.n	80053d2 <_printf_float+0x1ae>
 80053ce:	3302      	adds	r3, #2
 80053d0:	e7f4      	b.n	80053bc <_printf_float+0x198>
 80053d2:	2301      	movs	r3, #1
 80053d4:	e7f2      	b.n	80053bc <_printf_float+0x198>
 80053d6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80053da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80053dc:	4299      	cmp	r1, r3
 80053de:	db05      	blt.n	80053ec <_printf_float+0x1c8>
 80053e0:	6823      	ldr	r3, [r4, #0]
 80053e2:	6121      	str	r1, [r4, #16]
 80053e4:	07d8      	lsls	r0, r3, #31
 80053e6:	d5ea      	bpl.n	80053be <_printf_float+0x19a>
 80053e8:	1c4b      	adds	r3, r1, #1
 80053ea:	e7e7      	b.n	80053bc <_printf_float+0x198>
 80053ec:	2900      	cmp	r1, #0
 80053ee:	bfcc      	ite	gt
 80053f0:	2201      	movgt	r2, #1
 80053f2:	f1c1 0202 	rsble	r2, r1, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	e7e0      	b.n	80053bc <_printf_float+0x198>
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	055a      	lsls	r2, r3, #21
 80053fe:	d407      	bmi.n	8005410 <_printf_float+0x1ec>
 8005400:	6923      	ldr	r3, [r4, #16]
 8005402:	4642      	mov	r2, r8
 8005404:	4631      	mov	r1, r6
 8005406:	4628      	mov	r0, r5
 8005408:	47b8      	blx	r7
 800540a:	3001      	adds	r0, #1
 800540c:	d12b      	bne.n	8005466 <_printf_float+0x242>
 800540e:	e764      	b.n	80052da <_printf_float+0xb6>
 8005410:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005414:	f240 80dc 	bls.w	80055d0 <_printf_float+0x3ac>
 8005418:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800541c:	2200      	movs	r2, #0
 800541e:	2300      	movs	r3, #0
 8005420:	f7fb fac2 	bl	80009a8 <__aeabi_dcmpeq>
 8005424:	2800      	cmp	r0, #0
 8005426:	d033      	beq.n	8005490 <_printf_float+0x26c>
 8005428:	2301      	movs	r3, #1
 800542a:	4631      	mov	r1, r6
 800542c:	4628      	mov	r0, r5
 800542e:	4a35      	ldr	r2, [pc, #212]	@ (8005504 <_printf_float+0x2e0>)
 8005430:	47b8      	blx	r7
 8005432:	3001      	adds	r0, #1
 8005434:	f43f af51 	beq.w	80052da <_printf_float+0xb6>
 8005438:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800543c:	4543      	cmp	r3, r8
 800543e:	db02      	blt.n	8005446 <_printf_float+0x222>
 8005440:	6823      	ldr	r3, [r4, #0]
 8005442:	07d8      	lsls	r0, r3, #31
 8005444:	d50f      	bpl.n	8005466 <_printf_float+0x242>
 8005446:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800544a:	4631      	mov	r1, r6
 800544c:	4628      	mov	r0, r5
 800544e:	47b8      	blx	r7
 8005450:	3001      	adds	r0, #1
 8005452:	f43f af42 	beq.w	80052da <_printf_float+0xb6>
 8005456:	f04f 0900 	mov.w	r9, #0
 800545a:	f108 38ff 	add.w	r8, r8, #4294967295
 800545e:	f104 0a1a 	add.w	sl, r4, #26
 8005462:	45c8      	cmp	r8, r9
 8005464:	dc09      	bgt.n	800547a <_printf_float+0x256>
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	079b      	lsls	r3, r3, #30
 800546a:	f100 8102 	bmi.w	8005672 <_printf_float+0x44e>
 800546e:	68e0      	ldr	r0, [r4, #12]
 8005470:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005472:	4298      	cmp	r0, r3
 8005474:	bfb8      	it	lt
 8005476:	4618      	movlt	r0, r3
 8005478:	e731      	b.n	80052de <_printf_float+0xba>
 800547a:	2301      	movs	r3, #1
 800547c:	4652      	mov	r2, sl
 800547e:	4631      	mov	r1, r6
 8005480:	4628      	mov	r0, r5
 8005482:	47b8      	blx	r7
 8005484:	3001      	adds	r0, #1
 8005486:	f43f af28 	beq.w	80052da <_printf_float+0xb6>
 800548a:	f109 0901 	add.w	r9, r9, #1
 800548e:	e7e8      	b.n	8005462 <_printf_float+0x23e>
 8005490:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005492:	2b00      	cmp	r3, #0
 8005494:	dc38      	bgt.n	8005508 <_printf_float+0x2e4>
 8005496:	2301      	movs	r3, #1
 8005498:	4631      	mov	r1, r6
 800549a:	4628      	mov	r0, r5
 800549c:	4a19      	ldr	r2, [pc, #100]	@ (8005504 <_printf_float+0x2e0>)
 800549e:	47b8      	blx	r7
 80054a0:	3001      	adds	r0, #1
 80054a2:	f43f af1a 	beq.w	80052da <_printf_float+0xb6>
 80054a6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80054aa:	ea59 0303 	orrs.w	r3, r9, r3
 80054ae:	d102      	bne.n	80054b6 <_printf_float+0x292>
 80054b0:	6823      	ldr	r3, [r4, #0]
 80054b2:	07d9      	lsls	r1, r3, #31
 80054b4:	d5d7      	bpl.n	8005466 <_printf_float+0x242>
 80054b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054ba:	4631      	mov	r1, r6
 80054bc:	4628      	mov	r0, r5
 80054be:	47b8      	blx	r7
 80054c0:	3001      	adds	r0, #1
 80054c2:	f43f af0a 	beq.w	80052da <_printf_float+0xb6>
 80054c6:	f04f 0a00 	mov.w	sl, #0
 80054ca:	f104 0b1a 	add.w	fp, r4, #26
 80054ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054d0:	425b      	negs	r3, r3
 80054d2:	4553      	cmp	r3, sl
 80054d4:	dc01      	bgt.n	80054da <_printf_float+0x2b6>
 80054d6:	464b      	mov	r3, r9
 80054d8:	e793      	b.n	8005402 <_printf_float+0x1de>
 80054da:	2301      	movs	r3, #1
 80054dc:	465a      	mov	r2, fp
 80054de:	4631      	mov	r1, r6
 80054e0:	4628      	mov	r0, r5
 80054e2:	47b8      	blx	r7
 80054e4:	3001      	adds	r0, #1
 80054e6:	f43f aef8 	beq.w	80052da <_printf_float+0xb6>
 80054ea:	f10a 0a01 	add.w	sl, sl, #1
 80054ee:	e7ee      	b.n	80054ce <_printf_float+0x2aa>
 80054f0:	7fefffff 	.word	0x7fefffff
 80054f4:	08007faa 	.word	0x08007faa
 80054f8:	08007fa6 	.word	0x08007fa6
 80054fc:	08007fb2 	.word	0x08007fb2
 8005500:	08007fae 	.word	0x08007fae
 8005504:	08007fb6 	.word	0x08007fb6
 8005508:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800550a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800550e:	4553      	cmp	r3, sl
 8005510:	bfa8      	it	ge
 8005512:	4653      	movge	r3, sl
 8005514:	2b00      	cmp	r3, #0
 8005516:	4699      	mov	r9, r3
 8005518:	dc36      	bgt.n	8005588 <_printf_float+0x364>
 800551a:	f04f 0b00 	mov.w	fp, #0
 800551e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005522:	f104 021a 	add.w	r2, r4, #26
 8005526:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005528:	930a      	str	r3, [sp, #40]	@ 0x28
 800552a:	eba3 0309 	sub.w	r3, r3, r9
 800552e:	455b      	cmp	r3, fp
 8005530:	dc31      	bgt.n	8005596 <_printf_float+0x372>
 8005532:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005534:	459a      	cmp	sl, r3
 8005536:	dc3a      	bgt.n	80055ae <_printf_float+0x38a>
 8005538:	6823      	ldr	r3, [r4, #0]
 800553a:	07da      	lsls	r2, r3, #31
 800553c:	d437      	bmi.n	80055ae <_printf_float+0x38a>
 800553e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005540:	ebaa 0903 	sub.w	r9, sl, r3
 8005544:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005546:	ebaa 0303 	sub.w	r3, sl, r3
 800554a:	4599      	cmp	r9, r3
 800554c:	bfa8      	it	ge
 800554e:	4699      	movge	r9, r3
 8005550:	f1b9 0f00 	cmp.w	r9, #0
 8005554:	dc33      	bgt.n	80055be <_printf_float+0x39a>
 8005556:	f04f 0800 	mov.w	r8, #0
 800555a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800555e:	f104 0b1a 	add.w	fp, r4, #26
 8005562:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005564:	ebaa 0303 	sub.w	r3, sl, r3
 8005568:	eba3 0309 	sub.w	r3, r3, r9
 800556c:	4543      	cmp	r3, r8
 800556e:	f77f af7a 	ble.w	8005466 <_printf_float+0x242>
 8005572:	2301      	movs	r3, #1
 8005574:	465a      	mov	r2, fp
 8005576:	4631      	mov	r1, r6
 8005578:	4628      	mov	r0, r5
 800557a:	47b8      	blx	r7
 800557c:	3001      	adds	r0, #1
 800557e:	f43f aeac 	beq.w	80052da <_printf_float+0xb6>
 8005582:	f108 0801 	add.w	r8, r8, #1
 8005586:	e7ec      	b.n	8005562 <_printf_float+0x33e>
 8005588:	4642      	mov	r2, r8
 800558a:	4631      	mov	r1, r6
 800558c:	4628      	mov	r0, r5
 800558e:	47b8      	blx	r7
 8005590:	3001      	adds	r0, #1
 8005592:	d1c2      	bne.n	800551a <_printf_float+0x2f6>
 8005594:	e6a1      	b.n	80052da <_printf_float+0xb6>
 8005596:	2301      	movs	r3, #1
 8005598:	4631      	mov	r1, r6
 800559a:	4628      	mov	r0, r5
 800559c:	920a      	str	r2, [sp, #40]	@ 0x28
 800559e:	47b8      	blx	r7
 80055a0:	3001      	adds	r0, #1
 80055a2:	f43f ae9a 	beq.w	80052da <_printf_float+0xb6>
 80055a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055a8:	f10b 0b01 	add.w	fp, fp, #1
 80055ac:	e7bb      	b.n	8005526 <_printf_float+0x302>
 80055ae:	4631      	mov	r1, r6
 80055b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80055b4:	4628      	mov	r0, r5
 80055b6:	47b8      	blx	r7
 80055b8:	3001      	adds	r0, #1
 80055ba:	d1c0      	bne.n	800553e <_printf_float+0x31a>
 80055bc:	e68d      	b.n	80052da <_printf_float+0xb6>
 80055be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055c0:	464b      	mov	r3, r9
 80055c2:	4631      	mov	r1, r6
 80055c4:	4628      	mov	r0, r5
 80055c6:	4442      	add	r2, r8
 80055c8:	47b8      	blx	r7
 80055ca:	3001      	adds	r0, #1
 80055cc:	d1c3      	bne.n	8005556 <_printf_float+0x332>
 80055ce:	e684      	b.n	80052da <_printf_float+0xb6>
 80055d0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80055d4:	f1ba 0f01 	cmp.w	sl, #1
 80055d8:	dc01      	bgt.n	80055de <_printf_float+0x3ba>
 80055da:	07db      	lsls	r3, r3, #31
 80055dc:	d536      	bpl.n	800564c <_printf_float+0x428>
 80055de:	2301      	movs	r3, #1
 80055e0:	4642      	mov	r2, r8
 80055e2:	4631      	mov	r1, r6
 80055e4:	4628      	mov	r0, r5
 80055e6:	47b8      	blx	r7
 80055e8:	3001      	adds	r0, #1
 80055ea:	f43f ae76 	beq.w	80052da <_printf_float+0xb6>
 80055ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80055f2:	4631      	mov	r1, r6
 80055f4:	4628      	mov	r0, r5
 80055f6:	47b8      	blx	r7
 80055f8:	3001      	adds	r0, #1
 80055fa:	f43f ae6e 	beq.w	80052da <_printf_float+0xb6>
 80055fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005602:	2200      	movs	r2, #0
 8005604:	2300      	movs	r3, #0
 8005606:	f10a 3aff 	add.w	sl, sl, #4294967295
 800560a:	f7fb f9cd 	bl	80009a8 <__aeabi_dcmpeq>
 800560e:	b9c0      	cbnz	r0, 8005642 <_printf_float+0x41e>
 8005610:	4653      	mov	r3, sl
 8005612:	f108 0201 	add.w	r2, r8, #1
 8005616:	4631      	mov	r1, r6
 8005618:	4628      	mov	r0, r5
 800561a:	47b8      	blx	r7
 800561c:	3001      	adds	r0, #1
 800561e:	d10c      	bne.n	800563a <_printf_float+0x416>
 8005620:	e65b      	b.n	80052da <_printf_float+0xb6>
 8005622:	2301      	movs	r3, #1
 8005624:	465a      	mov	r2, fp
 8005626:	4631      	mov	r1, r6
 8005628:	4628      	mov	r0, r5
 800562a:	47b8      	blx	r7
 800562c:	3001      	adds	r0, #1
 800562e:	f43f ae54 	beq.w	80052da <_printf_float+0xb6>
 8005632:	f108 0801 	add.w	r8, r8, #1
 8005636:	45d0      	cmp	r8, sl
 8005638:	dbf3      	blt.n	8005622 <_printf_float+0x3fe>
 800563a:	464b      	mov	r3, r9
 800563c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005640:	e6e0      	b.n	8005404 <_printf_float+0x1e0>
 8005642:	f04f 0800 	mov.w	r8, #0
 8005646:	f104 0b1a 	add.w	fp, r4, #26
 800564a:	e7f4      	b.n	8005636 <_printf_float+0x412>
 800564c:	2301      	movs	r3, #1
 800564e:	4642      	mov	r2, r8
 8005650:	e7e1      	b.n	8005616 <_printf_float+0x3f2>
 8005652:	2301      	movs	r3, #1
 8005654:	464a      	mov	r2, r9
 8005656:	4631      	mov	r1, r6
 8005658:	4628      	mov	r0, r5
 800565a:	47b8      	blx	r7
 800565c:	3001      	adds	r0, #1
 800565e:	f43f ae3c 	beq.w	80052da <_printf_float+0xb6>
 8005662:	f108 0801 	add.w	r8, r8, #1
 8005666:	68e3      	ldr	r3, [r4, #12]
 8005668:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800566a:	1a5b      	subs	r3, r3, r1
 800566c:	4543      	cmp	r3, r8
 800566e:	dcf0      	bgt.n	8005652 <_printf_float+0x42e>
 8005670:	e6fd      	b.n	800546e <_printf_float+0x24a>
 8005672:	f04f 0800 	mov.w	r8, #0
 8005676:	f104 0919 	add.w	r9, r4, #25
 800567a:	e7f4      	b.n	8005666 <_printf_float+0x442>

0800567c <_printf_common>:
 800567c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005680:	4616      	mov	r6, r2
 8005682:	4698      	mov	r8, r3
 8005684:	688a      	ldr	r2, [r1, #8]
 8005686:	690b      	ldr	r3, [r1, #16]
 8005688:	4607      	mov	r7, r0
 800568a:	4293      	cmp	r3, r2
 800568c:	bfb8      	it	lt
 800568e:	4613      	movlt	r3, r2
 8005690:	6033      	str	r3, [r6, #0]
 8005692:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005696:	460c      	mov	r4, r1
 8005698:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800569c:	b10a      	cbz	r2, 80056a2 <_printf_common+0x26>
 800569e:	3301      	adds	r3, #1
 80056a0:	6033      	str	r3, [r6, #0]
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	0699      	lsls	r1, r3, #26
 80056a6:	bf42      	ittt	mi
 80056a8:	6833      	ldrmi	r3, [r6, #0]
 80056aa:	3302      	addmi	r3, #2
 80056ac:	6033      	strmi	r3, [r6, #0]
 80056ae:	6825      	ldr	r5, [r4, #0]
 80056b0:	f015 0506 	ands.w	r5, r5, #6
 80056b4:	d106      	bne.n	80056c4 <_printf_common+0x48>
 80056b6:	f104 0a19 	add.w	sl, r4, #25
 80056ba:	68e3      	ldr	r3, [r4, #12]
 80056bc:	6832      	ldr	r2, [r6, #0]
 80056be:	1a9b      	subs	r3, r3, r2
 80056c0:	42ab      	cmp	r3, r5
 80056c2:	dc2b      	bgt.n	800571c <_printf_common+0xa0>
 80056c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80056c8:	6822      	ldr	r2, [r4, #0]
 80056ca:	3b00      	subs	r3, #0
 80056cc:	bf18      	it	ne
 80056ce:	2301      	movne	r3, #1
 80056d0:	0692      	lsls	r2, r2, #26
 80056d2:	d430      	bmi.n	8005736 <_printf_common+0xba>
 80056d4:	4641      	mov	r1, r8
 80056d6:	4638      	mov	r0, r7
 80056d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80056dc:	47c8      	blx	r9
 80056de:	3001      	adds	r0, #1
 80056e0:	d023      	beq.n	800572a <_printf_common+0xae>
 80056e2:	6823      	ldr	r3, [r4, #0]
 80056e4:	6922      	ldr	r2, [r4, #16]
 80056e6:	f003 0306 	and.w	r3, r3, #6
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	bf14      	ite	ne
 80056ee:	2500      	movne	r5, #0
 80056f0:	6833      	ldreq	r3, [r6, #0]
 80056f2:	f04f 0600 	mov.w	r6, #0
 80056f6:	bf08      	it	eq
 80056f8:	68e5      	ldreq	r5, [r4, #12]
 80056fa:	f104 041a 	add.w	r4, r4, #26
 80056fe:	bf08      	it	eq
 8005700:	1aed      	subeq	r5, r5, r3
 8005702:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005706:	bf08      	it	eq
 8005708:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800570c:	4293      	cmp	r3, r2
 800570e:	bfc4      	itt	gt
 8005710:	1a9b      	subgt	r3, r3, r2
 8005712:	18ed      	addgt	r5, r5, r3
 8005714:	42b5      	cmp	r5, r6
 8005716:	d11a      	bne.n	800574e <_printf_common+0xd2>
 8005718:	2000      	movs	r0, #0
 800571a:	e008      	b.n	800572e <_printf_common+0xb2>
 800571c:	2301      	movs	r3, #1
 800571e:	4652      	mov	r2, sl
 8005720:	4641      	mov	r1, r8
 8005722:	4638      	mov	r0, r7
 8005724:	47c8      	blx	r9
 8005726:	3001      	adds	r0, #1
 8005728:	d103      	bne.n	8005732 <_printf_common+0xb6>
 800572a:	f04f 30ff 	mov.w	r0, #4294967295
 800572e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005732:	3501      	adds	r5, #1
 8005734:	e7c1      	b.n	80056ba <_printf_common+0x3e>
 8005736:	2030      	movs	r0, #48	@ 0x30
 8005738:	18e1      	adds	r1, r4, r3
 800573a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800573e:	1c5a      	adds	r2, r3, #1
 8005740:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005744:	4422      	add	r2, r4
 8005746:	3302      	adds	r3, #2
 8005748:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800574c:	e7c2      	b.n	80056d4 <_printf_common+0x58>
 800574e:	2301      	movs	r3, #1
 8005750:	4622      	mov	r2, r4
 8005752:	4641      	mov	r1, r8
 8005754:	4638      	mov	r0, r7
 8005756:	47c8      	blx	r9
 8005758:	3001      	adds	r0, #1
 800575a:	d0e6      	beq.n	800572a <_printf_common+0xae>
 800575c:	3601      	adds	r6, #1
 800575e:	e7d9      	b.n	8005714 <_printf_common+0x98>

08005760 <_printf_i>:
 8005760:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005764:	7e0f      	ldrb	r7, [r1, #24]
 8005766:	4691      	mov	r9, r2
 8005768:	2f78      	cmp	r7, #120	@ 0x78
 800576a:	4680      	mov	r8, r0
 800576c:	460c      	mov	r4, r1
 800576e:	469a      	mov	sl, r3
 8005770:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005772:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005776:	d807      	bhi.n	8005788 <_printf_i+0x28>
 8005778:	2f62      	cmp	r7, #98	@ 0x62
 800577a:	d80a      	bhi.n	8005792 <_printf_i+0x32>
 800577c:	2f00      	cmp	r7, #0
 800577e:	f000 80d1 	beq.w	8005924 <_printf_i+0x1c4>
 8005782:	2f58      	cmp	r7, #88	@ 0x58
 8005784:	f000 80b8 	beq.w	80058f8 <_printf_i+0x198>
 8005788:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800578c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005790:	e03a      	b.n	8005808 <_printf_i+0xa8>
 8005792:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005796:	2b15      	cmp	r3, #21
 8005798:	d8f6      	bhi.n	8005788 <_printf_i+0x28>
 800579a:	a101      	add	r1, pc, #4	@ (adr r1, 80057a0 <_printf_i+0x40>)
 800579c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057a0:	080057f9 	.word	0x080057f9
 80057a4:	0800580d 	.word	0x0800580d
 80057a8:	08005789 	.word	0x08005789
 80057ac:	08005789 	.word	0x08005789
 80057b0:	08005789 	.word	0x08005789
 80057b4:	08005789 	.word	0x08005789
 80057b8:	0800580d 	.word	0x0800580d
 80057bc:	08005789 	.word	0x08005789
 80057c0:	08005789 	.word	0x08005789
 80057c4:	08005789 	.word	0x08005789
 80057c8:	08005789 	.word	0x08005789
 80057cc:	0800590b 	.word	0x0800590b
 80057d0:	08005837 	.word	0x08005837
 80057d4:	080058c5 	.word	0x080058c5
 80057d8:	08005789 	.word	0x08005789
 80057dc:	08005789 	.word	0x08005789
 80057e0:	0800592d 	.word	0x0800592d
 80057e4:	08005789 	.word	0x08005789
 80057e8:	08005837 	.word	0x08005837
 80057ec:	08005789 	.word	0x08005789
 80057f0:	08005789 	.word	0x08005789
 80057f4:	080058cd 	.word	0x080058cd
 80057f8:	6833      	ldr	r3, [r6, #0]
 80057fa:	1d1a      	adds	r2, r3, #4
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	6032      	str	r2, [r6, #0]
 8005800:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005804:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005808:	2301      	movs	r3, #1
 800580a:	e09c      	b.n	8005946 <_printf_i+0x1e6>
 800580c:	6833      	ldr	r3, [r6, #0]
 800580e:	6820      	ldr	r0, [r4, #0]
 8005810:	1d19      	adds	r1, r3, #4
 8005812:	6031      	str	r1, [r6, #0]
 8005814:	0606      	lsls	r6, r0, #24
 8005816:	d501      	bpl.n	800581c <_printf_i+0xbc>
 8005818:	681d      	ldr	r5, [r3, #0]
 800581a:	e003      	b.n	8005824 <_printf_i+0xc4>
 800581c:	0645      	lsls	r5, r0, #25
 800581e:	d5fb      	bpl.n	8005818 <_printf_i+0xb8>
 8005820:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005824:	2d00      	cmp	r5, #0
 8005826:	da03      	bge.n	8005830 <_printf_i+0xd0>
 8005828:	232d      	movs	r3, #45	@ 0x2d
 800582a:	426d      	negs	r5, r5
 800582c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005830:	230a      	movs	r3, #10
 8005832:	4858      	ldr	r0, [pc, #352]	@ (8005994 <_printf_i+0x234>)
 8005834:	e011      	b.n	800585a <_printf_i+0xfa>
 8005836:	6821      	ldr	r1, [r4, #0]
 8005838:	6833      	ldr	r3, [r6, #0]
 800583a:	0608      	lsls	r0, r1, #24
 800583c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005840:	d402      	bmi.n	8005848 <_printf_i+0xe8>
 8005842:	0649      	lsls	r1, r1, #25
 8005844:	bf48      	it	mi
 8005846:	b2ad      	uxthmi	r5, r5
 8005848:	2f6f      	cmp	r7, #111	@ 0x6f
 800584a:	6033      	str	r3, [r6, #0]
 800584c:	bf14      	ite	ne
 800584e:	230a      	movne	r3, #10
 8005850:	2308      	moveq	r3, #8
 8005852:	4850      	ldr	r0, [pc, #320]	@ (8005994 <_printf_i+0x234>)
 8005854:	2100      	movs	r1, #0
 8005856:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800585a:	6866      	ldr	r6, [r4, #4]
 800585c:	2e00      	cmp	r6, #0
 800585e:	60a6      	str	r6, [r4, #8]
 8005860:	db05      	blt.n	800586e <_printf_i+0x10e>
 8005862:	6821      	ldr	r1, [r4, #0]
 8005864:	432e      	orrs	r6, r5
 8005866:	f021 0104 	bic.w	r1, r1, #4
 800586a:	6021      	str	r1, [r4, #0]
 800586c:	d04b      	beq.n	8005906 <_printf_i+0x1a6>
 800586e:	4616      	mov	r6, r2
 8005870:	fbb5 f1f3 	udiv	r1, r5, r3
 8005874:	fb03 5711 	mls	r7, r3, r1, r5
 8005878:	5dc7      	ldrb	r7, [r0, r7]
 800587a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800587e:	462f      	mov	r7, r5
 8005880:	42bb      	cmp	r3, r7
 8005882:	460d      	mov	r5, r1
 8005884:	d9f4      	bls.n	8005870 <_printf_i+0x110>
 8005886:	2b08      	cmp	r3, #8
 8005888:	d10b      	bne.n	80058a2 <_printf_i+0x142>
 800588a:	6823      	ldr	r3, [r4, #0]
 800588c:	07df      	lsls	r7, r3, #31
 800588e:	d508      	bpl.n	80058a2 <_printf_i+0x142>
 8005890:	6923      	ldr	r3, [r4, #16]
 8005892:	6861      	ldr	r1, [r4, #4]
 8005894:	4299      	cmp	r1, r3
 8005896:	bfde      	ittt	le
 8005898:	2330      	movle	r3, #48	@ 0x30
 800589a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800589e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80058a2:	1b92      	subs	r2, r2, r6
 80058a4:	6122      	str	r2, [r4, #16]
 80058a6:	464b      	mov	r3, r9
 80058a8:	4621      	mov	r1, r4
 80058aa:	4640      	mov	r0, r8
 80058ac:	f8cd a000 	str.w	sl, [sp]
 80058b0:	aa03      	add	r2, sp, #12
 80058b2:	f7ff fee3 	bl	800567c <_printf_common>
 80058b6:	3001      	adds	r0, #1
 80058b8:	d14a      	bne.n	8005950 <_printf_i+0x1f0>
 80058ba:	f04f 30ff 	mov.w	r0, #4294967295
 80058be:	b004      	add	sp, #16
 80058c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058c4:	6823      	ldr	r3, [r4, #0]
 80058c6:	f043 0320 	orr.w	r3, r3, #32
 80058ca:	6023      	str	r3, [r4, #0]
 80058cc:	2778      	movs	r7, #120	@ 0x78
 80058ce:	4832      	ldr	r0, [pc, #200]	@ (8005998 <_printf_i+0x238>)
 80058d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80058d4:	6823      	ldr	r3, [r4, #0]
 80058d6:	6831      	ldr	r1, [r6, #0]
 80058d8:	061f      	lsls	r7, r3, #24
 80058da:	f851 5b04 	ldr.w	r5, [r1], #4
 80058de:	d402      	bmi.n	80058e6 <_printf_i+0x186>
 80058e0:	065f      	lsls	r7, r3, #25
 80058e2:	bf48      	it	mi
 80058e4:	b2ad      	uxthmi	r5, r5
 80058e6:	6031      	str	r1, [r6, #0]
 80058e8:	07d9      	lsls	r1, r3, #31
 80058ea:	bf44      	itt	mi
 80058ec:	f043 0320 	orrmi.w	r3, r3, #32
 80058f0:	6023      	strmi	r3, [r4, #0]
 80058f2:	b11d      	cbz	r5, 80058fc <_printf_i+0x19c>
 80058f4:	2310      	movs	r3, #16
 80058f6:	e7ad      	b.n	8005854 <_printf_i+0xf4>
 80058f8:	4826      	ldr	r0, [pc, #152]	@ (8005994 <_printf_i+0x234>)
 80058fa:	e7e9      	b.n	80058d0 <_printf_i+0x170>
 80058fc:	6823      	ldr	r3, [r4, #0]
 80058fe:	f023 0320 	bic.w	r3, r3, #32
 8005902:	6023      	str	r3, [r4, #0]
 8005904:	e7f6      	b.n	80058f4 <_printf_i+0x194>
 8005906:	4616      	mov	r6, r2
 8005908:	e7bd      	b.n	8005886 <_printf_i+0x126>
 800590a:	6833      	ldr	r3, [r6, #0]
 800590c:	6825      	ldr	r5, [r4, #0]
 800590e:	1d18      	adds	r0, r3, #4
 8005910:	6961      	ldr	r1, [r4, #20]
 8005912:	6030      	str	r0, [r6, #0]
 8005914:	062e      	lsls	r6, r5, #24
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	d501      	bpl.n	800591e <_printf_i+0x1be>
 800591a:	6019      	str	r1, [r3, #0]
 800591c:	e002      	b.n	8005924 <_printf_i+0x1c4>
 800591e:	0668      	lsls	r0, r5, #25
 8005920:	d5fb      	bpl.n	800591a <_printf_i+0x1ba>
 8005922:	8019      	strh	r1, [r3, #0]
 8005924:	2300      	movs	r3, #0
 8005926:	4616      	mov	r6, r2
 8005928:	6123      	str	r3, [r4, #16]
 800592a:	e7bc      	b.n	80058a6 <_printf_i+0x146>
 800592c:	6833      	ldr	r3, [r6, #0]
 800592e:	2100      	movs	r1, #0
 8005930:	1d1a      	adds	r2, r3, #4
 8005932:	6032      	str	r2, [r6, #0]
 8005934:	681e      	ldr	r6, [r3, #0]
 8005936:	6862      	ldr	r2, [r4, #4]
 8005938:	4630      	mov	r0, r6
 800593a:	f000 f9d6 	bl	8005cea <memchr>
 800593e:	b108      	cbz	r0, 8005944 <_printf_i+0x1e4>
 8005940:	1b80      	subs	r0, r0, r6
 8005942:	6060      	str	r0, [r4, #4]
 8005944:	6863      	ldr	r3, [r4, #4]
 8005946:	6123      	str	r3, [r4, #16]
 8005948:	2300      	movs	r3, #0
 800594a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800594e:	e7aa      	b.n	80058a6 <_printf_i+0x146>
 8005950:	4632      	mov	r2, r6
 8005952:	4649      	mov	r1, r9
 8005954:	4640      	mov	r0, r8
 8005956:	6923      	ldr	r3, [r4, #16]
 8005958:	47d0      	blx	sl
 800595a:	3001      	adds	r0, #1
 800595c:	d0ad      	beq.n	80058ba <_printf_i+0x15a>
 800595e:	6823      	ldr	r3, [r4, #0]
 8005960:	079b      	lsls	r3, r3, #30
 8005962:	d413      	bmi.n	800598c <_printf_i+0x22c>
 8005964:	68e0      	ldr	r0, [r4, #12]
 8005966:	9b03      	ldr	r3, [sp, #12]
 8005968:	4298      	cmp	r0, r3
 800596a:	bfb8      	it	lt
 800596c:	4618      	movlt	r0, r3
 800596e:	e7a6      	b.n	80058be <_printf_i+0x15e>
 8005970:	2301      	movs	r3, #1
 8005972:	4632      	mov	r2, r6
 8005974:	4649      	mov	r1, r9
 8005976:	4640      	mov	r0, r8
 8005978:	47d0      	blx	sl
 800597a:	3001      	adds	r0, #1
 800597c:	d09d      	beq.n	80058ba <_printf_i+0x15a>
 800597e:	3501      	adds	r5, #1
 8005980:	68e3      	ldr	r3, [r4, #12]
 8005982:	9903      	ldr	r1, [sp, #12]
 8005984:	1a5b      	subs	r3, r3, r1
 8005986:	42ab      	cmp	r3, r5
 8005988:	dcf2      	bgt.n	8005970 <_printf_i+0x210>
 800598a:	e7eb      	b.n	8005964 <_printf_i+0x204>
 800598c:	2500      	movs	r5, #0
 800598e:	f104 0619 	add.w	r6, r4, #25
 8005992:	e7f5      	b.n	8005980 <_printf_i+0x220>
 8005994:	08007fb8 	.word	0x08007fb8
 8005998:	08007fc9 	.word	0x08007fc9

0800599c <std>:
 800599c:	2300      	movs	r3, #0
 800599e:	b510      	push	{r4, lr}
 80059a0:	4604      	mov	r4, r0
 80059a2:	e9c0 3300 	strd	r3, r3, [r0]
 80059a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80059aa:	6083      	str	r3, [r0, #8]
 80059ac:	8181      	strh	r1, [r0, #12]
 80059ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80059b0:	81c2      	strh	r2, [r0, #14]
 80059b2:	6183      	str	r3, [r0, #24]
 80059b4:	4619      	mov	r1, r3
 80059b6:	2208      	movs	r2, #8
 80059b8:	305c      	adds	r0, #92	@ 0x5c
 80059ba:	f000 f916 	bl	8005bea <memset>
 80059be:	4b0d      	ldr	r3, [pc, #52]	@ (80059f4 <std+0x58>)
 80059c0:	6224      	str	r4, [r4, #32]
 80059c2:	6263      	str	r3, [r4, #36]	@ 0x24
 80059c4:	4b0c      	ldr	r3, [pc, #48]	@ (80059f8 <std+0x5c>)
 80059c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80059c8:	4b0c      	ldr	r3, [pc, #48]	@ (80059fc <std+0x60>)
 80059ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80059cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005a00 <std+0x64>)
 80059ce:	6323      	str	r3, [r4, #48]	@ 0x30
 80059d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005a04 <std+0x68>)
 80059d2:	429c      	cmp	r4, r3
 80059d4:	d006      	beq.n	80059e4 <std+0x48>
 80059d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80059da:	4294      	cmp	r4, r2
 80059dc:	d002      	beq.n	80059e4 <std+0x48>
 80059de:	33d0      	adds	r3, #208	@ 0xd0
 80059e0:	429c      	cmp	r4, r3
 80059e2:	d105      	bne.n	80059f0 <std+0x54>
 80059e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80059e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059ec:	f000 b97a 	b.w	8005ce4 <__retarget_lock_init_recursive>
 80059f0:	bd10      	pop	{r4, pc}
 80059f2:	bf00      	nop
 80059f4:	08005b65 	.word	0x08005b65
 80059f8:	08005b87 	.word	0x08005b87
 80059fc:	08005bbf 	.word	0x08005bbf
 8005a00:	08005be3 	.word	0x08005be3
 8005a04:	20000404 	.word	0x20000404

08005a08 <stdio_exit_handler>:
 8005a08:	4a02      	ldr	r2, [pc, #8]	@ (8005a14 <stdio_exit_handler+0xc>)
 8005a0a:	4903      	ldr	r1, [pc, #12]	@ (8005a18 <stdio_exit_handler+0x10>)
 8005a0c:	4803      	ldr	r0, [pc, #12]	@ (8005a1c <stdio_exit_handler+0x14>)
 8005a0e:	f000 b869 	b.w	8005ae4 <_fwalk_sglue>
 8005a12:	bf00      	nop
 8005a14:	2000000c 	.word	0x2000000c
 8005a18:	08007661 	.word	0x08007661
 8005a1c:	2000001c 	.word	0x2000001c

08005a20 <cleanup_stdio>:
 8005a20:	6841      	ldr	r1, [r0, #4]
 8005a22:	4b0c      	ldr	r3, [pc, #48]	@ (8005a54 <cleanup_stdio+0x34>)
 8005a24:	b510      	push	{r4, lr}
 8005a26:	4299      	cmp	r1, r3
 8005a28:	4604      	mov	r4, r0
 8005a2a:	d001      	beq.n	8005a30 <cleanup_stdio+0x10>
 8005a2c:	f001 fe18 	bl	8007660 <_fflush_r>
 8005a30:	68a1      	ldr	r1, [r4, #8]
 8005a32:	4b09      	ldr	r3, [pc, #36]	@ (8005a58 <cleanup_stdio+0x38>)
 8005a34:	4299      	cmp	r1, r3
 8005a36:	d002      	beq.n	8005a3e <cleanup_stdio+0x1e>
 8005a38:	4620      	mov	r0, r4
 8005a3a:	f001 fe11 	bl	8007660 <_fflush_r>
 8005a3e:	68e1      	ldr	r1, [r4, #12]
 8005a40:	4b06      	ldr	r3, [pc, #24]	@ (8005a5c <cleanup_stdio+0x3c>)
 8005a42:	4299      	cmp	r1, r3
 8005a44:	d004      	beq.n	8005a50 <cleanup_stdio+0x30>
 8005a46:	4620      	mov	r0, r4
 8005a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a4c:	f001 be08 	b.w	8007660 <_fflush_r>
 8005a50:	bd10      	pop	{r4, pc}
 8005a52:	bf00      	nop
 8005a54:	20000404 	.word	0x20000404
 8005a58:	2000046c 	.word	0x2000046c
 8005a5c:	200004d4 	.word	0x200004d4

08005a60 <global_stdio_init.part.0>:
 8005a60:	b510      	push	{r4, lr}
 8005a62:	4b0b      	ldr	r3, [pc, #44]	@ (8005a90 <global_stdio_init.part.0+0x30>)
 8005a64:	4c0b      	ldr	r4, [pc, #44]	@ (8005a94 <global_stdio_init.part.0+0x34>)
 8005a66:	4a0c      	ldr	r2, [pc, #48]	@ (8005a98 <global_stdio_init.part.0+0x38>)
 8005a68:	4620      	mov	r0, r4
 8005a6a:	601a      	str	r2, [r3, #0]
 8005a6c:	2104      	movs	r1, #4
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f7ff ff94 	bl	800599c <std>
 8005a74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a78:	2201      	movs	r2, #1
 8005a7a:	2109      	movs	r1, #9
 8005a7c:	f7ff ff8e 	bl	800599c <std>
 8005a80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a84:	2202      	movs	r2, #2
 8005a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a8a:	2112      	movs	r1, #18
 8005a8c:	f7ff bf86 	b.w	800599c <std>
 8005a90:	2000053c 	.word	0x2000053c
 8005a94:	20000404 	.word	0x20000404
 8005a98:	08005a09 	.word	0x08005a09

08005a9c <__sfp_lock_acquire>:
 8005a9c:	4801      	ldr	r0, [pc, #4]	@ (8005aa4 <__sfp_lock_acquire+0x8>)
 8005a9e:	f000 b922 	b.w	8005ce6 <__retarget_lock_acquire_recursive>
 8005aa2:	bf00      	nop
 8005aa4:	20000545 	.word	0x20000545

08005aa8 <__sfp_lock_release>:
 8005aa8:	4801      	ldr	r0, [pc, #4]	@ (8005ab0 <__sfp_lock_release+0x8>)
 8005aaa:	f000 b91d 	b.w	8005ce8 <__retarget_lock_release_recursive>
 8005aae:	bf00      	nop
 8005ab0:	20000545 	.word	0x20000545

08005ab4 <__sinit>:
 8005ab4:	b510      	push	{r4, lr}
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	f7ff fff0 	bl	8005a9c <__sfp_lock_acquire>
 8005abc:	6a23      	ldr	r3, [r4, #32]
 8005abe:	b11b      	cbz	r3, 8005ac8 <__sinit+0x14>
 8005ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ac4:	f7ff bff0 	b.w	8005aa8 <__sfp_lock_release>
 8005ac8:	4b04      	ldr	r3, [pc, #16]	@ (8005adc <__sinit+0x28>)
 8005aca:	6223      	str	r3, [r4, #32]
 8005acc:	4b04      	ldr	r3, [pc, #16]	@ (8005ae0 <__sinit+0x2c>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1f5      	bne.n	8005ac0 <__sinit+0xc>
 8005ad4:	f7ff ffc4 	bl	8005a60 <global_stdio_init.part.0>
 8005ad8:	e7f2      	b.n	8005ac0 <__sinit+0xc>
 8005ada:	bf00      	nop
 8005adc:	08005a21 	.word	0x08005a21
 8005ae0:	2000053c 	.word	0x2000053c

08005ae4 <_fwalk_sglue>:
 8005ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae8:	4607      	mov	r7, r0
 8005aea:	4688      	mov	r8, r1
 8005aec:	4614      	mov	r4, r2
 8005aee:	2600      	movs	r6, #0
 8005af0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005af4:	f1b9 0901 	subs.w	r9, r9, #1
 8005af8:	d505      	bpl.n	8005b06 <_fwalk_sglue+0x22>
 8005afa:	6824      	ldr	r4, [r4, #0]
 8005afc:	2c00      	cmp	r4, #0
 8005afe:	d1f7      	bne.n	8005af0 <_fwalk_sglue+0xc>
 8005b00:	4630      	mov	r0, r6
 8005b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b06:	89ab      	ldrh	r3, [r5, #12]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d907      	bls.n	8005b1c <_fwalk_sglue+0x38>
 8005b0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b10:	3301      	adds	r3, #1
 8005b12:	d003      	beq.n	8005b1c <_fwalk_sglue+0x38>
 8005b14:	4629      	mov	r1, r5
 8005b16:	4638      	mov	r0, r7
 8005b18:	47c0      	blx	r8
 8005b1a:	4306      	orrs	r6, r0
 8005b1c:	3568      	adds	r5, #104	@ 0x68
 8005b1e:	e7e9      	b.n	8005af4 <_fwalk_sglue+0x10>

08005b20 <siprintf>:
 8005b20:	b40e      	push	{r1, r2, r3}
 8005b22:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b26:	b510      	push	{r4, lr}
 8005b28:	2400      	movs	r4, #0
 8005b2a:	b09d      	sub	sp, #116	@ 0x74
 8005b2c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005b2e:	9002      	str	r0, [sp, #8]
 8005b30:	9006      	str	r0, [sp, #24]
 8005b32:	9107      	str	r1, [sp, #28]
 8005b34:	9104      	str	r1, [sp, #16]
 8005b36:	4809      	ldr	r0, [pc, #36]	@ (8005b5c <siprintf+0x3c>)
 8005b38:	4909      	ldr	r1, [pc, #36]	@ (8005b60 <siprintf+0x40>)
 8005b3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b3e:	9105      	str	r1, [sp, #20]
 8005b40:	6800      	ldr	r0, [r0, #0]
 8005b42:	a902      	add	r1, sp, #8
 8005b44:	9301      	str	r3, [sp, #4]
 8005b46:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005b48:	f001 fc0e 	bl	8007368 <_svfiprintf_r>
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	701c      	strb	r4, [r3, #0]
 8005b50:	b01d      	add	sp, #116	@ 0x74
 8005b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b56:	b003      	add	sp, #12
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	20000018 	.word	0x20000018
 8005b60:	ffff0208 	.word	0xffff0208

08005b64 <__sread>:
 8005b64:	b510      	push	{r4, lr}
 8005b66:	460c      	mov	r4, r1
 8005b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b6c:	f000 f86c 	bl	8005c48 <_read_r>
 8005b70:	2800      	cmp	r0, #0
 8005b72:	bfab      	itete	ge
 8005b74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b76:	89a3      	ldrhlt	r3, [r4, #12]
 8005b78:	181b      	addge	r3, r3, r0
 8005b7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b7e:	bfac      	ite	ge
 8005b80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b82:	81a3      	strhlt	r3, [r4, #12]
 8005b84:	bd10      	pop	{r4, pc}

08005b86 <__swrite>:
 8005b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b8a:	461f      	mov	r7, r3
 8005b8c:	898b      	ldrh	r3, [r1, #12]
 8005b8e:	4605      	mov	r5, r0
 8005b90:	05db      	lsls	r3, r3, #23
 8005b92:	460c      	mov	r4, r1
 8005b94:	4616      	mov	r6, r2
 8005b96:	d505      	bpl.n	8005ba4 <__swrite+0x1e>
 8005b98:	2302      	movs	r3, #2
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ba0:	f000 f840 	bl	8005c24 <_lseek_r>
 8005ba4:	89a3      	ldrh	r3, [r4, #12]
 8005ba6:	4632      	mov	r2, r6
 8005ba8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bac:	81a3      	strh	r3, [r4, #12]
 8005bae:	4628      	mov	r0, r5
 8005bb0:	463b      	mov	r3, r7
 8005bb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bba:	f000 b857 	b.w	8005c6c <_write_r>

08005bbe <__sseek>:
 8005bbe:	b510      	push	{r4, lr}
 8005bc0:	460c      	mov	r4, r1
 8005bc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bc6:	f000 f82d 	bl	8005c24 <_lseek_r>
 8005bca:	1c43      	adds	r3, r0, #1
 8005bcc:	89a3      	ldrh	r3, [r4, #12]
 8005bce:	bf15      	itete	ne
 8005bd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bda:	81a3      	strheq	r3, [r4, #12]
 8005bdc:	bf18      	it	ne
 8005bde:	81a3      	strhne	r3, [r4, #12]
 8005be0:	bd10      	pop	{r4, pc}

08005be2 <__sclose>:
 8005be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005be6:	f000 b80d 	b.w	8005c04 <_close_r>

08005bea <memset>:
 8005bea:	4603      	mov	r3, r0
 8005bec:	4402      	add	r2, r0
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d100      	bne.n	8005bf4 <memset+0xa>
 8005bf2:	4770      	bx	lr
 8005bf4:	f803 1b01 	strb.w	r1, [r3], #1
 8005bf8:	e7f9      	b.n	8005bee <memset+0x4>
	...

08005bfc <_localeconv_r>:
 8005bfc:	4800      	ldr	r0, [pc, #0]	@ (8005c00 <_localeconv_r+0x4>)
 8005bfe:	4770      	bx	lr
 8005c00:	20000158 	.word	0x20000158

08005c04 <_close_r>:
 8005c04:	b538      	push	{r3, r4, r5, lr}
 8005c06:	2300      	movs	r3, #0
 8005c08:	4d05      	ldr	r5, [pc, #20]	@ (8005c20 <_close_r+0x1c>)
 8005c0a:	4604      	mov	r4, r0
 8005c0c:	4608      	mov	r0, r1
 8005c0e:	602b      	str	r3, [r5, #0]
 8005c10:	f7fc febb 	bl	800298a <_close>
 8005c14:	1c43      	adds	r3, r0, #1
 8005c16:	d102      	bne.n	8005c1e <_close_r+0x1a>
 8005c18:	682b      	ldr	r3, [r5, #0]
 8005c1a:	b103      	cbz	r3, 8005c1e <_close_r+0x1a>
 8005c1c:	6023      	str	r3, [r4, #0]
 8005c1e:	bd38      	pop	{r3, r4, r5, pc}
 8005c20:	20000540 	.word	0x20000540

08005c24 <_lseek_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4604      	mov	r4, r0
 8005c28:	4608      	mov	r0, r1
 8005c2a:	4611      	mov	r1, r2
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	4d05      	ldr	r5, [pc, #20]	@ (8005c44 <_lseek_r+0x20>)
 8005c30:	602a      	str	r2, [r5, #0]
 8005c32:	461a      	mov	r2, r3
 8005c34:	f7fc fecd 	bl	80029d2 <_lseek>
 8005c38:	1c43      	adds	r3, r0, #1
 8005c3a:	d102      	bne.n	8005c42 <_lseek_r+0x1e>
 8005c3c:	682b      	ldr	r3, [r5, #0]
 8005c3e:	b103      	cbz	r3, 8005c42 <_lseek_r+0x1e>
 8005c40:	6023      	str	r3, [r4, #0]
 8005c42:	bd38      	pop	{r3, r4, r5, pc}
 8005c44:	20000540 	.word	0x20000540

08005c48 <_read_r>:
 8005c48:	b538      	push	{r3, r4, r5, lr}
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	4608      	mov	r0, r1
 8005c4e:	4611      	mov	r1, r2
 8005c50:	2200      	movs	r2, #0
 8005c52:	4d05      	ldr	r5, [pc, #20]	@ (8005c68 <_read_r+0x20>)
 8005c54:	602a      	str	r2, [r5, #0]
 8005c56:	461a      	mov	r2, r3
 8005c58:	f7fc fe5e 	bl	8002918 <_read>
 8005c5c:	1c43      	adds	r3, r0, #1
 8005c5e:	d102      	bne.n	8005c66 <_read_r+0x1e>
 8005c60:	682b      	ldr	r3, [r5, #0]
 8005c62:	b103      	cbz	r3, 8005c66 <_read_r+0x1e>
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	bd38      	pop	{r3, r4, r5, pc}
 8005c68:	20000540 	.word	0x20000540

08005c6c <_write_r>:
 8005c6c:	b538      	push	{r3, r4, r5, lr}
 8005c6e:	4604      	mov	r4, r0
 8005c70:	4608      	mov	r0, r1
 8005c72:	4611      	mov	r1, r2
 8005c74:	2200      	movs	r2, #0
 8005c76:	4d05      	ldr	r5, [pc, #20]	@ (8005c8c <_write_r+0x20>)
 8005c78:	602a      	str	r2, [r5, #0]
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	f7fc fe69 	bl	8002952 <_write>
 8005c80:	1c43      	adds	r3, r0, #1
 8005c82:	d102      	bne.n	8005c8a <_write_r+0x1e>
 8005c84:	682b      	ldr	r3, [r5, #0]
 8005c86:	b103      	cbz	r3, 8005c8a <_write_r+0x1e>
 8005c88:	6023      	str	r3, [r4, #0]
 8005c8a:	bd38      	pop	{r3, r4, r5, pc}
 8005c8c:	20000540 	.word	0x20000540

08005c90 <__errno>:
 8005c90:	4b01      	ldr	r3, [pc, #4]	@ (8005c98 <__errno+0x8>)
 8005c92:	6818      	ldr	r0, [r3, #0]
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	20000018 	.word	0x20000018

08005c9c <__libc_init_array>:
 8005c9c:	b570      	push	{r4, r5, r6, lr}
 8005c9e:	2600      	movs	r6, #0
 8005ca0:	4d0c      	ldr	r5, [pc, #48]	@ (8005cd4 <__libc_init_array+0x38>)
 8005ca2:	4c0d      	ldr	r4, [pc, #52]	@ (8005cd8 <__libc_init_array+0x3c>)
 8005ca4:	1b64      	subs	r4, r4, r5
 8005ca6:	10a4      	asrs	r4, r4, #2
 8005ca8:	42a6      	cmp	r6, r4
 8005caa:	d109      	bne.n	8005cc0 <__libc_init_array+0x24>
 8005cac:	f002 f874 	bl	8007d98 <_init>
 8005cb0:	2600      	movs	r6, #0
 8005cb2:	4d0a      	ldr	r5, [pc, #40]	@ (8005cdc <__libc_init_array+0x40>)
 8005cb4:	4c0a      	ldr	r4, [pc, #40]	@ (8005ce0 <__libc_init_array+0x44>)
 8005cb6:	1b64      	subs	r4, r4, r5
 8005cb8:	10a4      	asrs	r4, r4, #2
 8005cba:	42a6      	cmp	r6, r4
 8005cbc:	d105      	bne.n	8005cca <__libc_init_array+0x2e>
 8005cbe:	bd70      	pop	{r4, r5, r6, pc}
 8005cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cc4:	4798      	blx	r3
 8005cc6:	3601      	adds	r6, #1
 8005cc8:	e7ee      	b.n	8005ca8 <__libc_init_array+0xc>
 8005cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cce:	4798      	blx	r3
 8005cd0:	3601      	adds	r6, #1
 8005cd2:	e7f2      	b.n	8005cba <__libc_init_array+0x1e>
 8005cd4:	08008324 	.word	0x08008324
 8005cd8:	08008324 	.word	0x08008324
 8005cdc:	08008324 	.word	0x08008324
 8005ce0:	08008328 	.word	0x08008328

08005ce4 <__retarget_lock_init_recursive>:
 8005ce4:	4770      	bx	lr

08005ce6 <__retarget_lock_acquire_recursive>:
 8005ce6:	4770      	bx	lr

08005ce8 <__retarget_lock_release_recursive>:
 8005ce8:	4770      	bx	lr

08005cea <memchr>:
 8005cea:	4603      	mov	r3, r0
 8005cec:	b510      	push	{r4, lr}
 8005cee:	b2c9      	uxtb	r1, r1
 8005cf0:	4402      	add	r2, r0
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	d101      	bne.n	8005cfc <memchr+0x12>
 8005cf8:	2000      	movs	r0, #0
 8005cfa:	e003      	b.n	8005d04 <memchr+0x1a>
 8005cfc:	7804      	ldrb	r4, [r0, #0]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	428c      	cmp	r4, r1
 8005d02:	d1f6      	bne.n	8005cf2 <memchr+0x8>
 8005d04:	bd10      	pop	{r4, pc}

08005d06 <quorem>:
 8005d06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d0a:	6903      	ldr	r3, [r0, #16]
 8005d0c:	690c      	ldr	r4, [r1, #16]
 8005d0e:	4607      	mov	r7, r0
 8005d10:	42a3      	cmp	r3, r4
 8005d12:	db7e      	blt.n	8005e12 <quorem+0x10c>
 8005d14:	3c01      	subs	r4, #1
 8005d16:	00a3      	lsls	r3, r4, #2
 8005d18:	f100 0514 	add.w	r5, r0, #20
 8005d1c:	f101 0814 	add.w	r8, r1, #20
 8005d20:	9300      	str	r3, [sp, #0]
 8005d22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d26:	9301      	str	r3, [sp, #4]
 8005d28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d30:	3301      	adds	r3, #1
 8005d32:	429a      	cmp	r2, r3
 8005d34:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d3c:	d32e      	bcc.n	8005d9c <quorem+0x96>
 8005d3e:	f04f 0a00 	mov.w	sl, #0
 8005d42:	46c4      	mov	ip, r8
 8005d44:	46ae      	mov	lr, r5
 8005d46:	46d3      	mov	fp, sl
 8005d48:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d4c:	b298      	uxth	r0, r3
 8005d4e:	fb06 a000 	mla	r0, r6, r0, sl
 8005d52:	0c1b      	lsrs	r3, r3, #16
 8005d54:	0c02      	lsrs	r2, r0, #16
 8005d56:	fb06 2303 	mla	r3, r6, r3, r2
 8005d5a:	f8de 2000 	ldr.w	r2, [lr]
 8005d5e:	b280      	uxth	r0, r0
 8005d60:	b292      	uxth	r2, r2
 8005d62:	1a12      	subs	r2, r2, r0
 8005d64:	445a      	add	r2, fp
 8005d66:	f8de 0000 	ldr.w	r0, [lr]
 8005d6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005d74:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005d78:	b292      	uxth	r2, r2
 8005d7a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d7e:	45e1      	cmp	r9, ip
 8005d80:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005d84:	f84e 2b04 	str.w	r2, [lr], #4
 8005d88:	d2de      	bcs.n	8005d48 <quorem+0x42>
 8005d8a:	9b00      	ldr	r3, [sp, #0]
 8005d8c:	58eb      	ldr	r3, [r5, r3]
 8005d8e:	b92b      	cbnz	r3, 8005d9c <quorem+0x96>
 8005d90:	9b01      	ldr	r3, [sp, #4]
 8005d92:	3b04      	subs	r3, #4
 8005d94:	429d      	cmp	r5, r3
 8005d96:	461a      	mov	r2, r3
 8005d98:	d32f      	bcc.n	8005dfa <quorem+0xf4>
 8005d9a:	613c      	str	r4, [r7, #16]
 8005d9c:	4638      	mov	r0, r7
 8005d9e:	f001 f97f 	bl	80070a0 <__mcmp>
 8005da2:	2800      	cmp	r0, #0
 8005da4:	db25      	blt.n	8005df2 <quorem+0xec>
 8005da6:	4629      	mov	r1, r5
 8005da8:	2000      	movs	r0, #0
 8005daa:	f858 2b04 	ldr.w	r2, [r8], #4
 8005dae:	f8d1 c000 	ldr.w	ip, [r1]
 8005db2:	fa1f fe82 	uxth.w	lr, r2
 8005db6:	fa1f f38c 	uxth.w	r3, ip
 8005dba:	eba3 030e 	sub.w	r3, r3, lr
 8005dbe:	4403      	add	r3, r0
 8005dc0:	0c12      	lsrs	r2, r2, #16
 8005dc2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005dc6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dd0:	45c1      	cmp	r9, r8
 8005dd2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005dd6:	f841 3b04 	str.w	r3, [r1], #4
 8005dda:	d2e6      	bcs.n	8005daa <quorem+0xa4>
 8005ddc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005de0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005de4:	b922      	cbnz	r2, 8005df0 <quorem+0xea>
 8005de6:	3b04      	subs	r3, #4
 8005de8:	429d      	cmp	r5, r3
 8005dea:	461a      	mov	r2, r3
 8005dec:	d30b      	bcc.n	8005e06 <quorem+0x100>
 8005dee:	613c      	str	r4, [r7, #16]
 8005df0:	3601      	adds	r6, #1
 8005df2:	4630      	mov	r0, r6
 8005df4:	b003      	add	sp, #12
 8005df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dfa:	6812      	ldr	r2, [r2, #0]
 8005dfc:	3b04      	subs	r3, #4
 8005dfe:	2a00      	cmp	r2, #0
 8005e00:	d1cb      	bne.n	8005d9a <quorem+0x94>
 8005e02:	3c01      	subs	r4, #1
 8005e04:	e7c6      	b.n	8005d94 <quorem+0x8e>
 8005e06:	6812      	ldr	r2, [r2, #0]
 8005e08:	3b04      	subs	r3, #4
 8005e0a:	2a00      	cmp	r2, #0
 8005e0c:	d1ef      	bne.n	8005dee <quorem+0xe8>
 8005e0e:	3c01      	subs	r4, #1
 8005e10:	e7ea      	b.n	8005de8 <quorem+0xe2>
 8005e12:	2000      	movs	r0, #0
 8005e14:	e7ee      	b.n	8005df4 <quorem+0xee>
	...

08005e18 <_dtoa_r>:
 8005e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e1c:	4614      	mov	r4, r2
 8005e1e:	461d      	mov	r5, r3
 8005e20:	69c7      	ldr	r7, [r0, #28]
 8005e22:	b097      	sub	sp, #92	@ 0x5c
 8005e24:	4681      	mov	r9, r0
 8005e26:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005e2a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005e2c:	b97f      	cbnz	r7, 8005e4e <_dtoa_r+0x36>
 8005e2e:	2010      	movs	r0, #16
 8005e30:	f000 fe0e 	bl	8006a50 <malloc>
 8005e34:	4602      	mov	r2, r0
 8005e36:	f8c9 001c 	str.w	r0, [r9, #28]
 8005e3a:	b920      	cbnz	r0, 8005e46 <_dtoa_r+0x2e>
 8005e3c:	21ef      	movs	r1, #239	@ 0xef
 8005e3e:	4bac      	ldr	r3, [pc, #688]	@ (80060f0 <_dtoa_r+0x2d8>)
 8005e40:	48ac      	ldr	r0, [pc, #688]	@ (80060f4 <_dtoa_r+0x2dc>)
 8005e42:	f001 fc6d 	bl	8007720 <__assert_func>
 8005e46:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005e4a:	6007      	str	r7, [r0, #0]
 8005e4c:	60c7      	str	r7, [r0, #12]
 8005e4e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e52:	6819      	ldr	r1, [r3, #0]
 8005e54:	b159      	cbz	r1, 8005e6e <_dtoa_r+0x56>
 8005e56:	685a      	ldr	r2, [r3, #4]
 8005e58:	2301      	movs	r3, #1
 8005e5a:	4093      	lsls	r3, r2
 8005e5c:	604a      	str	r2, [r1, #4]
 8005e5e:	608b      	str	r3, [r1, #8]
 8005e60:	4648      	mov	r0, r9
 8005e62:	f000 feeb 	bl	8006c3c <_Bfree>
 8005e66:	2200      	movs	r2, #0
 8005e68:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e6c:	601a      	str	r2, [r3, #0]
 8005e6e:	1e2b      	subs	r3, r5, #0
 8005e70:	bfaf      	iteee	ge
 8005e72:	2300      	movge	r3, #0
 8005e74:	2201      	movlt	r2, #1
 8005e76:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005e7a:	9307      	strlt	r3, [sp, #28]
 8005e7c:	bfa8      	it	ge
 8005e7e:	6033      	strge	r3, [r6, #0]
 8005e80:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005e84:	4b9c      	ldr	r3, [pc, #624]	@ (80060f8 <_dtoa_r+0x2e0>)
 8005e86:	bfb8      	it	lt
 8005e88:	6032      	strlt	r2, [r6, #0]
 8005e8a:	ea33 0308 	bics.w	r3, r3, r8
 8005e8e:	d112      	bne.n	8005eb6 <_dtoa_r+0x9e>
 8005e90:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005e94:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005e96:	6013      	str	r3, [r2, #0]
 8005e98:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005e9c:	4323      	orrs	r3, r4
 8005e9e:	f000 855e 	beq.w	800695e <_dtoa_r+0xb46>
 8005ea2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ea4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80060fc <_dtoa_r+0x2e4>
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f000 8560 	beq.w	800696e <_dtoa_r+0xb56>
 8005eae:	f10a 0303 	add.w	r3, sl, #3
 8005eb2:	f000 bd5a 	b.w	800696a <_dtoa_r+0xb52>
 8005eb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005eba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005ebe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	f7fa fd6f 	bl	80009a8 <__aeabi_dcmpeq>
 8005eca:	4607      	mov	r7, r0
 8005ecc:	b158      	cbz	r0, 8005ee6 <_dtoa_r+0xce>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005ed2:	6013      	str	r3, [r2, #0]
 8005ed4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ed6:	b113      	cbz	r3, 8005ede <_dtoa_r+0xc6>
 8005ed8:	4b89      	ldr	r3, [pc, #548]	@ (8006100 <_dtoa_r+0x2e8>)
 8005eda:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005edc:	6013      	str	r3, [r2, #0]
 8005ede:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006104 <_dtoa_r+0x2ec>
 8005ee2:	f000 bd44 	b.w	800696e <_dtoa_r+0xb56>
 8005ee6:	ab14      	add	r3, sp, #80	@ 0x50
 8005ee8:	9301      	str	r3, [sp, #4]
 8005eea:	ab15      	add	r3, sp, #84	@ 0x54
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	4648      	mov	r0, r9
 8005ef0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005ef4:	f001 f984 	bl	8007200 <__d2b>
 8005ef8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005efc:	9003      	str	r0, [sp, #12]
 8005efe:	2e00      	cmp	r6, #0
 8005f00:	d078      	beq.n	8005ff4 <_dtoa_r+0x1dc>
 8005f02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f08:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f10:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005f14:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005f18:	9712      	str	r7, [sp, #72]	@ 0x48
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	4b7a      	ldr	r3, [pc, #488]	@ (8006108 <_dtoa_r+0x2f0>)
 8005f20:	f7fa f922 	bl	8000168 <__aeabi_dsub>
 8005f24:	a36c      	add	r3, pc, #432	@ (adr r3, 80060d8 <_dtoa_r+0x2c0>)
 8005f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2a:	f7fa fad5 	bl	80004d8 <__aeabi_dmul>
 8005f2e:	a36c      	add	r3, pc, #432	@ (adr r3, 80060e0 <_dtoa_r+0x2c8>)
 8005f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f34:	f7fa f91a 	bl	800016c <__adddf3>
 8005f38:	4604      	mov	r4, r0
 8005f3a:	4630      	mov	r0, r6
 8005f3c:	460d      	mov	r5, r1
 8005f3e:	f7fa fa61 	bl	8000404 <__aeabi_i2d>
 8005f42:	a369      	add	r3, pc, #420	@ (adr r3, 80060e8 <_dtoa_r+0x2d0>)
 8005f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f48:	f7fa fac6 	bl	80004d8 <__aeabi_dmul>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	460b      	mov	r3, r1
 8005f50:	4620      	mov	r0, r4
 8005f52:	4629      	mov	r1, r5
 8005f54:	f7fa f90a 	bl	800016c <__adddf3>
 8005f58:	4604      	mov	r4, r0
 8005f5a:	460d      	mov	r5, r1
 8005f5c:	f7fa fd6c 	bl	8000a38 <__aeabi_d2iz>
 8005f60:	2200      	movs	r2, #0
 8005f62:	4607      	mov	r7, r0
 8005f64:	2300      	movs	r3, #0
 8005f66:	4620      	mov	r0, r4
 8005f68:	4629      	mov	r1, r5
 8005f6a:	f7fa fd27 	bl	80009bc <__aeabi_dcmplt>
 8005f6e:	b140      	cbz	r0, 8005f82 <_dtoa_r+0x16a>
 8005f70:	4638      	mov	r0, r7
 8005f72:	f7fa fa47 	bl	8000404 <__aeabi_i2d>
 8005f76:	4622      	mov	r2, r4
 8005f78:	462b      	mov	r3, r5
 8005f7a:	f7fa fd15 	bl	80009a8 <__aeabi_dcmpeq>
 8005f7e:	b900      	cbnz	r0, 8005f82 <_dtoa_r+0x16a>
 8005f80:	3f01      	subs	r7, #1
 8005f82:	2f16      	cmp	r7, #22
 8005f84:	d854      	bhi.n	8006030 <_dtoa_r+0x218>
 8005f86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f8a:	4b60      	ldr	r3, [pc, #384]	@ (800610c <_dtoa_r+0x2f4>)
 8005f8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f94:	f7fa fd12 	bl	80009bc <__aeabi_dcmplt>
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	d04b      	beq.n	8006034 <_dtoa_r+0x21c>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	3f01      	subs	r7, #1
 8005fa0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005fa2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fa4:	1b9b      	subs	r3, r3, r6
 8005fa6:	1e5a      	subs	r2, r3, #1
 8005fa8:	bf49      	itett	mi
 8005faa:	f1c3 0301 	rsbmi	r3, r3, #1
 8005fae:	2300      	movpl	r3, #0
 8005fb0:	9304      	strmi	r3, [sp, #16]
 8005fb2:	2300      	movmi	r3, #0
 8005fb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fb6:	bf54      	ite	pl
 8005fb8:	9304      	strpl	r3, [sp, #16]
 8005fba:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005fbc:	2f00      	cmp	r7, #0
 8005fbe:	db3b      	blt.n	8006038 <_dtoa_r+0x220>
 8005fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fc2:	970e      	str	r7, [sp, #56]	@ 0x38
 8005fc4:	443b      	add	r3, r7
 8005fc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fc8:	2300      	movs	r3, #0
 8005fca:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fcc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fce:	2b09      	cmp	r3, #9
 8005fd0:	d865      	bhi.n	800609e <_dtoa_r+0x286>
 8005fd2:	2b05      	cmp	r3, #5
 8005fd4:	bfc4      	itt	gt
 8005fd6:	3b04      	subgt	r3, #4
 8005fd8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005fda:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fdc:	bfc8      	it	gt
 8005fde:	2400      	movgt	r4, #0
 8005fe0:	f1a3 0302 	sub.w	r3, r3, #2
 8005fe4:	bfd8      	it	le
 8005fe6:	2401      	movle	r4, #1
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d864      	bhi.n	80060b6 <_dtoa_r+0x29e>
 8005fec:	e8df f003 	tbb	[pc, r3]
 8005ff0:	2c385553 	.word	0x2c385553
 8005ff4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005ff8:	441e      	add	r6, r3
 8005ffa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005ffe:	2b20      	cmp	r3, #32
 8006000:	bfc1      	itttt	gt
 8006002:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006006:	fa08 f803 	lslgt.w	r8, r8, r3
 800600a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800600e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006012:	bfd6      	itet	le
 8006014:	f1c3 0320 	rsble	r3, r3, #32
 8006018:	ea48 0003 	orrgt.w	r0, r8, r3
 800601c:	fa04 f003 	lslle.w	r0, r4, r3
 8006020:	f7fa f9e0 	bl	80003e4 <__aeabi_ui2d>
 8006024:	2201      	movs	r2, #1
 8006026:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800602a:	3e01      	subs	r6, #1
 800602c:	9212      	str	r2, [sp, #72]	@ 0x48
 800602e:	e774      	b.n	8005f1a <_dtoa_r+0x102>
 8006030:	2301      	movs	r3, #1
 8006032:	e7b5      	b.n	8005fa0 <_dtoa_r+0x188>
 8006034:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006036:	e7b4      	b.n	8005fa2 <_dtoa_r+0x18a>
 8006038:	9b04      	ldr	r3, [sp, #16]
 800603a:	1bdb      	subs	r3, r3, r7
 800603c:	9304      	str	r3, [sp, #16]
 800603e:	427b      	negs	r3, r7
 8006040:	930a      	str	r3, [sp, #40]	@ 0x28
 8006042:	2300      	movs	r3, #0
 8006044:	930e      	str	r3, [sp, #56]	@ 0x38
 8006046:	e7c1      	b.n	8005fcc <_dtoa_r+0x1b4>
 8006048:	2301      	movs	r3, #1
 800604a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800604c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800604e:	eb07 0b03 	add.w	fp, r7, r3
 8006052:	f10b 0301 	add.w	r3, fp, #1
 8006056:	2b01      	cmp	r3, #1
 8006058:	9308      	str	r3, [sp, #32]
 800605a:	bfb8      	it	lt
 800605c:	2301      	movlt	r3, #1
 800605e:	e006      	b.n	800606e <_dtoa_r+0x256>
 8006060:	2301      	movs	r3, #1
 8006062:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006064:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006066:	2b00      	cmp	r3, #0
 8006068:	dd28      	ble.n	80060bc <_dtoa_r+0x2a4>
 800606a:	469b      	mov	fp, r3
 800606c:	9308      	str	r3, [sp, #32]
 800606e:	2100      	movs	r1, #0
 8006070:	2204      	movs	r2, #4
 8006072:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006076:	f102 0514 	add.w	r5, r2, #20
 800607a:	429d      	cmp	r5, r3
 800607c:	d926      	bls.n	80060cc <_dtoa_r+0x2b4>
 800607e:	6041      	str	r1, [r0, #4]
 8006080:	4648      	mov	r0, r9
 8006082:	f000 fd9b 	bl	8006bbc <_Balloc>
 8006086:	4682      	mov	sl, r0
 8006088:	2800      	cmp	r0, #0
 800608a:	d143      	bne.n	8006114 <_dtoa_r+0x2fc>
 800608c:	4602      	mov	r2, r0
 800608e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006092:	4b1f      	ldr	r3, [pc, #124]	@ (8006110 <_dtoa_r+0x2f8>)
 8006094:	e6d4      	b.n	8005e40 <_dtoa_r+0x28>
 8006096:	2300      	movs	r3, #0
 8006098:	e7e3      	b.n	8006062 <_dtoa_r+0x24a>
 800609a:	2300      	movs	r3, #0
 800609c:	e7d5      	b.n	800604a <_dtoa_r+0x232>
 800609e:	2401      	movs	r4, #1
 80060a0:	2300      	movs	r3, #0
 80060a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80060a4:	9320      	str	r3, [sp, #128]	@ 0x80
 80060a6:	f04f 3bff 	mov.w	fp, #4294967295
 80060aa:	2200      	movs	r2, #0
 80060ac:	2312      	movs	r3, #18
 80060ae:	f8cd b020 	str.w	fp, [sp, #32]
 80060b2:	9221      	str	r2, [sp, #132]	@ 0x84
 80060b4:	e7db      	b.n	800606e <_dtoa_r+0x256>
 80060b6:	2301      	movs	r3, #1
 80060b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060ba:	e7f4      	b.n	80060a6 <_dtoa_r+0x28e>
 80060bc:	f04f 0b01 	mov.w	fp, #1
 80060c0:	465b      	mov	r3, fp
 80060c2:	f8cd b020 	str.w	fp, [sp, #32]
 80060c6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80060ca:	e7d0      	b.n	800606e <_dtoa_r+0x256>
 80060cc:	3101      	adds	r1, #1
 80060ce:	0052      	lsls	r2, r2, #1
 80060d0:	e7d1      	b.n	8006076 <_dtoa_r+0x25e>
 80060d2:	bf00      	nop
 80060d4:	f3af 8000 	nop.w
 80060d8:	636f4361 	.word	0x636f4361
 80060dc:	3fd287a7 	.word	0x3fd287a7
 80060e0:	8b60c8b3 	.word	0x8b60c8b3
 80060e4:	3fc68a28 	.word	0x3fc68a28
 80060e8:	509f79fb 	.word	0x509f79fb
 80060ec:	3fd34413 	.word	0x3fd34413
 80060f0:	08007fe7 	.word	0x08007fe7
 80060f4:	08007ffe 	.word	0x08007ffe
 80060f8:	7ff00000 	.word	0x7ff00000
 80060fc:	08007fe3 	.word	0x08007fe3
 8006100:	08007fb7 	.word	0x08007fb7
 8006104:	08007fb6 	.word	0x08007fb6
 8006108:	3ff80000 	.word	0x3ff80000
 800610c:	08008150 	.word	0x08008150
 8006110:	08008056 	.word	0x08008056
 8006114:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006118:	6018      	str	r0, [r3, #0]
 800611a:	9b08      	ldr	r3, [sp, #32]
 800611c:	2b0e      	cmp	r3, #14
 800611e:	f200 80a1 	bhi.w	8006264 <_dtoa_r+0x44c>
 8006122:	2c00      	cmp	r4, #0
 8006124:	f000 809e 	beq.w	8006264 <_dtoa_r+0x44c>
 8006128:	2f00      	cmp	r7, #0
 800612a:	dd33      	ble.n	8006194 <_dtoa_r+0x37c>
 800612c:	4b9c      	ldr	r3, [pc, #624]	@ (80063a0 <_dtoa_r+0x588>)
 800612e:	f007 020f 	and.w	r2, r7, #15
 8006132:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006136:	05f8      	lsls	r0, r7, #23
 8006138:	e9d3 3400 	ldrd	r3, r4, [r3]
 800613c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006140:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006144:	d516      	bpl.n	8006174 <_dtoa_r+0x35c>
 8006146:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800614a:	4b96      	ldr	r3, [pc, #600]	@ (80063a4 <_dtoa_r+0x58c>)
 800614c:	2603      	movs	r6, #3
 800614e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006152:	f7fa faeb 	bl	800072c <__aeabi_ddiv>
 8006156:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800615a:	f004 040f 	and.w	r4, r4, #15
 800615e:	4d91      	ldr	r5, [pc, #580]	@ (80063a4 <_dtoa_r+0x58c>)
 8006160:	b954      	cbnz	r4, 8006178 <_dtoa_r+0x360>
 8006162:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006166:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800616a:	f7fa fadf 	bl	800072c <__aeabi_ddiv>
 800616e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006172:	e028      	b.n	80061c6 <_dtoa_r+0x3ae>
 8006174:	2602      	movs	r6, #2
 8006176:	e7f2      	b.n	800615e <_dtoa_r+0x346>
 8006178:	07e1      	lsls	r1, r4, #31
 800617a:	d508      	bpl.n	800618e <_dtoa_r+0x376>
 800617c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006180:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006184:	f7fa f9a8 	bl	80004d8 <__aeabi_dmul>
 8006188:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800618c:	3601      	adds	r6, #1
 800618e:	1064      	asrs	r4, r4, #1
 8006190:	3508      	adds	r5, #8
 8006192:	e7e5      	b.n	8006160 <_dtoa_r+0x348>
 8006194:	f000 80af 	beq.w	80062f6 <_dtoa_r+0x4de>
 8006198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800619c:	427c      	negs	r4, r7
 800619e:	4b80      	ldr	r3, [pc, #512]	@ (80063a0 <_dtoa_r+0x588>)
 80061a0:	f004 020f 	and.w	r2, r4, #15
 80061a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ac:	f7fa f994 	bl	80004d8 <__aeabi_dmul>
 80061b0:	2602      	movs	r6, #2
 80061b2:	2300      	movs	r3, #0
 80061b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061b8:	4d7a      	ldr	r5, [pc, #488]	@ (80063a4 <_dtoa_r+0x58c>)
 80061ba:	1124      	asrs	r4, r4, #4
 80061bc:	2c00      	cmp	r4, #0
 80061be:	f040 808f 	bne.w	80062e0 <_dtoa_r+0x4c8>
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1d3      	bne.n	800616e <_dtoa_r+0x356>
 80061c6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80061ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f000 8094 	beq.w	80062fa <_dtoa_r+0x4e2>
 80061d2:	2200      	movs	r2, #0
 80061d4:	4620      	mov	r0, r4
 80061d6:	4629      	mov	r1, r5
 80061d8:	4b73      	ldr	r3, [pc, #460]	@ (80063a8 <_dtoa_r+0x590>)
 80061da:	f7fa fbef 	bl	80009bc <__aeabi_dcmplt>
 80061de:	2800      	cmp	r0, #0
 80061e0:	f000 808b 	beq.w	80062fa <_dtoa_r+0x4e2>
 80061e4:	9b08      	ldr	r3, [sp, #32]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	f000 8087 	beq.w	80062fa <_dtoa_r+0x4e2>
 80061ec:	f1bb 0f00 	cmp.w	fp, #0
 80061f0:	dd34      	ble.n	800625c <_dtoa_r+0x444>
 80061f2:	4620      	mov	r0, r4
 80061f4:	2200      	movs	r2, #0
 80061f6:	4629      	mov	r1, r5
 80061f8:	4b6c      	ldr	r3, [pc, #432]	@ (80063ac <_dtoa_r+0x594>)
 80061fa:	f7fa f96d 	bl	80004d8 <__aeabi_dmul>
 80061fe:	465c      	mov	r4, fp
 8006200:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006204:	f107 38ff 	add.w	r8, r7, #4294967295
 8006208:	3601      	adds	r6, #1
 800620a:	4630      	mov	r0, r6
 800620c:	f7fa f8fa 	bl	8000404 <__aeabi_i2d>
 8006210:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006214:	f7fa f960 	bl	80004d8 <__aeabi_dmul>
 8006218:	2200      	movs	r2, #0
 800621a:	4b65      	ldr	r3, [pc, #404]	@ (80063b0 <_dtoa_r+0x598>)
 800621c:	f7f9 ffa6 	bl	800016c <__adddf3>
 8006220:	4605      	mov	r5, r0
 8006222:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006226:	2c00      	cmp	r4, #0
 8006228:	d16a      	bne.n	8006300 <_dtoa_r+0x4e8>
 800622a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800622e:	2200      	movs	r2, #0
 8006230:	4b60      	ldr	r3, [pc, #384]	@ (80063b4 <_dtoa_r+0x59c>)
 8006232:	f7f9 ff99 	bl	8000168 <__aeabi_dsub>
 8006236:	4602      	mov	r2, r0
 8006238:	460b      	mov	r3, r1
 800623a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800623e:	462a      	mov	r2, r5
 8006240:	4633      	mov	r3, r6
 8006242:	f7fa fbd9 	bl	80009f8 <__aeabi_dcmpgt>
 8006246:	2800      	cmp	r0, #0
 8006248:	f040 8298 	bne.w	800677c <_dtoa_r+0x964>
 800624c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006250:	462a      	mov	r2, r5
 8006252:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006256:	f7fa fbb1 	bl	80009bc <__aeabi_dcmplt>
 800625a:	bb38      	cbnz	r0, 80062ac <_dtoa_r+0x494>
 800625c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006260:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006264:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006266:	2b00      	cmp	r3, #0
 8006268:	f2c0 8157 	blt.w	800651a <_dtoa_r+0x702>
 800626c:	2f0e      	cmp	r7, #14
 800626e:	f300 8154 	bgt.w	800651a <_dtoa_r+0x702>
 8006272:	4b4b      	ldr	r3, [pc, #300]	@ (80063a0 <_dtoa_r+0x588>)
 8006274:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006278:	e9d3 3400 	ldrd	r3, r4, [r3]
 800627c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006280:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006282:	2b00      	cmp	r3, #0
 8006284:	f280 80e5 	bge.w	8006452 <_dtoa_r+0x63a>
 8006288:	9b08      	ldr	r3, [sp, #32]
 800628a:	2b00      	cmp	r3, #0
 800628c:	f300 80e1 	bgt.w	8006452 <_dtoa_r+0x63a>
 8006290:	d10c      	bne.n	80062ac <_dtoa_r+0x494>
 8006292:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006296:	2200      	movs	r2, #0
 8006298:	4b46      	ldr	r3, [pc, #280]	@ (80063b4 <_dtoa_r+0x59c>)
 800629a:	f7fa f91d 	bl	80004d8 <__aeabi_dmul>
 800629e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062a2:	f7fa fb9f 	bl	80009e4 <__aeabi_dcmpge>
 80062a6:	2800      	cmp	r0, #0
 80062a8:	f000 8266 	beq.w	8006778 <_dtoa_r+0x960>
 80062ac:	2400      	movs	r4, #0
 80062ae:	4625      	mov	r5, r4
 80062b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062b2:	4656      	mov	r6, sl
 80062b4:	ea6f 0803 	mvn.w	r8, r3
 80062b8:	2700      	movs	r7, #0
 80062ba:	4621      	mov	r1, r4
 80062bc:	4648      	mov	r0, r9
 80062be:	f000 fcbd 	bl	8006c3c <_Bfree>
 80062c2:	2d00      	cmp	r5, #0
 80062c4:	f000 80bd 	beq.w	8006442 <_dtoa_r+0x62a>
 80062c8:	b12f      	cbz	r7, 80062d6 <_dtoa_r+0x4be>
 80062ca:	42af      	cmp	r7, r5
 80062cc:	d003      	beq.n	80062d6 <_dtoa_r+0x4be>
 80062ce:	4639      	mov	r1, r7
 80062d0:	4648      	mov	r0, r9
 80062d2:	f000 fcb3 	bl	8006c3c <_Bfree>
 80062d6:	4629      	mov	r1, r5
 80062d8:	4648      	mov	r0, r9
 80062da:	f000 fcaf 	bl	8006c3c <_Bfree>
 80062de:	e0b0      	b.n	8006442 <_dtoa_r+0x62a>
 80062e0:	07e2      	lsls	r2, r4, #31
 80062e2:	d505      	bpl.n	80062f0 <_dtoa_r+0x4d8>
 80062e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062e8:	f7fa f8f6 	bl	80004d8 <__aeabi_dmul>
 80062ec:	2301      	movs	r3, #1
 80062ee:	3601      	adds	r6, #1
 80062f0:	1064      	asrs	r4, r4, #1
 80062f2:	3508      	adds	r5, #8
 80062f4:	e762      	b.n	80061bc <_dtoa_r+0x3a4>
 80062f6:	2602      	movs	r6, #2
 80062f8:	e765      	b.n	80061c6 <_dtoa_r+0x3ae>
 80062fa:	46b8      	mov	r8, r7
 80062fc:	9c08      	ldr	r4, [sp, #32]
 80062fe:	e784      	b.n	800620a <_dtoa_r+0x3f2>
 8006300:	4b27      	ldr	r3, [pc, #156]	@ (80063a0 <_dtoa_r+0x588>)
 8006302:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006304:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006308:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800630c:	4454      	add	r4, sl
 800630e:	2900      	cmp	r1, #0
 8006310:	d054      	beq.n	80063bc <_dtoa_r+0x5a4>
 8006312:	2000      	movs	r0, #0
 8006314:	4928      	ldr	r1, [pc, #160]	@ (80063b8 <_dtoa_r+0x5a0>)
 8006316:	f7fa fa09 	bl	800072c <__aeabi_ddiv>
 800631a:	4633      	mov	r3, r6
 800631c:	462a      	mov	r2, r5
 800631e:	f7f9 ff23 	bl	8000168 <__aeabi_dsub>
 8006322:	4656      	mov	r6, sl
 8006324:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006328:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800632c:	f7fa fb84 	bl	8000a38 <__aeabi_d2iz>
 8006330:	4605      	mov	r5, r0
 8006332:	f7fa f867 	bl	8000404 <__aeabi_i2d>
 8006336:	4602      	mov	r2, r0
 8006338:	460b      	mov	r3, r1
 800633a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800633e:	f7f9 ff13 	bl	8000168 <__aeabi_dsub>
 8006342:	4602      	mov	r2, r0
 8006344:	460b      	mov	r3, r1
 8006346:	3530      	adds	r5, #48	@ 0x30
 8006348:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800634c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006350:	f806 5b01 	strb.w	r5, [r6], #1
 8006354:	f7fa fb32 	bl	80009bc <__aeabi_dcmplt>
 8006358:	2800      	cmp	r0, #0
 800635a:	d172      	bne.n	8006442 <_dtoa_r+0x62a>
 800635c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006360:	2000      	movs	r0, #0
 8006362:	4911      	ldr	r1, [pc, #68]	@ (80063a8 <_dtoa_r+0x590>)
 8006364:	f7f9 ff00 	bl	8000168 <__aeabi_dsub>
 8006368:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800636c:	f7fa fb26 	bl	80009bc <__aeabi_dcmplt>
 8006370:	2800      	cmp	r0, #0
 8006372:	f040 80b4 	bne.w	80064de <_dtoa_r+0x6c6>
 8006376:	42a6      	cmp	r6, r4
 8006378:	f43f af70 	beq.w	800625c <_dtoa_r+0x444>
 800637c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006380:	2200      	movs	r2, #0
 8006382:	4b0a      	ldr	r3, [pc, #40]	@ (80063ac <_dtoa_r+0x594>)
 8006384:	f7fa f8a8 	bl	80004d8 <__aeabi_dmul>
 8006388:	2200      	movs	r2, #0
 800638a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800638e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006392:	4b06      	ldr	r3, [pc, #24]	@ (80063ac <_dtoa_r+0x594>)
 8006394:	f7fa f8a0 	bl	80004d8 <__aeabi_dmul>
 8006398:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800639c:	e7c4      	b.n	8006328 <_dtoa_r+0x510>
 800639e:	bf00      	nop
 80063a0:	08008150 	.word	0x08008150
 80063a4:	08008128 	.word	0x08008128
 80063a8:	3ff00000 	.word	0x3ff00000
 80063ac:	40240000 	.word	0x40240000
 80063b0:	401c0000 	.word	0x401c0000
 80063b4:	40140000 	.word	0x40140000
 80063b8:	3fe00000 	.word	0x3fe00000
 80063bc:	4631      	mov	r1, r6
 80063be:	4628      	mov	r0, r5
 80063c0:	f7fa f88a 	bl	80004d8 <__aeabi_dmul>
 80063c4:	4656      	mov	r6, sl
 80063c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063ca:	9413      	str	r4, [sp, #76]	@ 0x4c
 80063cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063d0:	f7fa fb32 	bl	8000a38 <__aeabi_d2iz>
 80063d4:	4605      	mov	r5, r0
 80063d6:	f7fa f815 	bl	8000404 <__aeabi_i2d>
 80063da:	4602      	mov	r2, r0
 80063dc:	460b      	mov	r3, r1
 80063de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063e2:	f7f9 fec1 	bl	8000168 <__aeabi_dsub>
 80063e6:	4602      	mov	r2, r0
 80063e8:	460b      	mov	r3, r1
 80063ea:	3530      	adds	r5, #48	@ 0x30
 80063ec:	f806 5b01 	strb.w	r5, [r6], #1
 80063f0:	42a6      	cmp	r6, r4
 80063f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80063f6:	f04f 0200 	mov.w	r2, #0
 80063fa:	d124      	bne.n	8006446 <_dtoa_r+0x62e>
 80063fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006400:	4bae      	ldr	r3, [pc, #696]	@ (80066bc <_dtoa_r+0x8a4>)
 8006402:	f7f9 feb3 	bl	800016c <__adddf3>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800640e:	f7fa faf3 	bl	80009f8 <__aeabi_dcmpgt>
 8006412:	2800      	cmp	r0, #0
 8006414:	d163      	bne.n	80064de <_dtoa_r+0x6c6>
 8006416:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800641a:	2000      	movs	r0, #0
 800641c:	49a7      	ldr	r1, [pc, #668]	@ (80066bc <_dtoa_r+0x8a4>)
 800641e:	f7f9 fea3 	bl	8000168 <__aeabi_dsub>
 8006422:	4602      	mov	r2, r0
 8006424:	460b      	mov	r3, r1
 8006426:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800642a:	f7fa fac7 	bl	80009bc <__aeabi_dcmplt>
 800642e:	2800      	cmp	r0, #0
 8006430:	f43f af14 	beq.w	800625c <_dtoa_r+0x444>
 8006434:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006436:	1e73      	subs	r3, r6, #1
 8006438:	9313      	str	r3, [sp, #76]	@ 0x4c
 800643a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800643e:	2b30      	cmp	r3, #48	@ 0x30
 8006440:	d0f8      	beq.n	8006434 <_dtoa_r+0x61c>
 8006442:	4647      	mov	r7, r8
 8006444:	e03b      	b.n	80064be <_dtoa_r+0x6a6>
 8006446:	4b9e      	ldr	r3, [pc, #632]	@ (80066c0 <_dtoa_r+0x8a8>)
 8006448:	f7fa f846 	bl	80004d8 <__aeabi_dmul>
 800644c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006450:	e7bc      	b.n	80063cc <_dtoa_r+0x5b4>
 8006452:	4656      	mov	r6, sl
 8006454:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006458:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800645c:	4620      	mov	r0, r4
 800645e:	4629      	mov	r1, r5
 8006460:	f7fa f964 	bl	800072c <__aeabi_ddiv>
 8006464:	f7fa fae8 	bl	8000a38 <__aeabi_d2iz>
 8006468:	4680      	mov	r8, r0
 800646a:	f7f9 ffcb 	bl	8000404 <__aeabi_i2d>
 800646e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006472:	f7fa f831 	bl	80004d8 <__aeabi_dmul>
 8006476:	4602      	mov	r2, r0
 8006478:	460b      	mov	r3, r1
 800647a:	4620      	mov	r0, r4
 800647c:	4629      	mov	r1, r5
 800647e:	f7f9 fe73 	bl	8000168 <__aeabi_dsub>
 8006482:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006486:	9d08      	ldr	r5, [sp, #32]
 8006488:	f806 4b01 	strb.w	r4, [r6], #1
 800648c:	eba6 040a 	sub.w	r4, r6, sl
 8006490:	42a5      	cmp	r5, r4
 8006492:	4602      	mov	r2, r0
 8006494:	460b      	mov	r3, r1
 8006496:	d133      	bne.n	8006500 <_dtoa_r+0x6e8>
 8006498:	f7f9 fe68 	bl	800016c <__adddf3>
 800649c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064a0:	4604      	mov	r4, r0
 80064a2:	460d      	mov	r5, r1
 80064a4:	f7fa faa8 	bl	80009f8 <__aeabi_dcmpgt>
 80064a8:	b9c0      	cbnz	r0, 80064dc <_dtoa_r+0x6c4>
 80064aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064ae:	4620      	mov	r0, r4
 80064b0:	4629      	mov	r1, r5
 80064b2:	f7fa fa79 	bl	80009a8 <__aeabi_dcmpeq>
 80064b6:	b110      	cbz	r0, 80064be <_dtoa_r+0x6a6>
 80064b8:	f018 0f01 	tst.w	r8, #1
 80064bc:	d10e      	bne.n	80064dc <_dtoa_r+0x6c4>
 80064be:	4648      	mov	r0, r9
 80064c0:	9903      	ldr	r1, [sp, #12]
 80064c2:	f000 fbbb 	bl	8006c3c <_Bfree>
 80064c6:	2300      	movs	r3, #0
 80064c8:	7033      	strb	r3, [r6, #0]
 80064ca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80064cc:	3701      	adds	r7, #1
 80064ce:	601f      	str	r7, [r3, #0]
 80064d0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f000 824b 	beq.w	800696e <_dtoa_r+0xb56>
 80064d8:	601e      	str	r6, [r3, #0]
 80064da:	e248      	b.n	800696e <_dtoa_r+0xb56>
 80064dc:	46b8      	mov	r8, r7
 80064de:	4633      	mov	r3, r6
 80064e0:	461e      	mov	r6, r3
 80064e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064e6:	2a39      	cmp	r2, #57	@ 0x39
 80064e8:	d106      	bne.n	80064f8 <_dtoa_r+0x6e0>
 80064ea:	459a      	cmp	sl, r3
 80064ec:	d1f8      	bne.n	80064e0 <_dtoa_r+0x6c8>
 80064ee:	2230      	movs	r2, #48	@ 0x30
 80064f0:	f108 0801 	add.w	r8, r8, #1
 80064f4:	f88a 2000 	strb.w	r2, [sl]
 80064f8:	781a      	ldrb	r2, [r3, #0]
 80064fa:	3201      	adds	r2, #1
 80064fc:	701a      	strb	r2, [r3, #0]
 80064fe:	e7a0      	b.n	8006442 <_dtoa_r+0x62a>
 8006500:	2200      	movs	r2, #0
 8006502:	4b6f      	ldr	r3, [pc, #444]	@ (80066c0 <_dtoa_r+0x8a8>)
 8006504:	f7f9 ffe8 	bl	80004d8 <__aeabi_dmul>
 8006508:	2200      	movs	r2, #0
 800650a:	2300      	movs	r3, #0
 800650c:	4604      	mov	r4, r0
 800650e:	460d      	mov	r5, r1
 8006510:	f7fa fa4a 	bl	80009a8 <__aeabi_dcmpeq>
 8006514:	2800      	cmp	r0, #0
 8006516:	d09f      	beq.n	8006458 <_dtoa_r+0x640>
 8006518:	e7d1      	b.n	80064be <_dtoa_r+0x6a6>
 800651a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800651c:	2a00      	cmp	r2, #0
 800651e:	f000 80ea 	beq.w	80066f6 <_dtoa_r+0x8de>
 8006522:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006524:	2a01      	cmp	r2, #1
 8006526:	f300 80cd 	bgt.w	80066c4 <_dtoa_r+0x8ac>
 800652a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800652c:	2a00      	cmp	r2, #0
 800652e:	f000 80c1 	beq.w	80066b4 <_dtoa_r+0x89c>
 8006532:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006536:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006538:	9e04      	ldr	r6, [sp, #16]
 800653a:	9a04      	ldr	r2, [sp, #16]
 800653c:	2101      	movs	r1, #1
 800653e:	441a      	add	r2, r3
 8006540:	9204      	str	r2, [sp, #16]
 8006542:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006544:	4648      	mov	r0, r9
 8006546:	441a      	add	r2, r3
 8006548:	9209      	str	r2, [sp, #36]	@ 0x24
 800654a:	f000 fc2b 	bl	8006da4 <__i2b>
 800654e:	4605      	mov	r5, r0
 8006550:	b166      	cbz	r6, 800656c <_dtoa_r+0x754>
 8006552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006554:	2b00      	cmp	r3, #0
 8006556:	dd09      	ble.n	800656c <_dtoa_r+0x754>
 8006558:	42b3      	cmp	r3, r6
 800655a:	bfa8      	it	ge
 800655c:	4633      	movge	r3, r6
 800655e:	9a04      	ldr	r2, [sp, #16]
 8006560:	1af6      	subs	r6, r6, r3
 8006562:	1ad2      	subs	r2, r2, r3
 8006564:	9204      	str	r2, [sp, #16]
 8006566:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	9309      	str	r3, [sp, #36]	@ 0x24
 800656c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800656e:	b30b      	cbz	r3, 80065b4 <_dtoa_r+0x79c>
 8006570:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006572:	2b00      	cmp	r3, #0
 8006574:	f000 80c6 	beq.w	8006704 <_dtoa_r+0x8ec>
 8006578:	2c00      	cmp	r4, #0
 800657a:	f000 80c0 	beq.w	80066fe <_dtoa_r+0x8e6>
 800657e:	4629      	mov	r1, r5
 8006580:	4622      	mov	r2, r4
 8006582:	4648      	mov	r0, r9
 8006584:	f000 fcc6 	bl	8006f14 <__pow5mult>
 8006588:	9a03      	ldr	r2, [sp, #12]
 800658a:	4601      	mov	r1, r0
 800658c:	4605      	mov	r5, r0
 800658e:	4648      	mov	r0, r9
 8006590:	f000 fc1e 	bl	8006dd0 <__multiply>
 8006594:	9903      	ldr	r1, [sp, #12]
 8006596:	4680      	mov	r8, r0
 8006598:	4648      	mov	r0, r9
 800659a:	f000 fb4f 	bl	8006c3c <_Bfree>
 800659e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065a0:	1b1b      	subs	r3, r3, r4
 80065a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80065a4:	f000 80b1 	beq.w	800670a <_dtoa_r+0x8f2>
 80065a8:	4641      	mov	r1, r8
 80065aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065ac:	4648      	mov	r0, r9
 80065ae:	f000 fcb1 	bl	8006f14 <__pow5mult>
 80065b2:	9003      	str	r0, [sp, #12]
 80065b4:	2101      	movs	r1, #1
 80065b6:	4648      	mov	r0, r9
 80065b8:	f000 fbf4 	bl	8006da4 <__i2b>
 80065bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065be:	4604      	mov	r4, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	f000 81d8 	beq.w	8006976 <_dtoa_r+0xb5e>
 80065c6:	461a      	mov	r2, r3
 80065c8:	4601      	mov	r1, r0
 80065ca:	4648      	mov	r0, r9
 80065cc:	f000 fca2 	bl	8006f14 <__pow5mult>
 80065d0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065d2:	4604      	mov	r4, r0
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	f300 809f 	bgt.w	8006718 <_dtoa_r+0x900>
 80065da:	9b06      	ldr	r3, [sp, #24]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	f040 8097 	bne.w	8006710 <_dtoa_r+0x8f8>
 80065e2:	9b07      	ldr	r3, [sp, #28]
 80065e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f040 8093 	bne.w	8006714 <_dtoa_r+0x8fc>
 80065ee:	9b07      	ldr	r3, [sp, #28]
 80065f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065f4:	0d1b      	lsrs	r3, r3, #20
 80065f6:	051b      	lsls	r3, r3, #20
 80065f8:	b133      	cbz	r3, 8006608 <_dtoa_r+0x7f0>
 80065fa:	9b04      	ldr	r3, [sp, #16]
 80065fc:	3301      	adds	r3, #1
 80065fe:	9304      	str	r3, [sp, #16]
 8006600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006602:	3301      	adds	r3, #1
 8006604:	9309      	str	r3, [sp, #36]	@ 0x24
 8006606:	2301      	movs	r3, #1
 8006608:	930a      	str	r3, [sp, #40]	@ 0x28
 800660a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 81b8 	beq.w	8006982 <_dtoa_r+0xb6a>
 8006612:	6923      	ldr	r3, [r4, #16]
 8006614:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006618:	6918      	ldr	r0, [r3, #16]
 800661a:	f000 fb77 	bl	8006d0c <__hi0bits>
 800661e:	f1c0 0020 	rsb	r0, r0, #32
 8006622:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006624:	4418      	add	r0, r3
 8006626:	f010 001f 	ands.w	r0, r0, #31
 800662a:	f000 8082 	beq.w	8006732 <_dtoa_r+0x91a>
 800662e:	f1c0 0320 	rsb	r3, r0, #32
 8006632:	2b04      	cmp	r3, #4
 8006634:	dd73      	ble.n	800671e <_dtoa_r+0x906>
 8006636:	9b04      	ldr	r3, [sp, #16]
 8006638:	f1c0 001c 	rsb	r0, r0, #28
 800663c:	4403      	add	r3, r0
 800663e:	9304      	str	r3, [sp, #16]
 8006640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006642:	4406      	add	r6, r0
 8006644:	4403      	add	r3, r0
 8006646:	9309      	str	r3, [sp, #36]	@ 0x24
 8006648:	9b04      	ldr	r3, [sp, #16]
 800664a:	2b00      	cmp	r3, #0
 800664c:	dd05      	ble.n	800665a <_dtoa_r+0x842>
 800664e:	461a      	mov	r2, r3
 8006650:	4648      	mov	r0, r9
 8006652:	9903      	ldr	r1, [sp, #12]
 8006654:	f000 fcb8 	bl	8006fc8 <__lshift>
 8006658:	9003      	str	r0, [sp, #12]
 800665a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800665c:	2b00      	cmp	r3, #0
 800665e:	dd05      	ble.n	800666c <_dtoa_r+0x854>
 8006660:	4621      	mov	r1, r4
 8006662:	461a      	mov	r2, r3
 8006664:	4648      	mov	r0, r9
 8006666:	f000 fcaf 	bl	8006fc8 <__lshift>
 800666a:	4604      	mov	r4, r0
 800666c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800666e:	2b00      	cmp	r3, #0
 8006670:	d061      	beq.n	8006736 <_dtoa_r+0x91e>
 8006672:	4621      	mov	r1, r4
 8006674:	9803      	ldr	r0, [sp, #12]
 8006676:	f000 fd13 	bl	80070a0 <__mcmp>
 800667a:	2800      	cmp	r0, #0
 800667c:	da5b      	bge.n	8006736 <_dtoa_r+0x91e>
 800667e:	2300      	movs	r3, #0
 8006680:	220a      	movs	r2, #10
 8006682:	4648      	mov	r0, r9
 8006684:	9903      	ldr	r1, [sp, #12]
 8006686:	f000 fafb 	bl	8006c80 <__multadd>
 800668a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800668c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006690:	9003      	str	r0, [sp, #12]
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 8177 	beq.w	8006986 <_dtoa_r+0xb6e>
 8006698:	4629      	mov	r1, r5
 800669a:	2300      	movs	r3, #0
 800669c:	220a      	movs	r2, #10
 800669e:	4648      	mov	r0, r9
 80066a0:	f000 faee 	bl	8006c80 <__multadd>
 80066a4:	f1bb 0f00 	cmp.w	fp, #0
 80066a8:	4605      	mov	r5, r0
 80066aa:	dc6f      	bgt.n	800678c <_dtoa_r+0x974>
 80066ac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	dc49      	bgt.n	8006746 <_dtoa_r+0x92e>
 80066b2:	e06b      	b.n	800678c <_dtoa_r+0x974>
 80066b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80066ba:	e73c      	b.n	8006536 <_dtoa_r+0x71e>
 80066bc:	3fe00000 	.word	0x3fe00000
 80066c0:	40240000 	.word	0x40240000
 80066c4:	9b08      	ldr	r3, [sp, #32]
 80066c6:	1e5c      	subs	r4, r3, #1
 80066c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066ca:	42a3      	cmp	r3, r4
 80066cc:	db09      	blt.n	80066e2 <_dtoa_r+0x8ca>
 80066ce:	1b1c      	subs	r4, r3, r4
 80066d0:	9b08      	ldr	r3, [sp, #32]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	f6bf af30 	bge.w	8006538 <_dtoa_r+0x720>
 80066d8:	9b04      	ldr	r3, [sp, #16]
 80066da:	9a08      	ldr	r2, [sp, #32]
 80066dc:	1a9e      	subs	r6, r3, r2
 80066de:	2300      	movs	r3, #0
 80066e0:	e72b      	b.n	800653a <_dtoa_r+0x722>
 80066e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066e6:	1ae3      	subs	r3, r4, r3
 80066e8:	441a      	add	r2, r3
 80066ea:	940a      	str	r4, [sp, #40]	@ 0x28
 80066ec:	9e04      	ldr	r6, [sp, #16]
 80066ee:	2400      	movs	r4, #0
 80066f0:	9b08      	ldr	r3, [sp, #32]
 80066f2:	920e      	str	r2, [sp, #56]	@ 0x38
 80066f4:	e721      	b.n	800653a <_dtoa_r+0x722>
 80066f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80066f8:	9e04      	ldr	r6, [sp, #16]
 80066fa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80066fc:	e728      	b.n	8006550 <_dtoa_r+0x738>
 80066fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006702:	e751      	b.n	80065a8 <_dtoa_r+0x790>
 8006704:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006706:	9903      	ldr	r1, [sp, #12]
 8006708:	e750      	b.n	80065ac <_dtoa_r+0x794>
 800670a:	f8cd 800c 	str.w	r8, [sp, #12]
 800670e:	e751      	b.n	80065b4 <_dtoa_r+0x79c>
 8006710:	2300      	movs	r3, #0
 8006712:	e779      	b.n	8006608 <_dtoa_r+0x7f0>
 8006714:	9b06      	ldr	r3, [sp, #24]
 8006716:	e777      	b.n	8006608 <_dtoa_r+0x7f0>
 8006718:	2300      	movs	r3, #0
 800671a:	930a      	str	r3, [sp, #40]	@ 0x28
 800671c:	e779      	b.n	8006612 <_dtoa_r+0x7fa>
 800671e:	d093      	beq.n	8006648 <_dtoa_r+0x830>
 8006720:	9a04      	ldr	r2, [sp, #16]
 8006722:	331c      	adds	r3, #28
 8006724:	441a      	add	r2, r3
 8006726:	9204      	str	r2, [sp, #16]
 8006728:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800672a:	441e      	add	r6, r3
 800672c:	441a      	add	r2, r3
 800672e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006730:	e78a      	b.n	8006648 <_dtoa_r+0x830>
 8006732:	4603      	mov	r3, r0
 8006734:	e7f4      	b.n	8006720 <_dtoa_r+0x908>
 8006736:	9b08      	ldr	r3, [sp, #32]
 8006738:	46b8      	mov	r8, r7
 800673a:	2b00      	cmp	r3, #0
 800673c:	dc20      	bgt.n	8006780 <_dtoa_r+0x968>
 800673e:	469b      	mov	fp, r3
 8006740:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006742:	2b02      	cmp	r3, #2
 8006744:	dd1e      	ble.n	8006784 <_dtoa_r+0x96c>
 8006746:	f1bb 0f00 	cmp.w	fp, #0
 800674a:	f47f adb1 	bne.w	80062b0 <_dtoa_r+0x498>
 800674e:	4621      	mov	r1, r4
 8006750:	465b      	mov	r3, fp
 8006752:	2205      	movs	r2, #5
 8006754:	4648      	mov	r0, r9
 8006756:	f000 fa93 	bl	8006c80 <__multadd>
 800675a:	4601      	mov	r1, r0
 800675c:	4604      	mov	r4, r0
 800675e:	9803      	ldr	r0, [sp, #12]
 8006760:	f000 fc9e 	bl	80070a0 <__mcmp>
 8006764:	2800      	cmp	r0, #0
 8006766:	f77f ada3 	ble.w	80062b0 <_dtoa_r+0x498>
 800676a:	4656      	mov	r6, sl
 800676c:	2331      	movs	r3, #49	@ 0x31
 800676e:	f108 0801 	add.w	r8, r8, #1
 8006772:	f806 3b01 	strb.w	r3, [r6], #1
 8006776:	e59f      	b.n	80062b8 <_dtoa_r+0x4a0>
 8006778:	46b8      	mov	r8, r7
 800677a:	9c08      	ldr	r4, [sp, #32]
 800677c:	4625      	mov	r5, r4
 800677e:	e7f4      	b.n	800676a <_dtoa_r+0x952>
 8006780:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006784:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006786:	2b00      	cmp	r3, #0
 8006788:	f000 8101 	beq.w	800698e <_dtoa_r+0xb76>
 800678c:	2e00      	cmp	r6, #0
 800678e:	dd05      	ble.n	800679c <_dtoa_r+0x984>
 8006790:	4629      	mov	r1, r5
 8006792:	4632      	mov	r2, r6
 8006794:	4648      	mov	r0, r9
 8006796:	f000 fc17 	bl	8006fc8 <__lshift>
 800679a:	4605      	mov	r5, r0
 800679c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d05c      	beq.n	800685c <_dtoa_r+0xa44>
 80067a2:	4648      	mov	r0, r9
 80067a4:	6869      	ldr	r1, [r5, #4]
 80067a6:	f000 fa09 	bl	8006bbc <_Balloc>
 80067aa:	4606      	mov	r6, r0
 80067ac:	b928      	cbnz	r0, 80067ba <_dtoa_r+0x9a2>
 80067ae:	4602      	mov	r2, r0
 80067b0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80067b4:	4b80      	ldr	r3, [pc, #512]	@ (80069b8 <_dtoa_r+0xba0>)
 80067b6:	f7ff bb43 	b.w	8005e40 <_dtoa_r+0x28>
 80067ba:	692a      	ldr	r2, [r5, #16]
 80067bc:	f105 010c 	add.w	r1, r5, #12
 80067c0:	3202      	adds	r2, #2
 80067c2:	0092      	lsls	r2, r2, #2
 80067c4:	300c      	adds	r0, #12
 80067c6:	f000 ff9d 	bl	8007704 <memcpy>
 80067ca:	2201      	movs	r2, #1
 80067cc:	4631      	mov	r1, r6
 80067ce:	4648      	mov	r0, r9
 80067d0:	f000 fbfa 	bl	8006fc8 <__lshift>
 80067d4:	462f      	mov	r7, r5
 80067d6:	4605      	mov	r5, r0
 80067d8:	f10a 0301 	add.w	r3, sl, #1
 80067dc:	9304      	str	r3, [sp, #16]
 80067de:	eb0a 030b 	add.w	r3, sl, fp
 80067e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80067e4:	9b06      	ldr	r3, [sp, #24]
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80067ec:	9b04      	ldr	r3, [sp, #16]
 80067ee:	4621      	mov	r1, r4
 80067f0:	9803      	ldr	r0, [sp, #12]
 80067f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80067f6:	f7ff fa86 	bl	8005d06 <quorem>
 80067fa:	4603      	mov	r3, r0
 80067fc:	4639      	mov	r1, r7
 80067fe:	3330      	adds	r3, #48	@ 0x30
 8006800:	9006      	str	r0, [sp, #24]
 8006802:	9803      	ldr	r0, [sp, #12]
 8006804:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006806:	f000 fc4b 	bl	80070a0 <__mcmp>
 800680a:	462a      	mov	r2, r5
 800680c:	9008      	str	r0, [sp, #32]
 800680e:	4621      	mov	r1, r4
 8006810:	4648      	mov	r0, r9
 8006812:	f000 fc61 	bl	80070d8 <__mdiff>
 8006816:	68c2      	ldr	r2, [r0, #12]
 8006818:	4606      	mov	r6, r0
 800681a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800681c:	bb02      	cbnz	r2, 8006860 <_dtoa_r+0xa48>
 800681e:	4601      	mov	r1, r0
 8006820:	9803      	ldr	r0, [sp, #12]
 8006822:	f000 fc3d 	bl	80070a0 <__mcmp>
 8006826:	4602      	mov	r2, r0
 8006828:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800682a:	4631      	mov	r1, r6
 800682c:	4648      	mov	r0, r9
 800682e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006832:	f000 fa03 	bl	8006c3c <_Bfree>
 8006836:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006838:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800683a:	9e04      	ldr	r6, [sp, #16]
 800683c:	ea42 0103 	orr.w	r1, r2, r3
 8006840:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006842:	4319      	orrs	r1, r3
 8006844:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006846:	d10d      	bne.n	8006864 <_dtoa_r+0xa4c>
 8006848:	2b39      	cmp	r3, #57	@ 0x39
 800684a:	d027      	beq.n	800689c <_dtoa_r+0xa84>
 800684c:	9a08      	ldr	r2, [sp, #32]
 800684e:	2a00      	cmp	r2, #0
 8006850:	dd01      	ble.n	8006856 <_dtoa_r+0xa3e>
 8006852:	9b06      	ldr	r3, [sp, #24]
 8006854:	3331      	adds	r3, #49	@ 0x31
 8006856:	f88b 3000 	strb.w	r3, [fp]
 800685a:	e52e      	b.n	80062ba <_dtoa_r+0x4a2>
 800685c:	4628      	mov	r0, r5
 800685e:	e7b9      	b.n	80067d4 <_dtoa_r+0x9bc>
 8006860:	2201      	movs	r2, #1
 8006862:	e7e2      	b.n	800682a <_dtoa_r+0xa12>
 8006864:	9908      	ldr	r1, [sp, #32]
 8006866:	2900      	cmp	r1, #0
 8006868:	db04      	blt.n	8006874 <_dtoa_r+0xa5c>
 800686a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800686c:	4301      	orrs	r1, r0
 800686e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006870:	4301      	orrs	r1, r0
 8006872:	d120      	bne.n	80068b6 <_dtoa_r+0xa9e>
 8006874:	2a00      	cmp	r2, #0
 8006876:	ddee      	ble.n	8006856 <_dtoa_r+0xa3e>
 8006878:	2201      	movs	r2, #1
 800687a:	9903      	ldr	r1, [sp, #12]
 800687c:	4648      	mov	r0, r9
 800687e:	9304      	str	r3, [sp, #16]
 8006880:	f000 fba2 	bl	8006fc8 <__lshift>
 8006884:	4621      	mov	r1, r4
 8006886:	9003      	str	r0, [sp, #12]
 8006888:	f000 fc0a 	bl	80070a0 <__mcmp>
 800688c:	2800      	cmp	r0, #0
 800688e:	9b04      	ldr	r3, [sp, #16]
 8006890:	dc02      	bgt.n	8006898 <_dtoa_r+0xa80>
 8006892:	d1e0      	bne.n	8006856 <_dtoa_r+0xa3e>
 8006894:	07da      	lsls	r2, r3, #31
 8006896:	d5de      	bpl.n	8006856 <_dtoa_r+0xa3e>
 8006898:	2b39      	cmp	r3, #57	@ 0x39
 800689a:	d1da      	bne.n	8006852 <_dtoa_r+0xa3a>
 800689c:	2339      	movs	r3, #57	@ 0x39
 800689e:	f88b 3000 	strb.w	r3, [fp]
 80068a2:	4633      	mov	r3, r6
 80068a4:	461e      	mov	r6, r3
 80068a6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80068aa:	3b01      	subs	r3, #1
 80068ac:	2a39      	cmp	r2, #57	@ 0x39
 80068ae:	d04e      	beq.n	800694e <_dtoa_r+0xb36>
 80068b0:	3201      	adds	r2, #1
 80068b2:	701a      	strb	r2, [r3, #0]
 80068b4:	e501      	b.n	80062ba <_dtoa_r+0x4a2>
 80068b6:	2a00      	cmp	r2, #0
 80068b8:	dd03      	ble.n	80068c2 <_dtoa_r+0xaaa>
 80068ba:	2b39      	cmp	r3, #57	@ 0x39
 80068bc:	d0ee      	beq.n	800689c <_dtoa_r+0xa84>
 80068be:	3301      	adds	r3, #1
 80068c0:	e7c9      	b.n	8006856 <_dtoa_r+0xa3e>
 80068c2:	9a04      	ldr	r2, [sp, #16]
 80068c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80068ca:	428a      	cmp	r2, r1
 80068cc:	d028      	beq.n	8006920 <_dtoa_r+0xb08>
 80068ce:	2300      	movs	r3, #0
 80068d0:	220a      	movs	r2, #10
 80068d2:	9903      	ldr	r1, [sp, #12]
 80068d4:	4648      	mov	r0, r9
 80068d6:	f000 f9d3 	bl	8006c80 <__multadd>
 80068da:	42af      	cmp	r7, r5
 80068dc:	9003      	str	r0, [sp, #12]
 80068de:	f04f 0300 	mov.w	r3, #0
 80068e2:	f04f 020a 	mov.w	r2, #10
 80068e6:	4639      	mov	r1, r7
 80068e8:	4648      	mov	r0, r9
 80068ea:	d107      	bne.n	80068fc <_dtoa_r+0xae4>
 80068ec:	f000 f9c8 	bl	8006c80 <__multadd>
 80068f0:	4607      	mov	r7, r0
 80068f2:	4605      	mov	r5, r0
 80068f4:	9b04      	ldr	r3, [sp, #16]
 80068f6:	3301      	adds	r3, #1
 80068f8:	9304      	str	r3, [sp, #16]
 80068fa:	e777      	b.n	80067ec <_dtoa_r+0x9d4>
 80068fc:	f000 f9c0 	bl	8006c80 <__multadd>
 8006900:	4629      	mov	r1, r5
 8006902:	4607      	mov	r7, r0
 8006904:	2300      	movs	r3, #0
 8006906:	220a      	movs	r2, #10
 8006908:	4648      	mov	r0, r9
 800690a:	f000 f9b9 	bl	8006c80 <__multadd>
 800690e:	4605      	mov	r5, r0
 8006910:	e7f0      	b.n	80068f4 <_dtoa_r+0xadc>
 8006912:	f1bb 0f00 	cmp.w	fp, #0
 8006916:	bfcc      	ite	gt
 8006918:	465e      	movgt	r6, fp
 800691a:	2601      	movle	r6, #1
 800691c:	2700      	movs	r7, #0
 800691e:	4456      	add	r6, sl
 8006920:	2201      	movs	r2, #1
 8006922:	9903      	ldr	r1, [sp, #12]
 8006924:	4648      	mov	r0, r9
 8006926:	9304      	str	r3, [sp, #16]
 8006928:	f000 fb4e 	bl	8006fc8 <__lshift>
 800692c:	4621      	mov	r1, r4
 800692e:	9003      	str	r0, [sp, #12]
 8006930:	f000 fbb6 	bl	80070a0 <__mcmp>
 8006934:	2800      	cmp	r0, #0
 8006936:	dcb4      	bgt.n	80068a2 <_dtoa_r+0xa8a>
 8006938:	d102      	bne.n	8006940 <_dtoa_r+0xb28>
 800693a:	9b04      	ldr	r3, [sp, #16]
 800693c:	07db      	lsls	r3, r3, #31
 800693e:	d4b0      	bmi.n	80068a2 <_dtoa_r+0xa8a>
 8006940:	4633      	mov	r3, r6
 8006942:	461e      	mov	r6, r3
 8006944:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006948:	2a30      	cmp	r2, #48	@ 0x30
 800694a:	d0fa      	beq.n	8006942 <_dtoa_r+0xb2a>
 800694c:	e4b5      	b.n	80062ba <_dtoa_r+0x4a2>
 800694e:	459a      	cmp	sl, r3
 8006950:	d1a8      	bne.n	80068a4 <_dtoa_r+0xa8c>
 8006952:	2331      	movs	r3, #49	@ 0x31
 8006954:	f108 0801 	add.w	r8, r8, #1
 8006958:	f88a 3000 	strb.w	r3, [sl]
 800695c:	e4ad      	b.n	80062ba <_dtoa_r+0x4a2>
 800695e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006960:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80069bc <_dtoa_r+0xba4>
 8006964:	b11b      	cbz	r3, 800696e <_dtoa_r+0xb56>
 8006966:	f10a 0308 	add.w	r3, sl, #8
 800696a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800696c:	6013      	str	r3, [r2, #0]
 800696e:	4650      	mov	r0, sl
 8006970:	b017      	add	sp, #92	@ 0x5c
 8006972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006976:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006978:	2b01      	cmp	r3, #1
 800697a:	f77f ae2e 	ble.w	80065da <_dtoa_r+0x7c2>
 800697e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006980:	930a      	str	r3, [sp, #40]	@ 0x28
 8006982:	2001      	movs	r0, #1
 8006984:	e64d      	b.n	8006622 <_dtoa_r+0x80a>
 8006986:	f1bb 0f00 	cmp.w	fp, #0
 800698a:	f77f aed9 	ble.w	8006740 <_dtoa_r+0x928>
 800698e:	4656      	mov	r6, sl
 8006990:	4621      	mov	r1, r4
 8006992:	9803      	ldr	r0, [sp, #12]
 8006994:	f7ff f9b7 	bl	8005d06 <quorem>
 8006998:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800699c:	f806 3b01 	strb.w	r3, [r6], #1
 80069a0:	eba6 020a 	sub.w	r2, r6, sl
 80069a4:	4593      	cmp	fp, r2
 80069a6:	ddb4      	ble.n	8006912 <_dtoa_r+0xafa>
 80069a8:	2300      	movs	r3, #0
 80069aa:	220a      	movs	r2, #10
 80069ac:	4648      	mov	r0, r9
 80069ae:	9903      	ldr	r1, [sp, #12]
 80069b0:	f000 f966 	bl	8006c80 <__multadd>
 80069b4:	9003      	str	r0, [sp, #12]
 80069b6:	e7eb      	b.n	8006990 <_dtoa_r+0xb78>
 80069b8:	08008056 	.word	0x08008056
 80069bc:	08007fda 	.word	0x08007fda

080069c0 <_free_r>:
 80069c0:	b538      	push	{r3, r4, r5, lr}
 80069c2:	4605      	mov	r5, r0
 80069c4:	2900      	cmp	r1, #0
 80069c6:	d040      	beq.n	8006a4a <_free_r+0x8a>
 80069c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069cc:	1f0c      	subs	r4, r1, #4
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	bfb8      	it	lt
 80069d2:	18e4      	addlt	r4, r4, r3
 80069d4:	f000 f8e6 	bl	8006ba4 <__malloc_lock>
 80069d8:	4a1c      	ldr	r2, [pc, #112]	@ (8006a4c <_free_r+0x8c>)
 80069da:	6813      	ldr	r3, [r2, #0]
 80069dc:	b933      	cbnz	r3, 80069ec <_free_r+0x2c>
 80069de:	6063      	str	r3, [r4, #4]
 80069e0:	6014      	str	r4, [r2, #0]
 80069e2:	4628      	mov	r0, r5
 80069e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069e8:	f000 b8e2 	b.w	8006bb0 <__malloc_unlock>
 80069ec:	42a3      	cmp	r3, r4
 80069ee:	d908      	bls.n	8006a02 <_free_r+0x42>
 80069f0:	6820      	ldr	r0, [r4, #0]
 80069f2:	1821      	adds	r1, r4, r0
 80069f4:	428b      	cmp	r3, r1
 80069f6:	bf01      	itttt	eq
 80069f8:	6819      	ldreq	r1, [r3, #0]
 80069fa:	685b      	ldreq	r3, [r3, #4]
 80069fc:	1809      	addeq	r1, r1, r0
 80069fe:	6021      	streq	r1, [r4, #0]
 8006a00:	e7ed      	b.n	80069de <_free_r+0x1e>
 8006a02:	461a      	mov	r2, r3
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	b10b      	cbz	r3, 8006a0c <_free_r+0x4c>
 8006a08:	42a3      	cmp	r3, r4
 8006a0a:	d9fa      	bls.n	8006a02 <_free_r+0x42>
 8006a0c:	6811      	ldr	r1, [r2, #0]
 8006a0e:	1850      	adds	r0, r2, r1
 8006a10:	42a0      	cmp	r0, r4
 8006a12:	d10b      	bne.n	8006a2c <_free_r+0x6c>
 8006a14:	6820      	ldr	r0, [r4, #0]
 8006a16:	4401      	add	r1, r0
 8006a18:	1850      	adds	r0, r2, r1
 8006a1a:	4283      	cmp	r3, r0
 8006a1c:	6011      	str	r1, [r2, #0]
 8006a1e:	d1e0      	bne.n	80069e2 <_free_r+0x22>
 8006a20:	6818      	ldr	r0, [r3, #0]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	4408      	add	r0, r1
 8006a26:	6010      	str	r0, [r2, #0]
 8006a28:	6053      	str	r3, [r2, #4]
 8006a2a:	e7da      	b.n	80069e2 <_free_r+0x22>
 8006a2c:	d902      	bls.n	8006a34 <_free_r+0x74>
 8006a2e:	230c      	movs	r3, #12
 8006a30:	602b      	str	r3, [r5, #0]
 8006a32:	e7d6      	b.n	80069e2 <_free_r+0x22>
 8006a34:	6820      	ldr	r0, [r4, #0]
 8006a36:	1821      	adds	r1, r4, r0
 8006a38:	428b      	cmp	r3, r1
 8006a3a:	bf01      	itttt	eq
 8006a3c:	6819      	ldreq	r1, [r3, #0]
 8006a3e:	685b      	ldreq	r3, [r3, #4]
 8006a40:	1809      	addeq	r1, r1, r0
 8006a42:	6021      	streq	r1, [r4, #0]
 8006a44:	6063      	str	r3, [r4, #4]
 8006a46:	6054      	str	r4, [r2, #4]
 8006a48:	e7cb      	b.n	80069e2 <_free_r+0x22>
 8006a4a:	bd38      	pop	{r3, r4, r5, pc}
 8006a4c:	2000054c 	.word	0x2000054c

08006a50 <malloc>:
 8006a50:	4b02      	ldr	r3, [pc, #8]	@ (8006a5c <malloc+0xc>)
 8006a52:	4601      	mov	r1, r0
 8006a54:	6818      	ldr	r0, [r3, #0]
 8006a56:	f000 b825 	b.w	8006aa4 <_malloc_r>
 8006a5a:	bf00      	nop
 8006a5c:	20000018 	.word	0x20000018

08006a60 <sbrk_aligned>:
 8006a60:	b570      	push	{r4, r5, r6, lr}
 8006a62:	4e0f      	ldr	r6, [pc, #60]	@ (8006aa0 <sbrk_aligned+0x40>)
 8006a64:	460c      	mov	r4, r1
 8006a66:	6831      	ldr	r1, [r6, #0]
 8006a68:	4605      	mov	r5, r0
 8006a6a:	b911      	cbnz	r1, 8006a72 <sbrk_aligned+0x12>
 8006a6c:	f000 fe3a 	bl	80076e4 <_sbrk_r>
 8006a70:	6030      	str	r0, [r6, #0]
 8006a72:	4621      	mov	r1, r4
 8006a74:	4628      	mov	r0, r5
 8006a76:	f000 fe35 	bl	80076e4 <_sbrk_r>
 8006a7a:	1c43      	adds	r3, r0, #1
 8006a7c:	d103      	bne.n	8006a86 <sbrk_aligned+0x26>
 8006a7e:	f04f 34ff 	mov.w	r4, #4294967295
 8006a82:	4620      	mov	r0, r4
 8006a84:	bd70      	pop	{r4, r5, r6, pc}
 8006a86:	1cc4      	adds	r4, r0, #3
 8006a88:	f024 0403 	bic.w	r4, r4, #3
 8006a8c:	42a0      	cmp	r0, r4
 8006a8e:	d0f8      	beq.n	8006a82 <sbrk_aligned+0x22>
 8006a90:	1a21      	subs	r1, r4, r0
 8006a92:	4628      	mov	r0, r5
 8006a94:	f000 fe26 	bl	80076e4 <_sbrk_r>
 8006a98:	3001      	adds	r0, #1
 8006a9a:	d1f2      	bne.n	8006a82 <sbrk_aligned+0x22>
 8006a9c:	e7ef      	b.n	8006a7e <sbrk_aligned+0x1e>
 8006a9e:	bf00      	nop
 8006aa0:	20000548 	.word	0x20000548

08006aa4 <_malloc_r>:
 8006aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006aa8:	1ccd      	adds	r5, r1, #3
 8006aaa:	f025 0503 	bic.w	r5, r5, #3
 8006aae:	3508      	adds	r5, #8
 8006ab0:	2d0c      	cmp	r5, #12
 8006ab2:	bf38      	it	cc
 8006ab4:	250c      	movcc	r5, #12
 8006ab6:	2d00      	cmp	r5, #0
 8006ab8:	4606      	mov	r6, r0
 8006aba:	db01      	blt.n	8006ac0 <_malloc_r+0x1c>
 8006abc:	42a9      	cmp	r1, r5
 8006abe:	d904      	bls.n	8006aca <_malloc_r+0x26>
 8006ac0:	230c      	movs	r3, #12
 8006ac2:	6033      	str	r3, [r6, #0]
 8006ac4:	2000      	movs	r0, #0
 8006ac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ba0 <_malloc_r+0xfc>
 8006ace:	f000 f869 	bl	8006ba4 <__malloc_lock>
 8006ad2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ad6:	461c      	mov	r4, r3
 8006ad8:	bb44      	cbnz	r4, 8006b2c <_malloc_r+0x88>
 8006ada:	4629      	mov	r1, r5
 8006adc:	4630      	mov	r0, r6
 8006ade:	f7ff ffbf 	bl	8006a60 <sbrk_aligned>
 8006ae2:	1c43      	adds	r3, r0, #1
 8006ae4:	4604      	mov	r4, r0
 8006ae6:	d158      	bne.n	8006b9a <_malloc_r+0xf6>
 8006ae8:	f8d8 4000 	ldr.w	r4, [r8]
 8006aec:	4627      	mov	r7, r4
 8006aee:	2f00      	cmp	r7, #0
 8006af0:	d143      	bne.n	8006b7a <_malloc_r+0xd6>
 8006af2:	2c00      	cmp	r4, #0
 8006af4:	d04b      	beq.n	8006b8e <_malloc_r+0xea>
 8006af6:	6823      	ldr	r3, [r4, #0]
 8006af8:	4639      	mov	r1, r7
 8006afa:	4630      	mov	r0, r6
 8006afc:	eb04 0903 	add.w	r9, r4, r3
 8006b00:	f000 fdf0 	bl	80076e4 <_sbrk_r>
 8006b04:	4581      	cmp	r9, r0
 8006b06:	d142      	bne.n	8006b8e <_malloc_r+0xea>
 8006b08:	6821      	ldr	r1, [r4, #0]
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	1a6d      	subs	r5, r5, r1
 8006b0e:	4629      	mov	r1, r5
 8006b10:	f7ff ffa6 	bl	8006a60 <sbrk_aligned>
 8006b14:	3001      	adds	r0, #1
 8006b16:	d03a      	beq.n	8006b8e <_malloc_r+0xea>
 8006b18:	6823      	ldr	r3, [r4, #0]
 8006b1a:	442b      	add	r3, r5
 8006b1c:	6023      	str	r3, [r4, #0]
 8006b1e:	f8d8 3000 	ldr.w	r3, [r8]
 8006b22:	685a      	ldr	r2, [r3, #4]
 8006b24:	bb62      	cbnz	r2, 8006b80 <_malloc_r+0xdc>
 8006b26:	f8c8 7000 	str.w	r7, [r8]
 8006b2a:	e00f      	b.n	8006b4c <_malloc_r+0xa8>
 8006b2c:	6822      	ldr	r2, [r4, #0]
 8006b2e:	1b52      	subs	r2, r2, r5
 8006b30:	d420      	bmi.n	8006b74 <_malloc_r+0xd0>
 8006b32:	2a0b      	cmp	r2, #11
 8006b34:	d917      	bls.n	8006b66 <_malloc_r+0xc2>
 8006b36:	1961      	adds	r1, r4, r5
 8006b38:	42a3      	cmp	r3, r4
 8006b3a:	6025      	str	r5, [r4, #0]
 8006b3c:	bf18      	it	ne
 8006b3e:	6059      	strne	r1, [r3, #4]
 8006b40:	6863      	ldr	r3, [r4, #4]
 8006b42:	bf08      	it	eq
 8006b44:	f8c8 1000 	streq.w	r1, [r8]
 8006b48:	5162      	str	r2, [r4, r5]
 8006b4a:	604b      	str	r3, [r1, #4]
 8006b4c:	4630      	mov	r0, r6
 8006b4e:	f000 f82f 	bl	8006bb0 <__malloc_unlock>
 8006b52:	f104 000b 	add.w	r0, r4, #11
 8006b56:	1d23      	adds	r3, r4, #4
 8006b58:	f020 0007 	bic.w	r0, r0, #7
 8006b5c:	1ac2      	subs	r2, r0, r3
 8006b5e:	bf1c      	itt	ne
 8006b60:	1a1b      	subne	r3, r3, r0
 8006b62:	50a3      	strne	r3, [r4, r2]
 8006b64:	e7af      	b.n	8006ac6 <_malloc_r+0x22>
 8006b66:	6862      	ldr	r2, [r4, #4]
 8006b68:	42a3      	cmp	r3, r4
 8006b6a:	bf0c      	ite	eq
 8006b6c:	f8c8 2000 	streq.w	r2, [r8]
 8006b70:	605a      	strne	r2, [r3, #4]
 8006b72:	e7eb      	b.n	8006b4c <_malloc_r+0xa8>
 8006b74:	4623      	mov	r3, r4
 8006b76:	6864      	ldr	r4, [r4, #4]
 8006b78:	e7ae      	b.n	8006ad8 <_malloc_r+0x34>
 8006b7a:	463c      	mov	r4, r7
 8006b7c:	687f      	ldr	r7, [r7, #4]
 8006b7e:	e7b6      	b.n	8006aee <_malloc_r+0x4a>
 8006b80:	461a      	mov	r2, r3
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	42a3      	cmp	r3, r4
 8006b86:	d1fb      	bne.n	8006b80 <_malloc_r+0xdc>
 8006b88:	2300      	movs	r3, #0
 8006b8a:	6053      	str	r3, [r2, #4]
 8006b8c:	e7de      	b.n	8006b4c <_malloc_r+0xa8>
 8006b8e:	230c      	movs	r3, #12
 8006b90:	4630      	mov	r0, r6
 8006b92:	6033      	str	r3, [r6, #0]
 8006b94:	f000 f80c 	bl	8006bb0 <__malloc_unlock>
 8006b98:	e794      	b.n	8006ac4 <_malloc_r+0x20>
 8006b9a:	6005      	str	r5, [r0, #0]
 8006b9c:	e7d6      	b.n	8006b4c <_malloc_r+0xa8>
 8006b9e:	bf00      	nop
 8006ba0:	2000054c 	.word	0x2000054c

08006ba4 <__malloc_lock>:
 8006ba4:	4801      	ldr	r0, [pc, #4]	@ (8006bac <__malloc_lock+0x8>)
 8006ba6:	f7ff b89e 	b.w	8005ce6 <__retarget_lock_acquire_recursive>
 8006baa:	bf00      	nop
 8006bac:	20000544 	.word	0x20000544

08006bb0 <__malloc_unlock>:
 8006bb0:	4801      	ldr	r0, [pc, #4]	@ (8006bb8 <__malloc_unlock+0x8>)
 8006bb2:	f7ff b899 	b.w	8005ce8 <__retarget_lock_release_recursive>
 8006bb6:	bf00      	nop
 8006bb8:	20000544 	.word	0x20000544

08006bbc <_Balloc>:
 8006bbc:	b570      	push	{r4, r5, r6, lr}
 8006bbe:	69c6      	ldr	r6, [r0, #28]
 8006bc0:	4604      	mov	r4, r0
 8006bc2:	460d      	mov	r5, r1
 8006bc4:	b976      	cbnz	r6, 8006be4 <_Balloc+0x28>
 8006bc6:	2010      	movs	r0, #16
 8006bc8:	f7ff ff42 	bl	8006a50 <malloc>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	61e0      	str	r0, [r4, #28]
 8006bd0:	b920      	cbnz	r0, 8006bdc <_Balloc+0x20>
 8006bd2:	216b      	movs	r1, #107	@ 0x6b
 8006bd4:	4b17      	ldr	r3, [pc, #92]	@ (8006c34 <_Balloc+0x78>)
 8006bd6:	4818      	ldr	r0, [pc, #96]	@ (8006c38 <_Balloc+0x7c>)
 8006bd8:	f000 fda2 	bl	8007720 <__assert_func>
 8006bdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006be0:	6006      	str	r6, [r0, #0]
 8006be2:	60c6      	str	r6, [r0, #12]
 8006be4:	69e6      	ldr	r6, [r4, #28]
 8006be6:	68f3      	ldr	r3, [r6, #12]
 8006be8:	b183      	cbz	r3, 8006c0c <_Balloc+0x50>
 8006bea:	69e3      	ldr	r3, [r4, #28]
 8006bec:	68db      	ldr	r3, [r3, #12]
 8006bee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006bf2:	b9b8      	cbnz	r0, 8006c24 <_Balloc+0x68>
 8006bf4:	2101      	movs	r1, #1
 8006bf6:	fa01 f605 	lsl.w	r6, r1, r5
 8006bfa:	1d72      	adds	r2, r6, #5
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	0092      	lsls	r2, r2, #2
 8006c00:	f000 fdac 	bl	800775c <_calloc_r>
 8006c04:	b160      	cbz	r0, 8006c20 <_Balloc+0x64>
 8006c06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c0a:	e00e      	b.n	8006c2a <_Balloc+0x6e>
 8006c0c:	2221      	movs	r2, #33	@ 0x21
 8006c0e:	2104      	movs	r1, #4
 8006c10:	4620      	mov	r0, r4
 8006c12:	f000 fda3 	bl	800775c <_calloc_r>
 8006c16:	69e3      	ldr	r3, [r4, #28]
 8006c18:	60f0      	str	r0, [r6, #12]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d1e4      	bne.n	8006bea <_Balloc+0x2e>
 8006c20:	2000      	movs	r0, #0
 8006c22:	bd70      	pop	{r4, r5, r6, pc}
 8006c24:	6802      	ldr	r2, [r0, #0]
 8006c26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c30:	e7f7      	b.n	8006c22 <_Balloc+0x66>
 8006c32:	bf00      	nop
 8006c34:	08007fe7 	.word	0x08007fe7
 8006c38:	08008067 	.word	0x08008067

08006c3c <_Bfree>:
 8006c3c:	b570      	push	{r4, r5, r6, lr}
 8006c3e:	69c6      	ldr	r6, [r0, #28]
 8006c40:	4605      	mov	r5, r0
 8006c42:	460c      	mov	r4, r1
 8006c44:	b976      	cbnz	r6, 8006c64 <_Bfree+0x28>
 8006c46:	2010      	movs	r0, #16
 8006c48:	f7ff ff02 	bl	8006a50 <malloc>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	61e8      	str	r0, [r5, #28]
 8006c50:	b920      	cbnz	r0, 8006c5c <_Bfree+0x20>
 8006c52:	218f      	movs	r1, #143	@ 0x8f
 8006c54:	4b08      	ldr	r3, [pc, #32]	@ (8006c78 <_Bfree+0x3c>)
 8006c56:	4809      	ldr	r0, [pc, #36]	@ (8006c7c <_Bfree+0x40>)
 8006c58:	f000 fd62 	bl	8007720 <__assert_func>
 8006c5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c60:	6006      	str	r6, [r0, #0]
 8006c62:	60c6      	str	r6, [r0, #12]
 8006c64:	b13c      	cbz	r4, 8006c76 <_Bfree+0x3a>
 8006c66:	69eb      	ldr	r3, [r5, #28]
 8006c68:	6862      	ldr	r2, [r4, #4]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c70:	6021      	str	r1, [r4, #0]
 8006c72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c76:	bd70      	pop	{r4, r5, r6, pc}
 8006c78:	08007fe7 	.word	0x08007fe7
 8006c7c:	08008067 	.word	0x08008067

08006c80 <__multadd>:
 8006c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c84:	4607      	mov	r7, r0
 8006c86:	460c      	mov	r4, r1
 8006c88:	461e      	mov	r6, r3
 8006c8a:	2000      	movs	r0, #0
 8006c8c:	690d      	ldr	r5, [r1, #16]
 8006c8e:	f101 0c14 	add.w	ip, r1, #20
 8006c92:	f8dc 3000 	ldr.w	r3, [ip]
 8006c96:	3001      	adds	r0, #1
 8006c98:	b299      	uxth	r1, r3
 8006c9a:	fb02 6101 	mla	r1, r2, r1, r6
 8006c9e:	0c1e      	lsrs	r6, r3, #16
 8006ca0:	0c0b      	lsrs	r3, r1, #16
 8006ca2:	fb02 3306 	mla	r3, r2, r6, r3
 8006ca6:	b289      	uxth	r1, r1
 8006ca8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006cac:	4285      	cmp	r5, r0
 8006cae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006cb2:	f84c 1b04 	str.w	r1, [ip], #4
 8006cb6:	dcec      	bgt.n	8006c92 <__multadd+0x12>
 8006cb8:	b30e      	cbz	r6, 8006cfe <__multadd+0x7e>
 8006cba:	68a3      	ldr	r3, [r4, #8]
 8006cbc:	42ab      	cmp	r3, r5
 8006cbe:	dc19      	bgt.n	8006cf4 <__multadd+0x74>
 8006cc0:	6861      	ldr	r1, [r4, #4]
 8006cc2:	4638      	mov	r0, r7
 8006cc4:	3101      	adds	r1, #1
 8006cc6:	f7ff ff79 	bl	8006bbc <_Balloc>
 8006cca:	4680      	mov	r8, r0
 8006ccc:	b928      	cbnz	r0, 8006cda <__multadd+0x5a>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	21ba      	movs	r1, #186	@ 0xba
 8006cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8006d04 <__multadd+0x84>)
 8006cd4:	480c      	ldr	r0, [pc, #48]	@ (8006d08 <__multadd+0x88>)
 8006cd6:	f000 fd23 	bl	8007720 <__assert_func>
 8006cda:	6922      	ldr	r2, [r4, #16]
 8006cdc:	f104 010c 	add.w	r1, r4, #12
 8006ce0:	3202      	adds	r2, #2
 8006ce2:	0092      	lsls	r2, r2, #2
 8006ce4:	300c      	adds	r0, #12
 8006ce6:	f000 fd0d 	bl	8007704 <memcpy>
 8006cea:	4621      	mov	r1, r4
 8006cec:	4638      	mov	r0, r7
 8006cee:	f7ff ffa5 	bl	8006c3c <_Bfree>
 8006cf2:	4644      	mov	r4, r8
 8006cf4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006cf8:	3501      	adds	r5, #1
 8006cfa:	615e      	str	r6, [r3, #20]
 8006cfc:	6125      	str	r5, [r4, #16]
 8006cfe:	4620      	mov	r0, r4
 8006d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d04:	08008056 	.word	0x08008056
 8006d08:	08008067 	.word	0x08008067

08006d0c <__hi0bits>:
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d12:	bf3a      	itte	cc
 8006d14:	0403      	lslcc	r3, r0, #16
 8006d16:	2010      	movcc	r0, #16
 8006d18:	2000      	movcs	r0, #0
 8006d1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d1e:	bf3c      	itt	cc
 8006d20:	021b      	lslcc	r3, r3, #8
 8006d22:	3008      	addcc	r0, #8
 8006d24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d28:	bf3c      	itt	cc
 8006d2a:	011b      	lslcc	r3, r3, #4
 8006d2c:	3004      	addcc	r0, #4
 8006d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d32:	bf3c      	itt	cc
 8006d34:	009b      	lslcc	r3, r3, #2
 8006d36:	3002      	addcc	r0, #2
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	db05      	blt.n	8006d48 <__hi0bits+0x3c>
 8006d3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d40:	f100 0001 	add.w	r0, r0, #1
 8006d44:	bf08      	it	eq
 8006d46:	2020      	moveq	r0, #32
 8006d48:	4770      	bx	lr

08006d4a <__lo0bits>:
 8006d4a:	6803      	ldr	r3, [r0, #0]
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	f013 0007 	ands.w	r0, r3, #7
 8006d52:	d00b      	beq.n	8006d6c <__lo0bits+0x22>
 8006d54:	07d9      	lsls	r1, r3, #31
 8006d56:	d421      	bmi.n	8006d9c <__lo0bits+0x52>
 8006d58:	0798      	lsls	r0, r3, #30
 8006d5a:	bf49      	itett	mi
 8006d5c:	085b      	lsrmi	r3, r3, #1
 8006d5e:	089b      	lsrpl	r3, r3, #2
 8006d60:	2001      	movmi	r0, #1
 8006d62:	6013      	strmi	r3, [r2, #0]
 8006d64:	bf5c      	itt	pl
 8006d66:	2002      	movpl	r0, #2
 8006d68:	6013      	strpl	r3, [r2, #0]
 8006d6a:	4770      	bx	lr
 8006d6c:	b299      	uxth	r1, r3
 8006d6e:	b909      	cbnz	r1, 8006d74 <__lo0bits+0x2a>
 8006d70:	2010      	movs	r0, #16
 8006d72:	0c1b      	lsrs	r3, r3, #16
 8006d74:	b2d9      	uxtb	r1, r3
 8006d76:	b909      	cbnz	r1, 8006d7c <__lo0bits+0x32>
 8006d78:	3008      	adds	r0, #8
 8006d7a:	0a1b      	lsrs	r3, r3, #8
 8006d7c:	0719      	lsls	r1, r3, #28
 8006d7e:	bf04      	itt	eq
 8006d80:	091b      	lsreq	r3, r3, #4
 8006d82:	3004      	addeq	r0, #4
 8006d84:	0799      	lsls	r1, r3, #30
 8006d86:	bf04      	itt	eq
 8006d88:	089b      	lsreq	r3, r3, #2
 8006d8a:	3002      	addeq	r0, #2
 8006d8c:	07d9      	lsls	r1, r3, #31
 8006d8e:	d403      	bmi.n	8006d98 <__lo0bits+0x4e>
 8006d90:	085b      	lsrs	r3, r3, #1
 8006d92:	f100 0001 	add.w	r0, r0, #1
 8006d96:	d003      	beq.n	8006da0 <__lo0bits+0x56>
 8006d98:	6013      	str	r3, [r2, #0]
 8006d9a:	4770      	bx	lr
 8006d9c:	2000      	movs	r0, #0
 8006d9e:	4770      	bx	lr
 8006da0:	2020      	movs	r0, #32
 8006da2:	4770      	bx	lr

08006da4 <__i2b>:
 8006da4:	b510      	push	{r4, lr}
 8006da6:	460c      	mov	r4, r1
 8006da8:	2101      	movs	r1, #1
 8006daa:	f7ff ff07 	bl	8006bbc <_Balloc>
 8006dae:	4602      	mov	r2, r0
 8006db0:	b928      	cbnz	r0, 8006dbe <__i2b+0x1a>
 8006db2:	f240 1145 	movw	r1, #325	@ 0x145
 8006db6:	4b04      	ldr	r3, [pc, #16]	@ (8006dc8 <__i2b+0x24>)
 8006db8:	4804      	ldr	r0, [pc, #16]	@ (8006dcc <__i2b+0x28>)
 8006dba:	f000 fcb1 	bl	8007720 <__assert_func>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	6144      	str	r4, [r0, #20]
 8006dc2:	6103      	str	r3, [r0, #16]
 8006dc4:	bd10      	pop	{r4, pc}
 8006dc6:	bf00      	nop
 8006dc8:	08008056 	.word	0x08008056
 8006dcc:	08008067 	.word	0x08008067

08006dd0 <__multiply>:
 8006dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd4:	4617      	mov	r7, r2
 8006dd6:	690a      	ldr	r2, [r1, #16]
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	4689      	mov	r9, r1
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	bfa2      	ittt	ge
 8006de0:	463b      	movge	r3, r7
 8006de2:	460f      	movge	r7, r1
 8006de4:	4699      	movge	r9, r3
 8006de6:	693d      	ldr	r5, [r7, #16]
 8006de8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	6879      	ldr	r1, [r7, #4]
 8006df0:	eb05 060a 	add.w	r6, r5, sl
 8006df4:	42b3      	cmp	r3, r6
 8006df6:	b085      	sub	sp, #20
 8006df8:	bfb8      	it	lt
 8006dfa:	3101      	addlt	r1, #1
 8006dfc:	f7ff fede 	bl	8006bbc <_Balloc>
 8006e00:	b930      	cbnz	r0, 8006e10 <__multiply+0x40>
 8006e02:	4602      	mov	r2, r0
 8006e04:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e08:	4b40      	ldr	r3, [pc, #256]	@ (8006f0c <__multiply+0x13c>)
 8006e0a:	4841      	ldr	r0, [pc, #260]	@ (8006f10 <__multiply+0x140>)
 8006e0c:	f000 fc88 	bl	8007720 <__assert_func>
 8006e10:	f100 0414 	add.w	r4, r0, #20
 8006e14:	4623      	mov	r3, r4
 8006e16:	2200      	movs	r2, #0
 8006e18:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006e1c:	4573      	cmp	r3, lr
 8006e1e:	d320      	bcc.n	8006e62 <__multiply+0x92>
 8006e20:	f107 0814 	add.w	r8, r7, #20
 8006e24:	f109 0114 	add.w	r1, r9, #20
 8006e28:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006e2c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006e30:	9302      	str	r3, [sp, #8]
 8006e32:	1beb      	subs	r3, r5, r7
 8006e34:	3b15      	subs	r3, #21
 8006e36:	f023 0303 	bic.w	r3, r3, #3
 8006e3a:	3304      	adds	r3, #4
 8006e3c:	3715      	adds	r7, #21
 8006e3e:	42bd      	cmp	r5, r7
 8006e40:	bf38      	it	cc
 8006e42:	2304      	movcc	r3, #4
 8006e44:	9301      	str	r3, [sp, #4]
 8006e46:	9b02      	ldr	r3, [sp, #8]
 8006e48:	9103      	str	r1, [sp, #12]
 8006e4a:	428b      	cmp	r3, r1
 8006e4c:	d80c      	bhi.n	8006e68 <__multiply+0x98>
 8006e4e:	2e00      	cmp	r6, #0
 8006e50:	dd03      	ble.n	8006e5a <__multiply+0x8a>
 8006e52:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d055      	beq.n	8006f06 <__multiply+0x136>
 8006e5a:	6106      	str	r6, [r0, #16]
 8006e5c:	b005      	add	sp, #20
 8006e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e62:	f843 2b04 	str.w	r2, [r3], #4
 8006e66:	e7d9      	b.n	8006e1c <__multiply+0x4c>
 8006e68:	f8b1 a000 	ldrh.w	sl, [r1]
 8006e6c:	f1ba 0f00 	cmp.w	sl, #0
 8006e70:	d01f      	beq.n	8006eb2 <__multiply+0xe2>
 8006e72:	46c4      	mov	ip, r8
 8006e74:	46a1      	mov	r9, r4
 8006e76:	2700      	movs	r7, #0
 8006e78:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006e7c:	f8d9 3000 	ldr.w	r3, [r9]
 8006e80:	fa1f fb82 	uxth.w	fp, r2
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	fb0a 330b 	mla	r3, sl, fp, r3
 8006e8a:	443b      	add	r3, r7
 8006e8c:	f8d9 7000 	ldr.w	r7, [r9]
 8006e90:	0c12      	lsrs	r2, r2, #16
 8006e92:	0c3f      	lsrs	r7, r7, #16
 8006e94:	fb0a 7202 	mla	r2, sl, r2, r7
 8006e98:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ea2:	4565      	cmp	r5, ip
 8006ea4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006ea8:	f849 3b04 	str.w	r3, [r9], #4
 8006eac:	d8e4      	bhi.n	8006e78 <__multiply+0xa8>
 8006eae:	9b01      	ldr	r3, [sp, #4]
 8006eb0:	50e7      	str	r7, [r4, r3]
 8006eb2:	9b03      	ldr	r3, [sp, #12]
 8006eb4:	3104      	adds	r1, #4
 8006eb6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006eba:	f1b9 0f00 	cmp.w	r9, #0
 8006ebe:	d020      	beq.n	8006f02 <__multiply+0x132>
 8006ec0:	4647      	mov	r7, r8
 8006ec2:	46a4      	mov	ip, r4
 8006ec4:	f04f 0a00 	mov.w	sl, #0
 8006ec8:	6823      	ldr	r3, [r4, #0]
 8006eca:	f8b7 b000 	ldrh.w	fp, [r7]
 8006ece:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	fb09 220b 	mla	r2, r9, fp, r2
 8006ed8:	4452      	add	r2, sl
 8006eda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ede:	f84c 3b04 	str.w	r3, [ip], #4
 8006ee2:	f857 3b04 	ldr.w	r3, [r7], #4
 8006ee6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006eea:	f8bc 3000 	ldrh.w	r3, [ip]
 8006eee:	42bd      	cmp	r5, r7
 8006ef0:	fb09 330a 	mla	r3, r9, sl, r3
 8006ef4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006ef8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006efc:	d8e5      	bhi.n	8006eca <__multiply+0xfa>
 8006efe:	9a01      	ldr	r2, [sp, #4]
 8006f00:	50a3      	str	r3, [r4, r2]
 8006f02:	3404      	adds	r4, #4
 8006f04:	e79f      	b.n	8006e46 <__multiply+0x76>
 8006f06:	3e01      	subs	r6, #1
 8006f08:	e7a1      	b.n	8006e4e <__multiply+0x7e>
 8006f0a:	bf00      	nop
 8006f0c:	08008056 	.word	0x08008056
 8006f10:	08008067 	.word	0x08008067

08006f14 <__pow5mult>:
 8006f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f18:	4615      	mov	r5, r2
 8006f1a:	f012 0203 	ands.w	r2, r2, #3
 8006f1e:	4607      	mov	r7, r0
 8006f20:	460e      	mov	r6, r1
 8006f22:	d007      	beq.n	8006f34 <__pow5mult+0x20>
 8006f24:	4c25      	ldr	r4, [pc, #148]	@ (8006fbc <__pow5mult+0xa8>)
 8006f26:	3a01      	subs	r2, #1
 8006f28:	2300      	movs	r3, #0
 8006f2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f2e:	f7ff fea7 	bl	8006c80 <__multadd>
 8006f32:	4606      	mov	r6, r0
 8006f34:	10ad      	asrs	r5, r5, #2
 8006f36:	d03d      	beq.n	8006fb4 <__pow5mult+0xa0>
 8006f38:	69fc      	ldr	r4, [r7, #28]
 8006f3a:	b97c      	cbnz	r4, 8006f5c <__pow5mult+0x48>
 8006f3c:	2010      	movs	r0, #16
 8006f3e:	f7ff fd87 	bl	8006a50 <malloc>
 8006f42:	4602      	mov	r2, r0
 8006f44:	61f8      	str	r0, [r7, #28]
 8006f46:	b928      	cbnz	r0, 8006f54 <__pow5mult+0x40>
 8006f48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8006fc0 <__pow5mult+0xac>)
 8006f4e:	481d      	ldr	r0, [pc, #116]	@ (8006fc4 <__pow5mult+0xb0>)
 8006f50:	f000 fbe6 	bl	8007720 <__assert_func>
 8006f54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f58:	6004      	str	r4, [r0, #0]
 8006f5a:	60c4      	str	r4, [r0, #12]
 8006f5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006f60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f64:	b94c      	cbnz	r4, 8006f7a <__pow5mult+0x66>
 8006f66:	f240 2171 	movw	r1, #625	@ 0x271
 8006f6a:	4638      	mov	r0, r7
 8006f6c:	f7ff ff1a 	bl	8006da4 <__i2b>
 8006f70:	2300      	movs	r3, #0
 8006f72:	4604      	mov	r4, r0
 8006f74:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f78:	6003      	str	r3, [r0, #0]
 8006f7a:	f04f 0900 	mov.w	r9, #0
 8006f7e:	07eb      	lsls	r3, r5, #31
 8006f80:	d50a      	bpl.n	8006f98 <__pow5mult+0x84>
 8006f82:	4631      	mov	r1, r6
 8006f84:	4622      	mov	r2, r4
 8006f86:	4638      	mov	r0, r7
 8006f88:	f7ff ff22 	bl	8006dd0 <__multiply>
 8006f8c:	4680      	mov	r8, r0
 8006f8e:	4631      	mov	r1, r6
 8006f90:	4638      	mov	r0, r7
 8006f92:	f7ff fe53 	bl	8006c3c <_Bfree>
 8006f96:	4646      	mov	r6, r8
 8006f98:	106d      	asrs	r5, r5, #1
 8006f9a:	d00b      	beq.n	8006fb4 <__pow5mult+0xa0>
 8006f9c:	6820      	ldr	r0, [r4, #0]
 8006f9e:	b938      	cbnz	r0, 8006fb0 <__pow5mult+0x9c>
 8006fa0:	4622      	mov	r2, r4
 8006fa2:	4621      	mov	r1, r4
 8006fa4:	4638      	mov	r0, r7
 8006fa6:	f7ff ff13 	bl	8006dd0 <__multiply>
 8006faa:	6020      	str	r0, [r4, #0]
 8006fac:	f8c0 9000 	str.w	r9, [r0]
 8006fb0:	4604      	mov	r4, r0
 8006fb2:	e7e4      	b.n	8006f7e <__pow5mult+0x6a>
 8006fb4:	4630      	mov	r0, r6
 8006fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fba:	bf00      	nop
 8006fbc:	08008118 	.word	0x08008118
 8006fc0:	08007fe7 	.word	0x08007fe7
 8006fc4:	08008067 	.word	0x08008067

08006fc8 <__lshift>:
 8006fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fcc:	460c      	mov	r4, r1
 8006fce:	4607      	mov	r7, r0
 8006fd0:	4691      	mov	r9, r2
 8006fd2:	6923      	ldr	r3, [r4, #16]
 8006fd4:	6849      	ldr	r1, [r1, #4]
 8006fd6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006fda:	68a3      	ldr	r3, [r4, #8]
 8006fdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006fe0:	f108 0601 	add.w	r6, r8, #1
 8006fe4:	42b3      	cmp	r3, r6
 8006fe6:	db0b      	blt.n	8007000 <__lshift+0x38>
 8006fe8:	4638      	mov	r0, r7
 8006fea:	f7ff fde7 	bl	8006bbc <_Balloc>
 8006fee:	4605      	mov	r5, r0
 8006ff0:	b948      	cbnz	r0, 8007006 <__lshift+0x3e>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ff8:	4b27      	ldr	r3, [pc, #156]	@ (8007098 <__lshift+0xd0>)
 8006ffa:	4828      	ldr	r0, [pc, #160]	@ (800709c <__lshift+0xd4>)
 8006ffc:	f000 fb90 	bl	8007720 <__assert_func>
 8007000:	3101      	adds	r1, #1
 8007002:	005b      	lsls	r3, r3, #1
 8007004:	e7ee      	b.n	8006fe4 <__lshift+0x1c>
 8007006:	2300      	movs	r3, #0
 8007008:	f100 0114 	add.w	r1, r0, #20
 800700c:	f100 0210 	add.w	r2, r0, #16
 8007010:	4618      	mov	r0, r3
 8007012:	4553      	cmp	r3, sl
 8007014:	db33      	blt.n	800707e <__lshift+0xb6>
 8007016:	6920      	ldr	r0, [r4, #16]
 8007018:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800701c:	f104 0314 	add.w	r3, r4, #20
 8007020:	f019 091f 	ands.w	r9, r9, #31
 8007024:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007028:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800702c:	d02b      	beq.n	8007086 <__lshift+0xbe>
 800702e:	468a      	mov	sl, r1
 8007030:	2200      	movs	r2, #0
 8007032:	f1c9 0e20 	rsb	lr, r9, #32
 8007036:	6818      	ldr	r0, [r3, #0]
 8007038:	fa00 f009 	lsl.w	r0, r0, r9
 800703c:	4310      	orrs	r0, r2
 800703e:	f84a 0b04 	str.w	r0, [sl], #4
 8007042:	f853 2b04 	ldr.w	r2, [r3], #4
 8007046:	459c      	cmp	ip, r3
 8007048:	fa22 f20e 	lsr.w	r2, r2, lr
 800704c:	d8f3      	bhi.n	8007036 <__lshift+0x6e>
 800704e:	ebac 0304 	sub.w	r3, ip, r4
 8007052:	3b15      	subs	r3, #21
 8007054:	f023 0303 	bic.w	r3, r3, #3
 8007058:	3304      	adds	r3, #4
 800705a:	f104 0015 	add.w	r0, r4, #21
 800705e:	4560      	cmp	r0, ip
 8007060:	bf88      	it	hi
 8007062:	2304      	movhi	r3, #4
 8007064:	50ca      	str	r2, [r1, r3]
 8007066:	b10a      	cbz	r2, 800706c <__lshift+0xa4>
 8007068:	f108 0602 	add.w	r6, r8, #2
 800706c:	3e01      	subs	r6, #1
 800706e:	4638      	mov	r0, r7
 8007070:	4621      	mov	r1, r4
 8007072:	612e      	str	r6, [r5, #16]
 8007074:	f7ff fde2 	bl	8006c3c <_Bfree>
 8007078:	4628      	mov	r0, r5
 800707a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800707e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007082:	3301      	adds	r3, #1
 8007084:	e7c5      	b.n	8007012 <__lshift+0x4a>
 8007086:	3904      	subs	r1, #4
 8007088:	f853 2b04 	ldr.w	r2, [r3], #4
 800708c:	459c      	cmp	ip, r3
 800708e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007092:	d8f9      	bhi.n	8007088 <__lshift+0xc0>
 8007094:	e7ea      	b.n	800706c <__lshift+0xa4>
 8007096:	bf00      	nop
 8007098:	08008056 	.word	0x08008056
 800709c:	08008067 	.word	0x08008067

080070a0 <__mcmp>:
 80070a0:	4603      	mov	r3, r0
 80070a2:	690a      	ldr	r2, [r1, #16]
 80070a4:	6900      	ldr	r0, [r0, #16]
 80070a6:	b530      	push	{r4, r5, lr}
 80070a8:	1a80      	subs	r0, r0, r2
 80070aa:	d10e      	bne.n	80070ca <__mcmp+0x2a>
 80070ac:	3314      	adds	r3, #20
 80070ae:	3114      	adds	r1, #20
 80070b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80070b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80070b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80070bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80070c0:	4295      	cmp	r5, r2
 80070c2:	d003      	beq.n	80070cc <__mcmp+0x2c>
 80070c4:	d205      	bcs.n	80070d2 <__mcmp+0x32>
 80070c6:	f04f 30ff 	mov.w	r0, #4294967295
 80070ca:	bd30      	pop	{r4, r5, pc}
 80070cc:	42a3      	cmp	r3, r4
 80070ce:	d3f3      	bcc.n	80070b8 <__mcmp+0x18>
 80070d0:	e7fb      	b.n	80070ca <__mcmp+0x2a>
 80070d2:	2001      	movs	r0, #1
 80070d4:	e7f9      	b.n	80070ca <__mcmp+0x2a>
	...

080070d8 <__mdiff>:
 80070d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070dc:	4689      	mov	r9, r1
 80070de:	4606      	mov	r6, r0
 80070e0:	4611      	mov	r1, r2
 80070e2:	4648      	mov	r0, r9
 80070e4:	4614      	mov	r4, r2
 80070e6:	f7ff ffdb 	bl	80070a0 <__mcmp>
 80070ea:	1e05      	subs	r5, r0, #0
 80070ec:	d112      	bne.n	8007114 <__mdiff+0x3c>
 80070ee:	4629      	mov	r1, r5
 80070f0:	4630      	mov	r0, r6
 80070f2:	f7ff fd63 	bl	8006bbc <_Balloc>
 80070f6:	4602      	mov	r2, r0
 80070f8:	b928      	cbnz	r0, 8007106 <__mdiff+0x2e>
 80070fa:	f240 2137 	movw	r1, #567	@ 0x237
 80070fe:	4b3e      	ldr	r3, [pc, #248]	@ (80071f8 <__mdiff+0x120>)
 8007100:	483e      	ldr	r0, [pc, #248]	@ (80071fc <__mdiff+0x124>)
 8007102:	f000 fb0d 	bl	8007720 <__assert_func>
 8007106:	2301      	movs	r3, #1
 8007108:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800710c:	4610      	mov	r0, r2
 800710e:	b003      	add	sp, #12
 8007110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007114:	bfbc      	itt	lt
 8007116:	464b      	movlt	r3, r9
 8007118:	46a1      	movlt	r9, r4
 800711a:	4630      	mov	r0, r6
 800711c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007120:	bfba      	itte	lt
 8007122:	461c      	movlt	r4, r3
 8007124:	2501      	movlt	r5, #1
 8007126:	2500      	movge	r5, #0
 8007128:	f7ff fd48 	bl	8006bbc <_Balloc>
 800712c:	4602      	mov	r2, r0
 800712e:	b918      	cbnz	r0, 8007138 <__mdiff+0x60>
 8007130:	f240 2145 	movw	r1, #581	@ 0x245
 8007134:	4b30      	ldr	r3, [pc, #192]	@ (80071f8 <__mdiff+0x120>)
 8007136:	e7e3      	b.n	8007100 <__mdiff+0x28>
 8007138:	f100 0b14 	add.w	fp, r0, #20
 800713c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007140:	f109 0310 	add.w	r3, r9, #16
 8007144:	60c5      	str	r5, [r0, #12]
 8007146:	f04f 0c00 	mov.w	ip, #0
 800714a:	f109 0514 	add.w	r5, r9, #20
 800714e:	46d9      	mov	r9, fp
 8007150:	6926      	ldr	r6, [r4, #16]
 8007152:	f104 0e14 	add.w	lr, r4, #20
 8007156:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800715a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800715e:	9301      	str	r3, [sp, #4]
 8007160:	9b01      	ldr	r3, [sp, #4]
 8007162:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007166:	f853 af04 	ldr.w	sl, [r3, #4]!
 800716a:	b281      	uxth	r1, r0
 800716c:	9301      	str	r3, [sp, #4]
 800716e:	fa1f f38a 	uxth.w	r3, sl
 8007172:	1a5b      	subs	r3, r3, r1
 8007174:	0c00      	lsrs	r0, r0, #16
 8007176:	4463      	add	r3, ip
 8007178:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800717c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007180:	b29b      	uxth	r3, r3
 8007182:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007186:	4576      	cmp	r6, lr
 8007188:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800718c:	f849 3b04 	str.w	r3, [r9], #4
 8007190:	d8e6      	bhi.n	8007160 <__mdiff+0x88>
 8007192:	1b33      	subs	r3, r6, r4
 8007194:	3b15      	subs	r3, #21
 8007196:	f023 0303 	bic.w	r3, r3, #3
 800719a:	3415      	adds	r4, #21
 800719c:	3304      	adds	r3, #4
 800719e:	42a6      	cmp	r6, r4
 80071a0:	bf38      	it	cc
 80071a2:	2304      	movcc	r3, #4
 80071a4:	441d      	add	r5, r3
 80071a6:	445b      	add	r3, fp
 80071a8:	461e      	mov	r6, r3
 80071aa:	462c      	mov	r4, r5
 80071ac:	4544      	cmp	r4, r8
 80071ae:	d30e      	bcc.n	80071ce <__mdiff+0xf6>
 80071b0:	f108 0103 	add.w	r1, r8, #3
 80071b4:	1b49      	subs	r1, r1, r5
 80071b6:	f021 0103 	bic.w	r1, r1, #3
 80071ba:	3d03      	subs	r5, #3
 80071bc:	45a8      	cmp	r8, r5
 80071be:	bf38      	it	cc
 80071c0:	2100      	movcc	r1, #0
 80071c2:	440b      	add	r3, r1
 80071c4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071c8:	b199      	cbz	r1, 80071f2 <__mdiff+0x11a>
 80071ca:	6117      	str	r7, [r2, #16]
 80071cc:	e79e      	b.n	800710c <__mdiff+0x34>
 80071ce:	46e6      	mov	lr, ip
 80071d0:	f854 1b04 	ldr.w	r1, [r4], #4
 80071d4:	fa1f fc81 	uxth.w	ip, r1
 80071d8:	44f4      	add	ip, lr
 80071da:	0c08      	lsrs	r0, r1, #16
 80071dc:	4471      	add	r1, lr
 80071de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80071e2:	b289      	uxth	r1, r1
 80071e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80071e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80071ec:	f846 1b04 	str.w	r1, [r6], #4
 80071f0:	e7dc      	b.n	80071ac <__mdiff+0xd4>
 80071f2:	3f01      	subs	r7, #1
 80071f4:	e7e6      	b.n	80071c4 <__mdiff+0xec>
 80071f6:	bf00      	nop
 80071f8:	08008056 	.word	0x08008056
 80071fc:	08008067 	.word	0x08008067

08007200 <__d2b>:
 8007200:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007204:	2101      	movs	r1, #1
 8007206:	4690      	mov	r8, r2
 8007208:	4699      	mov	r9, r3
 800720a:	9e08      	ldr	r6, [sp, #32]
 800720c:	f7ff fcd6 	bl	8006bbc <_Balloc>
 8007210:	4604      	mov	r4, r0
 8007212:	b930      	cbnz	r0, 8007222 <__d2b+0x22>
 8007214:	4602      	mov	r2, r0
 8007216:	f240 310f 	movw	r1, #783	@ 0x30f
 800721a:	4b23      	ldr	r3, [pc, #140]	@ (80072a8 <__d2b+0xa8>)
 800721c:	4823      	ldr	r0, [pc, #140]	@ (80072ac <__d2b+0xac>)
 800721e:	f000 fa7f 	bl	8007720 <__assert_func>
 8007222:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007226:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800722a:	b10d      	cbz	r5, 8007230 <__d2b+0x30>
 800722c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007230:	9301      	str	r3, [sp, #4]
 8007232:	f1b8 0300 	subs.w	r3, r8, #0
 8007236:	d024      	beq.n	8007282 <__d2b+0x82>
 8007238:	4668      	mov	r0, sp
 800723a:	9300      	str	r3, [sp, #0]
 800723c:	f7ff fd85 	bl	8006d4a <__lo0bits>
 8007240:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007244:	b1d8      	cbz	r0, 800727e <__d2b+0x7e>
 8007246:	f1c0 0320 	rsb	r3, r0, #32
 800724a:	fa02 f303 	lsl.w	r3, r2, r3
 800724e:	430b      	orrs	r3, r1
 8007250:	40c2      	lsrs	r2, r0
 8007252:	6163      	str	r3, [r4, #20]
 8007254:	9201      	str	r2, [sp, #4]
 8007256:	9b01      	ldr	r3, [sp, #4]
 8007258:	2b00      	cmp	r3, #0
 800725a:	bf0c      	ite	eq
 800725c:	2201      	moveq	r2, #1
 800725e:	2202      	movne	r2, #2
 8007260:	61a3      	str	r3, [r4, #24]
 8007262:	6122      	str	r2, [r4, #16]
 8007264:	b1ad      	cbz	r5, 8007292 <__d2b+0x92>
 8007266:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800726a:	4405      	add	r5, r0
 800726c:	6035      	str	r5, [r6, #0]
 800726e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007274:	6018      	str	r0, [r3, #0]
 8007276:	4620      	mov	r0, r4
 8007278:	b002      	add	sp, #8
 800727a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800727e:	6161      	str	r1, [r4, #20]
 8007280:	e7e9      	b.n	8007256 <__d2b+0x56>
 8007282:	a801      	add	r0, sp, #4
 8007284:	f7ff fd61 	bl	8006d4a <__lo0bits>
 8007288:	9b01      	ldr	r3, [sp, #4]
 800728a:	2201      	movs	r2, #1
 800728c:	6163      	str	r3, [r4, #20]
 800728e:	3020      	adds	r0, #32
 8007290:	e7e7      	b.n	8007262 <__d2b+0x62>
 8007292:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007296:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800729a:	6030      	str	r0, [r6, #0]
 800729c:	6918      	ldr	r0, [r3, #16]
 800729e:	f7ff fd35 	bl	8006d0c <__hi0bits>
 80072a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80072a6:	e7e4      	b.n	8007272 <__d2b+0x72>
 80072a8:	08008056 	.word	0x08008056
 80072ac:	08008067 	.word	0x08008067

080072b0 <__ssputs_r>:
 80072b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072b4:	461f      	mov	r7, r3
 80072b6:	688e      	ldr	r6, [r1, #8]
 80072b8:	4682      	mov	sl, r0
 80072ba:	42be      	cmp	r6, r7
 80072bc:	460c      	mov	r4, r1
 80072be:	4690      	mov	r8, r2
 80072c0:	680b      	ldr	r3, [r1, #0]
 80072c2:	d82d      	bhi.n	8007320 <__ssputs_r+0x70>
 80072c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072cc:	d026      	beq.n	800731c <__ssputs_r+0x6c>
 80072ce:	6965      	ldr	r5, [r4, #20]
 80072d0:	6909      	ldr	r1, [r1, #16]
 80072d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072d6:	eba3 0901 	sub.w	r9, r3, r1
 80072da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072de:	1c7b      	adds	r3, r7, #1
 80072e0:	444b      	add	r3, r9
 80072e2:	106d      	asrs	r5, r5, #1
 80072e4:	429d      	cmp	r5, r3
 80072e6:	bf38      	it	cc
 80072e8:	461d      	movcc	r5, r3
 80072ea:	0553      	lsls	r3, r2, #21
 80072ec:	d527      	bpl.n	800733e <__ssputs_r+0x8e>
 80072ee:	4629      	mov	r1, r5
 80072f0:	f7ff fbd8 	bl	8006aa4 <_malloc_r>
 80072f4:	4606      	mov	r6, r0
 80072f6:	b360      	cbz	r0, 8007352 <__ssputs_r+0xa2>
 80072f8:	464a      	mov	r2, r9
 80072fa:	6921      	ldr	r1, [r4, #16]
 80072fc:	f000 fa02 	bl	8007704 <memcpy>
 8007300:	89a3      	ldrh	r3, [r4, #12]
 8007302:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800730a:	81a3      	strh	r3, [r4, #12]
 800730c:	6126      	str	r6, [r4, #16]
 800730e:	444e      	add	r6, r9
 8007310:	6026      	str	r6, [r4, #0]
 8007312:	463e      	mov	r6, r7
 8007314:	6165      	str	r5, [r4, #20]
 8007316:	eba5 0509 	sub.w	r5, r5, r9
 800731a:	60a5      	str	r5, [r4, #8]
 800731c:	42be      	cmp	r6, r7
 800731e:	d900      	bls.n	8007322 <__ssputs_r+0x72>
 8007320:	463e      	mov	r6, r7
 8007322:	4632      	mov	r2, r6
 8007324:	4641      	mov	r1, r8
 8007326:	6820      	ldr	r0, [r4, #0]
 8007328:	f000 f9c2 	bl	80076b0 <memmove>
 800732c:	2000      	movs	r0, #0
 800732e:	68a3      	ldr	r3, [r4, #8]
 8007330:	1b9b      	subs	r3, r3, r6
 8007332:	60a3      	str	r3, [r4, #8]
 8007334:	6823      	ldr	r3, [r4, #0]
 8007336:	4433      	add	r3, r6
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800733e:	462a      	mov	r2, r5
 8007340:	f000 fa32 	bl	80077a8 <_realloc_r>
 8007344:	4606      	mov	r6, r0
 8007346:	2800      	cmp	r0, #0
 8007348:	d1e0      	bne.n	800730c <__ssputs_r+0x5c>
 800734a:	4650      	mov	r0, sl
 800734c:	6921      	ldr	r1, [r4, #16]
 800734e:	f7ff fb37 	bl	80069c0 <_free_r>
 8007352:	230c      	movs	r3, #12
 8007354:	f8ca 3000 	str.w	r3, [sl]
 8007358:	89a3      	ldrh	r3, [r4, #12]
 800735a:	f04f 30ff 	mov.w	r0, #4294967295
 800735e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007362:	81a3      	strh	r3, [r4, #12]
 8007364:	e7e9      	b.n	800733a <__ssputs_r+0x8a>
	...

08007368 <_svfiprintf_r>:
 8007368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800736c:	4698      	mov	r8, r3
 800736e:	898b      	ldrh	r3, [r1, #12]
 8007370:	4607      	mov	r7, r0
 8007372:	061b      	lsls	r3, r3, #24
 8007374:	460d      	mov	r5, r1
 8007376:	4614      	mov	r4, r2
 8007378:	b09d      	sub	sp, #116	@ 0x74
 800737a:	d510      	bpl.n	800739e <_svfiprintf_r+0x36>
 800737c:	690b      	ldr	r3, [r1, #16]
 800737e:	b973      	cbnz	r3, 800739e <_svfiprintf_r+0x36>
 8007380:	2140      	movs	r1, #64	@ 0x40
 8007382:	f7ff fb8f 	bl	8006aa4 <_malloc_r>
 8007386:	6028      	str	r0, [r5, #0]
 8007388:	6128      	str	r0, [r5, #16]
 800738a:	b930      	cbnz	r0, 800739a <_svfiprintf_r+0x32>
 800738c:	230c      	movs	r3, #12
 800738e:	603b      	str	r3, [r7, #0]
 8007390:	f04f 30ff 	mov.w	r0, #4294967295
 8007394:	b01d      	add	sp, #116	@ 0x74
 8007396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800739a:	2340      	movs	r3, #64	@ 0x40
 800739c:	616b      	str	r3, [r5, #20]
 800739e:	2300      	movs	r3, #0
 80073a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80073a2:	2320      	movs	r3, #32
 80073a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073a8:	2330      	movs	r3, #48	@ 0x30
 80073aa:	f04f 0901 	mov.w	r9, #1
 80073ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80073b2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800754c <_svfiprintf_r+0x1e4>
 80073b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073ba:	4623      	mov	r3, r4
 80073bc:	469a      	mov	sl, r3
 80073be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073c2:	b10a      	cbz	r2, 80073c8 <_svfiprintf_r+0x60>
 80073c4:	2a25      	cmp	r2, #37	@ 0x25
 80073c6:	d1f9      	bne.n	80073bc <_svfiprintf_r+0x54>
 80073c8:	ebba 0b04 	subs.w	fp, sl, r4
 80073cc:	d00b      	beq.n	80073e6 <_svfiprintf_r+0x7e>
 80073ce:	465b      	mov	r3, fp
 80073d0:	4622      	mov	r2, r4
 80073d2:	4629      	mov	r1, r5
 80073d4:	4638      	mov	r0, r7
 80073d6:	f7ff ff6b 	bl	80072b0 <__ssputs_r>
 80073da:	3001      	adds	r0, #1
 80073dc:	f000 80a7 	beq.w	800752e <_svfiprintf_r+0x1c6>
 80073e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073e2:	445a      	add	r2, fp
 80073e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80073e6:	f89a 3000 	ldrb.w	r3, [sl]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	f000 809f 	beq.w	800752e <_svfiprintf_r+0x1c6>
 80073f0:	2300      	movs	r3, #0
 80073f2:	f04f 32ff 	mov.w	r2, #4294967295
 80073f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073fa:	f10a 0a01 	add.w	sl, sl, #1
 80073fe:	9304      	str	r3, [sp, #16]
 8007400:	9307      	str	r3, [sp, #28]
 8007402:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007406:	931a      	str	r3, [sp, #104]	@ 0x68
 8007408:	4654      	mov	r4, sl
 800740a:	2205      	movs	r2, #5
 800740c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007410:	484e      	ldr	r0, [pc, #312]	@ (800754c <_svfiprintf_r+0x1e4>)
 8007412:	f7fe fc6a 	bl	8005cea <memchr>
 8007416:	9a04      	ldr	r2, [sp, #16]
 8007418:	b9d8      	cbnz	r0, 8007452 <_svfiprintf_r+0xea>
 800741a:	06d0      	lsls	r0, r2, #27
 800741c:	bf44      	itt	mi
 800741e:	2320      	movmi	r3, #32
 8007420:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007424:	0711      	lsls	r1, r2, #28
 8007426:	bf44      	itt	mi
 8007428:	232b      	movmi	r3, #43	@ 0x2b
 800742a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800742e:	f89a 3000 	ldrb.w	r3, [sl]
 8007432:	2b2a      	cmp	r3, #42	@ 0x2a
 8007434:	d015      	beq.n	8007462 <_svfiprintf_r+0xfa>
 8007436:	4654      	mov	r4, sl
 8007438:	2000      	movs	r0, #0
 800743a:	f04f 0c0a 	mov.w	ip, #10
 800743e:	9a07      	ldr	r2, [sp, #28]
 8007440:	4621      	mov	r1, r4
 8007442:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007446:	3b30      	subs	r3, #48	@ 0x30
 8007448:	2b09      	cmp	r3, #9
 800744a:	d94b      	bls.n	80074e4 <_svfiprintf_r+0x17c>
 800744c:	b1b0      	cbz	r0, 800747c <_svfiprintf_r+0x114>
 800744e:	9207      	str	r2, [sp, #28]
 8007450:	e014      	b.n	800747c <_svfiprintf_r+0x114>
 8007452:	eba0 0308 	sub.w	r3, r0, r8
 8007456:	fa09 f303 	lsl.w	r3, r9, r3
 800745a:	4313      	orrs	r3, r2
 800745c:	46a2      	mov	sl, r4
 800745e:	9304      	str	r3, [sp, #16]
 8007460:	e7d2      	b.n	8007408 <_svfiprintf_r+0xa0>
 8007462:	9b03      	ldr	r3, [sp, #12]
 8007464:	1d19      	adds	r1, r3, #4
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	9103      	str	r1, [sp, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	bfbb      	ittet	lt
 800746e:	425b      	neglt	r3, r3
 8007470:	f042 0202 	orrlt.w	r2, r2, #2
 8007474:	9307      	strge	r3, [sp, #28]
 8007476:	9307      	strlt	r3, [sp, #28]
 8007478:	bfb8      	it	lt
 800747a:	9204      	strlt	r2, [sp, #16]
 800747c:	7823      	ldrb	r3, [r4, #0]
 800747e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007480:	d10a      	bne.n	8007498 <_svfiprintf_r+0x130>
 8007482:	7863      	ldrb	r3, [r4, #1]
 8007484:	2b2a      	cmp	r3, #42	@ 0x2a
 8007486:	d132      	bne.n	80074ee <_svfiprintf_r+0x186>
 8007488:	9b03      	ldr	r3, [sp, #12]
 800748a:	3402      	adds	r4, #2
 800748c:	1d1a      	adds	r2, r3, #4
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	9203      	str	r2, [sp, #12]
 8007492:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007496:	9305      	str	r3, [sp, #20]
 8007498:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007550 <_svfiprintf_r+0x1e8>
 800749c:	2203      	movs	r2, #3
 800749e:	4650      	mov	r0, sl
 80074a0:	7821      	ldrb	r1, [r4, #0]
 80074a2:	f7fe fc22 	bl	8005cea <memchr>
 80074a6:	b138      	cbz	r0, 80074b8 <_svfiprintf_r+0x150>
 80074a8:	2240      	movs	r2, #64	@ 0x40
 80074aa:	9b04      	ldr	r3, [sp, #16]
 80074ac:	eba0 000a 	sub.w	r0, r0, sl
 80074b0:	4082      	lsls	r2, r0
 80074b2:	4313      	orrs	r3, r2
 80074b4:	3401      	adds	r4, #1
 80074b6:	9304      	str	r3, [sp, #16]
 80074b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074bc:	2206      	movs	r2, #6
 80074be:	4825      	ldr	r0, [pc, #148]	@ (8007554 <_svfiprintf_r+0x1ec>)
 80074c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074c4:	f7fe fc11 	bl	8005cea <memchr>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	d036      	beq.n	800753a <_svfiprintf_r+0x1d2>
 80074cc:	4b22      	ldr	r3, [pc, #136]	@ (8007558 <_svfiprintf_r+0x1f0>)
 80074ce:	bb1b      	cbnz	r3, 8007518 <_svfiprintf_r+0x1b0>
 80074d0:	9b03      	ldr	r3, [sp, #12]
 80074d2:	3307      	adds	r3, #7
 80074d4:	f023 0307 	bic.w	r3, r3, #7
 80074d8:	3308      	adds	r3, #8
 80074da:	9303      	str	r3, [sp, #12]
 80074dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074de:	4433      	add	r3, r6
 80074e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80074e2:	e76a      	b.n	80073ba <_svfiprintf_r+0x52>
 80074e4:	460c      	mov	r4, r1
 80074e6:	2001      	movs	r0, #1
 80074e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80074ec:	e7a8      	b.n	8007440 <_svfiprintf_r+0xd8>
 80074ee:	2300      	movs	r3, #0
 80074f0:	f04f 0c0a 	mov.w	ip, #10
 80074f4:	4619      	mov	r1, r3
 80074f6:	3401      	adds	r4, #1
 80074f8:	9305      	str	r3, [sp, #20]
 80074fa:	4620      	mov	r0, r4
 80074fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007500:	3a30      	subs	r2, #48	@ 0x30
 8007502:	2a09      	cmp	r2, #9
 8007504:	d903      	bls.n	800750e <_svfiprintf_r+0x1a6>
 8007506:	2b00      	cmp	r3, #0
 8007508:	d0c6      	beq.n	8007498 <_svfiprintf_r+0x130>
 800750a:	9105      	str	r1, [sp, #20]
 800750c:	e7c4      	b.n	8007498 <_svfiprintf_r+0x130>
 800750e:	4604      	mov	r4, r0
 8007510:	2301      	movs	r3, #1
 8007512:	fb0c 2101 	mla	r1, ip, r1, r2
 8007516:	e7f0      	b.n	80074fa <_svfiprintf_r+0x192>
 8007518:	ab03      	add	r3, sp, #12
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	462a      	mov	r2, r5
 800751e:	4638      	mov	r0, r7
 8007520:	4b0e      	ldr	r3, [pc, #56]	@ (800755c <_svfiprintf_r+0x1f4>)
 8007522:	a904      	add	r1, sp, #16
 8007524:	f7fd fe7e 	bl	8005224 <_printf_float>
 8007528:	1c42      	adds	r2, r0, #1
 800752a:	4606      	mov	r6, r0
 800752c:	d1d6      	bne.n	80074dc <_svfiprintf_r+0x174>
 800752e:	89ab      	ldrh	r3, [r5, #12]
 8007530:	065b      	lsls	r3, r3, #25
 8007532:	f53f af2d 	bmi.w	8007390 <_svfiprintf_r+0x28>
 8007536:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007538:	e72c      	b.n	8007394 <_svfiprintf_r+0x2c>
 800753a:	ab03      	add	r3, sp, #12
 800753c:	9300      	str	r3, [sp, #0]
 800753e:	462a      	mov	r2, r5
 8007540:	4638      	mov	r0, r7
 8007542:	4b06      	ldr	r3, [pc, #24]	@ (800755c <_svfiprintf_r+0x1f4>)
 8007544:	a904      	add	r1, sp, #16
 8007546:	f7fe f90b 	bl	8005760 <_printf_i>
 800754a:	e7ed      	b.n	8007528 <_svfiprintf_r+0x1c0>
 800754c:	080080c0 	.word	0x080080c0
 8007550:	080080c6 	.word	0x080080c6
 8007554:	080080ca 	.word	0x080080ca
 8007558:	08005225 	.word	0x08005225
 800755c:	080072b1 	.word	0x080072b1

08007560 <__sflush_r>:
 8007560:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007566:	0716      	lsls	r6, r2, #28
 8007568:	4605      	mov	r5, r0
 800756a:	460c      	mov	r4, r1
 800756c:	d454      	bmi.n	8007618 <__sflush_r+0xb8>
 800756e:	684b      	ldr	r3, [r1, #4]
 8007570:	2b00      	cmp	r3, #0
 8007572:	dc02      	bgt.n	800757a <__sflush_r+0x1a>
 8007574:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007576:	2b00      	cmp	r3, #0
 8007578:	dd48      	ble.n	800760c <__sflush_r+0xac>
 800757a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800757c:	2e00      	cmp	r6, #0
 800757e:	d045      	beq.n	800760c <__sflush_r+0xac>
 8007580:	2300      	movs	r3, #0
 8007582:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007586:	682f      	ldr	r7, [r5, #0]
 8007588:	6a21      	ldr	r1, [r4, #32]
 800758a:	602b      	str	r3, [r5, #0]
 800758c:	d030      	beq.n	80075f0 <__sflush_r+0x90>
 800758e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007590:	89a3      	ldrh	r3, [r4, #12]
 8007592:	0759      	lsls	r1, r3, #29
 8007594:	d505      	bpl.n	80075a2 <__sflush_r+0x42>
 8007596:	6863      	ldr	r3, [r4, #4]
 8007598:	1ad2      	subs	r2, r2, r3
 800759a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800759c:	b10b      	cbz	r3, 80075a2 <__sflush_r+0x42>
 800759e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80075a0:	1ad2      	subs	r2, r2, r3
 80075a2:	2300      	movs	r3, #0
 80075a4:	4628      	mov	r0, r5
 80075a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075a8:	6a21      	ldr	r1, [r4, #32]
 80075aa:	47b0      	blx	r6
 80075ac:	1c43      	adds	r3, r0, #1
 80075ae:	89a3      	ldrh	r3, [r4, #12]
 80075b0:	d106      	bne.n	80075c0 <__sflush_r+0x60>
 80075b2:	6829      	ldr	r1, [r5, #0]
 80075b4:	291d      	cmp	r1, #29
 80075b6:	d82b      	bhi.n	8007610 <__sflush_r+0xb0>
 80075b8:	4a28      	ldr	r2, [pc, #160]	@ (800765c <__sflush_r+0xfc>)
 80075ba:	40ca      	lsrs	r2, r1
 80075bc:	07d6      	lsls	r6, r2, #31
 80075be:	d527      	bpl.n	8007610 <__sflush_r+0xb0>
 80075c0:	2200      	movs	r2, #0
 80075c2:	6062      	str	r2, [r4, #4]
 80075c4:	6922      	ldr	r2, [r4, #16]
 80075c6:	04d9      	lsls	r1, r3, #19
 80075c8:	6022      	str	r2, [r4, #0]
 80075ca:	d504      	bpl.n	80075d6 <__sflush_r+0x76>
 80075cc:	1c42      	adds	r2, r0, #1
 80075ce:	d101      	bne.n	80075d4 <__sflush_r+0x74>
 80075d0:	682b      	ldr	r3, [r5, #0]
 80075d2:	b903      	cbnz	r3, 80075d6 <__sflush_r+0x76>
 80075d4:	6560      	str	r0, [r4, #84]	@ 0x54
 80075d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075d8:	602f      	str	r7, [r5, #0]
 80075da:	b1b9      	cbz	r1, 800760c <__sflush_r+0xac>
 80075dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075e0:	4299      	cmp	r1, r3
 80075e2:	d002      	beq.n	80075ea <__sflush_r+0x8a>
 80075e4:	4628      	mov	r0, r5
 80075e6:	f7ff f9eb 	bl	80069c0 <_free_r>
 80075ea:	2300      	movs	r3, #0
 80075ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80075ee:	e00d      	b.n	800760c <__sflush_r+0xac>
 80075f0:	2301      	movs	r3, #1
 80075f2:	4628      	mov	r0, r5
 80075f4:	47b0      	blx	r6
 80075f6:	4602      	mov	r2, r0
 80075f8:	1c50      	adds	r0, r2, #1
 80075fa:	d1c9      	bne.n	8007590 <__sflush_r+0x30>
 80075fc:	682b      	ldr	r3, [r5, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d0c6      	beq.n	8007590 <__sflush_r+0x30>
 8007602:	2b1d      	cmp	r3, #29
 8007604:	d001      	beq.n	800760a <__sflush_r+0xaa>
 8007606:	2b16      	cmp	r3, #22
 8007608:	d11d      	bne.n	8007646 <__sflush_r+0xe6>
 800760a:	602f      	str	r7, [r5, #0]
 800760c:	2000      	movs	r0, #0
 800760e:	e021      	b.n	8007654 <__sflush_r+0xf4>
 8007610:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007614:	b21b      	sxth	r3, r3
 8007616:	e01a      	b.n	800764e <__sflush_r+0xee>
 8007618:	690f      	ldr	r7, [r1, #16]
 800761a:	2f00      	cmp	r7, #0
 800761c:	d0f6      	beq.n	800760c <__sflush_r+0xac>
 800761e:	0793      	lsls	r3, r2, #30
 8007620:	bf18      	it	ne
 8007622:	2300      	movne	r3, #0
 8007624:	680e      	ldr	r6, [r1, #0]
 8007626:	bf08      	it	eq
 8007628:	694b      	ldreq	r3, [r1, #20]
 800762a:	1bf6      	subs	r6, r6, r7
 800762c:	600f      	str	r7, [r1, #0]
 800762e:	608b      	str	r3, [r1, #8]
 8007630:	2e00      	cmp	r6, #0
 8007632:	ddeb      	ble.n	800760c <__sflush_r+0xac>
 8007634:	4633      	mov	r3, r6
 8007636:	463a      	mov	r2, r7
 8007638:	4628      	mov	r0, r5
 800763a:	6a21      	ldr	r1, [r4, #32]
 800763c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007640:	47e0      	blx	ip
 8007642:	2800      	cmp	r0, #0
 8007644:	dc07      	bgt.n	8007656 <__sflush_r+0xf6>
 8007646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800764a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800764e:	f04f 30ff 	mov.w	r0, #4294967295
 8007652:	81a3      	strh	r3, [r4, #12]
 8007654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007656:	4407      	add	r7, r0
 8007658:	1a36      	subs	r6, r6, r0
 800765a:	e7e9      	b.n	8007630 <__sflush_r+0xd0>
 800765c:	20400001 	.word	0x20400001

08007660 <_fflush_r>:
 8007660:	b538      	push	{r3, r4, r5, lr}
 8007662:	690b      	ldr	r3, [r1, #16]
 8007664:	4605      	mov	r5, r0
 8007666:	460c      	mov	r4, r1
 8007668:	b913      	cbnz	r3, 8007670 <_fflush_r+0x10>
 800766a:	2500      	movs	r5, #0
 800766c:	4628      	mov	r0, r5
 800766e:	bd38      	pop	{r3, r4, r5, pc}
 8007670:	b118      	cbz	r0, 800767a <_fflush_r+0x1a>
 8007672:	6a03      	ldr	r3, [r0, #32]
 8007674:	b90b      	cbnz	r3, 800767a <_fflush_r+0x1a>
 8007676:	f7fe fa1d 	bl	8005ab4 <__sinit>
 800767a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d0f3      	beq.n	800766a <_fflush_r+0xa>
 8007682:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007684:	07d0      	lsls	r0, r2, #31
 8007686:	d404      	bmi.n	8007692 <_fflush_r+0x32>
 8007688:	0599      	lsls	r1, r3, #22
 800768a:	d402      	bmi.n	8007692 <_fflush_r+0x32>
 800768c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800768e:	f7fe fb2a 	bl	8005ce6 <__retarget_lock_acquire_recursive>
 8007692:	4628      	mov	r0, r5
 8007694:	4621      	mov	r1, r4
 8007696:	f7ff ff63 	bl	8007560 <__sflush_r>
 800769a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800769c:	4605      	mov	r5, r0
 800769e:	07da      	lsls	r2, r3, #31
 80076a0:	d4e4      	bmi.n	800766c <_fflush_r+0xc>
 80076a2:	89a3      	ldrh	r3, [r4, #12]
 80076a4:	059b      	lsls	r3, r3, #22
 80076a6:	d4e1      	bmi.n	800766c <_fflush_r+0xc>
 80076a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076aa:	f7fe fb1d 	bl	8005ce8 <__retarget_lock_release_recursive>
 80076ae:	e7dd      	b.n	800766c <_fflush_r+0xc>

080076b0 <memmove>:
 80076b0:	4288      	cmp	r0, r1
 80076b2:	b510      	push	{r4, lr}
 80076b4:	eb01 0402 	add.w	r4, r1, r2
 80076b8:	d902      	bls.n	80076c0 <memmove+0x10>
 80076ba:	4284      	cmp	r4, r0
 80076bc:	4623      	mov	r3, r4
 80076be:	d807      	bhi.n	80076d0 <memmove+0x20>
 80076c0:	1e43      	subs	r3, r0, #1
 80076c2:	42a1      	cmp	r1, r4
 80076c4:	d008      	beq.n	80076d8 <memmove+0x28>
 80076c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076ce:	e7f8      	b.n	80076c2 <memmove+0x12>
 80076d0:	4601      	mov	r1, r0
 80076d2:	4402      	add	r2, r0
 80076d4:	428a      	cmp	r2, r1
 80076d6:	d100      	bne.n	80076da <memmove+0x2a>
 80076d8:	bd10      	pop	{r4, pc}
 80076da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076e2:	e7f7      	b.n	80076d4 <memmove+0x24>

080076e4 <_sbrk_r>:
 80076e4:	b538      	push	{r3, r4, r5, lr}
 80076e6:	2300      	movs	r3, #0
 80076e8:	4d05      	ldr	r5, [pc, #20]	@ (8007700 <_sbrk_r+0x1c>)
 80076ea:	4604      	mov	r4, r0
 80076ec:	4608      	mov	r0, r1
 80076ee:	602b      	str	r3, [r5, #0]
 80076f0:	f7fb f97c 	bl	80029ec <_sbrk>
 80076f4:	1c43      	adds	r3, r0, #1
 80076f6:	d102      	bne.n	80076fe <_sbrk_r+0x1a>
 80076f8:	682b      	ldr	r3, [r5, #0]
 80076fa:	b103      	cbz	r3, 80076fe <_sbrk_r+0x1a>
 80076fc:	6023      	str	r3, [r4, #0]
 80076fe:	bd38      	pop	{r3, r4, r5, pc}
 8007700:	20000540 	.word	0x20000540

08007704 <memcpy>:
 8007704:	440a      	add	r2, r1
 8007706:	4291      	cmp	r1, r2
 8007708:	f100 33ff 	add.w	r3, r0, #4294967295
 800770c:	d100      	bne.n	8007710 <memcpy+0xc>
 800770e:	4770      	bx	lr
 8007710:	b510      	push	{r4, lr}
 8007712:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007716:	4291      	cmp	r1, r2
 8007718:	f803 4f01 	strb.w	r4, [r3, #1]!
 800771c:	d1f9      	bne.n	8007712 <memcpy+0xe>
 800771e:	bd10      	pop	{r4, pc}

08007720 <__assert_func>:
 8007720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007722:	4614      	mov	r4, r2
 8007724:	461a      	mov	r2, r3
 8007726:	4b09      	ldr	r3, [pc, #36]	@ (800774c <__assert_func+0x2c>)
 8007728:	4605      	mov	r5, r0
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	68d8      	ldr	r0, [r3, #12]
 800772e:	b14c      	cbz	r4, 8007744 <__assert_func+0x24>
 8007730:	4b07      	ldr	r3, [pc, #28]	@ (8007750 <__assert_func+0x30>)
 8007732:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007736:	9100      	str	r1, [sp, #0]
 8007738:	462b      	mov	r3, r5
 800773a:	4906      	ldr	r1, [pc, #24]	@ (8007754 <__assert_func+0x34>)
 800773c:	f000 f870 	bl	8007820 <fiprintf>
 8007740:	f000 f880 	bl	8007844 <abort>
 8007744:	4b04      	ldr	r3, [pc, #16]	@ (8007758 <__assert_func+0x38>)
 8007746:	461c      	mov	r4, r3
 8007748:	e7f3      	b.n	8007732 <__assert_func+0x12>
 800774a:	bf00      	nop
 800774c:	20000018 	.word	0x20000018
 8007750:	080080db 	.word	0x080080db
 8007754:	080080e8 	.word	0x080080e8
 8007758:	08008116 	.word	0x08008116

0800775c <_calloc_r>:
 800775c:	b570      	push	{r4, r5, r6, lr}
 800775e:	fba1 5402 	umull	r5, r4, r1, r2
 8007762:	b934      	cbnz	r4, 8007772 <_calloc_r+0x16>
 8007764:	4629      	mov	r1, r5
 8007766:	f7ff f99d 	bl	8006aa4 <_malloc_r>
 800776a:	4606      	mov	r6, r0
 800776c:	b928      	cbnz	r0, 800777a <_calloc_r+0x1e>
 800776e:	4630      	mov	r0, r6
 8007770:	bd70      	pop	{r4, r5, r6, pc}
 8007772:	220c      	movs	r2, #12
 8007774:	2600      	movs	r6, #0
 8007776:	6002      	str	r2, [r0, #0]
 8007778:	e7f9      	b.n	800776e <_calloc_r+0x12>
 800777a:	462a      	mov	r2, r5
 800777c:	4621      	mov	r1, r4
 800777e:	f7fe fa34 	bl	8005bea <memset>
 8007782:	e7f4      	b.n	800776e <_calloc_r+0x12>

08007784 <__ascii_mbtowc>:
 8007784:	b082      	sub	sp, #8
 8007786:	b901      	cbnz	r1, 800778a <__ascii_mbtowc+0x6>
 8007788:	a901      	add	r1, sp, #4
 800778a:	b142      	cbz	r2, 800779e <__ascii_mbtowc+0x1a>
 800778c:	b14b      	cbz	r3, 80077a2 <__ascii_mbtowc+0x1e>
 800778e:	7813      	ldrb	r3, [r2, #0]
 8007790:	600b      	str	r3, [r1, #0]
 8007792:	7812      	ldrb	r2, [r2, #0]
 8007794:	1e10      	subs	r0, r2, #0
 8007796:	bf18      	it	ne
 8007798:	2001      	movne	r0, #1
 800779a:	b002      	add	sp, #8
 800779c:	4770      	bx	lr
 800779e:	4610      	mov	r0, r2
 80077a0:	e7fb      	b.n	800779a <__ascii_mbtowc+0x16>
 80077a2:	f06f 0001 	mvn.w	r0, #1
 80077a6:	e7f8      	b.n	800779a <__ascii_mbtowc+0x16>

080077a8 <_realloc_r>:
 80077a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077ac:	4607      	mov	r7, r0
 80077ae:	4614      	mov	r4, r2
 80077b0:	460d      	mov	r5, r1
 80077b2:	b921      	cbnz	r1, 80077be <_realloc_r+0x16>
 80077b4:	4611      	mov	r1, r2
 80077b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077ba:	f7ff b973 	b.w	8006aa4 <_malloc_r>
 80077be:	b92a      	cbnz	r2, 80077cc <_realloc_r+0x24>
 80077c0:	f7ff f8fe 	bl	80069c0 <_free_r>
 80077c4:	4625      	mov	r5, r4
 80077c6:	4628      	mov	r0, r5
 80077c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077cc:	f000 f841 	bl	8007852 <_malloc_usable_size_r>
 80077d0:	4284      	cmp	r4, r0
 80077d2:	4606      	mov	r6, r0
 80077d4:	d802      	bhi.n	80077dc <_realloc_r+0x34>
 80077d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80077da:	d8f4      	bhi.n	80077c6 <_realloc_r+0x1e>
 80077dc:	4621      	mov	r1, r4
 80077de:	4638      	mov	r0, r7
 80077e0:	f7ff f960 	bl	8006aa4 <_malloc_r>
 80077e4:	4680      	mov	r8, r0
 80077e6:	b908      	cbnz	r0, 80077ec <_realloc_r+0x44>
 80077e8:	4645      	mov	r5, r8
 80077ea:	e7ec      	b.n	80077c6 <_realloc_r+0x1e>
 80077ec:	42b4      	cmp	r4, r6
 80077ee:	4622      	mov	r2, r4
 80077f0:	4629      	mov	r1, r5
 80077f2:	bf28      	it	cs
 80077f4:	4632      	movcs	r2, r6
 80077f6:	f7ff ff85 	bl	8007704 <memcpy>
 80077fa:	4629      	mov	r1, r5
 80077fc:	4638      	mov	r0, r7
 80077fe:	f7ff f8df 	bl	80069c0 <_free_r>
 8007802:	e7f1      	b.n	80077e8 <_realloc_r+0x40>

08007804 <__ascii_wctomb>:
 8007804:	4603      	mov	r3, r0
 8007806:	4608      	mov	r0, r1
 8007808:	b141      	cbz	r1, 800781c <__ascii_wctomb+0x18>
 800780a:	2aff      	cmp	r2, #255	@ 0xff
 800780c:	d904      	bls.n	8007818 <__ascii_wctomb+0x14>
 800780e:	228a      	movs	r2, #138	@ 0x8a
 8007810:	f04f 30ff 	mov.w	r0, #4294967295
 8007814:	601a      	str	r2, [r3, #0]
 8007816:	4770      	bx	lr
 8007818:	2001      	movs	r0, #1
 800781a:	700a      	strb	r2, [r1, #0]
 800781c:	4770      	bx	lr
	...

08007820 <fiprintf>:
 8007820:	b40e      	push	{r1, r2, r3}
 8007822:	b503      	push	{r0, r1, lr}
 8007824:	4601      	mov	r1, r0
 8007826:	ab03      	add	r3, sp, #12
 8007828:	4805      	ldr	r0, [pc, #20]	@ (8007840 <fiprintf+0x20>)
 800782a:	f853 2b04 	ldr.w	r2, [r3], #4
 800782e:	6800      	ldr	r0, [r0, #0]
 8007830:	9301      	str	r3, [sp, #4]
 8007832:	f000 f83d 	bl	80078b0 <_vfiprintf_r>
 8007836:	b002      	add	sp, #8
 8007838:	f85d eb04 	ldr.w	lr, [sp], #4
 800783c:	b003      	add	sp, #12
 800783e:	4770      	bx	lr
 8007840:	20000018 	.word	0x20000018

08007844 <abort>:
 8007844:	2006      	movs	r0, #6
 8007846:	b508      	push	{r3, lr}
 8007848:	f000 fa06 	bl	8007c58 <raise>
 800784c:	2001      	movs	r0, #1
 800784e:	f7fb f858 	bl	8002902 <_exit>

08007852 <_malloc_usable_size_r>:
 8007852:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007856:	1f18      	subs	r0, r3, #4
 8007858:	2b00      	cmp	r3, #0
 800785a:	bfbc      	itt	lt
 800785c:	580b      	ldrlt	r3, [r1, r0]
 800785e:	18c0      	addlt	r0, r0, r3
 8007860:	4770      	bx	lr

08007862 <__sfputc_r>:
 8007862:	6893      	ldr	r3, [r2, #8]
 8007864:	b410      	push	{r4}
 8007866:	3b01      	subs	r3, #1
 8007868:	2b00      	cmp	r3, #0
 800786a:	6093      	str	r3, [r2, #8]
 800786c:	da07      	bge.n	800787e <__sfputc_r+0x1c>
 800786e:	6994      	ldr	r4, [r2, #24]
 8007870:	42a3      	cmp	r3, r4
 8007872:	db01      	blt.n	8007878 <__sfputc_r+0x16>
 8007874:	290a      	cmp	r1, #10
 8007876:	d102      	bne.n	800787e <__sfputc_r+0x1c>
 8007878:	bc10      	pop	{r4}
 800787a:	f000 b931 	b.w	8007ae0 <__swbuf_r>
 800787e:	6813      	ldr	r3, [r2, #0]
 8007880:	1c58      	adds	r0, r3, #1
 8007882:	6010      	str	r0, [r2, #0]
 8007884:	7019      	strb	r1, [r3, #0]
 8007886:	4608      	mov	r0, r1
 8007888:	bc10      	pop	{r4}
 800788a:	4770      	bx	lr

0800788c <__sfputs_r>:
 800788c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800788e:	4606      	mov	r6, r0
 8007890:	460f      	mov	r7, r1
 8007892:	4614      	mov	r4, r2
 8007894:	18d5      	adds	r5, r2, r3
 8007896:	42ac      	cmp	r4, r5
 8007898:	d101      	bne.n	800789e <__sfputs_r+0x12>
 800789a:	2000      	movs	r0, #0
 800789c:	e007      	b.n	80078ae <__sfputs_r+0x22>
 800789e:	463a      	mov	r2, r7
 80078a0:	4630      	mov	r0, r6
 80078a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078a6:	f7ff ffdc 	bl	8007862 <__sfputc_r>
 80078aa:	1c43      	adds	r3, r0, #1
 80078ac:	d1f3      	bne.n	8007896 <__sfputs_r+0xa>
 80078ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080078b0 <_vfiprintf_r>:
 80078b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b4:	460d      	mov	r5, r1
 80078b6:	4614      	mov	r4, r2
 80078b8:	4698      	mov	r8, r3
 80078ba:	4606      	mov	r6, r0
 80078bc:	b09d      	sub	sp, #116	@ 0x74
 80078be:	b118      	cbz	r0, 80078c8 <_vfiprintf_r+0x18>
 80078c0:	6a03      	ldr	r3, [r0, #32]
 80078c2:	b90b      	cbnz	r3, 80078c8 <_vfiprintf_r+0x18>
 80078c4:	f7fe f8f6 	bl	8005ab4 <__sinit>
 80078c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078ca:	07d9      	lsls	r1, r3, #31
 80078cc:	d405      	bmi.n	80078da <_vfiprintf_r+0x2a>
 80078ce:	89ab      	ldrh	r3, [r5, #12]
 80078d0:	059a      	lsls	r2, r3, #22
 80078d2:	d402      	bmi.n	80078da <_vfiprintf_r+0x2a>
 80078d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078d6:	f7fe fa06 	bl	8005ce6 <__retarget_lock_acquire_recursive>
 80078da:	89ab      	ldrh	r3, [r5, #12]
 80078dc:	071b      	lsls	r3, r3, #28
 80078de:	d501      	bpl.n	80078e4 <_vfiprintf_r+0x34>
 80078e0:	692b      	ldr	r3, [r5, #16]
 80078e2:	b99b      	cbnz	r3, 800790c <_vfiprintf_r+0x5c>
 80078e4:	4629      	mov	r1, r5
 80078e6:	4630      	mov	r0, r6
 80078e8:	f000 f938 	bl	8007b5c <__swsetup_r>
 80078ec:	b170      	cbz	r0, 800790c <_vfiprintf_r+0x5c>
 80078ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078f0:	07dc      	lsls	r4, r3, #31
 80078f2:	d504      	bpl.n	80078fe <_vfiprintf_r+0x4e>
 80078f4:	f04f 30ff 	mov.w	r0, #4294967295
 80078f8:	b01d      	add	sp, #116	@ 0x74
 80078fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078fe:	89ab      	ldrh	r3, [r5, #12]
 8007900:	0598      	lsls	r0, r3, #22
 8007902:	d4f7      	bmi.n	80078f4 <_vfiprintf_r+0x44>
 8007904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007906:	f7fe f9ef 	bl	8005ce8 <__retarget_lock_release_recursive>
 800790a:	e7f3      	b.n	80078f4 <_vfiprintf_r+0x44>
 800790c:	2300      	movs	r3, #0
 800790e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007910:	2320      	movs	r3, #32
 8007912:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007916:	2330      	movs	r3, #48	@ 0x30
 8007918:	f04f 0901 	mov.w	r9, #1
 800791c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007920:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007acc <_vfiprintf_r+0x21c>
 8007924:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007928:	4623      	mov	r3, r4
 800792a:	469a      	mov	sl, r3
 800792c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007930:	b10a      	cbz	r2, 8007936 <_vfiprintf_r+0x86>
 8007932:	2a25      	cmp	r2, #37	@ 0x25
 8007934:	d1f9      	bne.n	800792a <_vfiprintf_r+0x7a>
 8007936:	ebba 0b04 	subs.w	fp, sl, r4
 800793a:	d00b      	beq.n	8007954 <_vfiprintf_r+0xa4>
 800793c:	465b      	mov	r3, fp
 800793e:	4622      	mov	r2, r4
 8007940:	4629      	mov	r1, r5
 8007942:	4630      	mov	r0, r6
 8007944:	f7ff ffa2 	bl	800788c <__sfputs_r>
 8007948:	3001      	adds	r0, #1
 800794a:	f000 80a7 	beq.w	8007a9c <_vfiprintf_r+0x1ec>
 800794e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007950:	445a      	add	r2, fp
 8007952:	9209      	str	r2, [sp, #36]	@ 0x24
 8007954:	f89a 3000 	ldrb.w	r3, [sl]
 8007958:	2b00      	cmp	r3, #0
 800795a:	f000 809f 	beq.w	8007a9c <_vfiprintf_r+0x1ec>
 800795e:	2300      	movs	r3, #0
 8007960:	f04f 32ff 	mov.w	r2, #4294967295
 8007964:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007968:	f10a 0a01 	add.w	sl, sl, #1
 800796c:	9304      	str	r3, [sp, #16]
 800796e:	9307      	str	r3, [sp, #28]
 8007970:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007974:	931a      	str	r3, [sp, #104]	@ 0x68
 8007976:	4654      	mov	r4, sl
 8007978:	2205      	movs	r2, #5
 800797a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800797e:	4853      	ldr	r0, [pc, #332]	@ (8007acc <_vfiprintf_r+0x21c>)
 8007980:	f7fe f9b3 	bl	8005cea <memchr>
 8007984:	9a04      	ldr	r2, [sp, #16]
 8007986:	b9d8      	cbnz	r0, 80079c0 <_vfiprintf_r+0x110>
 8007988:	06d1      	lsls	r1, r2, #27
 800798a:	bf44      	itt	mi
 800798c:	2320      	movmi	r3, #32
 800798e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007992:	0713      	lsls	r3, r2, #28
 8007994:	bf44      	itt	mi
 8007996:	232b      	movmi	r3, #43	@ 0x2b
 8007998:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800799c:	f89a 3000 	ldrb.w	r3, [sl]
 80079a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80079a2:	d015      	beq.n	80079d0 <_vfiprintf_r+0x120>
 80079a4:	4654      	mov	r4, sl
 80079a6:	2000      	movs	r0, #0
 80079a8:	f04f 0c0a 	mov.w	ip, #10
 80079ac:	9a07      	ldr	r2, [sp, #28]
 80079ae:	4621      	mov	r1, r4
 80079b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079b4:	3b30      	subs	r3, #48	@ 0x30
 80079b6:	2b09      	cmp	r3, #9
 80079b8:	d94b      	bls.n	8007a52 <_vfiprintf_r+0x1a2>
 80079ba:	b1b0      	cbz	r0, 80079ea <_vfiprintf_r+0x13a>
 80079bc:	9207      	str	r2, [sp, #28]
 80079be:	e014      	b.n	80079ea <_vfiprintf_r+0x13a>
 80079c0:	eba0 0308 	sub.w	r3, r0, r8
 80079c4:	fa09 f303 	lsl.w	r3, r9, r3
 80079c8:	4313      	orrs	r3, r2
 80079ca:	46a2      	mov	sl, r4
 80079cc:	9304      	str	r3, [sp, #16]
 80079ce:	e7d2      	b.n	8007976 <_vfiprintf_r+0xc6>
 80079d0:	9b03      	ldr	r3, [sp, #12]
 80079d2:	1d19      	adds	r1, r3, #4
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	9103      	str	r1, [sp, #12]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	bfbb      	ittet	lt
 80079dc:	425b      	neglt	r3, r3
 80079de:	f042 0202 	orrlt.w	r2, r2, #2
 80079e2:	9307      	strge	r3, [sp, #28]
 80079e4:	9307      	strlt	r3, [sp, #28]
 80079e6:	bfb8      	it	lt
 80079e8:	9204      	strlt	r2, [sp, #16]
 80079ea:	7823      	ldrb	r3, [r4, #0]
 80079ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80079ee:	d10a      	bne.n	8007a06 <_vfiprintf_r+0x156>
 80079f0:	7863      	ldrb	r3, [r4, #1]
 80079f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80079f4:	d132      	bne.n	8007a5c <_vfiprintf_r+0x1ac>
 80079f6:	9b03      	ldr	r3, [sp, #12]
 80079f8:	3402      	adds	r4, #2
 80079fa:	1d1a      	adds	r2, r3, #4
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	9203      	str	r2, [sp, #12]
 8007a00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a04:	9305      	str	r3, [sp, #20]
 8007a06:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007ad0 <_vfiprintf_r+0x220>
 8007a0a:	2203      	movs	r2, #3
 8007a0c:	4650      	mov	r0, sl
 8007a0e:	7821      	ldrb	r1, [r4, #0]
 8007a10:	f7fe f96b 	bl	8005cea <memchr>
 8007a14:	b138      	cbz	r0, 8007a26 <_vfiprintf_r+0x176>
 8007a16:	2240      	movs	r2, #64	@ 0x40
 8007a18:	9b04      	ldr	r3, [sp, #16]
 8007a1a:	eba0 000a 	sub.w	r0, r0, sl
 8007a1e:	4082      	lsls	r2, r0
 8007a20:	4313      	orrs	r3, r2
 8007a22:	3401      	adds	r4, #1
 8007a24:	9304      	str	r3, [sp, #16]
 8007a26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a2a:	2206      	movs	r2, #6
 8007a2c:	4829      	ldr	r0, [pc, #164]	@ (8007ad4 <_vfiprintf_r+0x224>)
 8007a2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a32:	f7fe f95a 	bl	8005cea <memchr>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	d03f      	beq.n	8007aba <_vfiprintf_r+0x20a>
 8007a3a:	4b27      	ldr	r3, [pc, #156]	@ (8007ad8 <_vfiprintf_r+0x228>)
 8007a3c:	bb1b      	cbnz	r3, 8007a86 <_vfiprintf_r+0x1d6>
 8007a3e:	9b03      	ldr	r3, [sp, #12]
 8007a40:	3307      	adds	r3, #7
 8007a42:	f023 0307 	bic.w	r3, r3, #7
 8007a46:	3308      	adds	r3, #8
 8007a48:	9303      	str	r3, [sp, #12]
 8007a4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a4c:	443b      	add	r3, r7
 8007a4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a50:	e76a      	b.n	8007928 <_vfiprintf_r+0x78>
 8007a52:	460c      	mov	r4, r1
 8007a54:	2001      	movs	r0, #1
 8007a56:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a5a:	e7a8      	b.n	80079ae <_vfiprintf_r+0xfe>
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	f04f 0c0a 	mov.w	ip, #10
 8007a62:	4619      	mov	r1, r3
 8007a64:	3401      	adds	r4, #1
 8007a66:	9305      	str	r3, [sp, #20]
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a6e:	3a30      	subs	r2, #48	@ 0x30
 8007a70:	2a09      	cmp	r2, #9
 8007a72:	d903      	bls.n	8007a7c <_vfiprintf_r+0x1cc>
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d0c6      	beq.n	8007a06 <_vfiprintf_r+0x156>
 8007a78:	9105      	str	r1, [sp, #20]
 8007a7a:	e7c4      	b.n	8007a06 <_vfiprintf_r+0x156>
 8007a7c:	4604      	mov	r4, r0
 8007a7e:	2301      	movs	r3, #1
 8007a80:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a84:	e7f0      	b.n	8007a68 <_vfiprintf_r+0x1b8>
 8007a86:	ab03      	add	r3, sp, #12
 8007a88:	9300      	str	r3, [sp, #0]
 8007a8a:	462a      	mov	r2, r5
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	4b13      	ldr	r3, [pc, #76]	@ (8007adc <_vfiprintf_r+0x22c>)
 8007a90:	a904      	add	r1, sp, #16
 8007a92:	f7fd fbc7 	bl	8005224 <_printf_float>
 8007a96:	4607      	mov	r7, r0
 8007a98:	1c78      	adds	r0, r7, #1
 8007a9a:	d1d6      	bne.n	8007a4a <_vfiprintf_r+0x19a>
 8007a9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a9e:	07d9      	lsls	r1, r3, #31
 8007aa0:	d405      	bmi.n	8007aae <_vfiprintf_r+0x1fe>
 8007aa2:	89ab      	ldrh	r3, [r5, #12]
 8007aa4:	059a      	lsls	r2, r3, #22
 8007aa6:	d402      	bmi.n	8007aae <_vfiprintf_r+0x1fe>
 8007aa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007aaa:	f7fe f91d 	bl	8005ce8 <__retarget_lock_release_recursive>
 8007aae:	89ab      	ldrh	r3, [r5, #12]
 8007ab0:	065b      	lsls	r3, r3, #25
 8007ab2:	f53f af1f 	bmi.w	80078f4 <_vfiprintf_r+0x44>
 8007ab6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ab8:	e71e      	b.n	80078f8 <_vfiprintf_r+0x48>
 8007aba:	ab03      	add	r3, sp, #12
 8007abc:	9300      	str	r3, [sp, #0]
 8007abe:	462a      	mov	r2, r5
 8007ac0:	4630      	mov	r0, r6
 8007ac2:	4b06      	ldr	r3, [pc, #24]	@ (8007adc <_vfiprintf_r+0x22c>)
 8007ac4:	a904      	add	r1, sp, #16
 8007ac6:	f7fd fe4b 	bl	8005760 <_printf_i>
 8007aca:	e7e4      	b.n	8007a96 <_vfiprintf_r+0x1e6>
 8007acc:	080080c0 	.word	0x080080c0
 8007ad0:	080080c6 	.word	0x080080c6
 8007ad4:	080080ca 	.word	0x080080ca
 8007ad8:	08005225 	.word	0x08005225
 8007adc:	0800788d 	.word	0x0800788d

08007ae0 <__swbuf_r>:
 8007ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae2:	460e      	mov	r6, r1
 8007ae4:	4614      	mov	r4, r2
 8007ae6:	4605      	mov	r5, r0
 8007ae8:	b118      	cbz	r0, 8007af2 <__swbuf_r+0x12>
 8007aea:	6a03      	ldr	r3, [r0, #32]
 8007aec:	b90b      	cbnz	r3, 8007af2 <__swbuf_r+0x12>
 8007aee:	f7fd ffe1 	bl	8005ab4 <__sinit>
 8007af2:	69a3      	ldr	r3, [r4, #24]
 8007af4:	60a3      	str	r3, [r4, #8]
 8007af6:	89a3      	ldrh	r3, [r4, #12]
 8007af8:	071a      	lsls	r2, r3, #28
 8007afa:	d501      	bpl.n	8007b00 <__swbuf_r+0x20>
 8007afc:	6923      	ldr	r3, [r4, #16]
 8007afe:	b943      	cbnz	r3, 8007b12 <__swbuf_r+0x32>
 8007b00:	4621      	mov	r1, r4
 8007b02:	4628      	mov	r0, r5
 8007b04:	f000 f82a 	bl	8007b5c <__swsetup_r>
 8007b08:	b118      	cbz	r0, 8007b12 <__swbuf_r+0x32>
 8007b0a:	f04f 37ff 	mov.w	r7, #4294967295
 8007b0e:	4638      	mov	r0, r7
 8007b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b12:	6823      	ldr	r3, [r4, #0]
 8007b14:	6922      	ldr	r2, [r4, #16]
 8007b16:	b2f6      	uxtb	r6, r6
 8007b18:	1a98      	subs	r0, r3, r2
 8007b1a:	6963      	ldr	r3, [r4, #20]
 8007b1c:	4637      	mov	r7, r6
 8007b1e:	4283      	cmp	r3, r0
 8007b20:	dc05      	bgt.n	8007b2e <__swbuf_r+0x4e>
 8007b22:	4621      	mov	r1, r4
 8007b24:	4628      	mov	r0, r5
 8007b26:	f7ff fd9b 	bl	8007660 <_fflush_r>
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	d1ed      	bne.n	8007b0a <__swbuf_r+0x2a>
 8007b2e:	68a3      	ldr	r3, [r4, #8]
 8007b30:	3b01      	subs	r3, #1
 8007b32:	60a3      	str	r3, [r4, #8]
 8007b34:	6823      	ldr	r3, [r4, #0]
 8007b36:	1c5a      	adds	r2, r3, #1
 8007b38:	6022      	str	r2, [r4, #0]
 8007b3a:	701e      	strb	r6, [r3, #0]
 8007b3c:	6962      	ldr	r2, [r4, #20]
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d004      	beq.n	8007b4e <__swbuf_r+0x6e>
 8007b44:	89a3      	ldrh	r3, [r4, #12]
 8007b46:	07db      	lsls	r3, r3, #31
 8007b48:	d5e1      	bpl.n	8007b0e <__swbuf_r+0x2e>
 8007b4a:	2e0a      	cmp	r6, #10
 8007b4c:	d1df      	bne.n	8007b0e <__swbuf_r+0x2e>
 8007b4e:	4621      	mov	r1, r4
 8007b50:	4628      	mov	r0, r5
 8007b52:	f7ff fd85 	bl	8007660 <_fflush_r>
 8007b56:	2800      	cmp	r0, #0
 8007b58:	d0d9      	beq.n	8007b0e <__swbuf_r+0x2e>
 8007b5a:	e7d6      	b.n	8007b0a <__swbuf_r+0x2a>

08007b5c <__swsetup_r>:
 8007b5c:	b538      	push	{r3, r4, r5, lr}
 8007b5e:	4b29      	ldr	r3, [pc, #164]	@ (8007c04 <__swsetup_r+0xa8>)
 8007b60:	4605      	mov	r5, r0
 8007b62:	6818      	ldr	r0, [r3, #0]
 8007b64:	460c      	mov	r4, r1
 8007b66:	b118      	cbz	r0, 8007b70 <__swsetup_r+0x14>
 8007b68:	6a03      	ldr	r3, [r0, #32]
 8007b6a:	b90b      	cbnz	r3, 8007b70 <__swsetup_r+0x14>
 8007b6c:	f7fd ffa2 	bl	8005ab4 <__sinit>
 8007b70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b74:	0719      	lsls	r1, r3, #28
 8007b76:	d422      	bmi.n	8007bbe <__swsetup_r+0x62>
 8007b78:	06da      	lsls	r2, r3, #27
 8007b7a:	d407      	bmi.n	8007b8c <__swsetup_r+0x30>
 8007b7c:	2209      	movs	r2, #9
 8007b7e:	602a      	str	r2, [r5, #0]
 8007b80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b84:	f04f 30ff 	mov.w	r0, #4294967295
 8007b88:	81a3      	strh	r3, [r4, #12]
 8007b8a:	e033      	b.n	8007bf4 <__swsetup_r+0x98>
 8007b8c:	0758      	lsls	r0, r3, #29
 8007b8e:	d512      	bpl.n	8007bb6 <__swsetup_r+0x5a>
 8007b90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b92:	b141      	cbz	r1, 8007ba6 <__swsetup_r+0x4a>
 8007b94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b98:	4299      	cmp	r1, r3
 8007b9a:	d002      	beq.n	8007ba2 <__swsetup_r+0x46>
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	f7fe ff0f 	bl	80069c0 <_free_r>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ba6:	89a3      	ldrh	r3, [r4, #12]
 8007ba8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007bac:	81a3      	strh	r3, [r4, #12]
 8007bae:	2300      	movs	r3, #0
 8007bb0:	6063      	str	r3, [r4, #4]
 8007bb2:	6923      	ldr	r3, [r4, #16]
 8007bb4:	6023      	str	r3, [r4, #0]
 8007bb6:	89a3      	ldrh	r3, [r4, #12]
 8007bb8:	f043 0308 	orr.w	r3, r3, #8
 8007bbc:	81a3      	strh	r3, [r4, #12]
 8007bbe:	6923      	ldr	r3, [r4, #16]
 8007bc0:	b94b      	cbnz	r3, 8007bd6 <__swsetup_r+0x7a>
 8007bc2:	89a3      	ldrh	r3, [r4, #12]
 8007bc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007bc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bcc:	d003      	beq.n	8007bd6 <__swsetup_r+0x7a>
 8007bce:	4621      	mov	r1, r4
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	f000 f882 	bl	8007cda <__smakebuf_r>
 8007bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bda:	f013 0201 	ands.w	r2, r3, #1
 8007bde:	d00a      	beq.n	8007bf6 <__swsetup_r+0x9a>
 8007be0:	2200      	movs	r2, #0
 8007be2:	60a2      	str	r2, [r4, #8]
 8007be4:	6962      	ldr	r2, [r4, #20]
 8007be6:	4252      	negs	r2, r2
 8007be8:	61a2      	str	r2, [r4, #24]
 8007bea:	6922      	ldr	r2, [r4, #16]
 8007bec:	b942      	cbnz	r2, 8007c00 <__swsetup_r+0xa4>
 8007bee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007bf2:	d1c5      	bne.n	8007b80 <__swsetup_r+0x24>
 8007bf4:	bd38      	pop	{r3, r4, r5, pc}
 8007bf6:	0799      	lsls	r1, r3, #30
 8007bf8:	bf58      	it	pl
 8007bfa:	6962      	ldrpl	r2, [r4, #20]
 8007bfc:	60a2      	str	r2, [r4, #8]
 8007bfe:	e7f4      	b.n	8007bea <__swsetup_r+0x8e>
 8007c00:	2000      	movs	r0, #0
 8007c02:	e7f7      	b.n	8007bf4 <__swsetup_r+0x98>
 8007c04:	20000018 	.word	0x20000018

08007c08 <_raise_r>:
 8007c08:	291f      	cmp	r1, #31
 8007c0a:	b538      	push	{r3, r4, r5, lr}
 8007c0c:	4605      	mov	r5, r0
 8007c0e:	460c      	mov	r4, r1
 8007c10:	d904      	bls.n	8007c1c <_raise_r+0x14>
 8007c12:	2316      	movs	r3, #22
 8007c14:	6003      	str	r3, [r0, #0]
 8007c16:	f04f 30ff 	mov.w	r0, #4294967295
 8007c1a:	bd38      	pop	{r3, r4, r5, pc}
 8007c1c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007c1e:	b112      	cbz	r2, 8007c26 <_raise_r+0x1e>
 8007c20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c24:	b94b      	cbnz	r3, 8007c3a <_raise_r+0x32>
 8007c26:	4628      	mov	r0, r5
 8007c28:	f000 f830 	bl	8007c8c <_getpid_r>
 8007c2c:	4622      	mov	r2, r4
 8007c2e:	4601      	mov	r1, r0
 8007c30:	4628      	mov	r0, r5
 8007c32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c36:	f000 b817 	b.w	8007c68 <_kill_r>
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d00a      	beq.n	8007c54 <_raise_r+0x4c>
 8007c3e:	1c59      	adds	r1, r3, #1
 8007c40:	d103      	bne.n	8007c4a <_raise_r+0x42>
 8007c42:	2316      	movs	r3, #22
 8007c44:	6003      	str	r3, [r0, #0]
 8007c46:	2001      	movs	r0, #1
 8007c48:	e7e7      	b.n	8007c1a <_raise_r+0x12>
 8007c4a:	2100      	movs	r1, #0
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007c52:	4798      	blx	r3
 8007c54:	2000      	movs	r0, #0
 8007c56:	e7e0      	b.n	8007c1a <_raise_r+0x12>

08007c58 <raise>:
 8007c58:	4b02      	ldr	r3, [pc, #8]	@ (8007c64 <raise+0xc>)
 8007c5a:	4601      	mov	r1, r0
 8007c5c:	6818      	ldr	r0, [r3, #0]
 8007c5e:	f7ff bfd3 	b.w	8007c08 <_raise_r>
 8007c62:	bf00      	nop
 8007c64:	20000018 	.word	0x20000018

08007c68 <_kill_r>:
 8007c68:	b538      	push	{r3, r4, r5, lr}
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	4d06      	ldr	r5, [pc, #24]	@ (8007c88 <_kill_r+0x20>)
 8007c6e:	4604      	mov	r4, r0
 8007c70:	4608      	mov	r0, r1
 8007c72:	4611      	mov	r1, r2
 8007c74:	602b      	str	r3, [r5, #0]
 8007c76:	f7fa fe34 	bl	80028e2 <_kill>
 8007c7a:	1c43      	adds	r3, r0, #1
 8007c7c:	d102      	bne.n	8007c84 <_kill_r+0x1c>
 8007c7e:	682b      	ldr	r3, [r5, #0]
 8007c80:	b103      	cbz	r3, 8007c84 <_kill_r+0x1c>
 8007c82:	6023      	str	r3, [r4, #0]
 8007c84:	bd38      	pop	{r3, r4, r5, pc}
 8007c86:	bf00      	nop
 8007c88:	20000540 	.word	0x20000540

08007c8c <_getpid_r>:
 8007c8c:	f7fa be22 	b.w	80028d4 <_getpid>

08007c90 <__swhatbuf_r>:
 8007c90:	b570      	push	{r4, r5, r6, lr}
 8007c92:	460c      	mov	r4, r1
 8007c94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c98:	4615      	mov	r5, r2
 8007c9a:	2900      	cmp	r1, #0
 8007c9c:	461e      	mov	r6, r3
 8007c9e:	b096      	sub	sp, #88	@ 0x58
 8007ca0:	da0c      	bge.n	8007cbc <__swhatbuf_r+0x2c>
 8007ca2:	89a3      	ldrh	r3, [r4, #12]
 8007ca4:	2100      	movs	r1, #0
 8007ca6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007caa:	bf14      	ite	ne
 8007cac:	2340      	movne	r3, #64	@ 0x40
 8007cae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007cb2:	2000      	movs	r0, #0
 8007cb4:	6031      	str	r1, [r6, #0]
 8007cb6:	602b      	str	r3, [r5, #0]
 8007cb8:	b016      	add	sp, #88	@ 0x58
 8007cba:	bd70      	pop	{r4, r5, r6, pc}
 8007cbc:	466a      	mov	r2, sp
 8007cbe:	f000 f849 	bl	8007d54 <_fstat_r>
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	dbed      	blt.n	8007ca2 <__swhatbuf_r+0x12>
 8007cc6:	9901      	ldr	r1, [sp, #4]
 8007cc8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ccc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007cd0:	4259      	negs	r1, r3
 8007cd2:	4159      	adcs	r1, r3
 8007cd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cd8:	e7eb      	b.n	8007cb2 <__swhatbuf_r+0x22>

08007cda <__smakebuf_r>:
 8007cda:	898b      	ldrh	r3, [r1, #12]
 8007cdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cde:	079d      	lsls	r5, r3, #30
 8007ce0:	4606      	mov	r6, r0
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	d507      	bpl.n	8007cf6 <__smakebuf_r+0x1c>
 8007ce6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007cea:	6023      	str	r3, [r4, #0]
 8007cec:	6123      	str	r3, [r4, #16]
 8007cee:	2301      	movs	r3, #1
 8007cf0:	6163      	str	r3, [r4, #20]
 8007cf2:	b003      	add	sp, #12
 8007cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cf6:	466a      	mov	r2, sp
 8007cf8:	ab01      	add	r3, sp, #4
 8007cfa:	f7ff ffc9 	bl	8007c90 <__swhatbuf_r>
 8007cfe:	9f00      	ldr	r7, [sp, #0]
 8007d00:	4605      	mov	r5, r0
 8007d02:	4639      	mov	r1, r7
 8007d04:	4630      	mov	r0, r6
 8007d06:	f7fe fecd 	bl	8006aa4 <_malloc_r>
 8007d0a:	b948      	cbnz	r0, 8007d20 <__smakebuf_r+0x46>
 8007d0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d10:	059a      	lsls	r2, r3, #22
 8007d12:	d4ee      	bmi.n	8007cf2 <__smakebuf_r+0x18>
 8007d14:	f023 0303 	bic.w	r3, r3, #3
 8007d18:	f043 0302 	orr.w	r3, r3, #2
 8007d1c:	81a3      	strh	r3, [r4, #12]
 8007d1e:	e7e2      	b.n	8007ce6 <__smakebuf_r+0xc>
 8007d20:	89a3      	ldrh	r3, [r4, #12]
 8007d22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d2a:	81a3      	strh	r3, [r4, #12]
 8007d2c:	9b01      	ldr	r3, [sp, #4]
 8007d2e:	6020      	str	r0, [r4, #0]
 8007d30:	b15b      	cbz	r3, 8007d4a <__smakebuf_r+0x70>
 8007d32:	4630      	mov	r0, r6
 8007d34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d38:	f000 f81e 	bl	8007d78 <_isatty_r>
 8007d3c:	b128      	cbz	r0, 8007d4a <__smakebuf_r+0x70>
 8007d3e:	89a3      	ldrh	r3, [r4, #12]
 8007d40:	f023 0303 	bic.w	r3, r3, #3
 8007d44:	f043 0301 	orr.w	r3, r3, #1
 8007d48:	81a3      	strh	r3, [r4, #12]
 8007d4a:	89a3      	ldrh	r3, [r4, #12]
 8007d4c:	431d      	orrs	r5, r3
 8007d4e:	81a5      	strh	r5, [r4, #12]
 8007d50:	e7cf      	b.n	8007cf2 <__smakebuf_r+0x18>
	...

08007d54 <_fstat_r>:
 8007d54:	b538      	push	{r3, r4, r5, lr}
 8007d56:	2300      	movs	r3, #0
 8007d58:	4d06      	ldr	r5, [pc, #24]	@ (8007d74 <_fstat_r+0x20>)
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	4608      	mov	r0, r1
 8007d5e:	4611      	mov	r1, r2
 8007d60:	602b      	str	r3, [r5, #0]
 8007d62:	f7fa fe1d 	bl	80029a0 <_fstat>
 8007d66:	1c43      	adds	r3, r0, #1
 8007d68:	d102      	bne.n	8007d70 <_fstat_r+0x1c>
 8007d6a:	682b      	ldr	r3, [r5, #0]
 8007d6c:	b103      	cbz	r3, 8007d70 <_fstat_r+0x1c>
 8007d6e:	6023      	str	r3, [r4, #0]
 8007d70:	bd38      	pop	{r3, r4, r5, pc}
 8007d72:	bf00      	nop
 8007d74:	20000540 	.word	0x20000540

08007d78 <_isatty_r>:
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	4d05      	ldr	r5, [pc, #20]	@ (8007d94 <_isatty_r+0x1c>)
 8007d7e:	4604      	mov	r4, r0
 8007d80:	4608      	mov	r0, r1
 8007d82:	602b      	str	r3, [r5, #0]
 8007d84:	f7fa fe1b 	bl	80029be <_isatty>
 8007d88:	1c43      	adds	r3, r0, #1
 8007d8a:	d102      	bne.n	8007d92 <_isatty_r+0x1a>
 8007d8c:	682b      	ldr	r3, [r5, #0]
 8007d8e:	b103      	cbz	r3, 8007d92 <_isatty_r+0x1a>
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	bd38      	pop	{r3, r4, r5, pc}
 8007d94:	20000540 	.word	0x20000540

08007d98 <_init>:
 8007d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d9a:	bf00      	nop
 8007d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d9e:	bc08      	pop	{r3}
 8007da0:	469e      	mov	lr, r3
 8007da2:	4770      	bx	lr

08007da4 <_fini>:
 8007da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007da6:	bf00      	nop
 8007da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007daa:	bc08      	pop	{r3}
 8007dac:	469e      	mov	lr, r3
 8007dae:	4770      	bx	lr
