#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Wed Nov 01 13:56:24 2017
# Process ID: 15188
# Current directory: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17052 C:\Users\ryanjsims\lab369a\LAB8-11\DatapathComponents\project_1\project_1.xpr
# Log file: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/vivado.log
# Journal file: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 14:16:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 14:17:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 14:18:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 14:30:11 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Wed Nov 01 14:30:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 14:31:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Wed Nov 01 14:32:13 2017] Launched impl_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/.Xil/Vivado-15188-ENGR-ECE301PC09/dcp/Processor.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/.Xil/Vivado-15188-ENGR-ECE301PC09/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1043.996 ; gain = 5.977
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1043.996 ; gain = 5.977
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1131.957 ; gain = 293.996
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_project
****** Webtalk v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 01 14:44:13 2017...
open_project C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 14:46:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Wed Nov 01 14:47:15 2017] Launched impl_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 14:48:31 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Wed Nov 01 14:49:13 2017] Launched impl_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/.Xil/Vivado-15188-ENGR-ECE301PC09/dcp/Processor.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/.Xil/Vivado-15188-ENGR-ECE301PC09/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1556.734 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1556.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode funcsim -nolib -force -file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/func/Processor_tb_func_impl.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/func/Processor_tb_func_impl.v
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/func'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/func/Processor_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/func'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f802cfe9de148118a99b4259f613aa0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Processor_tb_func_impl xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode post-implementation -type functional -run_dir C:/Users/ryanjsims/lab369a/LAB8-11/DatapathCompone..."
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.734 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD128
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD129
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD130
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD131
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD132
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD133
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD134
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD135
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD136
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD137
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD138
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD139
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD140
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD141
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD142
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD143
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD144
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD145
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD146
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD147
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD148
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD149
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD150
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD151
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD152
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD153
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD154
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD155
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD156
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD157
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD158
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD159
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD160
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD161
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD162
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD163
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD164
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD165
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD166
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD167
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD168
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD169
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD170
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD171
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD172
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD173
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD174
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD175
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD176
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD177
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD178
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD179
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD180
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD181
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD182
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD183
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD184
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD185
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD186
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD187
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD188
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD189
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD190
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD191
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD192
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD193
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD194
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD195
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD196
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD197
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD198
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD199
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD200
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD201
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD202
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD203
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD204
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD205
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD206
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD207
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD208
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD209
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD210
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD211
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD212
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD213
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD214
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD215
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD216
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD217
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD218
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD219
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD220
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD221
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD222
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD223
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD224
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD225
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD226
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD227
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD228
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD229
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD230
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD231
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD232
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD233
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD234
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD235
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD236
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD237
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD238
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD239
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD240
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD241
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD242
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD243
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD244
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD245
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD246
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD247
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD248
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD249
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD250
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD251
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD252
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD253
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD254
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f802cfe9de148118a99b4259f613aa0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD128
Compiling module xil_defaultlib.RAM256X1S_HD129
Compiling module xil_defaultlib.RAM256X1S_HD130
Compiling module xil_defaultlib.RAM256X1S_HD131
Compiling module xil_defaultlib.RAM256X1S_HD132
Compiling module xil_defaultlib.RAM256X1S_HD133
Compiling module xil_defaultlib.RAM256X1S_HD134
Compiling module xil_defaultlib.RAM256X1S_HD135
Compiling module xil_defaultlib.RAM256X1S_HD136
Compiling module xil_defaultlib.RAM256X1S_HD137
Compiling module xil_defaultlib.RAM256X1S_HD138
Compiling module xil_defaultlib.RAM256X1S_HD139
Compiling module xil_defaultlib.RAM256X1S_HD140
Compiling module xil_defaultlib.RAM256X1S_HD141
Compiling module xil_defaultlib.RAM256X1S_HD142
Compiling module xil_defaultlib.RAM256X1S_HD143
Compiling module xil_defaultlib.RAM256X1S_HD144
Compiling module xil_defaultlib.RAM256X1S_HD145
Compiling module xil_defaultlib.RAM256X1S_HD146
Compiling module xil_defaultlib.RAM256X1S_HD147
Compiling module xil_defaultlib.RAM256X1S_HD148
Compiling module xil_defaultlib.RAM256X1S_HD149
Compiling module xil_defaultlib.RAM256X1S_HD150
Compiling module xil_defaultlib.RAM256X1S_HD151
Compiling module xil_defaultlib.RAM256X1S_HD152
Compiling module xil_defaultlib.RAM256X1S_HD153
Compiling module xil_defaultlib.RAM256X1S_HD154
Compiling module xil_defaultlib.RAM256X1S_HD155
Compiling module xil_defaultlib.RAM256X1S_HD156
Compiling module xil_defaultlib.RAM256X1S_HD157
Compiling module xil_defaultlib.RAM256X1S_HD158
Compiling module xil_defaultlib.RAM256X1S_HD159
Compiling module xil_defaultlib.RAM256X1S_HD160
Compiling module xil_defaultlib.RAM256X1S_HD161
Compiling module xil_defaultlib.RAM256X1S_HD162
Compiling module xil_defaultlib.RAM256X1S_HD163
Compiling module xil_defaultlib.RAM256X1S_HD164
Compiling module xil_defaultlib.RAM256X1S_HD165
Compiling module xil_defaultlib.RAM256X1S_HD166
Compiling module xil_defaultlib.RAM256X1S_HD167
Compiling module xil_defaultlib.RAM256X1S_HD168
Compiling module xil_defaultlib.RAM256X1S_HD169
Compiling module xil_defaultlib.RAM256X1S_HD170
Compiling module xil_defaultlib.RAM256X1S_HD171
Compiling module xil_defaultlib.RAM256X1S_HD172
Compiling module xil_defaultlib.RAM256X1S_HD173
Compiling module xil_defaultlib.RAM256X1S_HD174
Compiling module xil_defaultlib.RAM256X1S_HD175
Compiling module xil_defaultlib.RAM256X1S_HD176
Compiling module xil_defaultlib.RAM256X1S_HD177
Compiling module xil_defaultlib.RAM256X1S_HD178
Compiling module xil_defaultlib.RAM256X1S_HD179
Compiling module xil_defaultlib.RAM256X1S_HD180
Compiling module xil_defaultlib.RAM256X1S_HD181
Compiling module xil_defaultlib.RAM256X1S_HD182
Compiling module xil_defaultlib.RAM256X1S_HD183
Compiling module xil_defaultlib.RAM256X1S_HD184
Compiling module xil_defaultlib.RAM256X1S_HD185
Compiling module xil_defaultlib.RAM256X1S_HD186
Compiling module xil_defaultlib.RAM256X1S_HD187
Compiling module xil_defaultlib.RAM256X1S_HD188
Compiling module xil_defaultlib.RAM256X1S_HD189
Compiling module xil_defaultlib.RAM256X1S_HD190
Compiling module xil_defaultlib.RAM256X1S_HD191
Compiling module xil_defaultlib.RAM256X1S_HD192
Compiling module xil_defaultlib.RAM256X1S_HD193
Compiling module xil_defaultlib.RAM256X1S_HD194
Compiling module xil_defaultlib.RAM256X1S_HD195
Compiling module xil_defaultlib.RAM256X1S_HD196
Compiling module xil_defaultlib.RAM256X1S_HD197
Compiling module xil_defaultlib.RAM256X1S_HD198
Compiling module xil_defaultlib.RAM256X1S_HD199
Compiling module xil_defaultlib.RAM256X1S_HD200
Compiling module xil_defaultlib.RAM256X1S_HD201
Compiling module xil_defaultlib.RAM256X1S_HD202
Compiling module xil_defaultlib.RAM256X1S_HD203
Compiling module xil_defaultlib.RAM256X1S_HD204
Compiling module xil_defaultlib.RAM256X1S_HD205
Compiling module xil_defaultlib.RAM256X1S_HD206
Compiling module xil_defaultlib.RAM256X1S_HD207
Compiling module xil_defaultlib.RAM256X1S_HD208
Compiling module xil_defaultlib.RAM256X1S_HD209
Compiling module xil_defaultlib.RAM256X1S_HD210
Compiling module xil_defaultlib.RAM256X1S_HD211
Compiling module xil_defaultlib.RAM256X1S_HD212
Compiling module xil_defaultlib.RAM256X1S_HD213
Compiling module xil_defaultlib.RAM256X1S_HD214
Compiling module xil_defaultlib.RAM256X1S_HD215
Compiling module xil_defaultlib.RAM256X1S_HD216
Compiling module xil_defaultlib.RAM256X1S_HD217
Compiling module xil_defaultlib.RAM256X1S_HD218
Compiling module xil_defaultlib.RAM256X1S_HD219
Compiling module xil_defaultlib.RAM256X1S_HD220
Compiling module xil_defaultlib.RAM256X1S_HD221
Compiling module xil_defaultlib.RAM256X1S_HD222
Compiling module xil_defaultlib.RAM256X1S_HD223
Compiling module xil_defaultlib.RAM256X1S_HD224
Compiling module xil_defaultlib.RAM256X1S_HD225
Compiling module xil_defaultlib.RAM256X1S_HD226
Compiling module xil_defaultlib.RAM256X1S_HD227
Compiling module xil_defaultlib.RAM256X1S_HD228
Compiling module xil_defaultlib.RAM256X1S_HD229
Compiling module xil_defaultlib.RAM256X1S_HD230
Compiling module xil_defaultlib.RAM256X1S_HD231
Compiling module xil_defaultlib.RAM256X1S_HD232
Compiling module xil_defaultlib.RAM256X1S_HD233
Compiling module xil_defaultlib.RAM256X1S_HD234
Compiling module xil_defaultlib.RAM256X1S_HD235
Compiling module xil_defaultlib.RAM256X1S_HD236
Compiling module xil_defaultlib.RAM256X1S_HD237
Compiling module xil_defaultlib.RAM256X1S_HD238
Compiling module xil_defaultlib.RAM256X1S_HD239
Compiling module xil_defaultlib.RAM256X1S_HD240
Compiling module xil_defaultlib.RAM256X1S_HD241
Compiling module xil_defaultlib.RAM256X1S_HD242
Compiling module xil_defaultlib.RAM256X1S_HD243
Compiling module xil_defaultlib.RAM256X1S_HD244
Compiling module xil_defaultlib.RAM256X1S_HD245
Compiling module xil_defaultlib.RAM256X1S_HD246
Compiling module xil_defaultlib.RAM256X1S_HD247
Compiling module xil_defaultlib.RAM256X1S_HD248
Compiling module xil_defaultlib.RAM256X1S_HD249
Compiling module xil_defaultlib.RAM256X1S_HD250
Compiling module xil_defaultlib.RAM256X1S_HD251
Compiling module xil_defaultlib.RAM256X1S_HD252
Compiling module xil_defaultlib.RAM256X1S_HD253
Compiling module xil_defaultlib.RAM256X1S_HD254
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 8 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 01 14:52:02 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:19 . Memory (MB): peak = 1583.379 ; gain = 3.816
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:29 . Memory (MB): peak = 1595.004 ; gain = 38.270
add_wave {{/Processor_tb/u0/DecodeRAWrite}} 
add_wave {{/Processor_tb/u0/DecodePCAddr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.313 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 14:58:31 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
save_wave_config {C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_runs impl_1
[Wed Nov 01 14:59:12 2017] Launched impl_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 15:01:02 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Wed Nov 01 15:01:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/.Xil/Vivado-15188-ENGR-ECE301PC09/dcp/Processor.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/.Xil/Vivado-15188-ENGR-ECE301PC09/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1648.871 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1648.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
write_verilog: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1670.824 ; gain = 21.953
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.234 ; gain = 35.410
INFO: [USF-XSim-34] Netlist generated:C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD255
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD256
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD257
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD258
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD259
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD260
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD261
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD262
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD263
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD264
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD265
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD266
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD267
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD268
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD269
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD270
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD271
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD272
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD273
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD274
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD275
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD276
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD277
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD278
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD279
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD280
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD281
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD282
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD283
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD284
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD285
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD286
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD287
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD288
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD289
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD290
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD291
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD292
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD293
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD294
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD295
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD296
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD297
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD298
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD299
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD300
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD301
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD302
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD303
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD304
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD305
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD306
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD307
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD308
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD309
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD310
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD311
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD312
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD313
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD314
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD315
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD316
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD317
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD318
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD319
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD320
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD321
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD322
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD323
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD324
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD325
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD326
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD327
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD328
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD329
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD330
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD331
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD332
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD333
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD334
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD335
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD336
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD337
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD338
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD339
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD340
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD341
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD342
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD343
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD344
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD345
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD346
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD347
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD348
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD349
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD350
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD351
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD352
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD353
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD354
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD355
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD356
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD357
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD358
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD359
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD360
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD361
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD362
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD363
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD364
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD365
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD366
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD367
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD368
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD369
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD370
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD371
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD372
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD373
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD374
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD375
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD376
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD377
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD378
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD379
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD380
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD381
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f802cfe9de148118a99b4259f613aa0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD255
Compiling module xil_defaultlib.RAM256X1S_HD256
Compiling module xil_defaultlib.RAM256X1S_HD257
Compiling module xil_defaultlib.RAM256X1S_HD258
Compiling module xil_defaultlib.RAM256X1S_HD259
Compiling module xil_defaultlib.RAM256X1S_HD260
Compiling module xil_defaultlib.RAM256X1S_HD261
Compiling module xil_defaultlib.RAM256X1S_HD262
Compiling module xil_defaultlib.RAM256X1S_HD263
Compiling module xil_defaultlib.RAM256X1S_HD264
Compiling module xil_defaultlib.RAM256X1S_HD265
Compiling module xil_defaultlib.RAM256X1S_HD266
Compiling module xil_defaultlib.RAM256X1S_HD267
Compiling module xil_defaultlib.RAM256X1S_HD268
Compiling module xil_defaultlib.RAM256X1S_HD269
Compiling module xil_defaultlib.RAM256X1S_HD270
Compiling module xil_defaultlib.RAM256X1S_HD271
Compiling module xil_defaultlib.RAM256X1S_HD272
Compiling module xil_defaultlib.RAM256X1S_HD273
Compiling module xil_defaultlib.RAM256X1S_HD274
Compiling module xil_defaultlib.RAM256X1S_HD275
Compiling module xil_defaultlib.RAM256X1S_HD276
Compiling module xil_defaultlib.RAM256X1S_HD277
Compiling module xil_defaultlib.RAM256X1S_HD278
Compiling module xil_defaultlib.RAM256X1S_HD279
Compiling module xil_defaultlib.RAM256X1S_HD280
Compiling module xil_defaultlib.RAM256X1S_HD281
Compiling module xil_defaultlib.RAM256X1S_HD282
Compiling module xil_defaultlib.RAM256X1S_HD283
Compiling module xil_defaultlib.RAM256X1S_HD284
Compiling module xil_defaultlib.RAM256X1S_HD285
Compiling module xil_defaultlib.RAM256X1S_HD286
Compiling module xil_defaultlib.RAM256X1S_HD287
Compiling module xil_defaultlib.RAM256X1S_HD288
Compiling module xil_defaultlib.RAM256X1S_HD289
Compiling module xil_defaultlib.RAM256X1S_HD290
Compiling module xil_defaultlib.RAM256X1S_HD291
Compiling module xil_defaultlib.RAM256X1S_HD292
Compiling module xil_defaultlib.RAM256X1S_HD293
Compiling module xil_defaultlib.RAM256X1S_HD294
Compiling module xil_defaultlib.RAM256X1S_HD295
Compiling module xil_defaultlib.RAM256X1S_HD296
Compiling module xil_defaultlib.RAM256X1S_HD297
Compiling module xil_defaultlib.RAM256X1S_HD298
Compiling module xil_defaultlib.RAM256X1S_HD299
Compiling module xil_defaultlib.RAM256X1S_HD300
Compiling module xil_defaultlib.RAM256X1S_HD301
Compiling module xil_defaultlib.RAM256X1S_HD302
Compiling module xil_defaultlib.RAM256X1S_HD303
Compiling module xil_defaultlib.RAM256X1S_HD304
Compiling module xil_defaultlib.RAM256X1S_HD305
Compiling module xil_defaultlib.RAM256X1S_HD306
Compiling module xil_defaultlib.RAM256X1S_HD307
Compiling module xil_defaultlib.RAM256X1S_HD308
Compiling module xil_defaultlib.RAM256X1S_HD309
Compiling module xil_defaultlib.RAM256X1S_HD310
Compiling module xil_defaultlib.RAM256X1S_HD311
Compiling module xil_defaultlib.RAM256X1S_HD312
Compiling module xil_defaultlib.RAM256X1S_HD313
Compiling module xil_defaultlib.RAM256X1S_HD314
Compiling module xil_defaultlib.RAM256X1S_HD315
Compiling module xil_defaultlib.RAM256X1S_HD316
Compiling module xil_defaultlib.RAM256X1S_HD317
Compiling module xil_defaultlib.RAM256X1S_HD318
Compiling module xil_defaultlib.RAM256X1S_HD319
Compiling module xil_defaultlib.RAM256X1S_HD320
Compiling module xil_defaultlib.RAM256X1S_HD321
Compiling module xil_defaultlib.RAM256X1S_HD322
Compiling module xil_defaultlib.RAM256X1S_HD323
Compiling module xil_defaultlib.RAM256X1S_HD324
Compiling module xil_defaultlib.RAM256X1S_HD325
Compiling module xil_defaultlib.RAM256X1S_HD326
Compiling module xil_defaultlib.RAM256X1S_HD327
Compiling module xil_defaultlib.RAM256X1S_HD328
Compiling module xil_defaultlib.RAM256X1S_HD329
Compiling module xil_defaultlib.RAM256X1S_HD330
Compiling module xil_defaultlib.RAM256X1S_HD331
Compiling module xil_defaultlib.RAM256X1S_HD332
Compiling module xil_defaultlib.RAM256X1S_HD333
Compiling module xil_defaultlib.RAM256X1S_HD334
Compiling module xil_defaultlib.RAM256X1S_HD335
Compiling module xil_defaultlib.RAM256X1S_HD336
Compiling module xil_defaultlib.RAM256X1S_HD337
Compiling module xil_defaultlib.RAM256X1S_HD338
Compiling module xil_defaultlib.RAM256X1S_HD339
Compiling module xil_defaultlib.RAM256X1S_HD340
Compiling module xil_defaultlib.RAM256X1S_HD341
Compiling module xil_defaultlib.RAM256X1S_HD342
Compiling module xil_defaultlib.RAM256X1S_HD343
Compiling module xil_defaultlib.RAM256X1S_HD344
Compiling module xil_defaultlib.RAM256X1S_HD345
Compiling module xil_defaultlib.RAM256X1S_HD346
Compiling module xil_defaultlib.RAM256X1S_HD347
Compiling module xil_defaultlib.RAM256X1S_HD348
Compiling module xil_defaultlib.RAM256X1S_HD349
Compiling module xil_defaultlib.RAM256X1S_HD350
Compiling module xil_defaultlib.RAM256X1S_HD351
Compiling module xil_defaultlib.RAM256X1S_HD352
Compiling module xil_defaultlib.RAM256X1S_HD353
Compiling module xil_defaultlib.RAM256X1S_HD354
Compiling module xil_defaultlib.RAM256X1S_HD355
Compiling module xil_defaultlib.RAM256X1S_HD356
Compiling module xil_defaultlib.RAM256X1S_HD357
Compiling module xil_defaultlib.RAM256X1S_HD358
Compiling module xil_defaultlib.RAM256X1S_HD359
Compiling module xil_defaultlib.RAM256X1S_HD360
Compiling module xil_defaultlib.RAM256X1S_HD361
Compiling module xil_defaultlib.RAM256X1S_HD362
Compiling module xil_defaultlib.RAM256X1S_HD363
Compiling module xil_defaultlib.RAM256X1S_HD364
Compiling module xil_defaultlib.RAM256X1S_HD365
Compiling module xil_defaultlib.RAM256X1S_HD366
Compiling module xil_defaultlib.RAM256X1S_HD367
Compiling module xil_defaultlib.RAM256X1S_HD368
Compiling module xil_defaultlib.RAM256X1S_HD369
Compiling module xil_defaultlib.RAM256X1S_HD370
Compiling module xil_defaultlib.RAM256X1S_HD371
Compiling module xil_defaultlib.RAM256X1S_HD372
Compiling module xil_defaultlib.RAM256X1S_HD373
Compiling module xil_defaultlib.RAM256X1S_HD374
Compiling module xil_defaultlib.RAM256X1S_HD375
Compiling module xil_defaultlib.RAM256X1S_HD376
Compiling module xil_defaultlib.RAM256X1S_HD377
Compiling module xil_defaultlib.RAM256X1S_HD378
Compiling module xil_defaultlib.RAM256X1S_HD379
Compiling module xil_defaultlib.RAM256X1S_HD380
Compiling module xil_defaultlib.RAM256X1S_HD381
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 8 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 01 15:04:39 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:19 . Memory (MB): peak = 1706.234 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:01:43 . Memory (MB): peak = 1706.234 ; gain = 57.363
run 100 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1706.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Nov 01 15:09:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
close_design
launch_runs impl_1
[Wed Nov 01 15:09:45 2017] Launched impl_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/.Xil/Vivado-15188-ENGR-ECE301PC09/dcp/Processor.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/.Xil/Vivado-15188-ENGR-ECE301PC09/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1706.234 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1706.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1800.500 ; gain = 94.266
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.121 ; gain = 44.621
INFO: [USF-XSim-34] Netlist generated:C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD382
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD383
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD384
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD385
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD386
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD387
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD388
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD389
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD390
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD391
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD392
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD393
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD394
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD395
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD396
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD397
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD398
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD399
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD400
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD401
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD402
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD403
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD404
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD405
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD406
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD407
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD408
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD409
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD410
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD411
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD412
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD413
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD414
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD415
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD416
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD417
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD418
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD419
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD420
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD421
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD422
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD423
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD424
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD425
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD426
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD427
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD428
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD429
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD430
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD431
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD432
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD433
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD434
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD435
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD436
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD437
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD438
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD439
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD440
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD441
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD442
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD443
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD444
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD445
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD446
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD447
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD448
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD449
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD450
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD451
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD452
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD453
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD454
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD455
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD456
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD457
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD458
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD459
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD460
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD461
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD462
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD463
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD464
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD465
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD466
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD467
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD468
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD469
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD470
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD471
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD472
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD473
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD474
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD475
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD476
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD477
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD478
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD479
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD480
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD481
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD482
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD483
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD484
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD485
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD486
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD487
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD488
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD489
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD490
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD491
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD492
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD493
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD494
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD495
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD496
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD497
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD498
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD499
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD500
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD501
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD502
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD503
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD504
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD505
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD506
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD507
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD508
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f802cfe9de148118a99b4259f613aa0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD382
Compiling module xil_defaultlib.RAM256X1S_HD383
Compiling module xil_defaultlib.RAM256X1S_HD384
Compiling module xil_defaultlib.RAM256X1S_HD385
Compiling module xil_defaultlib.RAM256X1S_HD386
Compiling module xil_defaultlib.RAM256X1S_HD387
Compiling module xil_defaultlib.RAM256X1S_HD388
Compiling module xil_defaultlib.RAM256X1S_HD389
Compiling module xil_defaultlib.RAM256X1S_HD390
Compiling module xil_defaultlib.RAM256X1S_HD391
Compiling module xil_defaultlib.RAM256X1S_HD392
Compiling module xil_defaultlib.RAM256X1S_HD393
Compiling module xil_defaultlib.RAM256X1S_HD394
Compiling module xil_defaultlib.RAM256X1S_HD395
Compiling module xil_defaultlib.RAM256X1S_HD396
Compiling module xil_defaultlib.RAM256X1S_HD397
Compiling module xil_defaultlib.RAM256X1S_HD398
Compiling module xil_defaultlib.RAM256X1S_HD399
Compiling module xil_defaultlib.RAM256X1S_HD400
Compiling module xil_defaultlib.RAM256X1S_HD401
Compiling module xil_defaultlib.RAM256X1S_HD402
Compiling module xil_defaultlib.RAM256X1S_HD403
Compiling module xil_defaultlib.RAM256X1S_HD404
Compiling module xil_defaultlib.RAM256X1S_HD405
Compiling module xil_defaultlib.RAM256X1S_HD406
Compiling module xil_defaultlib.RAM256X1S_HD407
Compiling module xil_defaultlib.RAM256X1S_HD408
Compiling module xil_defaultlib.RAM256X1S_HD409
Compiling module xil_defaultlib.RAM256X1S_HD410
Compiling module xil_defaultlib.RAM256X1S_HD411
Compiling module xil_defaultlib.RAM256X1S_HD412
Compiling module xil_defaultlib.RAM256X1S_HD413
Compiling module xil_defaultlib.RAM256X1S_HD414
Compiling module xil_defaultlib.RAM256X1S_HD415
Compiling module xil_defaultlib.RAM256X1S_HD416
Compiling module xil_defaultlib.RAM256X1S_HD417
Compiling module xil_defaultlib.RAM256X1S_HD418
Compiling module xil_defaultlib.RAM256X1S_HD419
Compiling module xil_defaultlib.RAM256X1S_HD420
Compiling module xil_defaultlib.RAM256X1S_HD421
Compiling module xil_defaultlib.RAM256X1S_HD422
Compiling module xil_defaultlib.RAM256X1S_HD423
Compiling module xil_defaultlib.RAM256X1S_HD424
Compiling module xil_defaultlib.RAM256X1S_HD425
Compiling module xil_defaultlib.RAM256X1S_HD426
Compiling module xil_defaultlib.RAM256X1S_HD427
Compiling module xil_defaultlib.RAM256X1S_HD428
Compiling module xil_defaultlib.RAM256X1S_HD429
Compiling module xil_defaultlib.RAM256X1S_HD430
Compiling module xil_defaultlib.RAM256X1S_HD431
Compiling module xil_defaultlib.RAM256X1S_HD432
Compiling module xil_defaultlib.RAM256X1S_HD433
Compiling module xil_defaultlib.RAM256X1S_HD434
Compiling module xil_defaultlib.RAM256X1S_HD435
Compiling module xil_defaultlib.RAM256X1S_HD436
Compiling module xil_defaultlib.RAM256X1S_HD437
Compiling module xil_defaultlib.RAM256X1S_HD438
Compiling module xil_defaultlib.RAM256X1S_HD439
Compiling module xil_defaultlib.RAM256X1S_HD440
Compiling module xil_defaultlib.RAM256X1S_HD441
Compiling module xil_defaultlib.RAM256X1S_HD442
Compiling module xil_defaultlib.RAM256X1S_HD443
Compiling module xil_defaultlib.RAM256X1S_HD444
Compiling module xil_defaultlib.RAM256X1S_HD445
Compiling module xil_defaultlib.RAM256X1S_HD446
Compiling module xil_defaultlib.RAM256X1S_HD447
Compiling module xil_defaultlib.RAM256X1S_HD448
Compiling module xil_defaultlib.RAM256X1S_HD449
Compiling module xil_defaultlib.RAM256X1S_HD450
Compiling module xil_defaultlib.RAM256X1S_HD451
Compiling module xil_defaultlib.RAM256X1S_HD452
Compiling module xil_defaultlib.RAM256X1S_HD453
Compiling module xil_defaultlib.RAM256X1S_HD454
Compiling module xil_defaultlib.RAM256X1S_HD455
Compiling module xil_defaultlib.RAM256X1S_HD456
Compiling module xil_defaultlib.RAM256X1S_HD457
Compiling module xil_defaultlib.RAM256X1S_HD458
Compiling module xil_defaultlib.RAM256X1S_HD459
Compiling module xil_defaultlib.RAM256X1S_HD460
Compiling module xil_defaultlib.RAM256X1S_HD461
Compiling module xil_defaultlib.RAM256X1S_HD462
Compiling module xil_defaultlib.RAM256X1S_HD463
Compiling module xil_defaultlib.RAM256X1S_HD464
Compiling module xil_defaultlib.RAM256X1S_HD465
Compiling module xil_defaultlib.RAM256X1S_HD466
Compiling module xil_defaultlib.RAM256X1S_HD467
Compiling module xil_defaultlib.RAM256X1S_HD468
Compiling module xil_defaultlib.RAM256X1S_HD469
Compiling module xil_defaultlib.RAM256X1S_HD470
Compiling module xil_defaultlib.RAM256X1S_HD471
Compiling module xil_defaultlib.RAM256X1S_HD472
Compiling module xil_defaultlib.RAM256X1S_HD473
Compiling module xil_defaultlib.RAM256X1S_HD474
Compiling module xil_defaultlib.RAM256X1S_HD475
Compiling module xil_defaultlib.RAM256X1S_HD476
Compiling module xil_defaultlib.RAM256X1S_HD477
Compiling module xil_defaultlib.RAM256X1S_HD478
Compiling module xil_defaultlib.RAM256X1S_HD479
Compiling module xil_defaultlib.RAM256X1S_HD480
Compiling module xil_defaultlib.RAM256X1S_HD481
Compiling module xil_defaultlib.RAM256X1S_HD482
Compiling module xil_defaultlib.RAM256X1S_HD483
Compiling module xil_defaultlib.RAM256X1S_HD484
Compiling module xil_defaultlib.RAM256X1S_HD485
Compiling module xil_defaultlib.RAM256X1S_HD486
Compiling module xil_defaultlib.RAM256X1S_HD487
Compiling module xil_defaultlib.RAM256X1S_HD488
Compiling module xil_defaultlib.RAM256X1S_HD489
Compiling module xil_defaultlib.RAM256X1S_HD490
Compiling module xil_defaultlib.RAM256X1S_HD491
Compiling module xil_defaultlib.RAM256X1S_HD492
Compiling module xil_defaultlib.RAM256X1S_HD493
Compiling module xil_defaultlib.RAM256X1S_HD494
Compiling module xil_defaultlib.RAM256X1S_HD495
Compiling module xil_defaultlib.RAM256X1S_HD496
Compiling module xil_defaultlib.RAM256X1S_HD497
Compiling module xil_defaultlib.RAM256X1S_HD498
Compiling module xil_defaultlib.RAM256X1S_HD499
Compiling module xil_defaultlib.RAM256X1S_HD500
Compiling module xil_defaultlib.RAM256X1S_HD501
Compiling module xil_defaultlib.RAM256X1S_HD502
Compiling module xil_defaultlib.RAM256X1S_HD503
Compiling module xil_defaultlib.RAM256X1S_HD504
Compiling module xil_defaultlib.RAM256X1S_HD505
Compiling module xil_defaultlib.RAM256X1S_HD506
Compiling module xil_defaultlib.RAM256X1S_HD507
Compiling module xil_defaultlib.RAM256X1S_HD508
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 8 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 01 15:12:38 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:20 . Memory (MB): peak = 1845.121 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:01:44 . Memory (MB): peak = 1845.121 ; gain = 138.887
run 100 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1845.121 ; gain = 0.000
add_wave {{/Processor_tb/u0/MemoryALUResult}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 01 15:15:56 2017...
