{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739070600590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739070600591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 00:10:00 2025 " "Processing started: Sun Feb 09 00:10:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739070600591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070600591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp6_T1BB1_ativ2-inicial -c circuito_exp6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp6_T1BB1_ativ2-inicial -c circuito_exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070600591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739070600915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739070600915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/unidade_controle.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom_16x4 " "Found entity 1: sync_rom_16x4" {  } { { "sync_rom_16x4.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/sync_rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_tb " "Found entity 1: mux2x1_tb" {  } { { "mux2x1_tb.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/mux2x1_tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_n_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_n_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_n_tb " "Found entity 1: mux2x1_n_tb" {  } { { "mux2x1_n_tb.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/mux2x1_n_tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_n " "Found entity 1: mux2x1_n" {  } { { "mux2x1_n.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/mux2x1_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/mux2x1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file estado7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 estado7seg " "Found entity 1: estado7seg" {  } { { "estado7seg.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/estado7seg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desafio_exp5.v 1 1 " "Found 1 design units, including 1 entities, in source file desafio_exp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp5 " "Found entity 1: circuito_exp5" {  } { { "desafio_exp5.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/desafio_exp5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m_tb " "Found entity 1: contador_m_tb" {  } { { "contador_m_tb.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/contador_m_tb.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/contador_m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp6.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp6.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp6 " "Found entity 1: circuito_exp6" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739070605326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070605326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "menor fluxo_dados.v(58) " "Verilog HDL Implicit Net warning at fluxo_dados.v(58): created implicit net for \"menor\"" {  } { { "fluxo_dados.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maior fluxo_dados.v(59) " "Verilog HDL Implicit Net warning at fluxo_dados.v(59): created implicit net for \"maior\"" {  } { { "fluxo_dados.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maiorquelim fluxo_dados.v(90) " "Verilog HDL Implicit Net warning at fluxo_dados.v(90): created implicit net for \"maiorquelim\"" {  } { { "fluxo_dados.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_jogada fluxo_dados.v(115) " "Verilog HDL Implicit Net warning at fluxo_dados.v(115): created implicit net for \"s_jogada\"" {  } { { "fluxo_dados.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_exp6 " "Elaborating entity \"circuito_exp6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739070605348 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds circuito_exp6.v(10) " "Output port \"leds\" at circuito_exp6.v(10) has no driver" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739070605349 "|circuito_exp6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:fd " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:fd\"" {  } { { "circuito_exp6.v" "fd" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:fd\|contador_163:contador_endereco " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:fd\|contador_163:contador_endereco\"" {  } { { "fluxo_dados.v" "contador_endereco" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:fd\|comparador_85:comparadorjogada " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:fd\|comparador_85:comparadorjogada\"" {  } { { "fluxo_dados.v" "comparadorjogada" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:fd\|contador_m:contador_limite " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:fd\|contador_m:contador_limite\"" {  } { { "fluxo_dados.v" "contador_limite" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 fluxo_dados:fd\|mux2x1:seletor_nivel " "Elaborating entity \"mux2x1\" for hierarchy \"fluxo_dados:fd\|mux2x1:seletor_nivel\"" {  } { { "fluxo_dados.v" "seletor_nivel" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 fluxo_dados:fd\|registrador_4:registrador " "Elaborating entity \"registrador_4\" for hierarchy \"fluxo_dados:fd\|registrador_4:registrador\"" {  } { { "fluxo_dados.v" "registrador" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4 fluxo_dados:fd\|sync_rom_16x4:memoria " "Elaborating entity \"sync_rom_16x4\" for hierarchy \"fluxo_dados:fd\|sync_rom_16x4:memoria\"" {  } { { "fluxo_dados.v" "memoria" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:fd\|edge_detector:detector " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:fd\|edge_detector:detector\"" {  } { { "fluxo_dados.v" "detector" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:fd\|contador_m:contador_timeout " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:fd\|contador_m:contador_timeout\"" {  } { { "fluxo_dados.v" "contador_timeout" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:fd\|contador_m:temporizador_leds " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:fd\|contador_m:temporizador_leds\"" {  } { { "fluxo_dados.v" "temporizador_leds" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/fluxo_dados.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:uc " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:uc\"" {  } { { "circuito_exp6.v" "uc" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX2 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX2\"" {  } { { "circuito_exp6.v" "HEX2" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estado7seg estado7seg:HEX " "Elaborating entity \"estado7seg\" for hierarchy \"estado7seg:HEX\"" {  } { { "circuito_exp6.v" "HEX" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605359 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739070605605 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_timeout\[0\] VCC " "Pin \"db_timeout\[0\]\" is stuck at VCC" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_timeout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_timeout\[1\] VCC " "Pin \"db_timeout\[1\]\" is stuck at VCC" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_timeout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_timeout\[2\] VCC " "Pin \"db_timeout\[2\]\" is stuck at VCC" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_timeout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[0\] GND " "Pin \"db_jogadafeita\[0\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_jogadafeita[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[1\] GND " "Pin \"db_jogadafeita\[1\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_jogadafeita[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[2\] GND " "Pin \"db_jogadafeita\[2\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_jogadafeita[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[3\] GND " "Pin \"db_jogadafeita\[3\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_jogadafeita[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[4\] GND " "Pin \"db_jogadafeita\[4\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_jogadafeita[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[5\] GND " "Pin \"db_jogadafeita\[5\]\" is stuck at GND" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_jogadafeita[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[6\] VCC " "Pin \"db_jogadafeita\[6\]\" is stuck at VCC" {  } { { "circuito_exp6.v" "" { Text "C:/Users/wesle/Documents/USP/quadrimestre1/Laboratório_digital/github/labdig1-T1BB1/exp5/circuito_exp6.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739070605637 "|circuito_exp6|db_jogadafeita[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739070605637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739070605678 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739070605778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739070605958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739070605958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739070605995 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739070605995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739070605995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739070605995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739070606009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 00:10:06 2025 " "Processing ended: Sun Feb 09 00:10:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739070606009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739070606009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739070606009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739070606009 ""}
