/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6781";
	interrupt-parent = <0x1>;
	model = "MT6781";

	2x1_sub_common@1502f000 {
		clock-names = "scp-isp";
		clocks = <0x2d 0x5>;
		compatible = "mediatek,2x1_sub_common", "mediatek,smi_common";
		mediatek,smi-id = <0x1c>;
		reg = <0x0 0x1502f000 0x0 0x1000>;
	};

	__symbols__ {
		accdet = "/accdet";
		adsp_common = "/adsp_common@10600000";
		adsp_core0 = "/adsp_core0@10610000";
		afe = "/mt6781-afe-pcm@11210000";
		apdma = "/dma-controller@10200d80";
		apmixed = "/apmixed@1000c000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso0_off = "/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/pinctrl/aud_dat_miso1_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		audio = "/audio@11210000";
		auxadc = "/auxadc@11001000";
		bat_gm30 = "/battery";
		boot_dramboost = "/boot_dramboost";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		btif = "/btif@1100c000";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		camera0_mclk_2ma = "/pinctrl/camera0_mclk_2ma@gpio141";
		camera0_mclk_4ma = "/pinctrl/camera0_mclk_4ma@gpio141";
		camera0_mclk_6ma = "/pinctrl/camera0_mclk_6ma@gpio141";
		camera0_mclk_8ma = "/pinctrl/camera0_mclk_8ma@gpio141";
		camera0_mclk_off = "/pinctrl/camera0_mclk_gpio_mode@gpio141";
		camera0_rst_high = "/pinctrl/camera0_rst_output_high@gpio20";
		camera0_rst_low = "/pinctrl/camera0_rst_output_low@gpio20";
		camera1_mclk_2ma = "/pinctrl/camera1_mclk_2ma@gpio140";
		camera1_mclk_4ma = "/pinctrl/camera1_mclk_4ma@gpio140";
		camera1_mclk_6ma = "/pinctrl/camera1_mclk_6ma@gpio140";
		camera1_mclk_8ma = "/pinctrl/camera1_mclk_8ma@gpio140";
		camera1_mclk_off = "/pinctrl/camera1_mclk_gpio_mode@gpio140";
		camera1_rst_high = "/pinctrl/camera1_rst_output_high@gpio18";
		camera1_rst_low = "/pinctrl/camera1_rst_output_low@gpio18";
		camera2_mclk_2ma = "/pinctrl/camera2_mclk_2ma@gpio142";
		camera2_mclk_4ma = "/pinctrl/camera2_mclk_4ma@gpio142";
		camera2_mclk_6ma = "/pinctrl/camera2_mclk_6ma@gpio142";
		camera2_mclk_8ma = "/pinctrl/camera2_mclk_8ma@gpio142";
		camera2_mclk_off = "/pinctrl/camera2_mclk_gpio_mode@gpio142";
		camera2_rst_high = "/pinctrl/camera2_rst_output_high@gpio22";
		camera2_rst_low = "/pinctrl/camera2_rst_output_low@gpio22";
		camera3_mclk_2ma = "/pinctrl/camera3_mclk_2ma@gpio60";
		camera3_mclk_4ma = "/pinctrl/camera3_mclk_4ma@gpio60";
		camera3_mclk_6ma = "/pinctrl/camera3_mclk_6ma@gpio60";
		camera3_mclk_8ma = "/pinctrl/camera3_mclk_8ma@gpio60";
		camera3_mclk_off = "/pinctrl/camera3_mclk_gpio_mode@gpio60";
		camera3_rst_high = "/pinctrl/camera3_rst_output_high@gpio26";
		camera3_rst_low = "/pinctrl/camera3_rst_output_low@gpio26";
		camera_pins_default = "/pinctrl/camdefault";
		camisp = "/camisp@1a000000";
		camsys = "/camsys@1a000000";
		camsys_a = "/camsys_a@1a04f000";
		camsys_b = "/camsys_b@1a06f000";
		camsys_c = "/camsys_c@1a08f000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		charger = "/charger";
		chosen = "/chosen";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_null = "/clocks/clk_null";
		clkitg = "/clkitg";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		consys = "/consys@18002000";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		cpumssv = "/cpumssv";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		dcm = "/dcm@10001000";
		dfd = "/dfd";
		dfd_cache = "/dfd_cache";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_color0 = "/disp_color0@14009000";
		disp_dither0 = "/disp_dither0@1400f000";
		disp_dsc_wrap = "/disp_dsc_wrap@14012000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_mutex0 = "/disp_mutex@14001000";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_pwm = "/disp_pwm0@1100e000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_wdma0 = "/disp_wdma0@14014000";
		dispsys_config = "/dispsys_config@14000000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		dpmaif = "/dpmaif@10014000";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@0011bc00";
		dvfsrc = "/dvfsrc@10012000";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		eem_fsm = "/eem_fsm@1100b000";
		eint = "/apirq@1000b000";
		emicen = "/emicen@10219000";
		emichn = "/emichn@10225000";
		flashlight_core = "/flashlight_core";
		flashlights_mt6370 = "/flashlights_mt6370";
		gce_mbox = "/gce_mbox@1022c000";
		gce_mbox_sec = "/gce_mbox_sec@1022c000";
		gic = "/interrupt-controller";
		goodix_fp = "/goodix_fp";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio_usage_mapping";
		gps = "/gps@18c00000";
		gyro = "/gyro";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11007000";
		i2c1 = "/i2c1@11008000";
		i2c2 = "/i2c2@11009000";
		i2c3 = "/i2c3@1100f000";
		i2c4 = "/i2c4@11011000";
		i2c5 = "/i2c5@11016000";
		i2c6 = "/i2c6@1100d000";
		i2c7 = "/i2c7@11004000";
		i2c8 = "/i2c8@11005000";
		i2c9 = "/i2c9@11019000";
		i2c_common = "/i2c_common";
		imgsys1 = "/imgsys1@15020000";
		imgsys2 = "/imgsys2@15820000";
		imgsys_config = "/imgsys_config@15020000";
		imp_iic_wrap = "/imp_iic_wrap@11017000";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		infracfg_ao = "/infracfg_ao@10001000";
		iocfg_bl = "/iocfg_bl@10002600";
		iocfg_bm = "/iocfg_bm@10002800";
		iocfg_lb = "/iocfg_lb@10002400";
		iocfg_lm = "/iocfg_lm@10002200";
		iocfg_lt = "/iocfg_lt@10002000";
		iocfg_rm = "/iocfg_rm@10002A00";
		iocfg_rt = "/iocfg_rt@10002C00";
		iocfg_tl = "/iocfg_tl@10002E00";
		iommu0 = "/m4u@14016000";
		iommu0_bank1 = "/m4u@14017000";
		iommu0_bank2 = "/m4u@14018000";
		iommu0_bank3 = "/m4u@14019000";
		iommu0_sec = "/m4u@1401a000";
		ion = "/iommu";
		ipesys = "/ipesys@1c000000";
		irq_nfc = "/irq_nfc";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		keypad = "/kp@10010000";
		level_btif_rx = "/mtk_lpm/irq-remain-list/level_btif_rx";
		level_btif_tx = "/mtk_lpm/irq-remain-list/level_btif_tx";
		lk_charger = "/lk_charger";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		main_pmic = "/pwrap@1000d000/mt6358-pmic";
		mali = "/mali@13000000";
		mcucfg = "/mcucfg@0c530000";
		mcusys_ctrl = "/mtk_lpm/mcusys-ctrl@0c53a000";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver";
		mdp_aal0 = "/mdp_aal0@1b005000";
		mdp_hdr0 = "/mdp_hdr0@1b007000";
		mdp_mutex = "/mdp_mutex@1b001000";
		mdp_rdma0 = "/mdp_rdma0@1b003000";
		mdp_rsz0 = "/mdp_rsz@1b008000";
		mdp_rsz1 = "/mdp_rsz1@1bf009000";
		mdp_tdshp0 = "/mdp_tdshp0@1b00c000";
		mdp_wrot0 = "/mdp_wrot0@1b00a000";
		mdp_wrot1 = "/mdp_wrot1@1b00b000";
		mdpsys_config = "/mdpsys_config@1b000000";
		memory_ssmr_features = "/memory-ssmr-features";
		mfgcfg = "/mfgcfg@13fbf000";
		mipi_tx_config0 = "/mipi_tx_config@11c80000";
		mmdvfs = "/mmdvfs_pmqos";
		mmqos = "/mmqos";
		mmsys_config = "/syson@14000000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc0 = "/msdc0@11230000";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1 = "/msdc1@11240000";
		msdc1_ins = "/msdc1_ins";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_hs200 = "/pinctrl/msdc1@hs200";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		mt6358_misc = "/pwrap@1000d000/mt6358-pmic/mt6358_misc";
		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
		mt6366_snd = "/mt6366_snd";
		mt6370_pmu = "/mt6370_pmu_dts";
		mt6370_typec = "/type_c_port0";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim2";
		mt_pmic_vsram_core_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_core";
		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
		mtk_camera_eeprom0 = "/i2c4@11011000/camera_eeprom0@50";
		mtk_camera_eeprom1 = "/i2c8@11005000/camera_eeprom1@55";
		mtk_camera_eeprom2 = "/i2c8@11005000/camera_eeprom2@51";
		mtk_lpm = "/mtk_lpm";
		mtkfb = "/mtkfb@0";
		odm = "/odm";
		oplus_fp_common = "/oplus_fp_common";
		oplus_secure_common = "/oplus_secure_common";
		pd_adapter = "/pd_adapter";
		pericfg = "/pericfg@10003000";
		pio = "/pinctrl";
		pmic = "/pwrap@1000d000/mt6358-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pmic_oc_debug = "/pwrap@1000d000/mt6358-pmic/pmic-oc-debug";
		pwrap = "/pwrap@1000d000";
		pwraph = "/pwraphal@";
		radio_md_cfg = "/radio_md_cfg";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		reserved_memory = "/reserved-memory";
		rt5133 = "/i2c5@11016000/rt5133@18";
		rt5133_eint = "/odm/rt5133_eint";
		rt5133_gpio1 = "/odm/rt5133-gpio1";
		rt5133_gpio2 = "/odm/rt5133-gpio2";
		rt5133_gpio3 = "/odm/rt5133-gpio3";
		rt5133_ldo1 = "/i2c5@11016000/rt5133@18/regulators/LDO1";
		rt5133_ldo2 = "/i2c5@11016000/rt5133@18/regulators/LDO2";
		rt5133_ldo3 = "/i2c5@11016000/rt5133@18/regulators/LDO3";
		rt5133_ldo4 = "/i2c5@11016000/rt5133@18/regulators/LDO4";
		rt5133_ldo5 = "/i2c5@11016000/rt5133@18/regulators/LDO5";
		rt5133_ldo6 = "/i2c5@11016000/rt5133@18/regulators/LDO6";
		rt5133_ldo7 = "/i2c5@11016000/rt5133@18/regulators/LDO7";
		rt5133_ldo8 = "/i2c5@11016000/rt5133@18/regulators/LDO8";
		s2idle = "/cpus/idle-states/s2idle";
		scpsys = "/scpsys@10001000";
		seninf_n3d_top = "/seninf_n3d_top@1a004000";
		sia8109_L = "/sia8109@L";
		sia8109_gpio_L = "/pinctrl/sia8109_gpio_L";
		sia8109_i2c_L = "/i2c3@1100f000/sia8109_i2c@L";
		silead_fp = "/silead_fp";
		sleep = "/sleep@10006000";
		smart_pa = "/smart_pa";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb11 = "/smi_larb11@1582e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1c10f000";
		smi_larb2 = "/smi_larb2@1b002000";
		smi_larb20 = "/smi_larb20@1c00f000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb7 = "/smi_larb7@17010000";
		smi_larb9 = "/smi_larb9@1502e000";
		snd_audio_dsp = "/snd_audio_dsp";
		sound = "/sound";
		speaker_amp = "/i2c6@1100d000/speaker_amp@34";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11014000";
		spi5 = "/spi5@11015000";
		spmtwam = "/spmtwam@10006000";
		subpmic_pmu_eint = "/mt6370_pmu_eint";
		swtp = "/swtp";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		udi = "/udi@10005000";
		ufshci = "/ufshci@11270000";
		vcu = "/vcu@16000000";
		vdec_fmt = "/vdec_fmt@16080000";
		vdec_gcon = "/vdec_gcon@1602f000";
		vdec_gcon_clk = "/vdec_gcon@16010000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		mediatek,accdet-pmic = <0x66>;
		phandle = <0xee>;
	};

	adsp_common@10600000 {
		adsp-rsv-audio = <0x5c0000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-ipidma-a = <0x200000>;
		adsp-rsv-logger-a = <0x80000>;
		clock-names = "clk_adsp_infra_26m", "clk_adsp_infra_32k", "clk_adsp_infra", "clk_top_adsp_sel", "clk_adsp_clk26m", "clk_top_adsppll_ck";
		clocks = <0x4d 0x6c 0x4d 0x6d 0x4d 0x68 0x21 0x30 0x20 0x21 0x75>;
		compatible = "mediatek,adsp_common";
		phandle = <0xf1>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
	};

	adsp_core0@10610000 {
		compatible = "mediatek,adsp_core_0";
		interrupts = <0x0 0xf0 0x4 0x0 0xef 0x4>;
		phandle = <0xf2>;
		reg = <0x0 0x10600000 0x0 0x10000 0x0 0x10630000 0x0 0x9000 0x0 0x10610000 0x0 0x8000>;
		system = <0x0 0x56000000 0x0 0x700000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	aliases {
		ccorr0 = "/disp_ccorr0@1400b000";
		dsi0 = "/dsi@14013000";
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		rdma0 = "/disp_rdma0@14007000";
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x155 0x1>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_ccif4@10211000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	ap_uart2@11018000 {
		compatible = "mediatek,ap_uart2";
		reg = <0x0 0x11018000 0x0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014c00 0x0 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x400>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		phandle = <0x2c>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apmixed", "syscon";
		phandle = <0x5e>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		mediatek,kick_off = <0xb4>;
		reg = <0x0 0x10008000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	audio@11210000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "syscon";
		phandle = <0x5f>;
		reg = <0x0 0x11210000 0x0 0x2000>;
	};

	audio_sram@11212000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x9c00 0xd000>;
		prefer_mode = <0x0>;
		reg = <0x0 0x11212000 0x0 0xd000>;
	};

	auxadc@11001000 {
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x4d 0x24>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x0 0x42 0x2>;
		mediatek,cali-efuse-index = <0x6a>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		phandle = <0x5d>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x0>;
		CAR_TUNE_VALUE = <0x64>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		EMBEDDED_SEL = <0x0>;
		FG_METER_RESISTANCE = <0x64>;
		KEEP_100_PERCENT = <0x1>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0x5>;
		SHUTDOWN_1_TIME = <0x1e>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		TEMPERATURE_T5 = <0xfffffff6>;
		battery0_profile_t0 = <0x0 0xabae 0x370 0x1f6 0xab0f 0x36c 0x3ec 0xaa92 0x35a 0x5e2 0xaa27 0x352 0x7d8 0xa9bf 0x352 0x9ce 0xa952 0x357 0xbc4 0xa8e5 0x36b 0xdba 0xa870 0x36b 0xfb0 0xa802 0x36b 0x11a6 0xa78a 0x35e 0x139c 0xa714 0x364 0x1592 0xa6a3 0x37f 0x1788 0xa626 0x36b 0x197e 0xa5b1 0x36b 0x1b74 0xa537 0x359 0x1d6a 0xa4bf 0x35f 0x1f60 0xa44a 0x36b 0x2156 0xa3d5 0x36b 0x234c 0xa360 0x36b 0x2542 0xa2eb 0x36b 0x2738 0xa276 0x37d 0x292e 0xa206 0x384 0x2b24 0xa195 0x384 0x2d1a 0xa120 0x37e 0x2f10 0xa0ac 0x36d 0x3107 0xa03f 0x382 0x32fd 0x9fd9 0x396 0x34f3 0x9f6f 0x38f 0x36e9 0x9f07 0x38e 0x38df 0x9ea2 0x39d 0x3ad5 0x9e3e 0x39d 0x3ccb 0x9dd9 0x39d 0x3ec1 0x9d75 0x3b0 0x40b7 0x9d17 0x3b6 0x42ad 0x9cbb 0x3c1 0x44a3 0x9c61 0x3d6 0x4699 0x9c0d 0x3eb 0x488f 0x9bb0 0x400 0x4a85 0x9b54 0x414 0x4c7b 0x9aec 0x429 0x4e71 0x9a6d 0x411 0x5067 0x99dd 0x3cc 0x525d 0x994e 0x384 0x5453 0x98e1 0x384 0x5649 0x9884 0x370 0x583f 0x9834 0x36b 0x5a35 0x97ee 0x36b 0x5c2b 0x97ab 0x364 0x5e21 0x9769 0x355 0x6017 0x972e 0x36a 0x620d 0x96f4 0x36b 0x6403 0x96b9 0x36b 0x65f9 0x9683 0x36b 0x67ef 0x9651 0x36b 0x69e5 0x961f 0x36b 0x6bdb 0x95ed 0x36b 0x6dd1 0x95c3 0x380 0x6fc7 0x9592 0x374 0x71bd 0x9565 0x377 0x73b3 0x953b 0x384 0x75a9 0x9513 0x388 0x779f 0x94f2 0x39d 0x7995 0x94d0 0x39d 0x7b8b 0x94af 0x3ae 0x7d81 0x948d 0x3b6 0x7f77 0x946c 0x3bf 0x816d 0x9449 0x3cf 0x8363 0x941e 0x3ce 0x8559 0x93e4 0x3a4 0x874f 0x9395 0x37b 0x8945 0x9347 0x35e 0x8b3b 0x930a 0x364 0x8d31 0x92de 0x384 0x8f27 0x92ac 0x384 0x911d 0x927a 0x384 0x9314 0x9248 0x384 0x950a 0x921b 0x384 0x9700 0x91f1 0x384 0x98f6 0x91c9 0x389 0x9aec 0x91a7 0x39d 0x9ce2 0x916c 0x39d 0x9ed8 0x912a 0x38b 0xa0ce 0x90e7 0x384 0xa2c4 0x90a8 0x38e 0xa4ba 0x9067 0x391 0xa6b0 0x9016 0x369 0xa8a6 0x8fe4 0x354 0xaa9c 0x8fd7 0x365 0xac92 0x8fce 0x388 0xae88 0x8fc2 0x3b2 0xb07e 0x8fae 0x3e2 0xb274 0x8f8d 0x41c 0xb46a 0x8f29 0x431 0xb660 0x8dd0 0x3c1 0xb856 0x8bf4 0x3ca 0xba4c 0x8977 0x3fe 0xbc42 0x85ff 0x45d 0xbe38 0x80a2 0x799 0xc02e 0x74e4 0x1377 0xc224 0x70e4 0x8e3>;
		battery0_profile_t0_col = <0x3>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t1 = <0x0 0xabc2 0x49c 0x1f6 0xab55 0x498 0x3ec 0xaaef 0x497 0x5e2 0xaa8b 0x497 0x7d8 0xaa23 0x497 0x9ce 0xa9b6 0x497 0xbc4 0xa949 0x497 0xdba 0xa8dd 0x497 0xfb0 0xa869 0x486 0x11a6 0xa7f9 0x48b 0x139c 0xa785 0x48e 0x1592 0xa709 0x47e 0x1788 0xa694 0x47e 0x197e 0xa61f 0x47e 0x1b74 0xa5a5 0x47e 0x1d6a 0xa52d 0x47e 0x1f60 0xa4b4 0x475 0x2156 0xa43b 0x46a 0x234c 0xa3cd 0x47e 0x2542 0xa350 0x47e 0x2738 0xa2da 0x47e 0x292e 0xa26a 0x47e 0x2b24 0xa1f9 0x488 0x2d1a 0xa186 0x497 0x2f10 0xa11a 0x499 0x3107 0xa0ad 0x4ae 0x32fd 0xa040 0x4b0 0x34f3 0x9fd3 0x4b0 0x36e9 0x9f67 0x4b0 0x38df 0x9efc 0x4b6 0x3ad5 0x9e98 0x4cb 0x3ccb 0x9e33 0x4e0 0x3ec1 0x9dcf 0x4e2 0x40b7 0x9d71 0x500 0x42ad 0x9d15 0x51f 0x44a3 0x9cb9 0x534 0x4699 0x9c5b 0x546 0x488f 0x9bf7 0x546 0x4a85 0x9b9a 0x56d 0x4c7b 0x9b32 0x578 0x4e71 0x9abc 0x556 0x5067 0x9a37 0x50a 0x525d 0x99a5 0x4a5 0x5453 0x991f 0x452 0x5649 0x98c0 0x44c 0x583f 0x9864 0x42d 0x5a35 0x9816 0x425 0x5c2b 0x97d3 0x433 0x5e21 0x9790 0x430 0x6017 0x974d 0x41b 0x620d 0x9712 0x41a 0x6403 0x96d7 0x41a 0x65f9 0x96a1 0x41a 0x67ef 0x966f 0x41a 0x69e5 0x963d 0x41a 0x6bdb 0x960b 0x41a 0x6dd1 0x95e1 0x42f 0x6fc7 0x95b7 0x443 0x71bd 0x9588 0x440 0x73b3 0x955d 0x43b 0x75a9 0x953a 0x44c 0x779f 0x9510 0x44c 0x7995 0x94ee 0x461 0x7b8b 0x94cd 0x465 0x7d81 0x94b1 0x472 0x7f77 0x9494 0x487 0x816d 0x9472 0x492 0x8363 0x9451 0x47f 0x8559 0x9430 0x494 0x874f 0x9408 0x486 0x8945 0x93d9 0x464 0x8b3b 0x93aa 0x44c 0x8d31 0x937e 0x447 0x8f27 0x934c 0x433 0x911d 0x931a 0x433 0x9314 0x92ef 0x433 0x950a 0x92c5 0x433 0x9700 0x929b 0x433 0x98f6 0x9273 0x433 0x9aec 0x9252 0x434 0x9ce2 0x9228 0x449 0x9ed8 0x91ef 0x43a 0xa0ce 0x91af 0x433 0xa2c4 0x9170 0x433 0xa4ba 0x9133 0x433 0xa6b0 0x90ef 0x431 0xa8a6 0x909b 0x41c 0xaa9c 0x9074 0x42d 0xac92 0x905e 0x433 0xae88 0x9052 0x43d 0xb07e 0x9047 0x459 0xb274 0x9034 0x482 0xb46a 0x9013 0x4ac 0xb660 0x8fad 0x4c3 0xb856 0x8e7a 0x49c 0xba4c 0x8c99 0x494 0xbc42 0x8a10 0x4c4 0xbe38 0x8697 0x520 0xc02e 0x80ce 0x66f 0xc224 0x7332 0xf23>;
		battery0_profile_t1_col = <0x3>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t2 = <0x0 0xab90 0x6c2 0x1f6 0xab3c 0x6be 0x3ec 0xaad4 0x711 0x5e2 0xaa6d 0x73a 0x7d8 0xaa05 0x73a 0x9ce 0xa998 0x735 0xbc4 0xa92b 0x721 0xdba 0xa8bf 0x721 0xfb0 0xa84b 0x721 0x11a6 0xa7d6 0x721 0x139c 0xa761 0x721 0x1592 0xa6e9 0x71c 0x1788 0xa66c 0x707 0x197e 0xa5ee 0x6f2 0x1b74 0xa57a 0x6ef 0x1d6a 0xa500 0x6e2 0x1f60 0xa486 0x6df 0x2156 0xa411 0x6ef 0x234c 0xa39c 0x6ef 0x2542 0xa327 0x6ef 0x2738 0xa2b2 0x6ef 0x292e 0xa23c 0x6ef 0x2b24 0xa1cb 0x6f9 0x2d1a 0xa15c 0x708 0x2f10 0xa0e8 0x70a 0x3107 0xa07b 0x71f 0x32fd 0xa00e 0x721 0x34f3 0x9fa1 0x721 0x36e9 0x9f39 0x72b 0x38df 0x9ed4 0x746 0x3ad5 0x9e6f 0x76e 0x3ccb 0x9e02 0x783 0x3ec1 0x9d9d 0x798 0x40b7 0x9d33 0x79e 0x42ad 0x9cca 0x79e 0x44a3 0x9c69 0x7a5 0x4699 0x9c0b 0x7b4 0x488f 0x9ba7 0x79f 0x4a85 0x9b3b 0x79e 0x4c7b 0x9ac8 0x77f 0x4e71 0x9a4a 0x734 0x5067 0x99c5 0x6d3 0x525d 0x9944 0x686 0x5453 0x98d7 0x65c 0x5649 0x987a 0x632 0x583f 0x9824 0x627 0x5a35 0x97da 0x627 0x5c2b 0x9797 0x627 0x5e21 0x9754 0x624 0x6017 0x9711 0x60f 0x620d 0x96d6 0x60e 0x6403 0x969b 0x60e 0x65f9 0x9665 0x61a 0x67ef 0x9633 0x627 0x69e5 0x9601 0x627 0x6bdb 0x95cf 0x627 0x6dd1 0x95a5 0x627 0x6fc7 0x957b 0x637 0x71bd 0x954c 0x634 0x73b3 0x9521 0x638 0x75a9 0x94fe 0x659 0x779f 0x94d4 0x659 0x7995 0x94b2 0x659 0x7b8b 0x9491 0x659 0x7d81 0x9475 0x673 0x7f77 0x9458 0x68b 0x816d 0x9436 0x686 0x8363 0x9415 0x673 0x8559 0x93fc 0x688 0x874f 0x93dc 0x67a 0x8945 0x93c0 0x672 0x8b3b 0x93a4 0x672 0x8d31 0x9380 0x66d 0x8f27 0x9357 0x659 0x911d 0x9335 0x659 0x9314 0x9306 0x636 0x950a 0x92de 0x634 0x9700 0x92b9 0x640 0x98f6 0x928f 0x645 0x9aec 0x9265 0x65b 0x9ce2 0x9233 0x685 0x9ed8 0x91f2 0x68b 0xa0ce 0x91b5 0x699 0xa2c4 0x9176 0x6ae 0xa4ba 0x912f 0x6c3 0xa6b0 0x90dc 0x6d8 0xa8a6 0x9090 0x6ed 0xaa9c 0x9072 0x702 0xac92 0x9059 0x725 0xae88 0x9044 0x759 0xb07e 0x9030 0x7a5 0xb274 0x9014 0x80d 0xb46a 0x8fd9 0x876 0xb660 0x8f1d 0x905 0xb856 0x8d8e 0x997 0xba4c 0x8b40 0xaa1 0xbc42 0x880f 0xce8 0xbe38 0x8350 0x12d7 0xc02e 0x774c 0x1942 0xc224 0x73a0 0xfeb>;
		battery0_profile_t2_col = <0x3>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t3 = <0x0 0xabcc 0x834 0x1f6 0xab5f 0x834 0x3ec 0xaaec 0xa2d 0x5e2 0xaa7c 0xb22 0x7d8 0xaa0f 0xb22 0x9ce 0xa9a2 0xb1d 0xbc4 0xa935 0xb09 0xdba 0xa8c9 0xb09 0xfb0 0xa855 0xb09 0x11a6 0xa7e0 0xafc 0x139c 0xa767 0xae7 0x1592 0xa6eb 0xad7 0x1788 0xa676 0xad6 0x197e 0xa5f8 0xac1 0x1b74 0xa584 0xabe 0x1d6a 0xa50f 0xacb 0x1f60 0xa496 0xad7 0x2156 0xa41b 0xad2 0x234c 0xa3a6 0xabe 0x2542 0xa331 0xabe 0x2738 0xa2bc 0xad0 0x292e 0xa246 0xac9 0x2b24 0xa1d1 0xac8 0x2d1a 0xa15e 0xadd 0x2f10 0xa0f1 0xaf0 0x3107 0xa07c 0xaf0 0x32fd 0xa015 0xb02 0x34f3 0x9fab 0xb09 0x36e9 0x9f43 0xb13 0x38df 0x9edc 0xb2e 0x3ad5 0x9e6f 0xb58 0x3ccb 0x9e02 0xb82 0x3ec1 0x9d95 0xb86 0x40b7 0x9d29 0xb77 0x42ad 0x9cbc 0xb62 0x44a3 0x9c4f 0xb47 0x4699 0x9be3 0xb22 0x488f 0x9b7f 0xb22 0x4a85 0x9b0b 0xae8 0x4c7b 0x9a96 0xab8 0x4e71 0x9a18 0xa78 0x5067 0x9998 0xa2c 0x525d 0x9926 0x9ee 0x5453 0x98b9 0x9af 0x5649 0x985c 0x997 0x583f 0x9806 0x983 0x5a35 0x97b7 0x96e 0x5c2b 0x976f 0x967 0x5e21 0x972d 0x979 0x6017 0x96f2 0x979 0x620d 0x96b0 0x979 0x6403 0x967a 0x989 0x65f9 0x9643 0x986 0x67ef 0x960b 0x981 0x69e5 0x95d9 0x992 0x6bdb 0x95a7 0x992 0x6dd1 0x957d 0x9a7 0x6fc7 0x9553 0x9bb 0x71bd 0x9529 0x9c4 0x73b3 0x94ff 0x9c4 0x75a9 0x94d7 0x9c8 0x779f 0x94b6 0x9dd 0x7995 0x9494 0x9f2 0x7b8b 0x946c 0x9f6 0x7d81 0x944d 0xa03 0x7f77 0x9430 0xa0f 0x816d 0x9410 0xa0f 0x8363 0x93f7 0xa0f 0x8559 0x93de 0xa0f 0x874f 0x93cc 0xa31 0x8945 0x93b6 0xa41 0x8b3b 0x93a1 0xa53 0x8d31 0x938e 0xa7d 0x8f27 0x9375 0xaa6 0x911d 0x9353 0xabb 0x9314 0x932b 0xad0 0x950a 0x9301 0xaf2 0x9700 0x92d7 0xb25 0x98f6 0x92ab 0xb5f 0x9aec 0x9279 0xb8b 0x9ce2 0x923e 0xbdf 0x9ed8 0x91fc 0xc20 0xa0ce 0x91b9 0xc7b 0xa2c4 0x9172 0xce4 0xa4ba 0x9125 0xd52 0xa6b0 0x90d1 0xdcf 0xa8a6 0x907d 0xe4d 0xaa9c 0x904f 0xf02 0xac92 0x902b 0xfdb 0xae88 0x9009 0x10eb 0xb07e 0x8fe8 0x1245 0xb274 0x8fc2 0x13f4 0xb46a 0x8f77 0x1614 0xb660 0x8ec8 0x1906 0xb856 0x8d50 0x1d38 0xba4c 0x8b0e 0x258b 0xbc42 0x87f6 0x34b3 0xbe38 0x8350 0x373c 0xc02e 0x7d8c 0x2904 0xc224 0x7d8c 0x2904>;
		battery0_profile_t3_col = <0x3>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t4 = <0x0 0xabd6 0x9c4 0x1f6 0xab61 0x9c4 0x3ec 0xaad8 0x1197 0x5e2 0xaa4e 0x1570 0x7d8 0xa9cc 0x157c 0x9ce 0xa94e 0x1573 0xbc4 0xa8d1 0x154b 0xdba 0xa85c 0x155f 0xfb0 0xa7e0 0x151e 0x11a6 0xa768 0x150c 0x139c 0xa6ef 0x1506 0x1592 0xa673 0x14e6 0x1788 0xa5fe 0x14e4 0x197e 0xa580 0x14ba 0x1b74 0xa50c 0x14b4 0x1d6a 0xa492 0x14a7 0x1f60 0xa418 0x149b 0x2156 0xa3a3 0x1496 0x234c 0xa32e 0x1481 0x2542 0xa2b9 0x146c 0x2738 0xa24b 0x147b 0x292e 0xa1d8 0x1482 0x2b24 0xa163 0x1478 0x2d1a 0xa0f0 0x1469 0x2f10 0xa084 0x1469 0x3107 0xa017 0x1469 0x32fd 0x9fb1 0x148e 0x34f3 0x9f47 0x149b 0x36e9 0x9ed2 0x1486 0x38df 0x9e57 0x1469 0x3ad5 0x9de1 0x145e 0x3ccb 0x9d64 0x13f6 0x3ec1 0x9cee 0x13d9 0x40b7 0x9c79 0x13a6 0x42ad 0x9c04 0x1372 0x44a3 0x9b91 0x1342 0x4699 0x9b25 0x1308 0x488f 0x9ac1 0x12f3 0x4a85 0x9a4d 0x127d 0x4c7b 0x99de 0x126b 0x4e71 0x9971 0x1253 0x5067 0x9908 0x1223 0x525d 0x98a6 0x120e 0x5453 0x984a 0x11f9 0x5649 0x97f6 0x11e4 0x583f 0x97a2 0x11d0 0x5a35 0x9758 0x11c6 0x5c2b 0x9715 0x11cd 0x5e21 0x96d2 0x11df 0x6017 0x968f 0x11df 0x620d 0x9654 0x11df 0x6403 0x9620 0x11ef 0x65f9 0x95e9 0x1204 0x67ef 0x95b1 0x1211 0x69e5 0x957f 0x1215 0x6bdb 0x954d 0x122a 0x6dd1 0x9523 0x123f 0x6fc7 0x94f9 0x1253 0x71bd 0x94d4 0x1275 0x73b3 0x94af 0x128e 0x75a9 0x9487 0x1292 0x779f 0x9466 0x12a7 0x7995 0x944d 0x12e6 0x7b8b 0x9434 0x1303 0x7d81 0x9420 0x1332 0x7f77 0x940f 0x1379 0x816d 0x93fe 0x13c8 0x8363 0x93ed 0x1407 0x8559 0x93d4 0x1446 0x874f 0x93c2 0x14b7 0x8945 0x93ac 0x150d 0x8b3b 0x9393 0x156f 0x8d31 0x937a 0x15f3 0x8f27 0x9361 0x1648 0x911d 0x933f 0x16c6 0x9314 0x9317 0x1755 0x950a 0x92ed 0x17f5 0x9700 0x92bf 0x189c 0x98f6 0x928d 0x194e 0x9aec 0x925a 0x1a22 0x9ce2 0x9217 0x1b1d 0x9ed8 0x91cd 0x1c06 0xa0ce 0x9187 0x1d08 0xa2c4 0x9140 0x1e22 0xa4ba 0x90f3 0x1f52 0xa6b0 0x90a0 0x20a4 0xa8a6 0x9054 0x221d 0xaa9c 0x9018 0x23cd 0xac92 0x8fe9 0x25f8 0xae88 0x8fbf 0x28aa 0xb07e 0x8f93 0x2c15 0xb274 0x8f5d 0x30a9 0xb46a 0x8f09 0x3747 0xb660 0x8e43 0x4212 0xb856 0x8d03 0x4df0 0xba4c 0x8af7 0x4a0b 0xbc42 0x87f0 0x42d4 0xbe38 0x87f0 0x42b3 0xc02e 0x87f0 0x42b3 0xc224 0x87f0 0x42b3>;
		battery0_profile_t4_col = <0x3>;
		battery0_profile_t4_num = <0x64>;
		battery2_profile_t0 = <0x0 0xace2 0x3b6 0x387 0x1fd 0xac72 0x3b7 0x386 0x3fa 0xac06 0x3ac 0x393 0x5f8 0xaba5 0x3b3 0x395 0x7f5 0xab45 0x3b7 0x398 0x9f2 0xaae6 0x3b7 0x3a1 0xbef 0xaa84 0x3bd 0x3a7 0xded 0xaa1c 0x3bf 0x3a7 0xfea 0xa9b2 0x3b9 0x3a7 0x11e7 0xa948 0x3c6 0x3a8 0x13e4 0xa8dc 0x3d1 0x3af 0x15e1 0xa867 0x3c5 0x3a8 0x17df 0xa7f0 0x3c4 0x3a2 0x19dc 0xa776 0x3ba 0x3ac 0x1bd9 0xa6ff 0x3c0 0x3b3 0x1dd6 0xa685 0x3c4 0x3b1 0x1fd3 0xa607 0x3be 0x3b0 0x21d1 0xa588 0x3b6 0x3b1 0x23ce 0xa50c 0x3b9 0x3b3 0x25cb 0xa492 0x3c7 0x3b2 0x27c8 0xa41c 0x3d2 0x3bc 0x29c6 0xa3a0 0x3d2 0x3ba 0x2bc3 0xa325 0x3d2 0x3c2 0x2dc0 0xa2aa 0x3d4 0x3c3 0x2fbd 0xa22e 0x3c9 0x3c7 0x31ba 0xa1b6 0x3cd 0x3c9 0x33b8 0xa141 0x3d2 0x3c9 0x35b5 0xa0ce 0x3d9 0x3cc 0x37b2 0xa05b 0x3e1 0x3d2 0x39af 0x9fe9 0x3e5 0x3d9 0x3bad 0x9f7e 0x3ef 0x3e1 0x3daa 0x9f13 0x3ef 0x3dc 0x3fa7 0x9ea2 0x3ef 0x3dc 0x41a4 0x9e37 0x3ef 0x3f8 0x43a1 0x9dd1 0x403 0x3fd 0x459f 0x9d68 0x400 0x3fc 0x479c 0x9d05 0x40c 0x40c 0x4999 0x9ca6 0x425 0x41e 0x4b96 0x9c46 0x433 0x42f 0x4d93 0x9be6 0x436 0x43f 0x4f91 0x9b89 0x44a 0x444 0x518e 0x9b2e 0x46e 0x43b 0x538b 0x9ac7 0x485 0x3e8 0x5588 0x9a30 0x453 0x3b8 0x5786 0x9975 0x3e7 0x3b6 0x5983 0x98f1 0x3c8 0x3b1 0x5b80 0x988f 0x3bc 0x3b0 0x5d7d 0x9839 0x3b7 0x3af 0x5f7a 0x97ea 0x3b7 0x3ae 0x6178 0x97a3 0x3b7 0x3ae 0x6375 0x9760 0x3b7 0x3b0 0x6572 0x971d 0x3b7 0x3b0 0x676f 0x96df 0x3b7 0x3af 0x696d 0x96a2 0x3b7 0x3aa 0x6b6a 0x966a 0x3b7 0x3b4 0x6d67 0x9632 0x3b7 0x3b6 0x6f64 0x95fe 0x3b7 0x3b5 0x7161 0x95ce 0x3bf 0x3b9 0x735f 0x959b 0x3c4 0x3bc 0x755c 0x9568 0x3c4 0x3bb 0x7759 0x953d 0x3cd 0x3bf 0x7956 0x9513 0x3d9 0x3cc 0x7b53 0x94e4 0x3c6 0x3d6 0x7d51 0x94c1 0x3d2 0x3d6 0x7f4e 0x949a 0x3de 0x3dc 0x814b 0x9473 0x3e1 0x3ee 0x8348 0x9450 0x3e0 0x3eb 0x8546 0x942e 0x3e9 0x3f6 0x8743 0x9410 0x405 0x3e8 0x8940 0x93e9 0x40b 0x3c1 0x8b3d 0x93ab 0x3e9 0x3a7 0x8d3a 0x935b 0x3bf 0x3ab 0x8f38 0x930b 0x3ae 0x3b3 0x9135 0x92ce 0x3c4 0x3ae 0x9332 0x92a2 0x3c4 0x3b6 0x952f 0x9275 0x3c4 0x3b6 0x972d 0x923e 0x3c4 0x3bb 0x992a 0x920e 0x3ba 0x3bc 0x9b27 0x91e5 0x3c6 0x3c4 0x9d24 0x91be 0x3d3 0x3cc 0x9f21 0x9197 0x3d9 0x3c8 0xa11f 0x9169 0x3e3 0x3bc 0xa31c 0x912d 0x3e7 0x3bd 0xa519 0x90e6 0x3d2 0x3c9 0xa716 0x90a2 0x3c5 0x3c6 0xa913 0x9064 0x3d1 0x39d 0xab11 0x900d 0x3bb 0x3a0 0xad0e 0x8fd3 0x3a2 0x3ba 0xaf0b 0x8fbd 0x3a4 0x3d3 0xb108 0x8fb2 0x3c7 0x3fd 0xb306 0x8fa6 0x3f3 0x43b 0xb503 0x8f97 0x423 0x449 0xb700 0x8f78 0x461 0x40b 0xb8fd 0x8f20 0x47b 0x3f2 0xbafa 0x8e1b 0x408 0x416 0xbcf8 0x8c49 0x3fc 0x451 0xbef5 0x89e1 0x42e 0x525 0xc0f2 0x8685 0x46b 0x29ec 0xc2ef 0x8118 0x572 0x3338 0xc4ed 0x7f26 0x3036 0x3338>;
		battery2_profile_t0_col = <0x4>;
		battery2_profile_t0_num = <0x64>;
		battery2_profile_t1 = <0x0 0xac85 0x492 0x44e 0x1fd 0xac26 0x495 0x44c 0x3fa 0xabd0 0x4ab 0x44c 0x5f8 0xab73 0x4a5 0x455 0x7f5 0xab13 0x4aa 0x459 0x9f2 0xaab3 0x4af 0x452 0xbef 0xaa51 0x4b5 0x44c 0xded 0xa9e7 0x4b4 0x450 0xfea 0xa978 0x4a6 0x459 0x11e7 0xa90c 0x4b2 0x459 0x13e4 0xa89b 0x4bc 0x457 0x15e1 0xa81f 0x4ae 0x44a 0x17df 0xa7a8 0x4ba 0x44c 0x19dc 0xa72e 0x4bd 0x44c 0x1bd9 0xa6b2 0x4c5 0x455 0x1dd6 0xa632 0x4c2 0x460 0x1fd3 0xa5b4 0x4bc 0x465 0x21d1 0xa538 0x4bc 0x466 0x23ce 0xa4bd 0x4c2 0x467 0x25cb 0xa440 0x4c7 0x465 0x27c8 0xa3c0 0x4bf 0x463 0x29c6 0xa34a 0x4cb 0x459 0x2bc3 0xa2d4 0x4d8 0x465 0x2dc0 0xa258 0x4d8 0x465 0x2fbd 0xa1e1 0x4e2 0x479 0x31ba 0xa16b 0x4e5 0x489 0x33b8 0xa0f5 0x4df 0x486 0x35b5 0xa07e 0x4d9 0x47a 0x37b2 0xa00d 0x4e4 0x474 0x39af 0x9fa1 0x4f5 0x47c 0x3bad 0x9f32 0x4f8 0x491 0x3daa 0x9ec8 0x506 0x49c 0x3fa7 0x9e62 0x51c 0x49a 0x41a4 0x9df1 0x504 0x49a 0x43a1 0x9d8b 0x524 0x4b1 0x459f 0x9d22 0x536 0x4bf 0x479c 0x9cb7 0x543 0x4ca 0x4999 0x9c53 0x556 0x4dd 0x4b96 0x9bf9 0x56e 0x4ee 0x4d93 0x9b9e 0x582 0x4ff 0x4f91 0x9b36 0x58c 0x510 0x518e 0x9abc 0x57c 0x506 0x538b 0x9a1d 0x52d 0x4d0 0x5588 0x9974 0x4cb 0x465 0x5786 0x98f9 0x4b2 0x443 0x5983 0x9896 0x498 0x43d 0x5b80 0x9845 0x49e 0x43d 0x5d7d 0x97f6 0x490 0x42f 0x5f7a 0x97ae 0x48d 0x432 0x6178 0x976a 0x48d 0x432 0x6375 0x9729 0x48a 0x42d 0x6572 0x96ec 0x490 0x43c 0x676f 0x96af 0x488 0x433 0x696d 0x9677 0x492 0x433 0x6b6a 0x963f 0x486 0x43f 0x6d67 0x960c 0x492 0x43f 0x6f64 0x95de 0x49e 0x43f 0x7161 0x95ac 0x4a0 0x447 0x735f 0x957e 0x4b2 0x44b 0x755c 0x9554 0x4c3 0x459 0x7759 0x952a 0x4c9 0x46b 0x7956 0x94ff 0x4cf 0x473 0x7b53 0x94d8 0x4db 0x478 0x7d51 0x94b7 0x4e5 0x48d 0x7f4e 0x9495 0x4e5 0x48d 0x814b 0x946e 0x4db 0x48d 0x8348 0x944b 0x4e4 0x48d 0x8546 0x942e 0x4f0 0x4a1 0x8743 0x940e 0x4f3 0x4a7 0x8940 0x93e5 0x4e4 0x498 0x8b3d 0x93b6 0x4d3 0x481 0x8d3a 0x9383 0x4c5 0x46f 0x8f38 0x9352 0x4b9 0x45f 0x9135 0x9326 0x4b4 0x451 0x9332 0x92fe 0x4c9 0x465 0x952f 0x92d0 0x4bb 0x467 0x972d 0x929f 0x4b1 0x45a 0x992a 0x927b 0x4b9 0x46e 0x9b27 0x925e 0x4d1 0x472 0x9d24 0x923a 0x4d8 0x47c 0x9f21 0x9208 0x4d8 0x479 0xa11f 0x91c9 0x4d8 0x474 0xa31c 0x9188 0x4d3 0x46e 0xa519 0x914a 0x4cf 0x470 0xa716 0x9109 0x4db 0x489 0xa913 0x90b9 0x4e1 0x47f 0xab11 0x9066 0x4bb 0x474 0xad0e 0x904a 0x4bb 0x466 0xaf0b 0x903d 0x4c8 0x465 0xb108 0x9031 0x4e8 0x479 0xb306 0x9022 0x505 0x487 0xb503 0x900e 0x52e 0x4a2 0xb700 0x8fdb 0x566 0x4d3 0xb8fd 0x8f23 0x562 0x4da 0xbafa 0x8d92 0x524 0x4ae 0xbcf8 0x8b55 0x541 0x4c7 0xbef5 0x8853 0x57c 0x4f1 0xc0f2 0x83e2 0x605 0x551 0xc2ef 0x7828 0x188e 0x85e 0xc4ed 0x76de 0x1e14 0x656>;
		battery2_profile_t1_col = <0x4>;
		battery2_profile_t1_num = <0x64>;
		battery2_profile_t2 = <0x0 0xacbd 0x6b8 0x5af 0x1fd 0xac51 0x6ba 0x5af 0x3fa 0xabef 0x701 0x5af 0x5f8 0xab8e 0x70d 0x5af 0x7f5 0xab35 0x65c 0x5af 0x9f2 0xaad9 0x67a 0x5af 0xbef 0xaa75 0x6ec 0x5af 0xded 0xaa0b 0x701 0x5af 0xfea 0xa99f 0x6bc 0x5af 0x11e7 0xa92f 0x676 0x5af 0x13e4 0xa8b6 0x6d0 0x5af 0x15e1 0xa83a 0x6de 0x5af 0x17df 0xa7c2 0x641 0x5af 0x19dc 0xa74a 0x657 0x5af 0x1bd9 0xa6c8 0x6b9 0x5af 0x1dd6 0xa644 0x6dd 0x5af 0x1fd3 0xa5ca 0x646 0x5af 0x21d1 0xa54a 0x642 0x5af 0x23ce 0xa4ca 0x6ab 0x5af 0x25cb 0xa44a 0x6ea 0x5af 0x27c8 0xa3cc 0x69a 0x5af 0x29c6 0xa356 0x64b 0x5dc 0x2bc3 0xa2e1 0x6d7 0x64e 0x2dc0 0xa264 0x6fa 0x66e 0x2fbd 0xa1e6 0x691 0x60d 0x31ba 0xa16f 0x69f 0x61b 0x33b8 0xa0f7 0x702 0x675 0x35b5 0xa080 0x72f 0x69f 0x37b2 0xa011 0x689 0x605 0x39af 0x9fa1 0x6b2 0x62b 0x3bad 0x9f36 0x72c 0x69c 0x3daa 0x9ecc 0x77b 0x6e4 0x3fa7 0x9e62 0x734 0x6a2 0x41a4 0x9df5 0x6ef 0x664 0x43a1 0x9d7e 0x783 0x6ec 0x459f 0x9d08 0x7a8 0x70e 0x479c 0x9c9c 0x743 0x6b1 0x4999 0x9c30 0x739 0x6a7 0x4b96 0x9bc9 0x791 0x6f9 0x4d93 0x9b5d 0x7b9 0x71d 0x4f91 0x9aff 0x729 0x69a 0x518e 0x9a74 0x6ec 0x661 0x538b 0x99d6 0x6c2 0x63b 0x5588 0x9948 0x69f 0x61a 0x5786 0x98cd 0x607 0x58e 0x5983 0x9867 0x5a6 0x534 0x5b80 0x9811 0x616 0x59c 0x5d7d 0x97c1 0x621 0x5a6 0x5f7a 0x9780 0x637 0x5ba 0x6178 0x9737 0x5b9 0x546 0x6375 0x96f9 0x613 0x59a 0x6572 0x96b4 0x608 0x58f 0x676f 0x967e 0x63e 0x5c0 0x696d 0x9646 0x64b 0x5cd 0x6b6a 0x960d 0x63a 0x5bd 0x6d67 0x95dc 0x630 0x5b4 0x6f64 0x95ab 0x630 0x5b4 0x7161 0x957a 0x636 0x5b9 0x735f 0x954d 0x63f 0x5c1 0x755c 0x9521 0x639 0x5bc 0x7759 0x94f9 0x61f 0x5a3 0x7956 0x94d1 0x610 0x596 0x7b53 0x94aa 0x65b 0x5dc 0x7d51 0x9487 0x680 0x5fe 0x7f4e 0x946a 0x602 0x589 0x814b 0x9449 0x5f6 0x57f 0x8348 0x9427 0x64f 0x5d0 0x8546 0x9405 0x67f 0x5fd 0x8743 0x93ec 0x63b 0x5be 0x8940 0x93d2 0x606 0x58d 0x8b3d 0x93ae 0x62f 0x5b3 0x8d3a 0x9386 0x656 0x5d7 0x8f38 0x935f 0x62f 0x5b3 0x9135 0x933c 0x5c7 0x553 0x9332 0x930e 0x5e3 0x56c 0x952f 0x92e1 0x63d 0x5bf 0x972d 0x92ad 0x61b 0x5a0 0x992a 0x9284 0x5a7 0x536 0x9b27 0x926a 0x5d1 0x55d 0x9d24 0x9243 0x63c 0x5bf 0x9f21 0x91f9 0x63a 0x5bc 0xa11f 0x91b0 0x5da 0x564 0xa31c 0x917e 0x5ca 0x556 0xa519 0x9148 0x638 0x5bb 0xa716 0x90f0 0x66d 0x5ec 0xa913 0x908b 0x60f 0x596 0xab11 0x9066 0x5b0 0x53e 0xad0e 0x9060 0x616 0x59c 0xaf0b 0x904f 0x69f 0x61a 0xb108 0x9029 0x689 0x605 0xb306 0x901d 0x63a 0x5be 0xb503 0x9003 0x68a 0x606 0xb700 0x8f79 0x714 0x686 0xb8fd 0x8e07 0x735 0x6a3 0xbafa 0x8bcb 0x702 0x675 0xbcf8 0x88d0 0x73b 0x6a9 0xbef5 0x8413 0x93c 0x885 0xc0f2 0x7e51 0x1d85 0x1b38 0xc2ef 0x7e54 0x2e64 0x2ac0 0xc4ed 0x7e54 0x2e64 0x2ac0>;
		battery2_profile_t2_col = <0x4>;
		battery2_profile_t2_num = <0x64>;
		battery2_profile_t3 = <0x0 0xac34 0xa3c 0x8b7 0x1fd 0xabc4 0xa3a 0x8b7 0x3fa 0xab5e 0xa51 0x8b7 0x5f8 0xab06 0xa60 0x8b7 0x7f5 0xaaa6 0xa4a 0x8b7 0x9f2 0xaa45 0xa3a 0x8b7 0xbef 0xa9e0 0xa2e 0x8b7 0xded 0xa975 0xa1f 0x8b7 0xfea 0xa907 0xa18 0x8b7 0x11e7 0xa891 0x9fe 0x8b7 0x13e4 0xa815 0x9e5 0x8b7 0x15e1 0xa79f 0x9e7 0x8b7 0x17df 0xa724 0x9dc 0x8b7 0x19dc 0xa6a8 0x9e3 0x8b7 0x1bd9 0xa62d 0x9de 0x8b7 0x1dd6 0xa5b2 0x9da 0x8b7 0x1fd3 0xa536 0x9d3 0x8b7 0x21d1 0xa4b8 0x9c6 0x8b7 0x23ce 0xa439 0x9bf 0x8b7 0x25cb 0xa3bd 0x9bd 0x8b7 0x27c8 0xa343 0x9c0 0x8b7 0x29c6 0xa2cd 0x9da 0x8b7 0x2bc3 0xa257 0x9d8 0x8b7 0x2dc0 0xa1e1 0x9e5 0x90e 0x2fbd 0xa167 0x9e8 0x921 0x31ba 0xa0f3 0x9f0 0x928 0x33b8 0xa07c 0x9f5 0x92c 0x35b5 0xa003 0x9f5 0x92c 0x37b2 0x9f91 0xa03 0x93a 0x39af 0x9f28 0xa21 0x955 0x3bad 0x9ec3 0xa31 0x964 0x3daa 0x9e57 0xa48 0x97a 0x3fa7 0x9de1 0xa56 0x987 0x41a4 0x9d66 0xa55 0x985 0x43a1 0x9cea 0xa61 0x990 0x459f 0x9c73 0xa5b 0x98a 0x479c 0x9bf9 0xa3e 0x96f 0x4999 0x9b81 0xa1e 0x952 0x4b96 0x9b09 0x9f4 0x92c 0x4d93 0x9a8d 0x9bb 0x8f7 0x4f91 0x9a11 0x985 0x8c6 0x518e 0x9998 0x94b 0x890 0x538b 0x9928 0x924 0x86c 0x5588 0x98b7 0x8e6 0x833 0x5786 0x9851 0x8b3 0x804 0x5983 0x97f5 0x8a0 0x7f2 0x5b80 0x97a0 0x88b 0x7e0 0x5d7d 0x9756 0x889 0x7de 0x5f7a 0x9710 0x889 0x7de 0x6178 0x96c9 0x882 0x7d7 0x6375 0x9689 0x885 0x7da 0x6572 0x9650 0x88f 0x7e4 0x676f 0x9613 0x891 0x7e6 0x696d 0x95e1 0x8ac 0x7fe 0x6b6a 0x95a9 0x8a0 0x7f3 0x6d67 0x9575 0x8a9 0x7fb 0x6f64 0x954b 0x8bd 0x80d 0x7161 0x951d 0x8be 0x80e 0x735f 0x94ed 0x8c0 0x810 0x755c 0x94c0 0x8c6 0x815 0x7759 0x9497 0x8d2 0x821 0x7956 0x9474 0x8ef 0x83c 0x7b53 0x944d 0x8f1 0x83d 0x7d51 0x9426 0x8f0 0x83c 0x7f4e 0x940a 0x908 0x852 0x814b 0x93ee 0x909 0x854 0x8348 0x93cd 0x915 0x85f 0x8546 0x93af 0x919 0x862 0x8743 0x9397 0x920 0x869 0x8940 0x9381 0x92e 0x875 0x8b3d 0x9368 0x936 0x87d 0x8d3a 0x934e 0x93a 0x880 0x8f38 0x9337 0x943 0x889 0x9135 0x9320 0x944 0x88a 0x9332 0x9304 0x950 0x895 0x952f 0x92dd 0x95d 0x8a1 0x972d 0x92b5 0x95e 0x8a2 0x992a 0x928e 0x972 0x8b5 0x9b27 0x9263 0x982 0x8c3 0x9d24 0x9233 0x99c 0x8db 0x9f21 0x91f8 0x9b6 0x8f2 0xa11f 0x91b3 0x9cc 0x907 0xa31c 0x916e 0x9f8 0x930 0xa519 0x9133 0xa37 0x96a 0xa716 0x90e9 0xa73 0x9a2 0xa913 0x9089 0xa98 0x9c3 0xab11 0x904a 0xad5 0x9fb 0xad0e 0x9025 0xb29 0xa4a 0xaf0b 0x9007 0xb8b 0xaa3 0xb108 0x8fef 0xc16 0xb23 0xb306 0x8fd5 0xce0 0xbdd 0xb503 0x8fad 0xdfd 0xce4 0xb700 0x8f50 0xf87 0xe4f 0xb8fd 0x8e68 0x1187 0x1027 0xbafa 0x8c88 0x144d 0x12b7 0xbcf8 0x89e7 0x1a76 0x1863 0xbef5 0x8611 0x2c40 0x28ca 0xc0f2 0x85b6 0x3ecc 0x39de 0xc2ef 0x85b6 0x3ecc 0x39de 0xc4ed 0x85b6 0x3ecc 0x39de>;
		battery2_profile_t3_col = <0x4>;
		battery2_profile_t3_num = <0x64>;
		battery2_profile_t4 = <0x0 0xac91 0x14b4 0x1213 0x1fd 0xac05 0x14b8 0x1217 0x3fa 0xab88 0x14b8 0x1217 0x5f8 0xab23 0x14c4 0x1220 0x7f5 0xaabc 0x14b6 0x1215 0x9f2 0xaa51 0x1495 0x11f8 0xbef 0xa9e6 0x147b 0x11e1 0xded 0xa979 0x143d 0x11aa 0xfea 0xa909 0x13ec 0x1164 0x11e7 0xa898 0x1445 0x11b3 0x13e4 0xa823 0x142e 0x119e 0x15e1 0xa7b8 0x1422 0x1193 0x17df 0xa74e 0xfe0 0xddd 0x19dc 0xa6d1 0x1204 0xfba 0x1bd9 0xa64f 0x12e4 0x107e 0x1dd6 0xa5d2 0x12dd 0x1078 0x1fd3 0xa554 0x12cb 0x1068 0x21d1 0xa4d5 0x12b1 0x1052 0x23ce 0xa45a 0x1299 0x103c 0x25cb 0xa3df 0x127c 0x1023 0x27c8 0xa369 0x1259 0x1004 0x29c6 0xa2ee 0x124f 0xffb 0x2bc3 0xa277 0x1259 0x1004 0x2dc0 0xa202 0x1271 0x101a 0x2fbd 0xa188 0x1264 0x100e 0x31ba 0xa114 0x126d 0x1016 0x33b8 0xa09a 0x1268 0x1011 0x35b5 0xa01e 0x125a 0x1005 0x37b2 0x9fab 0x125f 0x100a 0x39af 0x9f3a 0x126d 0x1016 0x3bad 0x9eca 0x127c 0x1023 0x3daa 0x9e59 0x129f 0x1042 0x3fa7 0x9ddd 0x12ab 0x104c 0x41a4 0x9d58 0x12a2 0x1044 0x43a1 0x9cd1 0x117a 0xf42 0x459f 0x9c4f 0x1244 0xff2 0x479c 0x9bbf 0x119b 0xf5e 0x4999 0x9b31 0x119b 0xf5f 0x4b96 0x9aaf 0x12a5 0x1046 0x4d93 0x9a37 0x12a2 0x1044 0x4f91 0x99c8 0x1284 0x102a 0x518e 0x995e 0x1284 0x102a 0x538b 0x98f3 0x1282 0x1028 0x5588 0x98a4 0xce9 0xb46 0x5786 0x983c 0x1183 0xf4a 0x5983 0x97e3 0x1312 0x10a6 0x5b80 0x978f 0x133e 0x10cc 0x5d7d 0x973f 0x134b 0x10d8 0x5f7a 0x96f6 0x136b 0x10f3 0x6178 0x96b0 0x1394 0x1118 0x6375 0x9669 0x13aa 0x112a 0x6572 0x9627 0x13bc 0x113b 0x676f 0x95ef 0x13f9 0x116f 0x696d 0x95b1 0x1413 0x1186 0x6b6a 0x957e 0x144f 0x11bb 0x6d67 0x9547 0x146d 0x11d5 0x6f64 0x9513 0x1485 0x11ea 0x7161 0x94e1 0x14af 0x120f 0x735f 0x94b4 0x14e8 0x1240 0x755c 0x948d 0x1520 0x1271 0x7759 0x9464 0x1552 0x129d 0x7956 0x9439 0x157f 0x12c4 0x7b53 0x9417 0x159a 0x12dc 0x7d51 0x93f6 0x15cc 0x1307 0x7f4e 0x93df 0x15fe 0x1333 0x814b 0x93c4 0x1619 0x134a 0x8348 0x93b0 0x1650 0x137a 0x8546 0x939c 0x1687 0x13aa 0x8743 0x9389 0x16c7 0x13e3 0x8940 0x9378 0x1716 0x1427 0x8b3d 0x9363 0x1769 0x146f 0x8d3a 0x934b 0x17ab 0x14a9 0x8f38 0x933e 0x17b9 0x14b6 0x9135 0x9321 0x175d 0x1466 0x9332 0x9300 0x1862 0x154a 0x952f 0x92de 0x18f3 0x15c8 0x972d 0x92bc 0x1985 0x1647 0x992a 0x9292 0x1a12 0x16c2 0x9b27 0x9262 0x1aac 0x1749 0x9d24 0x922f 0x1b62 0x17e8 0x9f21 0x91f8 0x1c29 0x1896 0xa11f 0x91ba 0x1cf8 0x194a 0xa31c 0x917c 0x1dde 0x1a13 0xa519 0x9137 0x1edc 0x1af1 0xa716 0x90e8 0x2014 0x1c01 0xa913 0x90a0 0x2159 0x1d1e 0xab11 0x9056 0x22bd 0x1e54 0xad0e 0x901b 0x246b 0x1fcc 0xaf0b 0x8fe6 0x2693 0x21ad 0xb108 0x8fbe 0x295d 0x241d 0xb306 0x8f97 0x2ce6 0x2733 0xb503 0x8f6a 0x316f 0x2b29 0xb700 0x8f30 0x3764 0x305d 0xb8fd 0x8ec0 0x3f09 0x370b 0xbafa 0x8e00 0x4860 0x3f32 0xbcf8 0x8dfe 0x5133 0x46e3 0xbef5 0x8dfe 0x5133 0x46e3 0xc0f2 0x8dfe 0x5133 0x46e3 0xc2ef 0x8dfe 0x5133 0x46e3 0xc4ed 0x8dfe 0x5133 0x46e3>;
		battery2_profile_t4_col = <0x4>;
		battery2_profile_t4_num = <0x64>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x0>;
		g_FG_PSEUDO100_T0 = <0x61>;
		g_FG_PSEUDO100_T1 = <0x5f>;
		g_FG_PSEUDO100_T2 = <0x5e>;
		g_FG_PSEUDO100_T3 = <0x55>;
		g_FG_PSEUDO100_T4 = <0x55>;
		phandle = <0xf0>;
	};

	boot_dramboost {
		boost_opp = <0x0>;
		compatible = "mediatek,dvfsrc-boost";
		phandle = <0xe6>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x4d 0x1b 0x4d 0x2b>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x85 0x4 0x0 0x17e 0x4 0x0 0x17f 0x4>;
		phandle = <0x1e>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x10201080 0x0 0x80 0x0 0x10201100 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupts = <0x0 0x9e 0x4>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		err_level = <0x1>;
		interrupts = <0x0 0x16 0x4 0x0 0x17 0x4 0x0 0x18 0x4 0x0 0x19 0x4 0x0 0x1a 0x4 0x0 0x1b 0x4 0x0 0x1c 0x4 0x0 0x1d 0x4 0x0 0x13 0x4>;
		irq_config = <0x0 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x1 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x2 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x3 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x4 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x5 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x6 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x7 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0xc 0xc8c8 0x1>;
		reg = <0x0 0xc530000 0x0 0x10000>;
		version = <0x1>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0xf9 0x4>;
		reg = <0x0 0x1a030000 0x0 0x8000>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x0 0x1a038000 0x0 0x8000>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0xfa 0x4>;
		reg = <0x0 0x1a050000 0x0 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x0 0x1a058000 0x0 0x8000>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x0 0x1a070000 0x0 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x0 0x1a078000 0x0 0x8000>;
	};

	cam_smi_subcom@1a00c000 {
		clock-names = "scp-cam";
		clocks = <0x2d 0x8>;
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1a>;
		reg = <0x0 0x1a00c000 0x0 0x1000>;
	};

	cam_smi_subcom@1a00d000 {
		clock-names = "scp-cam";
		clocks = <0x2d 0x8>;
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1b>;
		reg = <0x0 0x1a00d000 0x0 0x1000>;
	};

	camisp@1a000000 {
		clock-names = "ISP_SCP_SYS_CAM", "ISP_SCP_SYS_RAWA", "ISP_SCP_SYS_RAWB", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN", "CAMSYS_LARB13_CGPDN", "CAMSYS_LARB14_CGPDN", "CAMSYS_SENINF_CGPDN", "CAMSYS_MAIN_CAM2MM_GALS_CGPDN", "CAMSYS_RAWALARB16_CGPDN", "CAMSYS_RAWACAM_CGPDN", "CAMSYS_RAWATG_CGPDN", "CAMSYS_RAWBLARB17_CGPDN", "CAMSYS_RAWBCAM_CGPDN", "CAMSYS_RAWBTG_CGPDN", "TOPCKGEN_TOP_MUX_CAMTM";
		clocks = <0x2d 0x8 0x2d 0xe 0x2d 0xf 0x2e 0x3 0x2e 0x4 0x2e 0x6 0x2e 0x7 0x2e 0x8 0x2e 0x0 0x2e 0x1 0x2e 0x5 0x2e 0xf 0x8f 0x0 0x8f 0x1 0x8f 0x2 0x90 0x0 0x90 0x1 0x90 0x2 0x21 0x24>;
		compatible = "mediatek,camisp", "syscon";
		phandle = <0x13c>;
		reg = <0x0 0x1a000000 0x0 0x10000>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x100 0x4>;
		reg = <0x0 0x1a092000 0x0 0x1000>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x101 0x4>;
		reg = <0x0 0x1a093000 0x0 0x1000>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		interrupts = <0x0 0x102 0x4>;
		reg = <0x0 0x1a094000 0x0 0x1000>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		interrupts = <0x0 0x103 0x4>;
		reg = <0x0 0x1a095000 0x0 0x1000>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		interrupts = <0x0 0x107 0x4>;
		reg = <0x0 0x1a096000 0x0 0x1000>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		interrupts = <0x0 0x108 0x4>;
		reg = <0x0 0x1a097000 0x0 0x1000>;
	};

	camsys@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys", "syscon";
		phandle = <0x2e>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	camsys_a@1a04f000 {
		compatible = "mediatek,camsys_a";
		phandle = <0x13d>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_b@1a06f000 {
		compatible = "mediatek,camsys_b";
		phandle = <0x13e>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	camsys_c@1a08f000 {
		compatible = "mediatek,camsys_c";
		phandle = <0x13f>;
		reg = <0x0 0x1a08f000 0x0 0x1000>;
	};

	camsys_rawa@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawa", "syscon";
		phandle = <0x8f>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_rawb@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawb", "syscon";
		phandle = <0x90>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		algorithm_name = "SwitchCharging2";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x43a080>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		dual_polling_ieoc = <0xb71b0>;
		enable_dynamic_mivr;
		enable_min_charge_temp;
		enable_type_c;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0x632ea0>;
		max_dmivr_charger_current = <0x155cc0>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x432380>;
		min_charger_voltage_1 = <0x401640>;
		min_charger_voltage_2 = <0x401640>;
		non_std_ac_charger_current = <0x7a120>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pe20_ichg_level_threshold = <0xf4240>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_r_cable_1a_lower = <0x22f>;
		pe40_r_cable_2a_lower = <0x1a4>;
		pe40_r_cable_3a_lower = <0x117>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_stop_battery_soc = <0x50>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x158>;
		power_path_support;
		slave_mivr_diff = <0x186a0>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \t\t\tvmalloc=400M slub_debug=OFZPU swiotlb=noforce \t\t\tinitcall_debug=1 \t\t\tfirmware_class.path=/vendor/firmware \t\t\tpage_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0xb0>;
	};

	clkitg {
		compatible = "simple-bus";
		phandle = <0xb8>;
		status = "okay";

		bring-up {
			clocks = <0x20>;
			compatible = "mediatek,clk-bring-up";
		};
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x4e>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x20>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0xba>;
		};

		clk_null {
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			compatible = "fixed-clock";
			phandle = <0xb9>;
		};
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mboxes = <0x55 0x15 0x0 0x1 0x55 0x16 0xffffffff 0x1 0x57 0xb 0x0 0x1>;
		mediatek,gce = <0x55>;
		mediatek,gce-subsys = <0x63 0x1>;
		mmsys_config = <0x56>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	consys@18002000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		clock-names = "conn", "ccif";
		clocks = <0x2d 0x2 0x4d 0x66>;
		compatible = "mediatek,mt6781-consys";
		interrupts = <0x0 0x11c 0x4 0x0 0x4e 0x4 0x0 0x11f 0x4>;
		phandle = <0x139>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x10211000 0x0 0x40 0x0 0x10003000 0x0 0x1000>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		phandle = <0x10e>;
		state = <0x0>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x8>;
				};

				core1 {
					cpu = <0x9>;
				};

				core2 {
					cpu = <0xa>;
				};

				core3 {
					cpu = <0xb>;
				};

				core4 {
					cpu = <0xc>;
				};

				core5 {
					cpu = <0xd>;
				};

				doe {
					phandle = <0xb1>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xe>;
				};

				core1 {
					cpu = <0xf>;
				};

				doe {
					phandle = <0xb2>;
				};
			};
		};

		cpu@000 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x8>;
			reg = <0x0>;
		};

		cpu@001 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x9>;
			reg = <0x100>;
		};

		cpu@002 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xa>;
			reg = <0x200>;
		};

		cpu@003 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb>;
			reg = <0x300>;
		};

		cpu@100 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xc>;
			reg = <0x400>;
		};

		cpu@101 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xd>;
			reg = <0x500>;
		};

		cpu@102 {
			clock-frequency = <0x7a308480>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x6 0x7 0x4 0x5>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xe>;
			reg = <0x600>;
		};

		cpu@103 {
			clock-frequency = <0x7a308480>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x6 0x7 0x4 0x5>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xf>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff_b {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x76c>;
				phandle = <0x7>;
			};

			clusteroff_l {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x834>;
				phandle = <0x3>;
			};

			cpuoff_b {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x578>;
				phandle = <0x6>;
			};

			cpuoff_l {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x640>;
				phandle = <0x2>;
			};

			mcusysoff {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				local-timer-stop;
				min-residency-us = <0xa28>;
				phandle = <0x4>;
			};

			s2idle {
				arm,psci-suspend-param = <0x1010100>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0x5>;
			};
		};
	};

	cqdma-controller@10212000 {
		#dma-cells = <0x1>;
		clock-names = "cqdma";
		clocks = <0x4d 0x4e>;
		compatible = "mediatek,cqdma";
		dma-channel-mask = <0x3f>;
		dma-requests = <0xa>;
		interrupts = <0x0 0x86 0x4 0x0 0x87 0x4 0x0 0x88 0x4 0x0 0x180 0x4>;
		nr_channel = <0x4>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212100 0x0 0x80 0x0 0x10212200 0x0 0x80 0x0 0x10212300 0x0 0x80>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x0 0xd020000 0x0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x0 0xd0a0000 0x0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x0 0xd030000 0x0 0x10000>;
	};

	dbg_funnel@0d040000 {
		compatible = "mediatek,dbg_funnel";
		reg = <0x0 0xd040000 0x0 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x0 0xd0c0000 0x0 0x40000>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6781-dcm";
		phandle = <0xbb>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0xc538000 0x0 0x5000 0x0 0xc53a800 0x0 0x1000>;
		reg-names = "infracfg_ao", "mp_cpusys_top", "cpccfg_reg";
	};

	ddrphy@10015000 {
		compatible = "mediatek,ddrphy";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	ddrphy@1001e000 {
		compatible = "mediatek,ddrphy";
		reg = <0x0 0x1001e000 0x0 0x1000>;
	};

	depth@1c100000 {
		compatible = "mediatek,depth";
		reg = <0x0 0x1c100000 0x0 0x1000>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6781-devapc";
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x1000e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x1000e000 0x0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x0 0x10019000 0x0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x0 0x1001c000 0x0 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		interrupts = <0x0 0xee 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	dfd {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0xa7f8>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		phandle = <0x11b>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,l2c_trigger = <0x0>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0x11c>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0xe0 0x4>;
		reg = <0x0 0x15021000 0x0 0xc000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x0 0x15022000 0x0 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x0 0x15023000 0x0 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x0 0x15024000 0x0 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x0 0x15025000 0x0 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x0 0x15026000 0x0 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x0 0x15027000 0x0 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x0 0x15029000 0x0 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x0 0x1502a000 0x0 0x1000>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		reg = <0x0 0x15821000 0x0 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x0 0x1582b000 0x0 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x0 0x1582c000 0x0 0x1000>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x0 0x15822000 0x0 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x0 0x15823000 0x0 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x0 0x15824000 0x0 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x0 0x15825000 0x0 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x0 0x15826000 0x0 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x0 0x15827000 0x0 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x0 0x15828000 0x0 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x0 0x15829000 0x0 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x0 0x1582a000 0x0 0x1000>;
	};

	disp_aal0@1400c000 {
		clocks = <0x56 0x8>;
		compatible = "mediatek,disp_aal0", "mediatek,mt6781-disp-aal";
		interrupts = <0x0 0x130 0x4>;
		phandle = <0x129>;
		reg = <0x0 0x1400c000 0x0 0x1000>;
	};

	disp_ccorr0@1400b000 {
		clocks = <0x56 0x9>;
		compatible = "mediatek,disp_ccorr0", "mediatek,mt6781-disp-ccorr";
		interrupts = <0x0 0x12e 0x4>;
		phandle = <0x128>;
		reg = <0x0 0x1400b000 0x0 0x1000>;
	};

	disp_color0@14009000 {
		clocks = <0x56 0xa>;
		compatible = "mediatek,disp_color0", "mediatek,mt6781-disp-color";
		interrupts = <0x0 0x12d 0x4>;
		phandle = <0x127>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	disp_dither0@1400f000 {
		clocks = <0x56 0x10>;
		compatible = "mediatek,disp_dither0", "mediatek,mt6781-disp-dither";
		interrupts = <0x0 0x133 0x4>;
		phandle = <0x12c>;
		reg = <0x0 0x1400f000 0x0 0x1000>;
	};

	disp_dsc_wrap@14012000 {
		clocks = <0x56 0xc>;
		compatible = "mediatek,disp_dsc_wrap", "mediatek,mt6781-disp-dsc";
		interrupts = <0x0 0x136 0x4>;
		phandle = <0x12d>;
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	disp_gamma0@1400d000 {
		clocks = <0x56 0xd>;
		compatible = "mediatek,disp_gamma0", "mediatek,mt6781-disp-gamma";
		interrupts = <0x0 0x131 0x4>;
		phandle = <0x12a>;
		reg = <0x0 0x1400d000 0x0 0x1000>;
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			default-state = "on";
			label = "lcd-backlight";
			led-bits = <0xb>;
			max-brightness = <0x7ff>;
			trans-bits = <0xb>;
		};
	};

	disp_mutex@14001000 {
		clocks = <0x56 0x0>;
		compatible = "mediatek,disp_mutex0", "mediatek,mt6781-disp-mutex";
		interrupts = <0x0 0x127 0x4>;
		phandle = <0x120>;
		reg = <0x0 0x14001000 0x0 0x1000>;
	};

	disp_ovl0@14005000 {
		clocks = <0x56 0x2>;
		compatible = "mediatek,disp_ovl0", "mediatek,mt6781-disp-ovl";
		interrupts = <0x0 0x129 0x4>;
		iommus = <0x8a 0x2 0x8a 0x1>;
		mediatek,larb = <0x8c>;
		mediatek,smi-id = <0x0>;
		phandle = <0x123>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	disp_ovl0_2l@14006000 {
		clocks = <0x56 0x4>;
		compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6781-disp-ovl";
		interrupts = <0x0 0x12a 0x4>;
		iommus = <0x8a 0x21 0x8a 0x20>;
		mediatek,larb = <0x8b>;
		mediatek,smi-id = <0x1>;
		phandle = <0x124>;
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	disp_postmask0@1400e000 {
		clocks = <0x56 0xe>;
		compatible = "mediatek,disp_postmask0", "mediatek,mt6781-disp-postmask";
		interrupts = <0x0 0x132 0x4>;
		iommus = <0x8a 0x0>;
		mediatek,larb = <0x8c>;
		mediatek,smi-id = <0x0>;
		phandle = <0x12b>;
		reg = <0x0 0x1400e000 0x0 0x1000>;
	};

	disp_pwm0@1100e000 {
		#pwm-cells = <0x2>;
		clock-names = "main", "mm", "pwm_src";
		clocks = <0x4d 0x36 0x21 0x16 0x21 0x62>;
		compatible = "mediatek,disp_pwm0", "mediatek,mt6781-disp-pwm";
		interrupts = <0x0 0x8f 0x4>;
		phandle = <0x94>;
		pwm_src_addr = <0x420>;
		pwm_src_base = <0x89>;
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	disp_rdma0@14007000 {
		clocks = <0x56 0x3>;
		compatible = "mediatek,disp_rdma0", "mediatek,mt6781-disp-rdma";
		interrupts = <0x0 0x12b 0x4>;
		iommus = <0x8a 0x22>;
		mediatek,larb = <0x8b>;
		mediatek,smi-id = <0x1>;
		phandle = <0x125>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	disp_rsz0@14008000 {
		clocks = <0x56 0x7>;
		compatible = "mediatek,disp_rsz0", "mediatek,mt6781-disp-rsz";
		interrupts = <0x0 0x12c 0x4>;
		phandle = <0x126>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		clock-names = "scp-dis";
		clocks = <0x2d 0x3>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u0", "mediatek,smi_common";
		mediatek,smi-id = <0x16>;
		reg = <0x0 0x1401b000 0x0 0x1000>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		clock-names = "scp-dis";
		clocks = <0x2d 0x3>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u1", "mediatek,smi_common";
		mediatek,smi-id = <0x17>;
		reg = <0x0 0x1401c000 0x0 0x1000>;
	};

	disp_wdma0@14014000 {
		clocks = <0x56 0x5>;
		compatible = "mediatek,disp_wdma0", "mediatek,mt6781-disp-wdma";
		interrupts = <0x0 0x138 0x4>;
		iommus = <0x8a 0x23>;
		mediatek,larb = <0x8b>;
		mediatek,smi-id = <0x1>;
		phandle = <0x130>;
		reg = <0x0 0x14014000 0x0 0x1000>;
	};

	dispsys_config@14000000 {
		clock-num = <0x4>;
		clocks = <0x2d 0x3 0x56 0x19 0x56 0x1 0x56 0x0>;
		compatible = "mediatek,dispsys_config", "syscon", "mediatek,mt6781-mmsys";
		fake-engine = <0x8c 0x3 0x8b 0x24>;
		gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SODI_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0", "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
		gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_token_sodi0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0";
		gce-events = <0x55 0x1b2 0x55 0x280 0x55 0x29f 0x55 0x1c2 0x55 0x281 0x55 0x19a 0x55 0x282 0x55 0x19e 0x55 0x19b 0x55 0x283 0x55 0x284 0x55 0x19b 0x55 0x18e>;
		gce-subsys = <0x55 0x14000000 0x1 0x55 0x14010000 0x2 0x55 0x14020000 0x3>;
		helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_SF_PF";
		helper-value = <0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x1 0x1>;
		iommus = <0x8a 0x21>;
		mboxes = <0x55 0x0 0x0 0x4 0x55 0x5 0x0 0x4 0x55 0x2 0x0 0x4 0x55 0x3 0xffffffff 0x2 0x55 0x1 0xffffffff 0x6 0x55 0x4 0x0 0x4 0x55 0x6 0x0 0x3 0x57 0x8 0x0 0x3 0x57 0x9 0x0 0x3 0x57 0x9 0x0 0x3>;
		mediatek,larb = <0x8b>;
		mediatek,mailbox-gce = <0x55>;
		phandle = <0x11e>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	dma-controller@10200d80 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x4d 0x2b>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		interrupts = <0x0 0x178 0x4 0x0 0x179 0x4 0x0 0x17a 0x4 0x0 0x17b 0x4>;
		phandle = <0x58>;
		reg = <0x0 0x10200d80 0x0 0x80 0x0 0x10200e00 0x0 0x80 0x0 0x10200e80 0x0 0x80 0x0 0x10200f00 0x0 0x80>;
	};

	dpmaif@10014000 {
		clock-names = "infra-dpmaif-clk";
		clocks = <0x4d 0x73>;
		compatible = "mediatek,dpmaif";
		interrupts = <0x0 0xb4 0x4>;
		mediatek,dpmaif_capability = <0x6>;
		phandle = <0xe7>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x10014400 0x0 0x1000 0x0 0x1021d000 0x0 0x1000 0x0 0x1021d100 0x0 0x1000 0x0 0x1021d400 0x0 0x1000 0x0 0x1021c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
	};

	dramc@10220000 {
		compatible = "mediatek,dramc";
		reg = <0x0 0x10220000 0x0 0x2000 0x0 0x10230000 0x0 0x2000 0x0 0x10224000 0x0 0x1000 0x0 0x10234000 0x0 0x1000 0x0 0x10228000 0x0 0x2000 0x0 0x10238000 0x0 0x2000 0x0 0x10226000 0x0 0x1000 0x0 0x10236000 0x0 0x1000>;
	};

	dsi@14013000 {
		clock-names = "engine", "digital", "hs";
		clocks = <0x56 0x13 0x56 0x18 0x93>;
		compatible = "mediatek,dsi0", "mediatek,mt6781-dsi";
		interrupts = <0x0 0x137 0x4>;
		phandle = <0x12e>;
		phy-names = "dphy";
		phys = <0x93>;
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0x12f>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>;
		interrupts = <0x0 0x12 0x4>;
	};

	dvfsp@0011bc00 {
		B-table = <0x802 0x63 0x1 0x1 0x7c2 0x5f 0x1 0x1 0x783 0x5a 0x1 0x1 0x744 0x56 0x1 0x1 0x704 0x52 0x1 0x1 0x6c5 0x4d 0x1 0x1 0x686 0x49 0x1 0x1 0x5fa 0x42 0x2 0x1 0x58b 0x3c 0x2 0x1 0x51c 0x37 0x2 0x1 0x491 0x30 0x2 0x1 0x43d 0x2c 0x2 0x1 0x3ea 0x27 0x2 0x1 0x397 0x23 0x2 0x1 0x343 0x1f 0x2 0x1 0x306 0x1c 0x4 0x1>;
		CCI-table = <0x578 0x55 0x2 0x1 0x532 0x4f 0x2 0x1 0x4ec 0x48 0x2 0x1 0x4a6 0x41 0x2 0x1 0x483 0x3e 0x2 0x1 0x460 0x3a 0x2 0x1 0x41a 0x37 0x2 0x1 0x3d4 0x33 0x2 0x1 0x39f 0x30 0x2 0x1 0x36b 0x2d 0x2 0x1 0x336 0x2b 0x2 0x1 0x2f0 0x27 0x2 0x1 0x2aa 0x23 0x4 0x1 0x264 0x1f 0x4 0x1 0x230 0x1c 0x4 0x1 0x1f4 0x10 0x4 0x1>;
		L-table = <0x7d0 0x55 0x1 0x1 0x78d 0x51 0x1 0x1 0x74a 0x4d 0x1 0x1 0x708 0x48 0x1 0x1 0x6c5 0x44 0x1 0x1 0x682 0x40 0x2 0x1 0x652 0x3c 0x2 0x1 0x5dc 0x39 0x2 0x1 0x55f 0x34 0x2 0x1 0x4fb 0x30 0x2 0x1 0x497 0x2c 0x2 0x1 0x433 0x28 0x2 0x1 0x3cf 0x24 0x2 0x1 0x36b 0x20 0x2 0x1 0x306 0x1c 0x4 0x1 0x1f4 0x10 0x4 0x1>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6781-dvfsp";
		imax_state = <0x2>;
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0xec>;
		reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		interrupts = <0x0 0x122 0x4>;
		phandle = <0xe5>;
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	eem_fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xf>;
		eem-initmon-cci = <0xf>;
		eem-initmon-gpu = <0xf>;
		eem-initmon-little = <0xf>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0x8e 0x4>;
		phandle = <0x10f>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	efuse_dbg@10004000 {
		compatible = "mediatek,efuse_dbg";
		reg = <0x0 0x10004000 0x0 0x1000>;
	};

	efusec@11cb0000 {
		compatible = "mediatek,efusec";
		reg = <0x0 0x11cb0000 0x0 0x10000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6781-emicen", "mediatek,common-emicen";
		mediatek,emi-reg = <0x4f>;
		phandle = <0x50>;
		reg = <0x0 0x10219000 0x0 0x1000>;
	};

	emichn@10225000 {
		compatible = "mediatek,mt6781-emichn", "mediatek,common-emichn";
		phandle = <0x4f>;
		reg = <0x0 0x10225000 0x0 0x1000 0x0 0x10235000 0x0 0x1000>;
	};

	emiisu {
		compatible = "mediatek,mt6781-emiisu", "mediatek,common-emiisu";
		ctrl_intf = <0x1>;
	};

	emimpu@1021b000 {
		addr_align = <0x10>;
		ap_apc = <0x0 0x5 0x5 0x5 0x2 0x0 0x6 0x5 0x0 0x0 0x5 0x0 0x0 0x0 0x5 0x5>;
		ap_region = <0x1f>;
		clear = <0x160 0xffffffff 0x10 0x200 0x3 0x10 0x1f0 0x80000000 0x1>;
		clear_md = <0x1fc 0x80000000 0x1>;
		compatible = "mediatek,mt6781-emimpu", "mediatek,common-emimpu";
		ctrl_intf = <0x1>;
		domain_cnt = <0x10>;
		dump = <0x1f0 0x1f8 0x1fc>;
		interrupts = <0x0 0xa1 0x4>;
		mediatek,emi-reg = <0x50>;
		reg = <0x0 0x1021b000 0x0 0x1000>;
		region_cnt = <0x20>;
		slverr = <0x0>;
	};

	fdvt@1c001000 {
		clock-names = "FD_CLK_IPE_FD";
		clocks = <0x91 0x3>;
		compatible = "mediatek,fdvt";
		fdvt_frame_done = <0xa1>;
		interrupts = <0x0 0x152 0x4>;
		mboxes = <0x55 0xe 0x0 0x1 0x57 0xb 0x0 0x1>;
		reg = <0x0 0x1c001000 0x0 0x1000>;
	};

	fe@1c002000 {
		compatible = "mediatek,fe";
		reg = <0x0 0x1c002000 0x0 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x0 0x1000ce00 0x0 0x200>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x13a>;
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		decouple = <0x1>;
		phandle = <0x13b>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x0 0x13fbc000 0x0 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench", "syscon";
		reg = <0x0 0x13fbd000 0x0 0x1000>;
	};

	gce_mbox@1022c000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x4d 0x9 0x4d 0x19>;
		compatible = "mediatek,mt6781-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xaa 0x4 0x0 0xab 0x4>;
		phandle = <0x55>;
		reg = <0x0 0x1022c000 0x0 0x4000>;
	};

	gce_mbox_sec@1022c000 {
		#mbox-cells = <0x3>;
		clock-names = "gce";
		clocks = <0x4d 0x9>;
		compatible = "mediatek,mailbox-gce-sec";
		mboxes = <0x55 0xf 0xffffffff 0x1>;
		phandle = <0x57>;
		reg = <0x0 0x1022c000 0x0 0x4000>;
	};

	goodix_fp {
		compatible = "goodix,goodix_fp";
		phandle = <0x151>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		phandle = <0x23>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x14a>;
	};

	gps@18c00000 {
		compatible = "mediatek,gps";
		phandle = <0x141>;
	};

	gpufreq {
		_vgpu-supply = <0x87>;
		_vsram_gpu-supply = <0x88>;
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1";
		clocks = <0x21 0x3 0x21 0x88 0x21 0x37 0x86 0x1 0x2d 0x7 0x2d 0x4 0x2d 0xa 0x2d 0x9>;
		compatible = "mediatek,gpufreq";
	};

	gyro {
		phandle = <0x14d>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xeb>;
	};

	i2c0@11007000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x59 0x0 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x10>;
		gpio_start = <0x10002200>;
		id = <0x0>;
		interrupts = <0x0 0x69 0x4>;
		mem_len = <0x200>;
		phandle = <0xf6>;
		pu_cfg = <0x40>;
		reg = <0x0 0x11007000 0x0 0x1000 0x0 0x10200100 0x0 0x100>;
		rsel_cfg = <0x60>;
		scl-gpio-id = <0x90>;
		sda-gpio-id = <0x91>;
	};

	i2c1@11008000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x59 0x1 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x10002a00>;
		id = <0x1>;
		interrupts = <0x0 0x6a 0x4>;
		mem_len = <0x200>;
		phandle = <0xf7>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11008000 0x0 0x1000 0x0 0x10200200 0x0 0x100>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x92>;
		sda-gpio-id = <0x93>;
	};

	i2c2@11009000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-frequency = <0x61a80>;
		clock-names = "main", "dma";
		clocks = <0x59 0x2 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x10002a00>;
		id = <0x2>;
		interrupts = <0x0 0x6b 0x4>;
		mem_len = <0x200>;
		phandle = <0xf8>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11009000 0x0 0x1000 0x0 0x10200300 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x94>;
		sda-gpio-id = <0x95>;

		i2c_camera_ldo@29 {
			compatible = "mediatek,i2c_camera_ldo";
			reg = <0x29>;
			status = "okay";
		};
	};

	i2c3@1100f000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-frequency = <0x61a80>;
		clock-names = "main", "dma";
		clocks = <0x59 0x3 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002000>;
		id = <0x3>;
		interrupts = <0x0 0x6c 0x4>;
		mediatek,use-open-drain;
		mem_len = <0x200>;
		phandle = <0xf9>;
		pu_cfg = <0x90>;
		reg = <0x0 0x1100f000 0x0 0x1000 0x0 0x10200480 0x0 0x100>;
		rsel_cfg = <0xc0>;
		scl-gpio-id = <0x96>;
		sda-gpio-id = <0x97>;

		aw87319@58 {
			compatible = "awinic,aw87319_pa";
			reg = <0x58>;
			reset-gpio = <0x22 0xa4 0x0>;
			status = "okay";
		};

		sia8109_i2c@L {
			compatible = "si,sia81xx-i2c";
			phandle = <0xfa>;
			reg = <0x28>;
			si,sia81xx-dev = <0x5a>;
		};
	};

	i2c4@11011000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x59 0x4 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x10002a00>;
		id = <0x4>;
		interrupts = <0x0 0x6d 0x4>;
		mem_len = <0x200>;
		phandle = <0xfb>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11011000 0x0 0x1000 0x0 0x10200580 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x98>;
		sda-gpio-id = <0x99>;

		camera_eeprom0@50 {
			compatible = "mediatek,camera_eeprom";
			phandle = <0xfc>;
			reg = <0x50>;
			status = "okay";
		};
	};

	i2c5@11016000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x59 0x5 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002000>;
		id = <0x5>;
		interrupts = <0x0 0x162 0x4>;
		mem_len = <0x200>;
		phandle = <0xfd>;
		pu_cfg = <0x90>;
		reg = <0x0 0x11016000 0x0 0x1000 0x0 0x10200700 0x0 0x100>;
		rsel_cfg = <0xc0>;
		scl-gpio-id = <0x9a>;
		sda-gpio-id = <0x9b>;

		rt5133@18 {
			#gpio-cells = <0x2>;
			compatible = "richtek,rt5133";
			enable-gpio = <0x22 0x19 0x0>;
			gpio-controller;
			gpio-supply = <0x5b>;
			interrupts-extended = <0x22 0xb 0x0>;
			phandle = <0xae>;
			reg = <0x18>;
			regulator_nb = "rt5133-ldo1", "rt5133-ldo2", "rt5133-ldo3", "rt5133-ldo4", "rt5133-ldo5", "rt5133-ldo6", "rt5133-ldo7", "rt5133-ldo8";
			status = "ok";
			wakeup-source;

			regulators {

				BASE {
					oc_shutdown_all = <0x0>;
					pgb_shutdown_all = <0x0>;
					regulator-name = "rt5133,base";
				};

				LDO1 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x5b>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "rt5133-ldo1";
					soft_start_time_sel = <0x1>;
				};

				LDO2 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0xfe>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x30d400>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "rt5133-ldo2";
					soft_start_time_sel = <0x1>;
				};

				LDO3 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0xff>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo3";
					soft_start_time_sel = <0x1>;
				};

				LDO4 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x100>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo4";
					soft_start_time_sel = <0x1>;
				};

				LDO5 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x101>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo5";
					soft_start_time_sel = <0x1>;
				};

				LDO6 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x102>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo6";
					soft_start_time_sel = <0x1>;
				};

				LDO7 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x103>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "rt5133-ldo7";
					soft_start_time_sel = <0x1>;
				};

				LDO8 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x104>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "rt5133-ldo8";
					soft_start_time_sel = <0x1>;
				};
			};
		};
	};

	i2c6@1100d000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x59 0x6 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002000>;
		id = <0x6>;
		interrupts = <0x0 0x163 0x4>;
		mem_len = <0x200>;
		phandle = <0x105>;
		pu_cfg = <0x90>;
		reg = <0x0 0x1100d000 0x0 0x1000 0x0 0x10200800 0x0 0x100>;
		rsel_cfg = <0xc0>;
		scl-gpio-id = <0x9c>;
		sda-gpio-id = <0x9d>;

		speaker_amp@34 {
			#sound-dai-cells = <0x0>;
			compatible = "mediatek,speaker_amp";
			phandle = <0x77>;
			reg = <0x34>;
			status = "okay";
		};
	};

	i2c7@11004000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x59 0x7 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x10>;
		gpio_start = <0x10002200>;
		id = <0x7>;
		interrupts = <0x0 0x6e 0x4>;
		mem_len = <0x200>;
		phandle = <0x106>;
		pu_cfg = <0x40>;
		reg = <0x0 0x11004000 0x0 0x1000 0x0 0x10200900 0x0 0x180>;
		rsel_cfg = <0x60>;
		scl-gpio-id = <0x9e>;
		sda-gpio-id = <0x9f>;
	};

	i2c8@11005000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x59 0x8 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x10002a00>;
		id = <0x8>;
		interrupts = <0x0 0x6f 0x4>;
		mem_len = <0x200>;
		phandle = <0x107>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11005000 0x0 0x1000 0x0 0x10200a80 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0xa0>;
		sda-gpio-id = <0xa1>;

		camera_eeprom1@55 {
			compatible = "mediatek,camera_eeprom";
			phandle = <0x109>;
			reg = <0x55>;
			status = "okay";
		};

		camera_eeprom2@51 {
			compatible = "mediatek,camera_eeprom";
			phandle = <0x108>;
			reg = <0x51>;
			status = "okay";
		};
	};

	i2c9@11019000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x59 0x9 0x4d 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x10002a00>;
		id = <0x9>;
		interrupts = <0x0 0x164 0x4>;
		mem_len = <0x200>;
		phandle = <0x10a>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11019000 0x0 0x1000 0x0 0x10200c00 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0xa2>;
		sda-gpio-id = <0xa3>;
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0xf5>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	i2c_leds {
		compatible = "mediatek,i2c-leds";

		backlight {
			default-state = "on";
			label = "lcd-backlight";
			led-bits = <0x8>;
			max-brightness = <0x7ff>;
			trans-bits = <0xb>;
		};
	};

	img1_smi_2x1_sub_common@1401e000 {
		clock-names = "scp-dis";
		clocks = <0x2d 0x3>;
		compatible = "mediatek,img1_smi_2x1_sub_common", "mediatek,smi_common";
		mediatek,smi-id = <0x18>;
		reg = <0x0 0x1401e000 0x0 0x1000>;
	};

	imgsys1@15020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imgsys1", "syscon";
		phandle = <0xa1>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsys2@15820000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imgsys2", "syscon";
		phandle = <0xa2>;
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2_config", "syscon";
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imgsys_config@15020000 {
		clock-names = "DIP_CG_IMG_LARB9", "DIP_CG_IMG_DIP", "DIP_CG_IMG_LARB11", "DIP_CG_IMG_DIP_MSS", "DIP_CG_IMG_MFB_DIP";
		clocks = <0xa1 0x0 0xa1 0x2 0xa2 0x0 0xa2 0x4 0xa2 0x2>;
		compatible = "mediatek,imgsys", "syscon";
		phandle = <0x136>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imp_iic@11017000 {
		compatible = "mediatek,imp_iic";
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	imp_iic_wrap@11017000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap", "mediatek,mt6781-imp_iic_wrap", "syscon";
		phandle = <0x59>;
		pwr-regmap = <0x21>;
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	infra_dbgsystop_cpu0@0e000000 {
		compatible = "mediatek,infra_dbgsystop_cpu0";
		reg = <0x0 0xe000000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu1@0e100000 {
		compatible = "mediatek,infra_dbgsystop_cpu1";
		reg = <0x0 0xe100000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu2@0e200000 {
		compatible = "mediatek,infra_dbgsystop_cpu2";
		reg = <0x0 0xe200000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu3@0e300000 {
		compatible = "mediatek,infra_dbgsystop_cpu3";
		reg = <0x0 0xe300000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu4@0e400000 {
		compatible = "mediatek,infra_dbgsystop_cpu4";
		reg = <0x0 0xe400000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu5@0e500000 {
		compatible = "mediatek,infra_dbgsystop_cpu5";
		reg = <0x0 0xe500000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu6@0e600000 {
		compatible = "mediatek,infra_dbgsystop_cpu6";
		reg = <0x0 0xe600000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu7@0e700000 {
		compatible = "mediatek,infra_dbgsystop_cpu7";
		reg = <0x0 0xe700000 0x0 0x100000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,infracfg_ao", "syscon";
		phandle = <0x4d>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x1>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0x0 0x10002000 0x0 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0x0 0x10002200 0x0 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0x0 0x10002400 0x0 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0x0 0x10002600 0x0 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0x0 0x10002800 0x0 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0x0 0x10002a00 0x0 0x200>;
	};

	iocfg_bl@10002600 {
		compatible = "mediatek,iocfg_bl";
		phandle = <0x27>;
		reg = <0x0 0x10002600 0x0 0x200>;
	};

	iocfg_bm@10002800 {
		compatible = "mediatek,iocfg_bm";
		phandle = <0x28>;
		reg = <0x0 0x10002800 0x0 0x200>;
	};

	iocfg_lb@10002400 {
		compatible = "mediatek,iocfg_lb";
		phandle = <0x26>;
		reg = <0x0 0x10002400 0x0 0x200>;
	};

	iocfg_lm@10002200 {
		compatible = "mediatek,iocfg_lm";
		phandle = <0x25>;
		reg = <0x0 0x10002200 0x0 0x200>;
	};

	iocfg_lt@10002000 {
		compatible = "mediatek,iocfg_lt";
		phandle = <0x24>;
		reg = <0x0 0x10002000 0x0 0x200>;
	};

	iocfg_rm@10002A00 {
		compatible = "mediatek,iocfg_rm";
		phandle = <0x29>;
		reg = <0x0 0x10002a00 0x0 0x200>;
	};

	iocfg_rt@10002C00 {
		compatible = "mediatek,iocfg_rt";
		phandle = <0x2a>;
		reg = <0x0 0x10002c00 0x0 0x200>;
	};

	iocfg_tl@10002E00 {
		compatible = "mediatek,iocfg_tl";
		phandle = <0x2b>;
		reg = <0x0 0x10002e00 0x0 0x200>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x8a 0x3>;
		phandle = <0x131>;
	};

	ipe_smi_subcom@1c00e000 {
		clock-names = "scp-ipe", "ipe-smisubcom";
		clocks = <0x2d 0xd 0x91 0x2>;
		compatible = "mediatek,ipe_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x19>;
		reg = <0x0 0x1c00e000 0x0 0x1000>;
	};

	ipesys@1c000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,ipesys", "syscon";
		phandle = <0x91>;
		reg = <0x0 0x1c000000 0x0 0x1000>;
	};

	ipesys_config@1c000000 {
		compatible = "mediatek,ipesys_config";
		reg = <0x0 0x1c000000 0x0 0x1000>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0x11f>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0xef>;
		pwm_ch = <0x1>;
		pwm_data_invert = <0x0>;
	};

	jpgenc@17030000 {
		clock-names = "jpgenc";
		clocks = <0xa4 0x3>;
		compatible = "mediatek,jpgenc";
		cshot-spec = <0x170>;
		interrupts = <0x0 0xf5 0x4>;
		iommus = <0x8a 0xe9>;
		mediatek,larb = <0x97>;
		port-id = <0xe9 0xea 0xeb 0xec>;
		reg = <0x0 0x17030000 0x0 0x10000>;
	};

	kd_camera_hw1@1a004000 {
		cam0_enable_sensor = "s5kjn1_mipi_raw ov64b40_mipi_raw";
		cam1_enable_sensor = "hi1634q_mipi_raw";
		cam2_enable_sensor = "gc02m1hlt_mipi_raw";
		cam3_enable_sensor = "ov02b1b_mipi_mono";
		compatible = "mediatek,imgsensor";
		phandle = <0xbd>;
		pinctrl-0 = <0x2f>;
		pinctrl-1 = <0x30>;
		pinctrl-10 = <0x39>;
		pinctrl-11 = <0x3a>;
		pinctrl-12 = <0x3b>;
		pinctrl-13 = <0x3c>;
		pinctrl-14 = <0x3d>;
		pinctrl-15 = <0x3e>;
		pinctrl-16 = <0x3f>;
		pinctrl-17 = <0x40>;
		pinctrl-18 = <0x41>;
		pinctrl-19 = <0x42>;
		pinctrl-2 = <0x31>;
		pinctrl-20 = <0x43>;
		pinctrl-21 = <0x44>;
		pinctrl-22 = <0x45>;
		pinctrl-23 = <0x46>;
		pinctrl-24 = <0x47>;
		pinctrl-25 = <0x48>;
		pinctrl-26 = <0x49>;
		pinctrl-27 = <0x4a>;
		pinctrl-28 = <0x4b>;
		pinctrl-3 = <0x32>;
		pinctrl-4 = <0x33>;
		pinctrl-5 = <0x34>;
		pinctrl-6 = <0x35>;
		pinctrl-7 = <0x36>;
		pinctrl-8 = <0x37>;
		pinctrl-9 = <0x38>;
		pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam0_mclk_off", "cam0_mclk_2mA", "cam0_mclk_4mA", "cam0_mclk_6mA", "cam0_mclk_8mA", "cam1_rst0", "cam1_rst1", "cam1_mclk_2mA", "cam1_mclk_4mA", "cam1_mclk_6mA", "cam1_mclk_8mA", "cam1_mclk_off", "cam2_mclk_off", "cam2_mclk_2mA", "cam2_mclk_4mA", "cam2_mclk_6mA", "cam2_mclk_8mA", "cam2_rst0", "cam2_rst1", "cam3_rst0", "cam3_rst1", "cam3_mclk_off", "cam3_mclk_2mA", "cam3_mclk_4mA", "cam3_mclk_6mA", "cam3_mclk_8mA";
		status = "okay";
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		interrupts = <0x0 0x49 0x1>;
		phandle = <0x1c>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x157>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	m4u@14016000 {
		#iommu-cells = <0x1>;
		cell-index = <0x0>;
		clock-names = "disp-iommu-ck", "power";
		clocks = <0x56 0x17 0x2d 0x3>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x0 0x139 0x4>;
		mediatek,larbs = <0x8c 0x8b 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0>;
		phandle = <0x8a>;
		reg = <0x0 0x14016000 0x0 0x1000>;
	};

	m4u@14017000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank1_m4u0";
		interrupts = <0x0 0x13a 0x4>;
		phandle = <0x132>;
		reg = <0x0 0x14017000 0x0 0x1000>;
	};

	m4u@14018000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank2_m4u0";
		interrupts = <0x0 0x13b 0x4>;
		phandle = <0x133>;
		reg = <0x0 0x14018000 0x0 0x1000>;
	};

	m4u@14019000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank3_m4u0";
		interrupts = <0x0 0x13c 0x4>;
		phandle = <0x134>;
		reg = <0x0 0x14019000 0x0 0x1000>;
	};

	m4u@1401a000 {
		cell-index = <0x0>;
		compatible = "mediatek,sec_m4u0";
		interrupts = <0x0 0x13d 0x4>;
		phandle = <0x135>;
		reg = <0x0 0x1401a000 0x0 0x1000>;
	};

	mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x112 0x4 0x0 0x113 0x4 0x0 0x114 0x4 0x0 0x115 0x4 0x0 0x116 0x4>;
		phandle = <0x11a>;
		reg = <0x0 0x13000000 0x0 0x4000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17060000 0x0 0x10000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0x1f>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x1f>;
	};

	mcupm_reg@10216000 {
		compatible = "mediatek,mcupm_reg";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	mcupm_sram0@10217000 {
		compatible = "mediatek,mcupm_sram0";
		reg = <0x0 0x10217000 0x0 0x1000>;
	};

	mcupm_sram1@10218000 {
		compatible = "mediatek,mcupm_sram1";
		reg = <0x0 0x10218000 0x0 0x1000>;
	};

	mcupm_sram2@10211000 {
		compatible = "mediatek,mcupm_sram2";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	mcupm_sram3@10213000 {
		compatible = "mediatek,mcupm_sram3";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x154>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x155>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x5d 0x2>;
		phandle = <0x149>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	md_ccif4@10213000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	mddriver {
		clock-names = "scp-sys-md1-main", "infra-dpmaif-clk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md";
		clocks = <0x2d 0x1 0x4d 0x37 0x4d 0x2e 0x4d 0x31 0x4d 0x26 0x4d 0x27 0x4d 0x5d 0x4d 0x5e 0x4d 0x67>;
		compatible = "mediatek,mddriver";
		interrupts = <0x0 0x4b 0x1 0x0 0xa4 0x4 0x0 0xa5 0x4>;
		mediatek,cldma_capability = <0x6>;
		mediatek,md_id = <0x0>;
		mediatek,mdhif_type = <0x6>;
		phandle = <0x1d>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	mdp_aal0@1b005000 {
		clock-names = "MDP_AAL0";
		clocks = <0x8d 0xf>;
		compatible = "mediatek,mdp_aal0";
		phandle = <0xac>;
		reg = <0x0 0x1b005000 0x0 0x1000>;
	};

	mdp_hdr0@1b007000 {
		clock-names = "MDP_HDR0";
		clocks = <0x8d 0xa>;
		compatible = "mediatek,mdp_hdr0";
		phandle = <0xad>;
		reg = <0x0 0x1b007000 0x0 0x1000>;
	};

	mdp_mutex@1b001000 {
		clock-names = "MDP_MUTEX0";
		clocks = <0x8d 0xb>;
		compatible = "mediatek,mdp_mutex";
		phandle = <0xa5>;
		reg = <0x0 0x1b001000 0x0 0x1000>;
	};

	mdp_rdma0@1b003000 {
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "MDP_RDMA0", "GCE", "GCE_TIMER";
		clocks = <0x8d 0x0 0x4d 0x9 0x4d 0x19>;
		compatible = "mediatek,mdp_rdma0", "mediatek,mdp";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		dre30_hist_sram_start = <0x600>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		img_dl_relay1_sof = <0x10c>;
		img_dl_relay_sof = <0x10b>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x57 0xa 0x0 0x1 0x55 0x13 0x0 0x1 0x55 0x14 0x0 0x1 0x55 0x15 0x0 0x1 0x55 0x16 0x0 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_aal0 = <0xac>;
		mdp_aal_frame_done = <0x136>;
		mdp_aal_sof = <0x102>;
		mdp_hdr0 = <0xad>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_hdr0_sof = <0x104>;
		mdp_rdma0 = <0xa6>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_rdma0_sof = <0x100>;
		mdp_rsz0 = <0xa7>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1 = <0xa8>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz1_sof = <0x106>;
		mdp_tdshp0 = <0xab>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_tdshp_sof = <0x109>;
		mdp_wrot0 = <0xa9>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_wrot1 = <0xaa>;
		mdp_wrot1_sof = <0x108>;
		mdp_wrot1_write_frame_done = <0x122>;
		mediatek,mailbox-gce = <0x55>;
		mm_mutex = <0xa5>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x8d>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		phandle = <0xa6>;
		reg = <0x0 0x1b003000 0x0 0x1000>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		thread_count = <0x18>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		wpe_b_frame_done = <0xd7>;
	};

	mdp_rsz1@1bf009000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x8d 0xd>;
		compatible = "mediatek,mdp_rsz1";
		phandle = <0xa8>;
		reg = <0x0 0x1b009000 0x0 0x1000>;
	};

	mdp_rsz@1b008000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x8d 0x9>;
		compatible = "mediatek,mdp_rsz0";
		phandle = <0xa7>;
		reg = <0x0 0x1b008000 0x0 0x1000>;
	};

	mdp_smi_larb0@1b002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0x0 0x1b002000 0x0 0x1000>;
	};

	mdp_tdshp0@1b00c000 {
		clock-names = "MDP_TDSHP0";
		clocks = <0x8d 0x1>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0xab>;
		reg = <0x0 0x1b00c000 0x0 0x1000>;
	};

	mdp_wrot0@1b00a000 {
		clock-names = "MDP_WROT0";
		clocks = <0x8d 0x8>;
		compatible = "mediatek,mdp_wrot0";
		phandle = <0xa9>;
		reg = <0x0 0x1b00a000 0x0 0x1000>;
	};

	mdp_wrot1@1b00b000 {
		clock-names = "MDP_WROT1";
		clocks = <0x8d 0xc>;
		compatible = "mediatek,mdp_wrot1";
		phandle = <0xaa>;
		reg = <0x0 0x1b00b000 0x0 0x1000>;
	};

	mdpsys_config@1b000000 {
		#clock-cells = <0x1>;
		clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_RELAY0_ASYNC0", "MDP_IMG_DL_RELAY1_ASYNC1", "MDP_APB_BUS";
		clocks = <0x8d 0x2 0x8d 0x3 0x8d 0x12 0x8d 0x13 0x8d 0x7>;
		compatible = "mediatek,mdpsys_config", "syscon";
		phandle = <0x8d>;
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x0>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0x147>;
		prot-sharedmem-size = <0x0 0x8000000>;
		sdsp-firmware-size = <0x0 0x1000000>;
		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
		svp-size = <0x0 0x10000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-size = <0x0 0x4000000>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x15010000 0x0 0x1000>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x15012000 0x0 0x1000>;
	};

	mfgcfg@13fbf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mfgcfg", "mediatek,mt6781-mfgsys", "syscon", "mediatek,g3d_config";
		phandle = <0x86>;
		pwr-regmap = <0x89>;
		reg = <0x0 0x13fbf000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0@11c10000 {
		compatible = "mediatek,mipi_rx_ana_csi0";
		reg = <0x0 0x11c10000 0x0 0x10000>;
	};

	mipi_tx0@10215000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x0 0x10215000 0x0 0x1000>;
	};

	mipi_tx0@11c80000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x0 0x11c80000 0x0 0x10000>;
	};

	mipi_tx_config@11c80000 {
		#clock-cells = <0x0>;
		#phy-cells = <0x0>;
		clock-output-names = "mipi_tx0_pll";
		clocks = <0x20>;
		compatible = "mediatek,mipi_tx_config0", "mediatek,mt6781-mipi-tx";
		phandle = <0x93>;
		reg = <0x0 0x11c80000 0x0 0x1000>;
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0", "cam_step1", "cam_step2";
		cam_step0 = <0x222 0x1 0x1 0x8>;
		cam_step1 = <0x1a0 0x1 0x1 0x9>;
		cam_step2 = <0x138 0x1 0x1 0xa>;
		clock-names = "TOP_MUX_DISP", "TOP_MUX_CAM", "TOP_MUX_IMG1", "TOP_MUX_IPE", "TOP_MUX_VENC", "TOP_MUX_VDEC", "TOP_MUX_MDP", "TOP_MMPLL_CK", "TOP_MAINPLL_D2", "TOP_UNIVPLL_D3", "TOP_UNIVPLL_D2_D2", "TOP_MAINPLL_D3";
		clocks = <0x21 0x2b 0x21 0x26 0x21 0x27 0x21 0x28 0x21 0x25 0x21 0x2a 0x21 0x2c 0x21 0x6c 0x21 0x35 0x21 0x46 0x21 0x49 0x21 0x36>;
		compatible = "mediatek,mmdvfs";
		disp_freq = "disp_step0", "disp_step1", "disp_step2";
		disp_step0 = <0x230 0x1 0x0 0x7>;
		disp_step0_ext = <0x230 0x2 0x9 0x1589d8>;
		disp_step1 = <0x1c2 0x1 0x0 0x7>;
		disp_step1_ext = <0x1c2 0x2 0x9 0x114ec4>;
		disp_step2 = <0x138 0x1 0x0 0xa>;
		img_freq = "img_step0", "img_step1", "img_step2";
		img_step0 = <0x222 0x1 0x2 0x8>;
		img_step1 = <0x16c 0x1 0x2 0xb>;
		img_step2 = <0x138 0x1 0x2 0xa>;
		ipe_freq = "ipe_step0", "ipe_step1", "ipe_step2";
		ipe_step0 = <0x222 0x1 0x3 0x8>;
		ipe_step1 = <0x16c 0x1 0x3 0xb>;
		ipe_step2 = <0x138 0x1 0x3 0xa>;
		mdp_freq = "mdp_step0", "mdp_step1", "mdp_step2";
		mdp_step0 = <0x230 0x1 0x6 0x7>;
		mdp_step1 = <0x1c2 0x1 0x6 0x7>;
		mdp_step2 = <0x138 0x1 0x6 0xa>;
		phandle = <0x121>;
		vcore-supply = <0x92>;
		vdec_freq = "vdec_step0", "vdec_step1", "vdec_step2";
		vdec_step0 = <0x222 0x1 0x5 0x8>;
		vdec_step1 = <0x1a0 0x1 0x5 0x9>;
		vdec_step2 = <0x138 0x1 0x5 0xa>;
		venc_freq = "venc_step0", "venc_step1", "venc_step2";
		venc_step0 = <0x230 0x1 0x4 0x7>;
		venc_step1 = <0x1c2 0x1 0x4 0x7>;
		venc_step2 = <0x16c 0x1 0x4 0xb>;
		vopp_steps = <0x0 0x1 0x2>;
	};

	mmqos {
		cam_larb = <0xd 0xe 0x10 0x11>;
		comm_freq = <0x0>;
		compatible = "mediatek,mmqos";
		larb0 = <0x8 0x7 0x8 0x8>;
		larb1 = <0x7 0x8 0x8 0x9 0x8>;
		larb11 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb13 = <0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7 0x8 0x7>;
		larb14 = <0x7 0x8 0x8 0x8 0x7 0x8>;
		larb16 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb17 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb19 = <0x7 0x8 0x7 0x8>;
		larb2 = <0x7 0x7 0x8 0x8 0x8>;
		larb20 = <0x7 0x7 0x8 0x8 0x6 0x7>;
		larb4 = <0x6 0x7 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x6 0x6 0x7 0x8 0x9>;
		larb7 = <0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8>;
		larb9 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb_groups = <0x0 0x1 0x2 0x4 0x7 0x9 0xb 0xd 0xe 0x10 0x11 0x13 0x14>;
		max_ostd = <0x28>;
		max_ostd_larb = <0x0 0x1>;
		phandle = <0x122>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x124 0x1>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		phandle = <0x14b>;
		status = "okay";
	};

	msdc0@11230000 {
		bootable;
		bus-width = <0x8>;
		cap-mmc-highspeed;
		clk_src = [01];
		clock-names = "msdc0-src-hclock", "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
		clocks = <0x21 0xd 0x4d 0x76 0x4d 0x1d 0x4d 0x70>;
		compatible = "mediatek,msdc";
		host_function = [00];
		index = [00];
		interrupts = <0x0 0x64 0x4>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0x117>;
		pinctl = <0x78>;
		pinctl_hs200 = <0x7a>;
		pinctl_hs400 = <0x79>;
		reg = <0x0 0x11230000 0x0 0x10000>;
		register_setting = <0x7b>;
		status = "okay";
		vmmc-supply = <0x7c>;
	};

	msdc0_top@11cd0000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11cd0000 0x0 0x10000>;
	};

	msdc1@11240000 {
		bus-width = <0x4>;
		cap-mmc-highspeed;
		cap-sd-highspeed;
		cd-gpios = <0x22 0x9 0x0>;
		cd_level = [01];
		clk_src = [02];
		clock-names = "msdc1-clock", "msdc1-hclock";
		clocks = <0x4d 0x77 0x4d 0x1e>;
		compatible = "mediatek,msdc";
		host_function = [01];
		index = [01];
		interrupts = <0x0 0x65 0x4>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		no-sdio;
		phandle = <0x118>;
		pinctl = <0x7d>;
		pinctl_ddr50 = <0x80>;
		pinctl_hs200 = <0x81>;
		pinctl_sdr104 = <0x7e>;
		pinctl_sdr50 = <0x7f>;
		reg = <0x0 0x11240000 0x0 0x10000>;
		register_setting = <0x82>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x83>;
		vqmmc-supply = <0x84>;
	};

	msdc1_ins {
		phandle = <0x14e>;
	};

	msdc1_top@11c90000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11c90000 0x0 0x10000>;
	};

	msf_b@15810000 {
		clock-names = "MFB_CG_IMG2_LARB11", "MFB_CG_IMG2_MSS", "MFB_CG_IMG2_MFB", "MFB_CG_IMG1_GALS";
		clocks = <0xa2 0x0 0xa2 0x4 0xa2 0x2 0x2d 0x5>;
		compatible = "mediatek,msf_b";
		interrupts = <0x0 0xe9 0x4>;
		mboxes = <0x55 0x12 0x0 0x1>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		interrupts = <0x0 0xe2 0x4>;
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		interrupts = <0x0 0xec 0x4>;
		mboxes = <0x55 0x11 0x0 0x1>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		interrupts = <0x0 0xe5 0x4>;
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mt6358_gauge {
		alias_name = "MT6358";
		compatible = "mediatek,mt6358_gauge";
		gauge_name = "gauge";
	};

	mt6366_snd {
		compatible = "mediatek,mt6366-sound";
		mediatek,pwrap-regmap = <0x4c>;
		mtk_pull_down_stay_enable = <0x1>;
		phandle = <0x74>;
	};

	mt6370_pmu_dts {
		#interrupt-cells = <0x1>;
		interrupt-controller;
		mt6370,intr_gpio = <0x22 0x4 0x0>;
		mt6370,intr_gpio_num = <0x4>;
		phandle = <0x15a>;

		bled {
			compatible = "mediatek,mt6370_pmu_bled";
			interrupt-names = "bled_ocp";
			mt,bl_ocp_level = <0x3>;
			mt,bl_ovp_level = <0x3>;
			mt,bled_curr_scale = <0x0>;
			mt,bled_flash_ramp = <0x1>;
			mt,bled_name = "mt6370_pmu_bled";
			mt,bled_ramptime = <0x9>;
			mt,chan_en = <0x5>;
			mt,map_linear;
			mt,max_bled_brightness = <0x756>;
			mt,pwm_avg_cycle = <0x0>;
			mt,pwm_deglitch = <0x1>;
			mt,pwm_fsample = <0x2>;
			mt,pwm_hys = <0x0>;
			mt,pwm_hys_en = <0x1>;
			mt,pwm_lpf_coef = <0x0>;
		};

		charger {
			aicr = <0x7a120>;
			charger_name = "primary_chg";
			compatible = "mediatek,mt6370_pmu_charger";
			cv = <0x43a080>;
			dc_wdt = <0x3d0900>;
			enable_te;
			enable_wdt;
			fast_unknown_ta_dect;
			ichg = <0x2191c0>;
			ieoc = <0x249f0>;
			interrupt-names = "chg_mivr", "chg_aiclmeasi", "attachi", "ovpctrl_uvp_d_evt", "chg_wdtmri", "chg_vbusov", "chg_tmri", "chg_treg", "dcdti";
			ircmp_resistor = <0x0>;
			ircmp_vclamp = <0x0>;
			lbp_dt = <0x1>;
			lbp_hys_sel = <0x1>;
			load_switch_name = "primary_load_switch";
			mivr = <0x401640>;
			safety_timer = <0x14>;
		};

		core {
			compatible = "mediatek,mt6370_pmu_core";
			i2cstmr_rst_tmr = <0x0>;
			int_deg = <0x0>;
			int_wdt = <0x0>;
			interrupt-names = "otp", "vdda_ovp", "vdda_uv";
			mrstb_en;
			mrstb_tmr = <0x3>;
		};

		dsv {
			compatible = "mediatek,mt6370_pmu_dsv";
			db_delay = <0x3>;
			db_ext_en = <0x0>;
			db_freq_pm = <0x0>;
			db_periodic_fix = <0x0>;
			db_periodic_mode = <0x0>;
			db_single_pin = <0x0>;
			db_startup = <0x0>;
			db_vbst = <0x1644>;
			db_vneg_20ms = <0x1>;
			db_vneg_disc = <0x0>;
			db_vneg_slew = <0x1>;
			db_vpos_20ms = <0x1>;
			db_vpos_disc = <0x1>;
			db_vpos_slew = <0x1>;
			interrupt-names = "dsv_vneg_ocp", "dsv_vpos_ocp", "dsv_bst_ocp", "dsv_vneg_scp", "dsv_vpos_scp";

			mt6370_dsvn {
				regulator-max-microvolt = <0x5b8d80>;
				regulator-min-microvolt = <0x3d0900>;
				regulator-name = "dsv_neg";
			};

			mt6370_dsvp {
				regulator-max-microvolt = <0x5b8d80>;
				regulator-min-microvolt = <0x3d0900>;
				regulator-name = "dsv_pos";
			};
		};

		ldo {
			compatible = "mediatek,mt6370_pmu_ldo";
			interrupt-names = "ldo_oc";
			ldo_oms = <0x1>;
			ldo_vrc_lt = <0x1>;

			mt6370_ldo {
				regulator-max-microvolt = <0x2dc6c0>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-name = "irtx_ldo";
			};
		};

		mt6370_pmu_fled1 {
			compatible = "mediatek,mt6370_pmu_fled1";
			fled_enable = <0x1>;
			interrupt-names = "fled_lvf", "fled2_short", "fled1_short";
			strobe_cur = <0x124f80>;
			strobe_timeout = <0x960>;
			torch_cur = <0x493e0>;
		};

		mt6370_pmu_fled2 {
			compatible = "mediatek,mt6370_pmu_fled2";
			fled_enable = <0x1>;
			strobe_cur = <0xf4240>;
			strobe_timeout = <0x4b0>;
			torch_cur = <0x30d40>;
		};

		rgbled {
			compatible = "mediatek,mt6370_pmu_rgbled";
			interrupt-names = "isink4_short", "isink3_short", "isink2_short", "isink1_short", "isink4_open", "isink3_open", "isink2_open", "isink1_open";
			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
			mt,led_name = "mt6370_pmu_led1", "mt6370_pmu_led2", "mt6370_pmu_led3", "mt6370_pmu_led4";
		};
	};

	mt6370_pmu_eint {
		phandle = <0x140>;
	};

	mt6781-afe-pcm@11210000 {
		apmixed = <0x5e>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "aud_infra_clk", "mtkaif_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d2_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_mux_aud_eng2", "top_apll2_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk";
		clocks = <0x5f 0x1 0x5f 0x8 0x5f 0x9 0x5f 0x7 0x5f 0x15 0x5f 0x2 0x5f 0x3 0x5f 0x5 0x5f 0x4 0x5f 0x6 0x5f 0xa 0x5f 0xb 0x5f 0x14 0x5f 0x16 0x5f 0x17 0x5f 0x18 0x5f 0x19 0x5f 0x1a 0x5f 0x1b 0x5f 0x1c 0x4d 0x30 0x4d 0x38 0x21 0x10 0x21 0x11 0x21 0x3a 0x21 0x12 0x21 0x52 0x21 0x13 0x21 0x56 0x21 0x14 0x21 0x55 0x21 0x15 0x21 0x59 0x21 0x76 0x21 0x77 0x21 0x78 0x21 0x79 0x21 0x7a 0x21 0x7b 0x21 0x7c 0x21 0x7d 0x21 0x7e 0x21 0x7f 0x21 0x80 0x21 0x81 0x21 0x82 0x21 0x2d 0x20>;
		compatible = "mediatek,mt6781-sound";
		infracfg_ao = <0x4d>;
		interrupts = <0x0 0xa9 0x4>;
		phandle = <0x75>;
		pinctrl-0 = <0x60>;
		pinctrl-1 = <0x61>;
		pinctrl-10 = <0x6a>;
		pinctrl-11 = <0x6b>;
		pinctrl-12 = <0x6c>;
		pinctrl-13 = <0x6d>;
		pinctrl-14 = <0x6e>;
		pinctrl-15 = <0x6f>;
		pinctrl-16 = <0x70>;
		pinctrl-17 = <0x71>;
		pinctrl-18 = <0x72>;
		pinctrl-19 = <0x73>;
		pinctrl-2 = <0x62>;
		pinctrl-3 = <0x63>;
		pinctrl-4 = <0x64>;
		pinctrl-5 = <0x65>;
		pinctrl-6 = <0x66>;
		pinctrl-7 = <0x67>;
		pinctrl-8 = <0x68>;
		pinctrl-9 = <0x69>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso0_off", "aud_dat_miso0_on", "aud_dat_miso1_off", "aud_dat_miso1_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on";
		reg = <0x0 0x11210000 0x0 0x2000>;
		topckgen = <0x21>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x156>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0xed>;
		proc1-supply = <0x51>;
		proc2-supply = <0x52>;
		sram_proc1-supply = <0x53>;
		sram_proc2-supply = <0x54>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		disable_write_silence = <0x1>;
		interrupts = <0x0 0x11b 0x4>;
		mediatek,infracfg = <0x4d>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0x116>;
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
	};

	mtk_lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x19 0x1a 0x1b>;
		cpupm-method = "mcu";
		irq-remain = <0x10 0x11 0x12 0x13>;
		phandle = <0xb3>;
		ranges;
		resource-ctrl = <0x14 0x15 0x16 0x17 0x18>;
		suspend-method = "s2idle";

		constraint-list {

			rc_bus26m {
				id = <0x0>;
				phandle = <0x19>;
				value = <0x1>;
			};

			rc_dram {
				id = <0x2>;
				phandle = <0x1b>;
				value = <0x1>;
			};

			rc_syspll {
				id = <0x1>;
				phandle = <0x1a>;
				value = <0x1>;
			};
		};

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0xb4>;
			reg = <0x0 0x11b000 0x0 0x500>;
		};

		irq-remain-list {

			edge_keypad {
				phandle = <0x10>;
				target = <0x1c>;
				value = <0x1 0x0 0x0 0x4>;
			};

			edge_mdwdt {
				phandle = <0x11>;
				target = <0x1d>;
				value = <0x1 0x0 0x0 0x2000000>;
			};

			level_btif_rx {
				phandle = <0x13>;
				target = <0x1e>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_btif_tx {
				phandle = <0x12>;
				target = <0x1e>;
				value = <0x0 0x1 0x0 0x0>;
			};
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0xb6>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			phandle = <0xb5>;
			reg = <0x0 0xc53a000 0x0 0x1000>;
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0x14>;
				value = <0x0>;
			};

			dram_s0 {
				id = <0x3>;
				phandle = <0x17>;
				value = <0x0>;
			};

			dram_s1 {
				id = <0x4>;
				phandle = <0x18>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0x15>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0x16>;
				value = <0x0>;
			};
		};
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x11d>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x142>;

		rt5133-gpio1 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0xae 0x0 0x0>;
			phandle = <0x144>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "rt5133-gpio1";
			vin-supply = <0x5b>;
		};

		rt5133-gpio2 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0xae 0x1 0x0>;
			phandle = <0x145>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "rt5133-gpio2";
			vin-supply = <0x5b>;
		};

		rt5133-gpio3 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0xae 0x2 0x0>;
			phandle = <0x146>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "rt5133-gpio3";
			vin-supply = <0x5b>;
		};

		rt5133_eint {
			phandle = <0x143>;
		};
	};

	oplus_fp_common {
		compatible = "oplus,fp_common";
		phandle = <0x150>;
	};

	oplus_secure_common {
		compatible = "oplus,secure_common";
		oplus,override1_en_value = <0x0>;
		oplus,sec_en_anti_reg = <0x0>;
		oplus,sec_override1_reg = <0x0>;
		oplus,sec_reg_num = <0x0>;
		phandle = <0x14c>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0x159>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg", "syscon";
		phandle = <0x85>;
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x2>;
		compatible = "mediatek,mt6781-pinctrl";
		gpio-controller;
		gpio-ranges = <0x22 0x0 0x0 0xca>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x0 0xba 0x4>;
		phandle = <0x22>;
		pins-are-numbered;
		reg_base_eint = <0x2c>;
		reg_bases = <0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b>;

		aud_clk_mosi_off {
			phandle = <0x60>;

			pins_cmd0_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xb700>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xb800>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x61>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xb701>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xb801>;
			};
		};

		aud_dat_miso0_off {
			phandle = <0x64>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbd00>;
			};
		};

		aud_dat_miso0_on {
			phandle = <0x65>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbd01>;
			};
		};

		aud_dat_miso1_off {
			phandle = <0x66>;

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbe00>;
			};
		};

		aud_dat_miso1_on {
			phandle = <0x67>;

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbe01>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x62>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xb900>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xba00>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x63>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xb901>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xba01>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x6c>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x3b00>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x6d>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x3b02>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x6e>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x6f>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x70>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x71>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x72>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x3800>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x3900>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x3a00>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x73>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x3802>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x3902>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x3a02>;
			};
		};

		camdefault {
			phandle = <0x2f>;
		};

		camera0_mclk_2ma@gpio141 {
			phandle = <0x33>;

			pins_cmd_dat {
				drive-strength = <0x0>;
				pinmux = <0x8d01>;
			};
		};

		camera0_mclk_4ma@gpio141 {
			phandle = <0x34>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x8d01>;
			};
		};

		camera0_mclk_6ma@gpio141 {
			phandle = <0x35>;

			pins_cmd_dat {
				drive-strength = <0x2>;
				pinmux = <0x8d01>;
			};
		};

		camera0_mclk_8ma@gpio141 {
			phandle = <0x36>;

			pins_cmd_dat {
				drive-strength = <0x3>;
				pinmux = <0x8d01>;
			};
		};

		camera0_mclk_gpio_mode@gpio141 {
			phandle = <0x32>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x8d00>;
			};
		};

		camera0_rst_output_high@gpio20 {
			phandle = <0x31>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x1400>;
			};
		};

		camera0_rst_output_low@gpio20 {
			phandle = <0x30>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x1400>;
			};
		};

		camera1_mclk_2ma@gpio140 {
			phandle = <0x39>;

			pins_cmd_dat {
				drive-strength = <0x0>;
				pinmux = <0x8c01>;
			};
		};

		camera1_mclk_4ma@gpio140 {
			phandle = <0x3a>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x8c01>;
			};
		};

		camera1_mclk_6ma@gpio140 {
			phandle = <0x3b>;

			pins_cmd_dat {
				drive-strength = <0x2>;
				pinmux = <0x8c01>;
			};
		};

		camera1_mclk_8ma@gpio140 {
			phandle = <0x3c>;

			pins_cmd_dat {
				drive-strength = <0x3>;
				pinmux = <0x8c01>;
			};
		};

		camera1_mclk_gpio_mode@gpio140 {
			phandle = <0x3d>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x8c00>;
			};
		};

		camera1_rst_output_high@gpio18 {
			phandle = <0x38>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x1200>;
			};
		};

		camera1_rst_output_low@gpio18 {
			phandle = <0x37>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x1200>;
			};
		};

		camera2_mclk_2ma@gpio142 {
			phandle = <0x3f>;

			pins_cmd_dat {
				drive-strength = <0x0>;
				pinmux = <0x8e01>;
			};
		};

		camera2_mclk_4ma@gpio142 {
			phandle = <0x40>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x8e01>;
			};
		};

		camera2_mclk_6ma@gpio142 {
			phandle = <0x41>;

			pins_cmd_dat {
				drive-strength = <0x2>;
				pinmux = <0x8e01>;
			};
		};

		camera2_mclk_8ma@gpio142 {
			phandle = <0x42>;

			pins_cmd_dat {
				drive-strength = <0x3>;
				pinmux = <0x8e01>;
			};
		};

		camera2_mclk_gpio_mode@gpio142 {
			phandle = <0x3e>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x8e00>;
			};
		};

		camera2_rst_output_high@gpio22 {
			phandle = <0x44>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x1600>;
			};
		};

		camera2_rst_output_low@gpio22 {
			phandle = <0x43>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x1600>;
			};
		};

		camera3_mclk_2ma@gpio60 {
			phandle = <0x48>;

			pins_cmd_dat {
				drive-strength = <0x0>;
				pinmux = <0x3c03>;
			};
		};

		camera3_mclk_4ma@gpio60 {
			phandle = <0x49>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x3c03>;
			};
		};

		camera3_mclk_6ma@gpio60 {
			phandle = <0x4a>;

			pins_cmd_dat {
				drive-strength = <0x2>;
				pinmux = <0x3c03>;
			};
		};

		camera3_mclk_8ma@gpio60 {
			phandle = <0x4b>;

			pins_cmd_dat {
				drive-strength = <0x3>;
				pinmux = <0x3c03>;
			};
		};

		camera3_mclk_gpio_mode@gpio60 {
			phandle = <0x47>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x3c00>;
			};
		};

		camera3_rst_output_high@gpio26 {
			phandle = <0x46>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x1a00>;
			};
		};

		camera3_rst_output_low@gpio26 {
			phandle = <0x45>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x1a00>;
			};
		};

		msdc0@default {
			phandle = <0x78>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x7a>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x79>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			phandle = <0x7b>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@ddr50 {
			phandle = <0x80>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@default {
			phandle = <0x7d>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@hs200 {
			phandle = <0x81>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			phandle = <0x82>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@sdr104 {
			phandle = <0x7e>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x7f>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		sia8109_gpio_L {
			phandle = <0xaf>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0xa400>;
				slew-rate = <0x1>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x6a>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbe00>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x6b>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbe04>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x68>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbd00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x69>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbd04>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x0>;
		mediatek,clkbuf-driving-current = <0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0x148>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x8a 0x3>;
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x1a9 0x8a 0x1aa 0x8a 0x2c0>;
		mediatek,larbid = <0x16>;
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x1c4 0x8a 0x1c5 0x8a 0x2e0>;
		mediatek,larbid = <0x17>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x0 0x8a 0x1 0x8a 0x2 0x8a 0x3>;
		mediatek,larbid = <0x0>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x20 0x8a 0x21 0x8a 0x22 0x8a 0x23 0x8a 0x24>;
		mediatek,larbid = <0x1>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x160 0x8a 0x161 0x8a 0x162 0x8a 0x163 0x8a 0x164 0x8a 0x165 0x8a 0x166 0x8a 0x167 0x8a 0x168 0x8a 0x169 0x8a 0x16a 0x8a 0x16b 0x8a 0x16c 0x8a 0x16d 0x8a 0x16e 0x8a 0x16f 0x8a 0x170 0x8a 0x171 0x8a 0x172 0x8a 0x173 0x8a 0x174 0x8a 0x175 0x8a 0x176 0x8a 0x177 0x8a 0x178 0x8a 0x179 0x8a 0x17a 0x8a 0x17b 0x8a 0x17c>;
		mediatek,larbid = <0xb>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x1a0 0x8a 0x1a1 0x8a 0x1a2 0x8a 0x1a3 0x8a 0x1a4 0x8a 0x1a5 0x8a 0x1a6 0x8a 0x1a7 0x8a 0x1a8 0x8a 0x1a9 0x8a 0x1aa 0x8a 0x1ab>;
		mediatek,larbid = <0xd>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x1c0 0x8a 0x1c1 0x8a 0x1c2 0x8a 0x1c3 0x8a 0x1c4 0x8a 0x1c5>;
		mediatek,larbid = <0xe>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x200 0x8a 0x201 0x8a 0x202 0x8a 0x203 0x8a 0x204 0x8a 0x205 0x8a 0x206 0x8a 0x207 0x8a 0x208 0x8a 0x209 0x8a 0x20a 0x8a 0x20b 0x8a 0x20c 0x8a 0x20d 0x8a 0x20e 0x8a 0x20f 0x8a 0x210>;
		mediatek,larbid = <0x10>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x220 0x8a 0x221 0x8a 0x222 0x8a 0x223 0x8a 0x224 0x8a 0x225 0x8a 0x226 0x8a 0x227 0x8a 0x228 0x8a 0x229 0x8a 0x22a 0x8a 0x22b 0x8a 0x22c 0x8a 0x22d 0x8a 0x22e 0x8a 0x22f 0x8a 0x230>;
		mediatek,larbid = <0x11>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x240 0x8a 0x241 0x8a 0x242 0x8a 0x243 0x8a 0x244 0x8a 0x245 0x8a 0x246 0x8a 0x247 0x8a 0x248 0x8a 0x249 0x8a 0x24a 0x8a 0x24b 0x8a 0x24c 0x8a 0x24d 0x8a 0x24e 0x8a 0x24f 0x8a 0x250>;
		mediatek,larbid = <0x12>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x260 0x8a 0x261 0x8a 0x262 0x8a 0x263>;
		mediatek,larbid = <0x13>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x40 0x8a 0x41 0x8a 0x42 0x8a 0x43 0x8a 0x44>;
		mediatek,larbid = <0x2>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x280 0x8a 0x281 0x8a 0x282 0x8a 0x283 0x8a 0x284 0x8a 0x285>;
		mediatek,larbid = <0x14>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x80 0x8a 0x81 0x8a 0x82 0x8a 0x83 0x8a 0x84 0x8a 0x85 0x8a 0x86 0x8a 0x87 0x8a 0x88 0x8a 0x89 0x8a 0x8a 0x8a 0x8b 0x8a 0x8c 0x8a 0x8d>;
		mediatek,larbid = <0x4>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0xe0 0x8a 0xe1 0x8a 0xe2 0x8a 0xe3 0x8a 0xe4 0x8a 0xe5 0x8a 0xe6 0x8a 0xe7 0x8a 0xe8 0x8a 0xe9 0x8a 0xea 0x8a 0xeb 0x8a 0xec>;
		mediatek,larbid = <0x7>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x120 0x8a 0x121 0x8a 0x122 0x8a 0x123 0x8a 0x124 0x8a 0x125 0x8a 0x126 0x8a 0x127 0x8a 0x128 0x8a 0x129 0x8a 0x12a 0x8a 0x12b 0x8a 0x12c 0x8a 0x12d 0x8a 0x12e 0x8a 0x12f 0x8a 0x130 0x8a 0x131 0x8a 0x132 0x8a 0x133 0x8a 0x134 0x8a 0x135 0x8a 0x136 0x8a 0x137 0x8a 0x138 0x8a 0x139 0x8a 0x13a 0x8a 0x13b 0x8a 0x13c>;
		mediatek,larbid = <0x9>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8a 0x3>;
		mediatek,larbid = <0x18>;
	};

	pwm@11006000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x4d 0x10 0x4d 0x11 0x4d 0x12 0x4d 0xf 0x4d 0x14>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0x62 0x4>;
		reg = <0x0 0x11006000 0x0 0x1000>;
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			default-state = "on";
			label = "lcd-backlight";
			led-bits = <0x8>;
			max-brightness = <0xff>;
			pwm-names = "lcd-backlight";
			pwms = <0x94 0x0 0x99d9>;
		};
	};

	pwrap@1000d000 {
		clock-names = "spi", "wrap";
		clocks = <0x20 0x20>;
		compatible = "mediatek,mt6781-pwrap";
		interrupts = <0x0 0xc2 0x4>;
		phandle = <0x4c>;
		reg = <0x0 0x1000d000 0x0 0x1000>;
		reg-names = "pwrap";

		mt6358-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6358-pmic";
			interrupt-controller;
			interrupt-names = "vproc11_oc", "vproc12_oc", "vcore_oc", "vgpu_oc", "vmodem_oc", "vdram1_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vcore_preoc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_oc", "vcn28_oc", "vcn18_oc", "vm18_oc", "vmddr_oc", "vsram_core_oc", "va12_oc", "vaux18_oc", "vaud28_oc", "vio28_oc", "vio18_oc", "vsram_proc11_oc", "vsram_proc12_oc", "vsram_others_oc", "vsram_gpu_oc", "vdram2_oc", "vmc_oc", "vmch_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vibr_oc", "vusb_oc", "vbif28_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet", "chrdet_edge", "vcdt_hv_det", "rtc", "fg_bat0_h", "fg_bat0_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_bat1_h", "fg_bat1_l", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_time_h", "fg_discharge", "fg_charge", "baton_lv", "baton_ht", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			interrupt-parent = <0x22>;
			interrupts = <0x90 0x4 0x90 0x0>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x2e 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x36 0x2 0x37 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x55 0x4 0x56 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5a 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x61 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			phandle = <0xc1>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				phandle = <0xc3>;
				pmic,init_gpio = <0x22 0xc8 0x0>;
			};

			mt6358_misc {
				base = <0x580>;
				compatible = "mediatek,mt6358-misc";
				dcxo-switch;
				phandle = <0xe3>;
			};

			mt6358_rtc {
				base = <0x580>;
				compatible = "mediatek,mt6358-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0xe2>;
			};

			mt6358regulator {
				compatible = "mediatek,mt6358-regulator";
				interrupt-names = "VPROC11", "VPROC12", "VCORE", "VGPU", "VMODEM", "VDRAM1", "VS1", "VS2", "VPA", "VFE28", "VXO22", "VRF18", "VRF12", "VEFUSE", "VCN33_BT", "VCN28", "VCN18", "VM18", "VMDDR", "VSRAM_CORE", "VA12", "VAUX18", "VAUD28", "VIO28", "VIO18", "VSRAM_PROC11", "VSRAM_PROC12", "VSRAM_OTHERS", "VSRAM_GPU", "VDRAM2", "VMC", "VMCH", "VEMC", "VSIM1", "VSIM2", "VIBR", "VUSB", "VBIF28";
				interrupts = <0x0 0x4 0x1 0x4 0x2 0x4 0x3 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x7 0x4 0x8 0x4 0x10 0x4 0x11 0x4 0x12 0x4 0x13 0x4 0x14 0x4 0x15 0x4 0x16 0x4 0x17 0x4 0x18 0x4 0x19 0x4 0x1a 0x4 0x1d 0x4 0x1e 0x4 0x1f 0x4 0x20 0x4 0x21 0x4 0x22 0x4 0x23 0x4 0x24 0x4 0x25 0x4 0x26 0x4 0x27 0x4 0x28 0x4 0x29 0x4 0x2a 0x4 0x2b 0x4 0x2c 0x4 0x2d 0x4 0x2e 0x4>;
				phandle = <0xc5>;

				buck_vcore {
					phandle = <0x92>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vcore";
				};

				buck_vdram1 {
					phandle = <0xc6>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vdram1";
				};

				buck_vgpu {
					phandle = <0x87>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vgpu";
				};

				buck_vmodem {
					phandle = <0xc9>;
					regulator-enable-ramp-delay = <0x384>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0xc7>;
					regulator-enable-ramp-delay = <0xfa>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc11 {
					phandle = <0x51>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc11";
				};

				buck_vproc12 {
					phandle = <0x52>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc12";
				};

				buck_vs1 {
					phandle = <0xca>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x277b6c>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0xc8>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					compatible = "regulator-fixed";
					phandle = <0xe1>;
					regulator-boot-on;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "va09";
				};

				ldo_va12 {
					compatible = "regulator-fixed";
					phandle = <0xdb>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud28 {
					compatible = "regulator-fixed";
					phandle = <0xdf>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vaud28";
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					phandle = <0xd8>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					phandle = <0xd9>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					phandle = <0xd1>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn28 {
					compatible = "regulator-fixed";
					phandle = <0xd3>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn28";
				};

				ldo_vcn33_bt {
					phandle = <0xdd>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_bt";
				};

				ldo_vcn33_wifi {
					phandle = <0xde>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_wifi";
				};

				ldo_vdram2 {
					phandle = <0xcb>;
					regulator-enable-ramp-delay = <0xce4>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "vdram2";
				};

				ldo_vefuse {
					phandle = <0xd7>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x7c>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					phandle = <0xd2>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0xcd>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					compatible = "regulator-fixed";
					phandle = <0xcf>;
					regulator-enable-ramp-delay = <0xa8c>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					compatible = "regulator-fixed";
					phandle = <0xda>;
					regulator-always-on;
					regulator-boot-on;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vmc {
					phandle = <0x84>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vmc";
				};

				ldo_vmch {
					phandle = <0x83>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vmch";
				};

				ldo_vrf12 {
					compatible = "regulator-fixed";
					phandle = <0xce>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					compatible = "regulator-fixed";
					phandle = <0xdc>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vrf18";
				};

				ldo_vsim1 {
					phandle = <0xcc>;
					regulator-enable-ramp-delay = <0x21c>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0xe0>;
					regulator-enable-ramp-delay = <0x21c>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_core {
					phandle = <0xd4>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_core";
				};

				ldo_vsram_gpu {
					phandle = <0x88>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_gpu";
				};

				ldo_vsram_others {
					phandle = <0xd5>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc11 {
					phandle = <0x53>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc11";
				};

				ldo_vsram_proc12 {
					phandle = <0x54>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc12";
				};

				ldo_vusb {
					phandle = <0xd0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					compatible = "regulator-fixed";
					phandle = <0xd6>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				cali-efuse-offset = <0x1>;
				compatible = "mediatek,mt6358-auxadc";
				phandle = <0xc4>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x2 0x1>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x3 0x1>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x2 0x1>;
				};

				vcdt {
					channel = <0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xc2>;
			};
		};
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x0 0x10448000 0x0 0x1000>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	pwrap_p2p@1005cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x0 0x105cb000 0x0 0x1000>;
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x4c>;
		phandle = <0xe4>;
	};

	qos@0011bb80 {
		compatible = "mediatek,qos-2.0";
		reg = <0x0 0x11bb80 0x0 0x80>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xe8>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0xb7>;
		ranges;

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x500000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0xc000>;
		};

		reserve-memory-adsp_share {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x0 0x1000000>;
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x300000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x110000>;
			status = "okay";
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x5c>;
			size = <0x0 0x600000>;
		};

		zmc-default {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,zone_movable_cma";
			size = <0x0 0x2d000000>;
		};
	};

	reserved@1400a000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	reserved@14010000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	reserved@14011000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401d000 0x0 0x1000>;
	};

	reserved@1401f000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401f000 0x0 0xe1000>;
	};

	reserved@1b004000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1b004000 0x0 0x1000>;
	};

	reserved@1b006000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1b006000 0x0 0x1000>;
	};

	reserved@1b00d000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1b00d000 0x0 0x1000>;
	};

	reserved@1b00e000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1b00e000 0x0 0x1000>;
	};

	rsc@1c003000 {
		clock-names = "RSC_CLK_IPE_RSC";
		clocks = <0x91 0x5>;
		compatible = "mediatek,rsc";
		gce-event-names = "rsc_eof";
		gce-events = <0x55 0xa3>;
		interrupts = <0x0 0x153 0x4>;
		mboxes = <0x55 0xd 0x0 0x1>;
		mediatek,larb = <0xa0>;
		reg = <0x0 0x1c003000 0x0 0x1000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_1 = "enable";
		interrupts = <0x0 0xcd 0x4>;
		reg = <0x0 0x10500000 0x0 0xc0000 0x0 0x105c0000 0x0 0x3000 0x0 0x105c4000 0x0 0x1000 0x0 0x105d4000 0x0 0x6000>;
		scp_sramSize = <0xc0000>;
		status = "okay";
	};

	scp_dvfs {
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5";
		clocks = <0x21 0x2 0x20 0x21 0x3a 0x21 0x37 0x21 0x39 0x21 0x36 0x21 0x46>;
		compatible = "mediatek,scp_dvfs";
		vsram_chk_gpio = <0x22 0xc8 0x0>;
	};

	scpsys@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys";
		phandle = <0x2d>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x14002000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a006000 0x0 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a007000 0x0 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x0 0x1a008000 0x0 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x0 0x1a009000 0x0 0x1000>;
	};

	seninf7@1a00A000 {
		compatible = "mediatek,seninf7";
		reg = <0x0 0x1a00a000 0x0 0x1000>;
	};

	seninf8@1a00B000 {
		compatible = "mediatek,seninf8";
		reg = <0x0 0x1a00b000 0x0 0x1000>;
	};

	seninf_n3d_top@1a004000 {
		clock-names = "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "CAMSYS_CAMTG_CGPDN";
		clocks = <0x2d 0x8 0x2e 0x5 0x2e 0x4>;
		compatible = "mediatek,seninf_n3d_top";
		interrupts = <0x0 0xf8 0x4>;
		phandle = <0xbe>;
		reg = <0x0 0x1a004000 0x0 0x100 0x0 0x1a004100 0x0 0x100 0x0 0x1a004200 0x0 0x100>;
		reg-names = "seninf_top", "seninf_n3d_a", "seninf_n3d_b";
	};

	seninf_top@1a004000 {
		clock-names = "SCP_SYS_CAM", "SCP_SYS_CSI", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_SENINF3", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG1", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_MUX_CAMTG6", "TOP_UNIVP_192M_D32", "TOP_UNIVP_192M_D16", "TOP_UNIVPLL_D3_D32", "TOP_UNIVP_192M_D8", "TOP_CLK26M", "TOP_UNIVP_192M_D4", "TOP_UNIVPLL_D3_D8";
		clocks = <0x2d 0x8 0x2d 0x10 0x2e 0x5 0x21 0x1e 0x21 0x1f 0x21 0x20 0x21 0x21 0x21 0x4 0x21 0x5 0x21 0x6 0x21 0x7 0x21 0x8 0x21 0x9 0x21 0xa 0x21 0x6b 0x21 0x6a 0x21 0x89 0x21 0x69 0x20 0x21 0x68 0x21 0x4e>;
		compatible = "mediatek,seninf_top";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x20 0x4d 0x15>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x58 0x0 0x58 0x1>;
		interrupts = <0x0 0x70 0x4>;
		phandle = <0xf3>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud", "bus";
		clocks = <0x20 0x4d 0x16>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x58 0x2 0x58 0x3>;
		interrupts = <0x0 0x71 0x4>;
		phandle = <0xf4>;
		reg = <0x0 0x11003000 0x0 0x1000>;
	};

	shell_back {
		compatible = "oppo,shell-temp";
	};

	shell_frame {
		compatible = "oppo,shell-temp";
	};

	shell_front {
		compatible = "oppo,shell-temp";
	};

	sia8109@L {
		channel_num = <0x0>;
		compatible = "si,sia81xx";
		dynamic_updata_vdd_port = <0x2>;
		en_dynamic_updata_pvdd = <0x0>;
		en_dynamic_updata_vdd = <0x0>;
		en_x_filter = <0x0>;
		owi_mode = <0x6>;
		phandle = <0x5a>;
		pinctrl-0 = <0xaf>;
		pinctrl-names = "sia81xx_gpio";
		si,sia81xx_disable_pin = <0x0>;
		si,sia81xx_owi = <0x22 0xa4 0x0>;
		si,sia81xx_reset = <0x22 0xa4 0x0>;
		si,sia81xx_type = "sia8109";
		timer_task_hdl = <0x0>;
	};

	silead_fp {
		compatible = "sil,silead_fp-pins";
		phandle = <0x152>;
		status = "ok";
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		phandle = <0x89>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x0 0x1000f000 0x0 0x1000>;
	};

	smart_pa {
		phandle = <0x153>;
	};

	smi_common@14002000 {
		clock-names = "scp-dis", "mm-comm", "mm-gals", "mm-infra", "mm-iommu";
		clocks = <0x2d 0x3 0x56 0x11 0x56 0x16 0x56 0xb 0x56 0x17>;
		compatible = "mediatek,disp_smi_common", "mediatek,smi_common";
		mediatek,smi-cnt = <0x1d>;
		mediatek,smi-id = <0x15>;
		mmsys_config = <0x56>;
		reg = <0x0 0x14002000 0x0 0x1000>;
	};

	smi_larb0@14003000 {
		clock-names = "scp-dis";
		clocks = <0x2d 0x3>;
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		mediatek,larb-id = <0x0>;
		mediatek,smi-id = <0x0>;
		phandle = <0x8c>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	smi_larb10@15030000 {
		clock-names = "scp-isp";
		clocks = <0x2d 0x5>;
		compatible = "mediatek,smi_larb10", "mediatek,smi_larb";
		mediatek,larb-id = <0xa>;
		mediatek,smi-id = <0xa>;
		reg = <0x0 0x15030000 0x0 0x1000>;
	};

	smi_larb11@1582e000 {
		clock-names = "scp-isp2", "img2-larb9";
		clocks = <0x2d 0xb 0xa2 0x0>;
		compatible = "mediatek,smi_larb11", "mediatek,smi_larb";
		mediatek,larb-id = <0xb>;
		mediatek,smi-id = <0xb>;
		phandle = <0x99>;
		reg = <0x0 0x1582e000 0x0 0x1000>;
	};

	smi_larb12@15830000 {
		clock-names = "scp-isp2";
		clocks = <0x2d 0xb>;
		compatible = "mediatek,smi_larb12", "mediatek,smi_larb";
		mediatek,larb-id = <0xc>;
		mediatek,smi-id = <0xc>;
		reg = <0x0 0x15830000 0x0 0x1000>;
	};

	smi_larb13@1a001000 {
		clock-names = "scp-cam", "cam-larb13";
		clocks = <0x2d 0x8 0x2e 0x0>;
		compatible = "mediatek,smi_larb13", "mediatek,smi_larb";
		mediatek,larb-id = <0xd>;
		mediatek,smi-id = <0xd>;
		phandle = <0x9a>;
		reg = <0x0 0x1a001000 0x0 0x1000>;
	};

	smi_larb14@1a002000 {
		clock-names = "scp-cam", "cam-larb14";
		clocks = <0x2d 0x8 0x2e 0x1>;
		compatible = "mediatek,smi_larb14", "mediatek,smi_larb";
		mediatek,larb-id = <0xe>;
		mediatek,smi-id = <0xe>;
		phandle = <0x9b>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb15@1a003000 {
		clock-names = "scp-cam";
		clocks = <0x2d 0x8>;
		compatible = "mediatek,smi_larb15", "mediatek,smi_larb";
		mediatek,larb-id = <0xf>;
		mediatek,smi-id = <0xf>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	smi_larb16@1a00f000 {
		clock-names = "scp-cam-rawa", "cam-rawa-larbx";
		clocks = <0x2d 0xe 0x8f 0x0>;
		compatible = "mediatek,smi_larb16", "mediatek,smi_larb";
		mediatek,larb-id = <0x10>;
		mediatek,smi-id = <0x10>;
		phandle = <0x9c>;
		reg = <0x0 0x1a00f000 0x0 0x1000>;
	};

	smi_larb17@1a010000 {
		clock-names = "scp-cam-rawb", "cam-rawb-larbx";
		clocks = <0x2d 0xf 0x90 0x0>;
		compatible = "mediatek,smi_larb17", "mediatek,smi_larb";
		mediatek,larb-id = <0x11>;
		mediatek,smi-id = <0x11>;
		phandle = <0x9d>;
		reg = <0x0 0x1a010000 0x0 0x1000>;
	};

	smi_larb18@1a011000 {
		clock-names = "scp-cam-rawb";
		clocks = <0x2d 0xf>;
		compatible = "mediatek,smi_larb18", "mediatek,smi_larb";
		mediatek,larb-id = <0x12>;
		mediatek,smi-id = <0x12>;
		phandle = <0x9e>;
		reg = <0x0 0x1a011000 0x0 0x1000>;
	};

	smi_larb19@1c10f000 {
		clock-names = "scp-ipe", "ipe-larb19";
		clocks = <0x2d 0xd 0x91 0x0>;
		compatible = "mediatek,smi_larb19", "mediatek,smi_larb";
		mediatek,larb-id = <0x13>;
		mediatek,smi-id = <0x13>;
		phandle = <0x9f>;
		reg = <0x0 0x1c10f000 0x0 0x1000>;
	};

	smi_larb1@14004000 {
		clock-names = "scp-dis";
		clocks = <0x2d 0x3>;
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		mediatek,larb-id = <0x1>;
		mediatek,smi-id = <0x1>;
		phandle = <0x8b>;
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	smi_larb20@1c00f000 {
		clock-names = "scp-ipe", "ipe-larb20";
		clocks = <0x2d 0xd 0x91 0x1>;
		compatible = "mediatek,smi_larb20", "mediatek,smi_larb";
		mediatek,larb-id = <0x14>;
		mediatek,smi-id = <0x14>;
		phandle = <0xa0>;
		reg = <0x0 0x1c00f000 0x0 0x1000>;
	};

	smi_larb2@1b002000 {
		clock-names = "scp-dis", "mdp-smi";
		clocks = <0x2d 0x3 0x8d 0x6>;
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		mediatek,larb-id = <0x2>;
		mediatek,smi-id = <0x2>;
		phandle = <0x95>;
		reg = <0x0 0x1b002000 0x0 0x1000>;
	};

	smi_larb3@1f00f000 {
		clock-names = "scp-dis";
		clocks = <0x2d 0x3>;
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		mediatek,larb-id = <0x3>;
		mediatek,smi-id = <0x3>;
		reg = <0x0 0x1f00f000 0x0 0x1000>;
	};

	smi_larb4@1602e000 {
		clock-names = "scp-vdec", "vdec-larb";
		clocks = <0x2d 0xc 0x8e 0x1>;
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		mediatek,larb-id = <0x4>;
		mediatek,smi-id = <0x4>;
		phandle = <0x96>;
		reg = <0x0 0x1602e000 0x0 0x1000>;
	};

	smi_larb5@16030000 {
		clock-names = "scp-vdec";
		clocks = <0x2d 0xc>;
		compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
		mediatek,larb-id = <0x5>;
		mediatek,smi-id = <0x5>;
		reg = <0x0 0x16030000 0x0 0x1000>;
	};

	smi_larb6@16031000 {
		clock-names = "scp-vdec";
		clocks = <0x2d 0xc>;
		compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
		mediatek,larb-id = <0x6>;
		mediatek,smi-id = <0x6>;
		reg = <0x0 0x16031000 0x0 0x1000>;
	};

	smi_larb7@17010000 {
		clock-names = "scp-venc", "venc-set1", "venc-set2";
		clocks = <0x2d 0x6 0xa4 0x2 0xa4 0x3>;
		compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
		mediatek,larb-id = <0x7>;
		mediatek,smi-id = <0x7>;
		phandle = <0x97>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	smi_larb8@17011000 {
		clock-names = "scp-venc";
		clocks = <0x2d 0x6>;
		compatible = "mediatek,smi_larb8", "mediatek,smi_larb";
		mediatek,larb-id = <0x8>;
		mediatek,smi-id = <0x8>;
		reg = <0x0 0x17011000 0x0 0x1000>;
	};

	smi_larb9@1502e000 {
		clock-names = "scp-isp", "img1-larb9";
		clocks = <0x2d 0x5 0xa1 0x0>;
		compatible = "mediatek,smi_larb9", "mediatek,smi_larb";
		mediatek,larb-id = <0x9>;
		mediatek,smi-id = <0x9>;
		phandle = <0x98>;
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_a2dp = <0x0 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_call_final = <0x5 0x0 0xf 0x13 0x18000>;
		mtk_dsp_capture1 = <0x0 0xffffffff 0xc 0x12 0x20000>;
		mtk_dsp_capture_raw = <0x0 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
		mtk_dsp_deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_fm = <0x1 0xffffffff 0xf 0xffffffff 0x10000>;
		mtk_dsp_ktv = <0x1 0x8 0x11 0xffffffff 0x10000>;
		mtk_dsp_mem_afe = <0x1 0x40000>;
		mtk_dsp_music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk_dsp_offload = <0x0 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_playback = <0x1 0x4 0xffffffff 0x13 0x30000>;
		mtk_dsp_primary = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_ver = <0x1>;
		mtk_dsp_voip = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		phandle = <0x76>;
		swdsp_smartpa_process_enable = <0x5>;
	};

	sound {
		compatible = "mediatek,mt6781-mt6366-sound";
		mediatek,audio-codec = <0x74>;
		mediatek,platform = <0x75>;
		mediatek,snd_audio_dsp = <0x76>;
		mtk_spk_i2s_in = <0x0>;
		mtk_spk_i2s_out = <0x3>;
		phandle = <0x115>;
		si,sia81xx-aux-devs = <0x5a>;
		si,sia81xx-aux-devs-prefix = "SpkrLeft sia8109";
		si,sia81xx-max-num = <0x2>;

		mediatek,speaker-codec {
			sound-dai = <0x77>;
		};
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x21 0x37 0x21 0xc 0x4d 0x1c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8a 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x10b>;
		reg = <0x0 0x1100a000 0x0 0x1000>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x21 0x37 0x21 0xc 0x4d 0x39>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8b 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x110>;
		reg = <0x0 0x11010000 0x0 0x1000>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x21 0x37 0x21 0xc 0x4d 0x3c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x91 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x111>;
		reg = <0x0 0x11012000 0x0 0x1000>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x21 0x37 0x21 0xc 0x4d 0x3d>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x92 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x112>;
		reg = <0x0 0x11013000 0x0 0x1000>;
	};

	spi4@11014000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x21 0x37 0x21 0xc 0x4d 0x4c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x74 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x113>;
		reg = <0x0 0x11014000 0x0 0x1000>;
	};

	spi5@11015000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x21 0x37 0x21 0xc 0x4d 0x4d>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x75 0x4>;
		mediatek,pad-select = <0x1>;
		phandle = <0x114>;
		reg = <0x0 0x11015000 0x0 0x1000>;
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		interrupts = <0x0 0xc3 0x4>;
		phandle = <0xbf>;
		reg = <0x0 0x10006000 0x0 0x1000>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_con = <0x970>;
		spm_twam_idle_sel = <0x978>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		spm_twam_window_len = <0x974>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xd7 0x4 0x0 0xda 0x4 0x0 0xdb 0x4 0x0 0xdc 0x4 0x0 0xdd 0x4 0x0 0xde 0x4>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x4 0x0 0x10451004 0x0 0x4 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x4 0x0 0x10461004 0x0 0x4 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x4 0x0 0x10471004 0x0 0x4 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x4 0x0 0x10481004 0x0 0x4 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x4 0x0 0x10491004 0x0 0x4>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox4_base", "mbox4_set", "mbox4_clr";
	};

	swtp {
		compatible = "mediatek, swtp-eint";
		phandle = <0xe9>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10204000 0x0 0x1000>;
	};

	sys_timer@10017000 {
		clocks = <0x4e>;
		compatible = "mediatek,sys_timer";
		interrupts = <0x0 0xcf 0x4>;
		reg = <0x0 0x10017000 0x0 0x1000>;
		reg-names = "sys_timer_base";
	};

	syson@14000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mmsys_config", "mediatek,mt6781-mmsys_config", "syscon";
		phandle = <0x56>;
		pwr-regmap = <0x89>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x4d 0xa>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0x63 0x4>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x5d 0x0>;
		phandle = <0x10c>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x5d 0x1>;
		phandle = <0x10d>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
		phandle = <0xea>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "syscon";
		phandle = <0x21>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		phandle = <0xc0>;
		reg = <0x0 0x10007000 0x0 0x1000>;
	};

	touch {
		compatible = "goodix,touch", "mediatek,touch";
		phandle = <0x14f>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	type_c_port0 {
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x3>;
		mt-tcpc,role_def = <0x4>;
		mt-tcpc,rp_level = <0x1>;
		mt-tcpc,vconn_supply = <0x1>;
		mt6370pd,intr_gpio = <0x22 0x18 0x0>;
		mt6370pd,intr_gpio_num = <0x18>;
		phandle = <0x15b>;
		tcpc-dual,supported_modes = <0x0>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;
			usbr20_not_used;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
				pin_assignment,mode_f;
			};

			ufp_d {
			};
		};

		dpm_caps {
			attemp_discover_cable;
			attemp_discover_id;
			attemp_enter_dp_mode;
			dr_check = <0x0>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			local_vconn_supply;
			pr_check = <0x0>;
		};

		pd-data {
			bat,nr = <0x1>;
			pd,charging_policy = <0x31>;
			pd,country_nr = <0x0>;
			pd,id-vdo-data = <0xd10029cf 0x0 0x50810000>;
			pd,id-vdo-size = <0x3>;
			pd,mfrs = "RichtekTCPC";
			pd,pid = <0x5081>;
			pd,sink-pdo-data = <0x190c8>;
			pd,sink-pdo-size = <0x1>;
			pd,source-cap-ext = <0x508129cf 0x0 0x0 0x0 0x0 0x7000000>;
			pd,source-pdo-data = <0x19096>;
			pd,source-pdo-size = <0x1>;
			pd,vid = <0x29cf>;

			bat-info0 {
				bat,design_cap = <0xbb8>;
				bat,mfrs = "bat1";
				bat,pid = <0x5081>;
				bat,vid = <0x29cf>;
			};
		};
	};

	udi@10005000 {
		compatible = "mediatek,udi";
		ecc_debug = <0x1>;
		phandle = <0xbc>;
		reg = <0x0 0x10005000 0x0 0x1000>;
		udi_offset1 = <0x3a0>;
		udi_offset2 = <0x3b0>;
		udi_value1 = <0x44400000>;
		udi_value2 = <0x44>;
	};

	ufs_mphy@11cc0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x0 0x11cc0000 0x0 0xc000>;
	};

	ufshci@11270000 {
		clock-names = "ufs0-clock", "ufs0-unipro-clk", "ufs0-mp-clk", "ufs0-aes-clk";
		clocks = <0x4d 0x4f 0x4d 0x3e 0x4d 0x40 0x4d 0x75>;
		compatible = "mediatek,ufshci";
		freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		interrupts = <0x0 0x121 0x4>;
		lanes-per-direction = <0x1>;
		mediatek,auto-hibern8-timer = <0xa>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-enable = <0x1>;
		mediatek,rpm-level = <0x3>;
		mediatek,spm-level = <0x3>;
		phandle = <0x119>;
		reg = <0x0 0x11270000 0x0 0x2300>;
		vcc-fixed-regulator;
		vcc-supply = <0x7c>;
	};

	usb0@11200000 {
		clock-names = "usb0", "usb0_clk_top_sel", "usb0_clk_univpll5_d2";
		clocks = <0x4d 0x8 0x21 0x19 0x21 0x4f>;
		compatible = "mediatek,mt6781-usb20";
		interrupts = <0x0 0x61 0x4>;
		mode = <0x2>;
		multipoint = <0x1>;
		num_eps = <0x10>;
		pericfg = <0x85>;
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11ca0000 0x0 0x10000>;
	};

	usb1p@11200000 {
		compatible = "mediatek,usb1p";
		reg = <0x0 0x11200000 0x0 0x10000>;
	};

	usb_phy@11ca0000 {
		compatible = "mediatek,usb_phy";
		reg = <0x0 0x11ca0000 0x0 0x10000>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x58 0x1 0x0 0x59 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_sps_done", "venc_pps_done", "venc_128B_cnt_done", "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "vdec_gce_cnt_op_threshold";
		gce-events = <0x55 0x81 0x55 0x82 0x55 0x84 0x55 0x89 0x55 0x88 0x55 0x85 0x55 0x0 0x55 0x1 0x55 0x2 0x55 0x3 0x55 0x4 0x55 0x5 0x55 0x6 0x55 0x7 0x55 0x8 0x55 0x9 0x55 0xa 0x55 0xb 0x55 0xf>;
		gce-gpr = <0xa 0xb>;
		iommus = <0x8a 0x80>;
		mboxes = <0x55 0x7 0x0 0x1 0x55 0xc 0x0 0x1 0x57 0xc 0x0 0x1>;
		mediatek,dec_gce_th_num = <0x1>;
		mediatek,enc_gce_th_num = <0x1>;
		mediatek,mailbox-gce = <0x55>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0xa3>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000>;
	};

	vdec@16000000 {
		clock-names = "MT_CG_VDEC";
		clocks = <0x8e 0x1>;
		compatible = "mediatek,mt6781-vcodec-dec";
		interrupts = <0x0 0x157 0x4>;
		iommus = <0x8a 0x80>;
		mediatek,larb = <0x96>;
		mediatek,vcu = <0xa3>;
		reg = <0x0 0x1602f000 0x0 0x1000 0x0 0x16029800 0x0 0x400 0x0 0x16020000 0x0 0x400 0x0 0x16021000 0x0 0x1000 0x0 0x16023000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
	};

	vdec_fmt@16080000 {
		clock-names = "MT_CG_VDEC";
		clocks = <0x8e 0x1>;
		compatible = "mediatek-vdec-fmt";
		gce-gpr = <0xa>;
		mboxes = <0x55 0x17 0x0 0x1>;
		mediatek,fmt_gce_th_num = <0x1>;
		mediatek,fmtname = "vdec-fmt";
		phandle = <0x137>;
		rdma0_sw_rst_done_eng = [00 10];
		rdma0_tile_done = [00 11];
		reg = <0x0 0x16080000 0x0 0x1000 0x0 0x16081000 0x0 0x1000 0x0 0x1602f000 0x0 0x10000>;
		wdma0_sw_rst_done_eng = [00 12];
		wdma0_tile_done = [00 13];
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		phandle = <0x138>;
		reg = <0x0 0x16010000 0x0 0x8000>;
	};

	vdec_gcon@16018000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x0 0x16018000 0x0 0x8000>;
	};

	vdec_gcon@1602f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,vdec_gcon", "mediatek,mt6833-vdec_gcon", "syscon";
		phandle = <0x8e>;
		pwr-regmap = <0x89>;
		reg = <0x0 0x1602f000 0x0 0x1000>;
	};

	venc@17000000 {
		clock-names = "MT_CG_VENC";
		clocks = <0xa4 0x2>;
		compatible = "mediatek,mt6781-vcodec-enc";
		interrupts = <0x0 0xf3 0x4>;
		iommus = <0x8a 0xe4>;
		mediatek,larb = <0x97>;
		mediatek,vcu = <0xa3>;
		reg = <0x0 0x17020000 0x0 0x2000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0xf3 0x4>;
		reg = <0x0 0x17020000 0x0 0x10000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,venc_gcon", "mediatek,mt6833-venc_gcon", "syscon";
		phandle = <0xa4>;
		pwr-regmap = <0x89>;
		reg = <0x0 0x17000000 0x0 0x10000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x11d 0x4>;
		memory-region = <0x5c>;
		reg = <0x0 0x18000000 0x0 0x100000>;
	};

	wpe_a@15011000 {
		compatible = "mediatek,wpe_a";
		reg = <0x0 0x15011000 0x0 0x1000>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x0 0x15811000 0x0 0x1000>;
	};
};
