0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/crc32_4bit.v,1766684409,verilog,,C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v,,crc32_4bit,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v,1766733434,verilog,,C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/ipEnvelope.v,,frame,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/ipEnvelope.v,1766216423,verilog,,C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v,,ipEnvelope,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v,1766662690,verilog,,C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/udp_envelope.v,,uart_data,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/udp_envelope.v,1766687905,verilog,,C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_5/project_5.srcs/sources_1/new/frame_tb.v,,udp_envelope,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_5/project_5.srcs/sources_1/new/frame_tb.v,1766689803,verilog,,,,frame_tb,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
