Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:56:44 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpmul/post_route_timing.rpt
| Design       : fpmul
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
a[5]                           y_out_reg[7]/D                 inf           
a[5]                           y_out_reg[17]/D                inf           
a[5]                           y_out_reg[9]/D                 inf           
a[5]                           y_out_reg[5]/D                 inf           
a[5]                           y_out_reg[1]/D                 inf           
a[5]                           y_out_reg[6]/S                 inf           
a[5]                           y_out_reg[10]/S                inf           
a[5]                           y_out_reg[4]/D                 inf           
a[5]                           y_out_reg[10]/D                inf           
a[5]                           y_out_reg[0]/D                 inf           
a[5]                           y_out_reg[6]/D                 inf           
a[5]                           y_out_reg[23]/D                inf           
a[5]                           y_out_reg[0]/S                 inf           
a[5]                           y_out_reg[8]/D                 inf           
a[5]                           y_out_reg[3]/D                 inf           
a[5]                           y_out_reg[2]/S                 inf           
a[5]                           y_out_reg[2]/D                 inf           
a[5]                           y_out_reg[19]/D                inf           
a[5]                           y_out_reg[12]/D                inf           
a[5]                           y_out_reg[22]/D                inf           
a[5]                           y_out_reg[13]/D                inf           
a[5]                           y_out_reg[11]/D                inf           
a[5]                           y_out_reg[26]/S                inf           
a[5]                           y_out_reg[29]/S                inf           
a[5]                           y_out_reg[15]/D                inf           
a[5]                           y_out_reg[14]/D                inf           
a[5]                           y_out_reg[18]/D                inf           
a[5]                           y_out_reg[20]/D                inf           
a[5]                           y_out_reg[19]/S                inf           
a[5]                           y_out_reg[4]/S                 inf           
a[5]                           y_out_reg[8]/S                 inf           
a[5]                           y_out_reg[27]/D                inf           
a[5]                           y_out_reg[16]/D                inf           
a[5]                           y_out_reg[16]/S                inf           
a[5]                           y_out_reg[20]/S                inf           
a[5]                           y_out_reg[12]/S                inf           
a[5]                           y_out_reg[24]/S                inf           
a[5]                           y_out_reg[25]/S                inf           
a[5]                           y_out_reg[21]/D                inf           
a[5]                           y_out_reg[14]/S                inf           
a[5]                           y_out_reg[18]/S                inf           
a[5]                           y_out_reg[21]/S                inf           
a[5]                           y_out_reg[22]/S                inf           
a[5]                           y_out_reg[30]/D                inf           
a[5]                           y_out_reg[28]/D                inf           
a[5]                           y_out_reg[29]/D                inf           
a[5]                           y_out_reg[26]/D                inf           
a[5]                           y_out_reg[24]/D                inf           
a[5]                           y_out_reg[25]/D                inf           
a[5]                           y_out_reg[27]/S                inf           
a[5]                           y_out_reg[28]/S                inf           
a[5]                           y_out_reg[30]/S                inf           
a[5]                           y_out_reg[31]/D                inf           
a[5]                           y_out_reg[23]/S                inf           
a[5]                           flags[2]                       inf           
a[5]                           flags[3]                       inf           
a[5]                           flags[1]                       inf           
y_out_reg[12]/C                y_out[12]                      inf           
y_out_reg[19]/C                y_out[19]                      inf           
y_out_reg[1]/C                 y_out[1]                       inf           
y_out_reg[23]/C                y_out[23]                      inf           
y_out_reg[3]/C                 y_out[3]                       inf           
y_out_reg[5]/C                 y_out[5]                       inf           
y_out_reg[9]/C                 y_out[9]                       inf           
y_out_reg[0]/C                 y_out[0]                       inf           
y_out_reg[10]/C                y_out[10]                      inf           
y_out_reg[11]/C                y_out[11]                      inf           
y_out_reg[13]/C                y_out[13]                      inf           
y_out_reg[14]/C                y_out[14]                      inf           
y_out_reg[15]/C                y_out[15]                      inf           
y_out_reg[16]/C                y_out[16]                      inf           
y_out_reg[17]/C                y_out[17]                      inf           
y_out_reg[18]/C                y_out[18]                      inf           
y_out_reg[20]/C                y_out[20]                      inf           
y_out_reg[21]/C                y_out[21]                      inf           
y_out_reg[22]/C                y_out[22]                      inf           
y_out_reg[24]/C                y_out[24]                      inf           
y_out_reg[25]/C                y_out[25]                      inf           
y_out_reg[26]/C                y_out[26]                      inf           
y_out_reg[27]/C                y_out[27]                      inf           
y_out_reg[28]/C                y_out[28]                      inf           
y_out_reg[29]/C                y_out[29]                      inf           
y_out_reg[2]/C                 y_out[2]                       inf           
y_out_reg[31]/C                y_out[31]                      inf           
y_out_reg[4]/C                 y_out[4]                       inf           
y_out_reg[6]/C                 y_out[6]                       inf           
y_out_reg[7]/C                 y_out[7]                       inf           
y_out_reg[8]/C                 y_out[8]                       inf           
y_out_reg[30]/C                y_out[30]                      inf           



