digraph "CFG for '_Z27Correlation_backward_input1iPfiiiS_iiiS_iiiii' function" {
	label="CFG for '_Z27Correlation_backward_input1iPfiiiS_iiiS_iiiii' function";

	Node0x53f3db0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%15:\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %17 = mul i32 %16, %13\l  %18 = add i32 %17, %10\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = mul i32 %19, %13\l  %21 = add i32 %20, %10\l  %22 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %24 = add nsw i32 %11, -1\l  %25 = sdiv i32 %24, 2\l  %26 = sdiv i32 %12, %14\l  %27 = shl nsw i32 %26, 1\l  %28 = add nuw nsw i32 %27, 1\l  %29 = add i32 %25, %12\l  %30 = sub i32 %21, %29\l  %31 = sdiv i32 %30, %13\l  %32 = sub i32 %18, %29\l  %33 = sdiv i32 %32, %13\l  %34 = sub i32 %25, %12\l  %35 = add i32 %34, %21\l  %36 = sdiv i32 %35, %13\l  %37 = add i32 %34, %18\l  %38 = sdiv i32 %37, %13\l  %39 = icmp sgt i32 %36, -1\l  %40 = icmp sgt i32 %38, -1\l  %41 = select i1 %39, i1 %40, i1 false\l  %42 = icmp slt i32 %31, %8\l  %43 = select i1 %41, i1 %42, i1 false\l  %44 = icmp slt i32 %33, %7\l  %45 = select i1 %43, i1 %44, i1 false\l  br i1 %45, label %46, label %201\l|{<s0>T|<s1>F}}"];
	Node0x53f3db0:s0 -> Node0x53f4880;
	Node0x53f3db0:s1 -> Node0x53f70f0;
	Node0x53f4880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%46:\l46:                                               \l  %47 = icmp sgt i32 %31, %36\l  %48 = icmp sgt i32 %33, %38\l  %49 = select i1 %47, i1 true, i1 %48\l  br i1 %49, label %201, label %50\l|{<s0>T|<s1>F}}"];
	Node0x53f4880:s0 -> Node0x53f70f0;
	Node0x53f4880:s1 -> Node0x53f7430;
	Node0x53f7430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%50:\l50:                                               \l  %51 = tail call i32 @llvm.smax.i32(i32 %31, i32 0)\l  %52 = add nsw i32 %8, -1\l  %53 = tail call i32 @llvm.smin.i32(i32 %52, i32 %36)\l  %54 = tail call i32 @llvm.smax.i32(i32 %33, i32 0)\l  %55 = add nsw i32 %7, -1\l  %56 = tail call i32 @llvm.smin.i32(i32 %55, i32 %38)\l  %57 = shl nsw i32 %10, 1\l  %58 = add nsw i32 %57, %4\l  %59 = mul i32 %11, %2\l  %60 = mul i32 %59, %11\l  %61 = sitofp i32 %60 to float\l  %62 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %23\l  store float 0.000000e+00, float addrspace(3)* %62, align 4, !tbaa !5\l  %63 = icmp slt i32 %23, %6\l  br i1 %63, label %64, label %71\l|{<s0>T|<s1>F}}"];
	Node0x53f7430:s0 -> Node0x53f8db0;
	Node0x53f7430:s1 -> Node0x53f8e40;
	Node0x53f8db0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#7ea1fa70",label="{%64:\l64:                                               \l  %65 = add nsw i32 %57, %3\l  %66 = mul i32 %65, %0\l  %67 = add i32 %66, %18\l  %68 = icmp sgt i32 %54, %56\l  %69 = icmp sgt i32 %51, %53\l  %70 = mul i32 %6, %0\l  br label %73\l}"];
	Node0x53f8db0 -> Node0x53f8020;
	Node0x53f8e40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%71:\l71:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %72 = icmp eq i32 %23, 0\l  br i1 %72, label %133, label %201\l|{<s0>T|<s1>F}}"];
	Node0x53f8e40:s0 -> Node0x53f98a0;
	Node0x53f8e40:s1 -> Node0x53f70f0;
	Node0x53f8020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%73:\l73:                                               \l  %74 = phi float [ 0.000000e+00, %64 ], [ %104, %103 ]\l  %75 = phi i32 [ %23, %64 ], [ %105, %103 ]\l  %76 = freeze i32 %75\l  %77 = freeze i32 %28\l  %78 = sdiv i32 %76, %77\l  %79 = mul i32 %78, %77\l  %80 = sub i32 %76, %79\l  %81 = sub nsw i32 %80, %26\l  %82 = mul nsw i32 %81, %14\l  %83 = sub nsw i32 %78, %26\l  %84 = mul nsw i32 %83, %14\l  %85 = add i32 %67, %84\l  %86 = mul i32 %85, %58\l  %87 = add i32 %82, %21\l  %88 = add i32 %87, %86\l  %89 = mul i32 %88, %2\l  %90 = add i32 %89, %22\l  %91 = sext i32 %90 to i64\l  %92 = getelementptr inbounds float, float addrspace(1)* %9, i64 %91\l  %93 = load float, float addrspace(1)* %92, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br i1 %68, label %103, label %94\l|{<s0>T|<s1>F}}"];
	Node0x53f8020:s0 -> Node0x53f99e0;
	Node0x53f8020:s1 -> Node0x53fadc0;
	Node0x53fadc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%94:\l94:                                               \l  %95 = add i32 %75, %70\l  %96 = mul i32 %95, %7\l  br label %97\l}"];
	Node0x53fadc0 -> Node0x53fb020;
	Node0x53fb020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%97:\l97:                                               \l  %98 = phi float [ %74, %94 ], [ %109, %108 ]\l  %99 = phi i32 [ %54, %94 ], [ %110, %108 ]\l  br i1 %69, label %108, label %100\l|{<s0>T|<s1>F}}"];
	Node0x53fb020:s0 -> Node0x53fb110;
	Node0x53fb020:s1 -> Node0x53fb370;
	Node0x53fb370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%100:\l100:                                              \l  %101 = add i32 %96, %99\l  %102 = mul i32 %101, %8\l  br label %112\l}"];
	Node0x53fb370 -> Node0x53fb5d0;
	Node0x53f99e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%103:\l103:                                              \l  %104 = phi float [ %74, %73 ], [ %109, %108 ]\l  %105 = add nuw nsw i32 %75, 512\l  %106 = icmp slt i32 %105, %6\l  br i1 %106, label %73, label %71, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x53f99e0:s0 -> Node0x53f8020;
	Node0x53f99e0:s1 -> Node0x53f8e40;
	Node0x53fb990 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%107:\l107:                                              \l  store float %120, float addrspace(3)* %62, align 4, !tbaa !5\l  br label %108\l}"];
	Node0x53fb990 -> Node0x53fb110;
	Node0x53fb110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%108:\l108:                                              \l  %109 = phi float [ %120, %107 ], [ %98, %97 ]\l  %110 = add nuw nsw i32 %99, 1\l  %111 = icmp slt i32 %99, %56\l  br i1 %111, label %97, label %103, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x53fb110:s0 -> Node0x53fb020;
	Node0x53fb110:s1 -> Node0x53f99e0;
	Node0x53fb5d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%112:\l112:                                              \l  %113 = phi float [ %98, %100 ], [ %120, %112 ]\l  %114 = phi i32 [ %51, %100 ], [ %121, %112 ]\l  %115 = add i32 %114, %102\l  %116 = sext i32 %115 to i64\l  %117 = getelementptr inbounds float, float addrspace(1)* %5, i64 %116\l  %118 = load float, float addrspace(1)* %117, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %119 = fmul contract float %93, %118\l  %120 = fadd contract float %113, %119\l  %121 = add nuw nsw i32 %114, 1\l  %122 = icmp slt i32 %114, %53\l  br i1 %122, label %112, label %107, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x53fb5d0:s0 -> Node0x53fb5d0;
	Node0x53fb5d0:s1 -> Node0x53fb990;
	Node0x53fcbc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#779af770",label="{%123:\l123:                                              \l  %124 = mul i32 %2, %0\l  %125 = add i32 %124, %22\l  %126 = mul i32 %125, %3\l  %127 = add i32 %126, %17\l  %128 = mul i32 %127, %4\l  %129 = add i32 %128, %20\l  %130 = fdiv contract float %198, %61\l  %131 = sext i32 %129 to i64\l  %132 = getelementptr inbounds float, float addrspace(1)* %1, i64 %131\l  store float %130, float addrspace(1)* %132, align 4, !tbaa !5\l  br label %201\l}"];
	Node0x53fcbc0 -> Node0x53f70f0;
	Node0x53f98a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%133:\l133:                                              \l  %134 = phi i32 [ %199, %133 ], [ 0, %71 ]\l  %135 = phi float [ %198, %133 ], [ 0.000000e+00, %71 ]\l  %136 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %134\l  %137 = load float, float addrspace(3)* %136, align 16, !tbaa !5\l  %138 = fadd contract float %135, %137\l  %139 = or i32 %134, 1\l  %140 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %139\l  %141 = load float, float addrspace(3)* %140, align 4, !tbaa !5\l  %142 = fadd contract float %138, %141\l  %143 = or i32 %134, 2\l  %144 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %143\l  %145 = load float, float addrspace(3)* %144, align 8, !tbaa !5\l  %146 = fadd contract float %142, %145\l  %147 = or i32 %134, 3\l  %148 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %147\l  %149 = load float, float addrspace(3)* %148, align 4, !tbaa !5\l  %150 = fadd contract float %146, %149\l  %151 = or i32 %134, 4\l  %152 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %151\l  %153 = load float, float addrspace(3)* %152, align 16, !tbaa !5\l  %154 = fadd contract float %150, %153\l  %155 = or i32 %134, 5\l  %156 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %155\l  %157 = load float, float addrspace(3)* %156, align 4, !tbaa !5\l  %158 = fadd contract float %154, %157\l  %159 = or i32 %134, 6\l  %160 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %159\l  %161 = load float, float addrspace(3)* %160, align 8, !tbaa !5\l  %162 = fadd contract float %158, %161\l  %163 = or i32 %134, 7\l  %164 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %163\l  %165 = load float, float addrspace(3)* %164, align 4, !tbaa !5\l  %166 = fadd contract float %162, %165\l  %167 = or i32 %134, 8\l  %168 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %167\l  %169 = load float, float addrspace(3)* %168, align 16, !tbaa !5\l  %170 = fadd contract float %166, %169\l  %171 = or i32 %134, 9\l  %172 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %171\l  %173 = load float, float addrspace(3)* %172, align 4, !tbaa !5\l  %174 = fadd contract float %170, %173\l  %175 = or i32 %134, 10\l  %176 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %175\l  %177 = load float, float addrspace(3)* %176, align 8, !tbaa !5\l  %178 = fadd contract float %174, %177\l  %179 = or i32 %134, 11\l  %180 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %179\l  %181 = load float, float addrspace(3)* %180, align 4, !tbaa !5\l  %182 = fadd contract float %178, %181\l  %183 = or i32 %134, 12\l  %184 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %183\l  %185 = load float, float addrspace(3)* %184, align 16, !tbaa !5\l  %186 = fadd contract float %182, %185\l  %187 = or i32 %134, 13\l  %188 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %187\l  %189 = load float, float addrspace(3)* %188, align 4, !tbaa !5\l  %190 = fadd contract float %186, %189\l  %191 = or i32 %134, 14\l  %192 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %191\l  %193 = load float, float addrspace(3)* %192, align 8, !tbaa !5\l  %194 = fadd contract float %190, %193\l  %195 = or i32 %134, 15\l  %196 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ27Correlation_backward_input1iPfiiiS_iiiS_iiiiiE8prod_sum, i32 0, i32 %195\l  %197 = load float, float addrspace(3)* %196, align 4, !tbaa !5\l  %198 = fadd contract float %194, %197\l  %199 = add nuw nsw i32 %134, 16\l  %200 = icmp eq i32 %199, 512\l  br i1 %200, label %123, label %133, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x53f98a0:s0 -> Node0x53fcbc0;
	Node0x53f98a0:s1 -> Node0x53f98a0;
	Node0x53f70f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%201:\l201:                                              \l  ret void\l}"];
}
