library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

entity gcd_datapath is
  generic(
    N: natural := 4
  );
  port(
    clk: in std_logic;
    inputA: in std_logic_vector(N-1 downto 0);
    inputB: in std_logic_vector(N-1 downto 0);
    calc: in std_logic;
    
    gcd_out: out std_logic_vector(N-1 downto 0);
    done: out std_logic
  );
end entity;

architecture behavioral of gcd_datapath is
  signal A: unsigned(N-1 downto 0);
  signal B: unsigned(N-1 downto 0);
  
begin

  process(clk)
  begin
    if(rising_edge(clk)) then
      if(calc = '0') then
        A <= unsigned(inputA);
        B <= unsigned(inputB);
      else
        