# ğŸ› ï¸ ä¸­çº§è·¯å¾„ï¼ˆ4å‘¨ï¼‰

## ç›®æ ‡

æŒæ¡å¯„å­˜å™¨æ¨¡å‹ã€TLM é€šä¿¡ã€è¦†ç›–ç‡æ”¶é›†ï¼Œèƒ½ç‹¬ç«‹å¼€å‘éªŒè¯å¹³å°ã€‚

## é¢„è®¡æ—¶é—´

- **æ€»æ—¶é•¿**: çº¦ 40-60 å°æ—¶
- **æ¯å‘¨**: 10-15 å°æ—¶
- **æ¯æ—¥**: 1-2 å°æ—¶

## å‰ç½®è¦æ±‚

| è¦æ±‚ | è¯´æ˜ |
|------|------|
| åˆçº§è·¯å¾„å®Œæˆ | SystemVerilog + UVM åŸºç¡€ |
| ç†è§£äº‹åŠ¡ | äº†è§£éªŒè¯å¹³å°ç»“æ„ |
| è‹±è¯­é˜…è¯» | èƒ½è¯»æŠ€æœ¯æ–‡æ¡£ |

## å­¦ä¹ é¡ºåº

### Week 1: å¯„å­˜å™¨æ¨¡å‹ ğŸ“…

| å¤©æ•° | ç« èŠ‚ | é¢„è®¡æ—¶é—´ | å†…å®¹ |
|------|------|----------|------|
| Day 1-2 | [09-register-model-ral/01-reg-block](../09-register-model-ral/01-reg-block/) | 4h | å¯„å­˜å™¨å—ã€åŸŸ |
| Day 3-4 | [09-register-model-ral/02-reg-adapter](../09-register-model-ral/02-reg-adapter/) | 4h | é€‚é…å™¨ã€å‰é—¨/åé—¨è®¿é—® |
| Day 5-7 | [09-register-model-ral/03-reg-sequence](../09-register-model-ral/03-reg-sequence/) | 6h | å¯„å­˜å™¨åºåˆ—ã€é¢„æµ‹ |

### Week 2: é«˜çº§åºåˆ— ğŸ“…

| å¤©æ•° | ç« èŠ‚ | é¢„è®¡æ—¶é—´ | å†…å®¹ |
|------|------|----------|------|
| Day 8-9 | [03-sequences/02-virtual-sequences](../03-sequences/02-virtual-sequences/) | 4h | Virtual Sequence |
| Day 10-11 | [04-configuration/01-config-db](../04-configuration/01-uvm_config_db/) | 4h | é…ç½®æ•°æ®åº“ |
| Day 12-14 | [05-tlm-communication/01-tlm-basics](../05-tlm-communication/01-tlm-basics/) | 6h | TLM ç«¯å£ã€ä¼ è¾“ |

### Week 3: TLM é«˜çº§ ğŸ“…

| å¤©æ•° | ç« èŠ‚ | é¢„è®¡æ—¶é—´ | å†…å®¹ |
|------|------|----------|------|
| Day 15-17 | [05-tlm-communication/02-analysis-ports](../05-tlm-communication/02-analysis-ports/) | 5h | Analysis Port |
| Day 18-19 | [05-tlm-communication/03-tlm-fifos](../05-tlm-communication/03-tlm-fifos/) | 4h | TLM FIFO |
| Day 20-21 | [06-tlm-2-standard/01-introduction](../06-tlm-2-standard/01-introduction/) | 4h | TLM 2.0 åŸºç¡€ |

### Week 4: è¦†ç›–ç‡ ğŸ“…

| å¤©æ•° | ç« èŠ‚ | é¢„è®¡æ—¶é—´ | å†…å®¹ |
|------|------|----------|------|
| Day 22-24 | [08-coverage/01-basic-coverage](../08-coverage/01-basic-coverage/) | 5h | Coverage åŸºç¡€ |
| Day 25-27 | [08-coverage/02-cross-coverage](../08-coverage/02-cross-coverage/) | 5h | äº¤å‰è¦†ç›–ç‡ |
| Day 28 | [Mini SoC é¡¹ç›®](../projects/mini_soc/) | 4h | ç»¼åˆåº”ç”¨ |

## æ ¸å¿ƒçŸ¥è¯†ç‚¹

### å¯„å­˜å™¨æ¨¡å‹

```systemverilog
class my_reg_block extends uvm_reg_block;
    rand uvm_reg_field ctrl;
    rand uvm_reg_field data;
    
    function void build();
        ctrl = uvm_reg_field::type_id::create("ctrl");
        ctrl.configure(this, 8, 0, "RW", 0, 'h00, 1, 0);
        
        data = uvm_reg_field::type_id::create("data");
        data.configure(this, 8, 8, "RO", 0, 'h00, 1, 0);
        
        add_reg("ctrl", ctrl, "h00");
        add_reg("data", data, "h04");
        
        lock_model();
    endfunction
endclass
```

### Virtual Sequence

```systemverilog
class sys_vseq extends uvm_virtual_sequence;
    `uvm_object_utils(sys_vseq)
    
    bus_seq bus_s;
    uart_seq uart_s;
    dma_seq dma_s;
    
    virtual task body();
        fork
            bus_s.start(p_sequencer.bus_sqr);
            uart_s.start(p_sequencer.uart_sqr);
            dma_s.start(p_sequencer.dma_sqr);
        join
    endtask
endclass
```

### è¦†ç›–ç‡

```systemverilog
class bus_cov extends uvm_subscriber#(bus_trans);
    covergroup cg;
        ADDR: coverpoint tr.addr {
            bins KB[] = {[0:'h1000]};
            bins MB[] = {['h1001:$]};
        }
        RW: coverpoint tr.is_read;
        ADDR_RW: cross ADDR, RW;
    endgroup
    
    virtual function void write(T t);
        void'(cg.sample());
    endfunction
endclass
```

## å®è·µé¡¹ç›®

å¢å¼º Mini SoC Agentï¼š

```
è¦æ±‚:
â”œâ”€â”€ å®Œå–„å¯„å­˜å™¨æ¨¡å‹
â”œâ”€â”€ å®ç° Virtual Sequence
â”œâ”€â”€ æ·»åŠ è¦†ç›–ç‡æ”¶é›†
â”œâ”€â”€ ç¼–å†™å›å½’æµ‹è¯•
â””â”€â”€ ç”Ÿæˆè¦†ç›–ç‡æŠ¥å‘Š
```

## æ£€æŸ¥æ¸…å•

- [ ] æŒæ¡å¯„å­˜å™¨æ¨¡å‹
- [ ] ç†è§£ TLM é€šä¿¡
- [ ] èƒ½ç¼–å†™ Virtual Sequence
- [ ] èƒ½æ”¶é›†åŠŸèƒ½è¦†ç›–ç‡
- [ ] å®Œæˆå®è·µé¡¹ç›®

## å¸¸è§é—®é¢˜

| é—®é¢˜ | è§£å†³æ–¹æ¡ˆ |
|------|----------|
| å¯„å­˜å™¨è®¿é—®å¤±è´¥ | æ£€æŸ¥é€‚é…å™¨ |
| è¦†ç›–ç‡ä¸æ¶¨ | æ£€æŸ¥ write() è°ƒç”¨ |
| åºåˆ—ä¸åŒæ­¥ | ä½¿ç”¨ fork/join |

## ä¸‹ä¸€æ­¥

å®Œæˆä¸­çº§è·¯å¾„åï¼Œè¿›å…¥ [é«˜çº§è·¯å¾„](advanced.md)ã€‚

## èµ„æº

- [UVM å®˜æ–¹æ–‡æ¡£](https://verificationacademy.com/)
- [å¯„å­˜å™¨éªŒè¯æŒ‡å—](https://verificationacademy.com/uvm/reg/)
