$date
	Thu Aug 24 14:17:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 32 ! x [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 4 $ op [3:0] $end
$scope module uut $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 4 ' op [3:0] $end
$var reg 32 ( x [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100010 (
b0 '
b10 &
b100000 %
b0 $
b10 #
b100000 "
b100010 !
$end
#10
b11110 !
b11110 (
b1000 $
b1000 '
#20
b10000000 !
b10000000 (
b1 $
b1 '
#30
b1000 !
b1000 (
b101 $
b101 '
#40
b0 !
b0 (
b1101 $
b1101 '
#50
b10 $
b10 '
#60
b11 $
b11 '
#70
b111 $
b111 '
#80
b100010 !
b100010 (
b110 $
b110 '
#90
b100 $
b100 '
