-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "12/22/2025 11:54:48"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	YaRab IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	rows : IN std_logic_vector(3 DOWNTO 0);
	cols : OUT std_logic_vector(3 DOWNTO 0);
	seg : OUT std_logic_vector(6 DOWNTO 0);
	an : OUT std_logic_vector(3 DOWNTO 0)
	);
END YaRab;

-- Design Ports Information
-- cols[0]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cols[1]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cols[2]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cols[3]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[0]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[4]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[5]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- an[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- an[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- an[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- an[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rows[0]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rows[1]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rows[2]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rows[3]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF YaRab IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_rows : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_cols : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_seg : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_an : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cols[0]~output_o\ : std_logic;
SIGNAL \cols[1]~output_o\ : std_logic;
SIGNAL \cols[2]~output_o\ : std_logic;
SIGNAL \cols[3]~output_o\ : std_logic;
SIGNAL \seg[0]~output_o\ : std_logic;
SIGNAL \seg[1]~output_o\ : std_logic;
SIGNAL \seg[2]~output_o\ : std_logic;
SIGNAL \seg[3]~output_o\ : std_logic;
SIGNAL \seg[4]~output_o\ : std_logic;
SIGNAL \seg[5]~output_o\ : std_logic;
SIGNAL \seg[6]~output_o\ : std_logic;
SIGNAL \an[0]~output_o\ : std_logic;
SIGNAL \an[1]~output_o\ : std_logic;
SIGNAL \an[2]~output_o\ : std_logic;
SIGNAL \an[3]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \col_index~2_combout\ : std_logic;
SIGNAL \clk_div[0]~18_combout\ : std_logic;
SIGNAL \clk_div[0]~19\ : std_logic;
SIGNAL \clk_div[1]~20_combout\ : std_logic;
SIGNAL \clk_div[1]~21\ : std_logic;
SIGNAL \clk_div[2]~22_combout\ : std_logic;
SIGNAL \clk_div[2]~23\ : std_logic;
SIGNAL \clk_div[3]~24_combout\ : std_logic;
SIGNAL \clk_div[3]~25\ : std_logic;
SIGNAL \clk_div[4]~26_combout\ : std_logic;
SIGNAL \clk_div[4]~27\ : std_logic;
SIGNAL \clk_div[5]~28_combout\ : std_logic;
SIGNAL \clk_div[5]~29\ : std_logic;
SIGNAL \clk_div[6]~30_combout\ : std_logic;
SIGNAL \clk_div[6]~31\ : std_logic;
SIGNAL \clk_div[7]~32_combout\ : std_logic;
SIGNAL \clk_div[7]~33\ : std_logic;
SIGNAL \clk_div[8]~34_combout\ : std_logic;
SIGNAL \clk_div[8]~35\ : std_logic;
SIGNAL \clk_div[9]~36_combout\ : std_logic;
SIGNAL \clk_div[9]~37\ : std_logic;
SIGNAL \clk_div[10]~38_combout\ : std_logic;
SIGNAL \clk_div[10]~39\ : std_logic;
SIGNAL \clk_div[11]~40_combout\ : std_logic;
SIGNAL \clk_div[11]~41\ : std_logic;
SIGNAL \clk_div[12]~42_combout\ : std_logic;
SIGNAL \clk_div[12]~43\ : std_logic;
SIGNAL \clk_div[13]~44_combout\ : std_logic;
SIGNAL \clk_div[13]~45\ : std_logic;
SIGNAL \clk_div[14]~46_combout\ : std_logic;
SIGNAL \clk_div[14]~47\ : std_logic;
SIGNAL \clk_div[15]~48_combout\ : std_logic;
SIGNAL \clk_div[15]~49\ : std_logic;
SIGNAL \clk_div[16]~50_combout\ : std_logic;
SIGNAL \clk_div[16]~51\ : std_logic;
SIGNAL \clk_div[17]~52_combout\ : std_logic;
SIGNAL \div17_prev~0_combout\ : std_logic;
SIGNAL \div17_prev~q\ : std_logic;
SIGNAL \col_index[1]~1_combout\ : std_logic;
SIGNAL \col_index~0_combout\ : std_logic;
SIGNAL \cols_reg~0_combout\ : std_logic;
SIGNAL \cols_reg~1_combout\ : std_logic;
SIGNAL \cols_reg~2_combout\ : std_logic;
SIGNAL \cols_reg~3_combout\ : std_logic;
SIGNAL \rows[1]~input_o\ : std_logic;
SIGNAL \rows[0]~input_o\ : std_logic;
SIGNAL \rows[2]~input_o\ : std_logic;
SIGNAL \rows[3]~input_o\ : std_logic;
SIGNAL \keypad_scan_proc~0_combout\ : std_logic;
SIGNAL \key_code~0_combout\ : std_logic;
SIGNAL \key_last_code~0_combout\ : std_logic;
SIGNAL \key_valid_raw~0_combout\ : std_logic;
SIGNAL \key_valid_raw~q\ : std_logic;
SIGNAL \key_code~5_combout\ : std_logic;
SIGNAL \key_code[3]~4_combout\ : std_logic;
SIGNAL \key_last_code~3_combout\ : std_logic;
SIGNAL \key_code~3_combout\ : std_logic;
SIGNAL \key_last_code~4_combout\ : std_logic;
SIGNAL \Equal2~1_combout\ : std_logic;
SIGNAL \key_code~1_combout\ : std_logic;
SIGNAL \key_code~2_combout\ : std_logic;
SIGNAL \key_last_code~2_combout\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \key_last_code[3]~1_combout\ : std_logic;
SIGNAL \number_buffer[13]~2_combout\ : std_logic;
SIGNAL \number_buffer[4]~19_combout\ : std_logic;
SIGNAL \Mux12~4_combout\ : std_logic;
SIGNAL \Mux12~3_combout\ : std_logic;
SIGNAL \Mux12~7_combout\ : std_logic;
SIGNAL \stable_ctr[2]~0_combout\ : std_logic;
SIGNAL \stable_ctr[3]~2_combout\ : std_logic;
SIGNAL \stable_ctr~3_combout\ : std_logic;
SIGNAL \stable_ctr[2]~4_combout\ : std_logic;
SIGNAL \stable_ctr~5_combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \stable_ctr[2]~1_combout\ : std_logic;
SIGNAL \key_valid_stable~0_combout\ : std_logic;
SIGNAL \key_valid_stable~q\ : std_logic;
SIGNAL \key_prev_stable~0_combout\ : std_logic;
SIGNAL \key_prev_stable~q\ : std_logic;
SIGNAL \press_event_proc~0_combout\ : std_logic;
SIGNAL \press_event~q\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux16~2_combout\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \display_mode_control~0_combout\ : std_logic;
SIGNAL \Mux16~3_combout\ : std_logic;
SIGNAL \Mux18~4_combout\ : std_logic;
SIGNAL \Mux18~5_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \Mux18~8_combout\ : std_logic;
SIGNAL \Mux18~6_combout\ : std_logic;
SIGNAL \Mux18~7_combout\ : std_logic;
SIGNAL \digit_count~0_combout\ : std_logic;
SIGNAL \number_buffer[13]~4_combout\ : std_logic;
SIGNAL \number_buffer[13]~5_combout\ : std_logic;
SIGNAL \number_buffer[13]~6_combout\ : std_logic;
SIGNAL \Mux12~2_combout\ : std_logic;
SIGNAL \Mux12~9_combout\ : std_logic;
SIGNAL \Mux12~5_combout\ : std_logic;
SIGNAL \Mux12~6_combout\ : std_logic;
SIGNAL \Mux12~8_combout\ : std_logic;
SIGNAL \number_buffer~9_combout\ : std_logic;
SIGNAL \number_buffer~16_combout\ : std_logic;
SIGNAL \number_buffer~17_combout\ : std_logic;
SIGNAL \number_buffer~18_combout\ : std_logic;
SIGNAL \Mux14~5_combout\ : std_logic;
SIGNAL \Mux14~6_combout\ : std_logic;
SIGNAL \Mux14~7_combout\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \Mux14~4_combout\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \Mux14~9_combout\ : std_logic;
SIGNAL \Mux14~8_combout\ : std_logic;
SIGNAL \number_buffer~11_combout\ : std_logic;
SIGNAL \number_buffer~10_combout\ : std_logic;
SIGNAL \number_buffer~12_combout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \Mux13~5_combout\ : std_logic;
SIGNAL \Mux15~8_combout\ : std_logic;
SIGNAL \Mux13~6_combout\ : std_logic;
SIGNAL \Mux13~7_combout\ : std_logic;
SIGNAL \Mux13~3_combout\ : std_logic;
SIGNAL \Mux13~2_combout\ : std_logic;
SIGNAL \Mux13~4_combout\ : std_logic;
SIGNAL \Mux13~8_combout\ : std_logic;
SIGNAL \number_buffer~13_combout\ : std_logic;
SIGNAL \number_buffer~14_combout\ : std_logic;
SIGNAL \number_buffer~15_combout\ : std_logic;
SIGNAL \Mux15~6_combout\ : std_logic;
SIGNAL \Mux15~10_combout\ : std_logic;
SIGNAL \Mux15~4_combout\ : std_logic;
SIGNAL \Mux15~5_combout\ : std_logic;
SIGNAL \Mux15~9_combout\ : std_logic;
SIGNAL \Mux15~7_combout\ : std_logic;
SIGNAL \number_buffer~3_combout\ : std_logic;
SIGNAL \number_buffer~7_combout\ : std_logic;
SIGNAL \number_buffer~8_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][13]~0_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][10]~0_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][10]~1_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][9]~1_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][9]~2_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][8]~3_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][8]~2_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][7]~3_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][6]~4_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][5]~5_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][5]~4_combout\ : std_logic;
SIGNAL \Add5~1\ : std_logic;
SIGNAL \Add5~3\ : std_logic;
SIGNAL \Add5~5\ : std_logic;
SIGNAL \Add5~7\ : std_logic;
SIGNAL \Add5~9\ : std_logic;
SIGNAL \Add5~11\ : std_logic;
SIGNAL \Add5~13\ : std_logic;
SIGNAL \Add5~15\ : std_logic;
SIGNAL \Add5~17\ : std_logic;
SIGNAL \Add5~19\ : std_logic;
SIGNAL \Add5~20_combout\ : std_logic;
SIGNAL \Add5~18_combout\ : std_logic;
SIGNAL \Add5~16_combout\ : std_logic;
SIGNAL \Add5~14_combout\ : std_logic;
SIGNAL \Add5~12_combout\ : std_logic;
SIGNAL \Add5~10_combout\ : std_logic;
SIGNAL \Add6~0_combout\ : std_logic;
SIGNAL \Add5~8_combout\ : std_logic;
SIGNAL \Add5~6_combout\ : std_logic;
SIGNAL \Add6~1_combout\ : std_logic;
SIGNAL \Add5~4_combout\ : std_logic;
SIGNAL \Add6~2_combout\ : std_logic;
SIGNAL \Add5~2_combout\ : std_logic;
SIGNAL \Add6~3_combout\ : std_logic;
SIGNAL \Add5~0_combout\ : std_logic;
SIGNAL \Add6~4_combout\ : std_logic;
SIGNAL \Add7~1\ : std_logic;
SIGNAL \Add7~3\ : std_logic;
SIGNAL \Add7~5\ : std_logic;
SIGNAL \Add7~7\ : std_logic;
SIGNAL \Add7~9\ : std_logic;
SIGNAL \Add7~11\ : std_logic;
SIGNAL \Add7~13\ : std_logic;
SIGNAL \Add7~15\ : std_logic;
SIGNAL \Add7~17\ : std_logic;
SIGNAL \Add7~19\ : std_logic;
SIGNAL \Add7~21\ : std_logic;
SIGNAL \Add7~22_combout\ : std_logic;
SIGNAL \Add7~20_combout\ : std_logic;
SIGNAL \Add7~18_combout\ : std_logic;
SIGNAL \Add7~16_combout\ : std_logic;
SIGNAL \Add7~14_combout\ : std_logic;
SIGNAL \Add7~12_combout\ : std_logic;
SIGNAL \Add7~10_combout\ : std_logic;
SIGNAL \Add7~8_combout\ : std_logic;
SIGNAL \Add7~6_combout\ : std_logic;
SIGNAL \Add7~4_combout\ : std_logic;
SIGNAL \Add7~2_combout\ : std_logic;
SIGNAL \Add7~0_combout\ : std_logic;
SIGNAL \Add8~1\ : std_logic;
SIGNAL \Add8~3\ : std_logic;
SIGNAL \Add8~5\ : std_logic;
SIGNAL \Add8~7\ : std_logic;
SIGNAL \Add8~9\ : std_logic;
SIGNAL \Add8~11\ : std_logic;
SIGNAL \Add8~13\ : std_logic;
SIGNAL \Add8~15\ : std_logic;
SIGNAL \Add8~17\ : std_logic;
SIGNAL \Add8~19\ : std_logic;
SIGNAL \Add8~21\ : std_logic;
SIGNAL \Add8~23\ : std_logic;
SIGNAL \Add8~24_combout\ : std_logic;
SIGNAL \max_val~0_combout\ : std_logic;
SIGNAL \Add8~22_combout\ : std_logic;
SIGNAL \max_val~2_combout\ : std_logic;
SIGNAL \Add8~20_combout\ : std_logic;
SIGNAL \max_val~3_combout\ : std_logic;
SIGNAL \Add8~18_combout\ : std_logic;
SIGNAL \max_val~4_combout\ : std_logic;
SIGNAL \Add8~16_combout\ : std_logic;
SIGNAL \max_val~5_combout\ : std_logic;
SIGNAL \Add8~14_combout\ : std_logic;
SIGNAL \max_val~6_combout\ : std_logic;
SIGNAL \Add8~12_combout\ : std_logic;
SIGNAL \max_val~8_combout\ : std_logic;
SIGNAL \Add8~10_combout\ : std_logic;
SIGNAL \max_val~9_combout\ : std_logic;
SIGNAL \Add8~8_combout\ : std_logic;
SIGNAL \max_val~10_combout\ : std_logic;
SIGNAL \Add8~6_combout\ : std_logic;
SIGNAL \max_val~7_combout\ : std_logic;
SIGNAL \Add8~4_combout\ : std_logic;
SIGNAL \max_val~11_combout\ : std_logic;
SIGNAL \Add8~2_combout\ : std_logic;
SIGNAL \max_val~12_combout\ : std_logic;
SIGNAL \Add8~0_combout\ : std_logic;
SIGNAL \max_val~13_combout\ : std_logic;
SIGNAL \max_val~14_combout\ : std_logic;
SIGNAL \LessThan5~1_cout\ : std_logic;
SIGNAL \LessThan5~3_cout\ : std_logic;
SIGNAL \LessThan5~5_cout\ : std_logic;
SIGNAL \LessThan5~7_cout\ : std_logic;
SIGNAL \LessThan5~9_cout\ : std_logic;
SIGNAL \LessThan5~11_cout\ : std_logic;
SIGNAL \LessThan5~13_cout\ : std_logic;
SIGNAL \LessThan5~15_cout\ : std_logic;
SIGNAL \LessThan5~17_cout\ : std_logic;
SIGNAL \LessThan5~19_cout\ : std_logic;
SIGNAL \LessThan5~21_cout\ : std_logic;
SIGNAL \LessThan5~23_cout\ : std_logic;
SIGNAL \LessThan5~25_cout\ : std_logic;
SIGNAL \LessThan5~26_combout\ : std_logic;
SIGNAL \count_val[0]~8_combout\ : std_logic;
SIGNAL \count_val[0]~9\ : std_logic;
SIGNAL \count_val[1]~12_combout\ : std_logic;
SIGNAL \count_val[1]~13\ : std_logic;
SIGNAL \count_val[2]~14_combout\ : std_logic;
SIGNAL \count_val[2]~15\ : std_logic;
SIGNAL \count_val[3]~16_combout\ : std_logic;
SIGNAL \count_val[1]~10_combout\ : std_logic;
SIGNAL \count_val[3]~17\ : std_logic;
SIGNAL \count_val[4]~18_combout\ : std_logic;
SIGNAL \count_val[1]~7_combout\ : std_logic;
SIGNAL \count_val[1]~20_combout\ : std_logic;
SIGNAL \count_val[1]~11_combout\ : std_logic;
SIGNAL \Equal8~0_combout\ : std_logic;
SIGNAL \Equal8~1_combout\ : std_logic;
SIGNAL \max_val[3]~1_combout\ : std_logic;
SIGNAL \mode~0_combout\ : std_logic;
SIGNAL \mode~1_combout\ : std_logic;
SIGNAL \display_mode_reg~1_combout\ : std_logic;
SIGNAL \input_timeout[0]~20_combout\ : std_logic;
SIGNAL \LessThan8~1_combout\ : std_logic;
SIGNAL \LessThan8~0_combout\ : std_logic;
SIGNAL \LessThan8~2_combout\ : std_logic;
SIGNAL \display_mode_reg[0]~0_combout\ : std_logic;
SIGNAL \showing_input~0_combout\ : std_logic;
SIGNAL \showing_input~1_combout\ : std_logic;
SIGNAL \showing_input~q\ : std_logic;
SIGNAL \input_timeout[11]~52_combout\ : std_logic;
SIGNAL \input_timeout[0]~21\ : std_logic;
SIGNAL \input_timeout[1]~22_combout\ : std_logic;
SIGNAL \input_timeout[1]~23\ : std_logic;
SIGNAL \input_timeout[2]~24_combout\ : std_logic;
SIGNAL \input_timeout[2]~25\ : std_logic;
SIGNAL \input_timeout[3]~26_combout\ : std_logic;
SIGNAL \input_timeout[3]~27\ : std_logic;
SIGNAL \input_timeout[4]~28_combout\ : std_logic;
SIGNAL \input_timeout[4]~29\ : std_logic;
SIGNAL \input_timeout[5]~30_combout\ : std_logic;
SIGNAL \input_timeout[5]~31\ : std_logic;
SIGNAL \input_timeout[6]~32_combout\ : std_logic;
SIGNAL \input_timeout[6]~33\ : std_logic;
SIGNAL \input_timeout[7]~34_combout\ : std_logic;
SIGNAL \input_timeout[7]~35\ : std_logic;
SIGNAL \input_timeout[8]~36_combout\ : std_logic;
SIGNAL \input_timeout[8]~37\ : std_logic;
SIGNAL \input_timeout[9]~38_combout\ : std_logic;
SIGNAL \input_timeout[9]~39\ : std_logic;
SIGNAL \input_timeout[10]~40_combout\ : std_logic;
SIGNAL \input_timeout[10]~41\ : std_logic;
SIGNAL \input_timeout[11]~42_combout\ : std_logic;
SIGNAL \input_timeout[11]~43\ : std_logic;
SIGNAL \input_timeout[12]~44_combout\ : std_logic;
SIGNAL \input_timeout[12]~45\ : std_logic;
SIGNAL \input_timeout[13]~46_combout\ : std_logic;
SIGNAL \input_timeout[13]~47\ : std_logic;
SIGNAL \input_timeout[14]~48_combout\ : std_logic;
SIGNAL \input_timeout[14]~49\ : std_logic;
SIGNAL \input_timeout[15]~50_combout\ : std_logic;
SIGNAL \input_timeout[15]~51\ : std_logic;
SIGNAL \input_timeout[16]~53_combout\ : std_logic;
SIGNAL \input_timeout[16]~54\ : std_logic;
SIGNAL \input_timeout[17]~55_combout\ : std_logic;
SIGNAL \input_timeout[17]~56\ : std_logic;
SIGNAL \input_timeout[18]~57_combout\ : std_logic;
SIGNAL \input_timeout[18]~58\ : std_logic;
SIGNAL \input_timeout[19]~59_combout\ : std_logic;
SIGNAL \LessThan8~3_combout\ : std_logic;
SIGNAL \display_mode_reg[0]~2_combout\ : std_logic;
SIGNAL \display_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \min_val~0_combout\ : std_logic;
SIGNAL \min_val~2_combout\ : std_logic;
SIGNAL \min_val~3_combout\ : std_logic;
SIGNAL \min_val~4_combout\ : std_logic;
SIGNAL \min_val~5_combout\ : std_logic;
SIGNAL \min_val~6_combout\ : std_logic;
SIGNAL \min_val~8_combout\ : std_logic;
SIGNAL \min_val~9_combout\ : std_logic;
SIGNAL \min_val~10_combout\ : std_logic;
SIGNAL \min_val~7_combout\ : std_logic;
SIGNAL \min_val~11_combout\ : std_logic;
SIGNAL \min_val~12_combout\ : std_logic;
SIGNAL \min_val~13_combout\ : std_logic;
SIGNAL \min_val~14_combout\ : std_logic;
SIGNAL \LessThan4~1_cout\ : std_logic;
SIGNAL \LessThan4~3_cout\ : std_logic;
SIGNAL \LessThan4~5_cout\ : std_logic;
SIGNAL \LessThan4~7_cout\ : std_logic;
SIGNAL \LessThan4~9_cout\ : std_logic;
SIGNAL \LessThan4~11_cout\ : std_logic;
SIGNAL \LessThan4~13_cout\ : std_logic;
SIGNAL \LessThan4~15_cout\ : std_logic;
SIGNAL \LessThan4~17_cout\ : std_logic;
SIGNAL \LessThan4~19_cout\ : std_logic;
SIGNAL \LessThan4~21_cout\ : std_logic;
SIGNAL \LessThan4~23_cout\ : std_logic;
SIGNAL \LessThan4~25_cout\ : std_logic;
SIGNAL \LessThan4~26_combout\ : std_logic;
SIGNAL \min_val[1]~1_combout\ : std_logic;
SIGNAL \result_val_reg[13]~0_combout\ : std_logic;
SIGNAL \Add9~41\ : std_logic;
SIGNAL \Add9~42_combout\ : std_logic;
SIGNAL \sum_val~7_combout\ : std_logic;
SIGNAL \sum_val[5]~1_combout\ : std_logic;
SIGNAL \Add9~43\ : std_logic;
SIGNAL \Add9~44_combout\ : std_logic;
SIGNAL \sum_val~6_combout\ : std_logic;
SIGNAL \Add9~45\ : std_logic;
SIGNAL \Add9~46_combout\ : std_logic;
SIGNAL \sum_val~5_combout\ : std_logic;
SIGNAL \Add9~47\ : std_logic;
SIGNAL \Add9~48_combout\ : std_logic;
SIGNAL \sum_val~4_combout\ : std_logic;
SIGNAL \Add9~49\ : std_logic;
SIGNAL \Add9~50_combout\ : std_logic;
SIGNAL \sum_val~3_combout\ : std_logic;
SIGNAL \Add9~51\ : std_logic;
SIGNAL \Add9~52_combout\ : std_logic;
SIGNAL \sum_val~2_combout\ : std_logic;
SIGNAL \Add9~53\ : std_logic;
SIGNAL \Add9~54_combout\ : std_logic;
SIGNAL \sum_val~0_combout\ : std_logic;
SIGNAL \Add9~0_combout\ : std_logic;
SIGNAL \sum_val~28_combout\ : std_logic;
SIGNAL \Add9~1\ : std_logic;
SIGNAL \Add9~2_combout\ : std_logic;
SIGNAL \sum_val~27_combout\ : std_logic;
SIGNAL \Add9~3\ : std_logic;
SIGNAL \Add9~4_combout\ : std_logic;
SIGNAL \sum_val~26_combout\ : std_logic;
SIGNAL \Add9~5\ : std_logic;
SIGNAL \Add9~6_combout\ : std_logic;
SIGNAL \sum_val~25_combout\ : std_logic;
SIGNAL \Add9~7\ : std_logic;
SIGNAL \Add9~8_combout\ : std_logic;
SIGNAL \sum_val~24_combout\ : std_logic;
SIGNAL \Add9~9\ : std_logic;
SIGNAL \Add9~10_combout\ : std_logic;
SIGNAL \sum_val~23_combout\ : std_logic;
SIGNAL \Add9~11\ : std_logic;
SIGNAL \Add9~12_combout\ : std_logic;
SIGNAL \sum_val~22_combout\ : std_logic;
SIGNAL \Add9~13\ : std_logic;
SIGNAL \Add9~14_combout\ : std_logic;
SIGNAL \sum_val~21_combout\ : std_logic;
SIGNAL \Add9~15\ : std_logic;
SIGNAL \Add9~16_combout\ : std_logic;
SIGNAL \sum_val~20_combout\ : std_logic;
SIGNAL \Add9~17\ : std_logic;
SIGNAL \Add9~18_combout\ : std_logic;
SIGNAL \sum_val~19_combout\ : std_logic;
SIGNAL \Add9~19\ : std_logic;
SIGNAL \Add9~20_combout\ : std_logic;
SIGNAL \sum_val~18_combout\ : std_logic;
SIGNAL \Add9~21\ : std_logic;
SIGNAL \Add9~22_combout\ : std_logic;
SIGNAL \sum_val~17_combout\ : std_logic;
SIGNAL \Add9~23\ : std_logic;
SIGNAL \Add9~24_combout\ : std_logic;
SIGNAL \sum_val~15_combout\ : std_logic;
SIGNAL \Add9~25\ : std_logic;
SIGNAL \Add9~26_combout\ : std_logic;
SIGNAL \sum_val~16_combout\ : std_logic;
SIGNAL \Add9~27\ : std_logic;
SIGNAL \Add9~28_combout\ : std_logic;
SIGNAL \sum_val~14_combout\ : std_logic;
SIGNAL \Add9~29\ : std_logic;
SIGNAL \Add9~30_combout\ : std_logic;
SIGNAL \sum_val~13_combout\ : std_logic;
SIGNAL \Add9~31\ : std_logic;
SIGNAL \Add9~32_combout\ : std_logic;
SIGNAL \sum_val~12_combout\ : std_logic;
SIGNAL \Add9~33\ : std_logic;
SIGNAL \Add9~34_combout\ : std_logic;
SIGNAL \LessThan6~1_cout\ : std_logic;
SIGNAL \LessThan6~3_cout\ : std_logic;
SIGNAL \LessThan6~5_cout\ : std_logic;
SIGNAL \LessThan6~7_cout\ : std_logic;
SIGNAL \LessThan6~9_cout\ : std_logic;
SIGNAL \LessThan6~11_cout\ : std_logic;
SIGNAL \LessThan6~13_cout\ : std_logic;
SIGNAL \LessThan6~15_cout\ : std_logic;
SIGNAL \LessThan6~17_cout\ : std_logic;
SIGNAL \LessThan6~19_cout\ : std_logic;
SIGNAL \LessThan6~21_cout\ : std_logic;
SIGNAL \LessThan6~23_cout\ : std_logic;
SIGNAL \LessThan6~25_cout\ : std_logic;
SIGNAL \LessThan6~27_cout\ : std_logic;
SIGNAL \LessThan6~29_cout\ : std_logic;
SIGNAL \LessThan6~31_cout\ : std_logic;
SIGNAL \LessThan6~33_cout\ : std_logic;
SIGNAL \LessThan6~35_cout\ : std_logic;
SIGNAL \LessThan6~37_cout\ : std_logic;
SIGNAL \LessThan6~39_cout\ : std_logic;
SIGNAL \LessThan6~41_cout\ : std_logic;
SIGNAL \LessThan6~43_cout\ : std_logic;
SIGNAL \LessThan6~45_cout\ : std_logic;
SIGNAL \LessThan6~47_cout\ : std_logic;
SIGNAL \LessThan6~49_cout\ : std_logic;
SIGNAL \LessThan6~51_cout\ : std_logic;
SIGNAL \LessThan6~53_cout\ : std_logic;
SIGNAL \LessThan6~54_combout\ : std_logic;
SIGNAL \sum_val~11_combout\ : std_logic;
SIGNAL \Add9~35\ : std_logic;
SIGNAL \Add9~36_combout\ : std_logic;
SIGNAL \sum_val~10_combout\ : std_logic;
SIGNAL \Add9~37\ : std_logic;
SIGNAL \Add9~38_combout\ : std_logic;
SIGNAL \sum_val~9_combout\ : std_logic;
SIGNAL \Add9~39\ : std_logic;
SIGNAL \Add9~40_combout\ : std_logic;
SIGNAL \sum_val~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|selnose[58]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[7]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[7]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|selnose[29]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[12]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[14]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[13]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[19]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[80]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[79]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[88]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[88]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[87]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[86]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[84]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[93]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[91]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ : std_logic;
SIGNAL \LessThan9~10_combout\ : std_logic;
SIGNAL \LessThan9~4_combout\ : std_logic;
SIGNAL \LessThan9~5_combout\ : std_logic;
SIGNAL \LessThan9~6_combout\ : std_logic;
SIGNAL \LessThan9~13_combout\ : std_logic;
SIGNAL \LessThan9~12_combout\ : std_logic;
SIGNAL \LessThan9~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[98]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[96]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[106]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[106]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[104]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[103]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[111]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[109]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[108]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[116]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[115]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[124]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[124]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[123]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[121]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[120]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[129]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[134]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[133]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ : std_logic;
SIGNAL \LessThan9~8_combout\ : std_logic;
SIGNAL \LessThan9~9_combout\ : std_logic;
SIGNAL \LessThan9~11_combout\ : std_logic;
SIGNAL \result_val_reg~17_combout\ : std_logic;
SIGNAL \mode~2_combout\ : std_logic;
SIGNAL \display_mode_reg~4_combout\ : std_logic;
SIGNAL \result_val_reg[6]~18_combout\ : std_logic;
SIGNAL \result_val_reg[12]~1_combout\ : std_logic;
SIGNAL \result_val_reg~19_combout\ : std_logic;
SIGNAL \result_val_reg[11]~2_combout\ : std_logic;
SIGNAL \result_val_reg~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~55_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~54_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~58_combout\ : std_logic;
SIGNAL \result_val_reg[9]~4_combout\ : std_logic;
SIGNAL \result_val_reg~22_combout\ : std_logic;
SIGNAL \result_val_reg[10]~3_combout\ : std_logic;
SIGNAL \result_val_reg~21_combout\ : std_logic;
SIGNAL \result_val_reg[8]~5_combout\ : std_logic;
SIGNAL \result_val_reg~23_combout\ : std_logic;
SIGNAL \result_val_reg~25_combout\ : std_logic;
SIGNAL \result_val_reg~24_combout\ : std_logic;
SIGNAL \result_val_reg~26_combout\ : std_logic;
SIGNAL \result_val_reg~43_combout\ : std_logic;
SIGNAL \result_val_reg[5]~8_combout\ : std_logic;
SIGNAL \result_val_reg~29_combout\ : std_logic;
SIGNAL \result_val_reg[6]~7_combout\ : std_logic;
SIGNAL \result_val_reg~28_combout\ : std_logic;
SIGNAL \result_val_reg[7]~6_combout\ : std_logic;
SIGNAL \result_val_reg~27_combout\ : std_logic;
SIGNAL \LessThan10~0_combout\ : std_logic;
SIGNAL \LessThan10~1_combout\ : std_logic;
SIGNAL \LessThan10~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~60_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~61_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[23]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[23]~107_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~108_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~64_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~109_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~65_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~110_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~111_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~68_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~69_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~112_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~71_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~70_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~72_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~113_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~114_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~115_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~116_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~117_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~118_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[35]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[35]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~119_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~120_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[41]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[41]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[47]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[47]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~124_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~127_combout\ : std_logic;
SIGNAL \result_val_reg~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[142]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[142]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[140]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[139]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[138]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ : std_logic;
SIGNAL \result_val_reg~30_combout\ : std_logic;
SIGNAL \result_val_reg~32_combout\ : std_logic;
SIGNAL \result_val_reg~44_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~97_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~98_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~130_combout\ : std_logic;
SIGNAL \result_val_reg~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[148]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[148]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[147]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[146]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[145]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[144]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ : std_logic;
SIGNAL \result_val_reg~33_combout\ : std_logic;
SIGNAL \result_val_reg~35_combout\ : std_logic;
SIGNAL \result_val_reg~45_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[55]~100_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[55]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[63]~131_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[63]~102_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~132_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~103_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~133_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~104_combout\ : std_logic;
SIGNAL \result_val_reg~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[154]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[154]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[153]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[152]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[151]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[150]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ : std_logic;
SIGNAL \result_val_reg~36_combout\ : std_logic;
SIGNAL \result_val_reg~38_combout\ : std_logic;
SIGNAL \result_val_reg~46_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~105_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~106_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~252_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~253_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~254_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~300_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~301_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~302_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~303_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~255_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~256_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~257_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~258_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~259_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~260_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~261_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~304_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~262_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~263_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~264_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~265_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~266_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~267_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~268_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~269_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~305_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~270_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~271_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~272_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~273_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~274_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~275_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~276_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~277_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~278_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~306_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~279_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~280_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~281_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~282_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~283_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~284_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~285_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~286_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~287_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~288_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[155]~307_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~234_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~289_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~235_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~290_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~291_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~236_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~292_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~237_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~293_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~238_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~294_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~239_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~295_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~240_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[173]~296_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[173]~241_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~297_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~242_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~243_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~298_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~299_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~244_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~308_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~245_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~247_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~246_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[182]~248_combout\ : std_logic;
SIGNAL \result_val_reg~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[160]~157_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[160]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[159]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[158]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[157]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[156]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\ : std_logic;
SIGNAL \result_val_reg~40_combout\ : std_logic;
SIGNAL \result_val_reg~41_combout\ : std_logic;
SIGNAL \result_val_reg~42_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~150_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~151_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~152_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~153_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~155_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~154_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~156_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~157_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~323_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~158_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~159_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~252_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~253_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~160_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~161_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~254_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~163_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~162_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~255_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~164_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~165_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~256_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~166_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~257_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~258_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~167_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~259_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~168_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~169_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~170_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~171_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~260_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~172_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~261_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~173_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~262_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~174_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~263_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~264_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~175_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~176_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~265_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~178_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~177_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~266_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~179_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~267_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~180_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~181_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~268_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~182_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~269_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~183_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~270_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~184_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~271_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~272_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~185_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~187_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~186_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~188_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~274_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~189_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~190_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~275_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~276_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~191_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~192_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~277_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~278_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~193_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~279_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~194_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~280_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~195_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~196_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~197_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~281_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~198_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~199_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~282_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~283_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~200_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~201_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~284_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~202_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~285_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~203_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~286_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~204_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~287_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~205_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~289_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~206_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~208_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~207_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~290_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~291_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~292_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~293_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~294_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~295_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~296_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~216_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~297_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~298_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~217_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~299_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~218_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~220_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~219_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~300_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~221_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~222_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~301_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~223_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~302_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~303_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~224_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~225_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~304_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~305_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~226_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~227_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~306_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~228_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~307_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~308_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~229_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~230_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~309_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[155]~231_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[155]~310_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~233_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~232_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~311_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~234_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~312_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~235_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~236_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~313_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~314_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~237_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~315_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~238_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~239_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~316_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~240_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~317_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[173]~241_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[173]~318_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~319_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~242_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~320_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~243_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~321_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~244_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~245_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~322_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~247_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~246_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[182]~248_combout\ : std_logic;
SIGNAL \display_bcd[0]~feeder_combout\ : std_logic;
SIGNAL \scan_cnt~3_combout\ : std_logic;
SIGNAL \refresh_counter[0]~16_combout\ : std_logic;
SIGNAL \refresh_counter[0]~17\ : std_logic;
SIGNAL \refresh_counter[1]~18_combout\ : std_logic;
SIGNAL \refresh_counter[1]~19\ : std_logic;
SIGNAL \refresh_counter[2]~20_combout\ : std_logic;
SIGNAL \refresh_counter[2]~21\ : std_logic;
SIGNAL \refresh_counter[3]~22_combout\ : std_logic;
SIGNAL \refresh_counter[3]~23\ : std_logic;
SIGNAL \refresh_counter[4]~24_combout\ : std_logic;
SIGNAL \refresh_counter[4]~25\ : std_logic;
SIGNAL \refresh_counter[5]~26_combout\ : std_logic;
SIGNAL \refresh_counter[5]~27\ : std_logic;
SIGNAL \refresh_counter[6]~28_combout\ : std_logic;
SIGNAL \refresh_counter[6]~29\ : std_logic;
SIGNAL \refresh_counter[7]~30_combout\ : std_logic;
SIGNAL \refresh_counter[7]~31\ : std_logic;
SIGNAL \refresh_counter[8]~32_combout\ : std_logic;
SIGNAL \refresh_counter[8]~33\ : std_logic;
SIGNAL \refresh_counter[9]~34_combout\ : std_logic;
SIGNAL \refresh_counter[9]~35\ : std_logic;
SIGNAL \refresh_counter[10]~36_combout\ : std_logic;
SIGNAL \refresh_counter[10]~37\ : std_logic;
SIGNAL \refresh_counter[11]~38_combout\ : std_logic;
SIGNAL \refresh_counter[11]~39\ : std_logic;
SIGNAL \refresh_counter[12]~40_combout\ : std_logic;
SIGNAL \refresh_counter[12]~41\ : std_logic;
SIGNAL \refresh_counter[13]~42_combout\ : std_logic;
SIGNAL \refresh_counter[13]~43\ : std_logic;
SIGNAL \refresh_counter[14]~44_combout\ : std_logic;
SIGNAL \refresh_counter[14]~45\ : std_logic;
SIGNAL \refresh_counter[15]~46_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \display_refresh_tick~q\ : std_logic;
SIGNAL \scan_cnt[0]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~84_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~85_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~86_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~87_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[31]~88_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[31]~89_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~90_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~91_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[38]~132_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[38]~92_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[37]~133_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[37]~93_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[36]~94_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[36]~134_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[35]~96_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[35]~95_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[40]~100_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[43]~122_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[43]~97_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[42]~123_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[42]~98_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[41]~99_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[41]~135_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[46]~136_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[48]~124_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[48]~102_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[47]~103_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[47]~125_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[46]~104_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[45]~106_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[45]~105_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[52]~127_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[52]~108_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[51]~137_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[51]~109_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[50]~110_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[50]~111_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[53]~126_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[53]~107_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[58]~112_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[58]~128_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[57]~113_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[57]~129_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[56]~138_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[56]~114_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[55]~115_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[55]~116_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[63]~130_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[63]~117_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[62]~131_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[62]~118_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[61]~119_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[61]~139_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[60]~121_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[150]~159_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[149]~160_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[148]~161_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[147]~162_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[146]~163_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[144]~186_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[141]~189_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[165]~165_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[164]~166_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[163]~167_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[162]~168_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[161]~169_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[160]~170_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[159]~171_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[158]~172_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[157]~173_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[156]~174_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[155]~190_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[180]~175_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[180]~141_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[179]~142_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[179]~176_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[178]~143_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[178]~177_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[177]~144_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[177]~178_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[176]~179_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[176]~145_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[175]~180_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[175]~146_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[174]~147_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[174]~181_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[173]~182_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[173]~148_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[172]~149_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[172]~183_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[171]~184_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[171]~150_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[170]~151_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[170]~185_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[169]~191_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[169]~152_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[168]~154_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[168]~153_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[182]~155_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[48]~49_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[48]~48_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[47]~50_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[47]~51_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[46]~52_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[46]~53_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[45]~55_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[45]~54_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[53]~75_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[53]~56_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[52]~76_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[52]~57_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[51]~77_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[51]~58_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[50]~59_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[50]~60_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[56]~63_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[56]~78_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[55]~65_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[55]~64_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[58]~61_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[58]~71_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[63]~66_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[63]~73_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[62]~74_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[62]~67_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[61]~79_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[61]~68_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[60]~69_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[60]~70_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[180]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[179]~1_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[178]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[177]~3_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[176]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[175]~5_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[174]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[173]~7_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[172]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[171]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[171]~9_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[170]~12_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[170]~11_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[169]~14_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[169]~13_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[168]~15_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[168]~16_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[182]~17_combout\ : std_logic;
SIGNAL \scan_cnt~1_combout\ : std_logic;
SIGNAL \Mux99~0_combout\ : std_logic;
SIGNAL \Mux99~1_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[185]~20_combout\ : std_logic;
SIGNAL \display_bcd[15]~feeder_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[185]~158_combout\ : std_logic;
SIGNAL \display_bcd[11]~feeder_combout\ : std_logic;
SIGNAL \Mux96~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[185]~251_combout\ : std_logic;
SIGNAL \display_bcd[7]~feeder_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[185]~251_combout\ : std_logic;
SIGNAL \display_bcd[3]~feeder_combout\ : std_logic;
SIGNAL \Mux96~1_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ : std_logic;
SIGNAL \display_bcd[9]~feeder_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ : std_logic;
SIGNAL \display_bcd[5]~feeder_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[183]~18_combout\ : std_logic;
SIGNAL \display_bcd[13]~feeder_combout\ : std_logic;
SIGNAL \Mux98~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[183]~249_combout\ : std_logic;
SIGNAL \display_bcd[1]~feeder_combout\ : std_logic;
SIGNAL \Mux98~1_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\ : std_logic;
SIGNAL \display_bcd[6]~feeder_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[184]~19_combout\ : std_logic;
SIGNAL \display_bcd[14]~feeder_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[184]~157_combout\ : std_logic;
SIGNAL \display_bcd[10]~feeder_combout\ : std_logic;
SIGNAL \Mux97~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\ : std_logic;
SIGNAL \display_bcd[2]~feeder_combout\ : std_logic;
SIGNAL \Mux97~1_combout\ : std_logic;
SIGNAL \Mux106~0_combout\ : std_logic;
SIGNAL \seg[0]~reg0feeder_combout\ : std_logic;
SIGNAL \seg[0]~reg0_q\ : std_logic;
SIGNAL \Mux105~0_combout\ : std_logic;
SIGNAL \seg[1]~reg0feeder_combout\ : std_logic;
SIGNAL \seg[1]~reg0_q\ : std_logic;
SIGNAL \Mux104~0_combout\ : std_logic;
SIGNAL \seg[2]~reg0feeder_combout\ : std_logic;
SIGNAL \seg[2]~reg0_q\ : std_logic;
SIGNAL \Mux103~0_combout\ : std_logic;
SIGNAL \seg[3]~reg0feeder_combout\ : std_logic;
SIGNAL \seg[3]~reg0_q\ : std_logic;
SIGNAL \Mux102~0_combout\ : std_logic;
SIGNAL \seg[4]~reg0feeder_combout\ : std_logic;
SIGNAL \seg[4]~reg0_q\ : std_logic;
SIGNAL \Mux101~0_combout\ : std_logic;
SIGNAL \seg[5]~reg0feeder_combout\ : std_logic;
SIGNAL \seg[5]~reg0_q\ : std_logic;
SIGNAL \Mux100~0_combout\ : std_logic;
SIGNAL \seg[6]~reg0feeder_combout\ : std_logic;
SIGNAL \seg[6]~reg0_q\ : std_logic;
SIGNAL \Mux110~0_combout\ : std_logic;
SIGNAL \an[0]~reg0_q\ : std_logic;
SIGNAL \Mux109~0_combout\ : std_logic;
SIGNAL \an[1]~reg0_q\ : std_logic;
SIGNAL \Mux108~0_combout\ : std_logic;
SIGNAL \an[2]~reg0_q\ : std_logic;
SIGNAL \scan_cnt~0_combout\ : std_logic;
SIGNAL \an[3]~reg0_q\ : std_logic;
SIGNAL count_val : std_logic_vector(4 DOWNTO 0);
SIGNAL sum_val : std_logic_vector(27 DOWNTO 0);
SIGNAL key_code : std_logic_vector(3 DOWNTO 0);
SIGNAL mode : std_logic_vector(1 DOWNTO 0);
SIGNAL min_val : std_logic_vector(13 DOWNTO 0);
SIGNAL result_val_reg : std_logic_vector(13 DOWNTO 0);
SIGNAL display_mode_reg : std_logic_vector(1 DOWNTO 0);
SIGNAL clk_div : std_logic_vector(23 DOWNTO 0);
SIGNAL number_buffer : std_logic_vector(15 DOWNTO 0);
SIGNAL stable_ctr : std_logic_vector(3 DOWNTO 0);
SIGNAL input_timeout : std_logic_vector(19 DOWNTO 0);
SIGNAL digit_count : std_logic_vector(2 DOWNTO 0);
SIGNAL refresh_counter : std_logic_vector(15 DOWNTO 0);
SIGNAL scan_cnt : std_logic_vector(1 DOWNTO 0);
SIGNAL key_last_code : std_logic_vector(3 DOWNTO 0);
SIGNAL display_bcd : std_logic_vector(15 DOWNTO 0);
SIGNAL max_val : std_logic_vector(13 DOWNTO 0);
SIGNAL cols_reg : std_logic_vector(3 DOWNTO 0);
SIGNAL col_index : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_showing_input~q\ : std_logic;
SIGNAL ALT_INV_cols_reg : std_logic_vector(3 DOWNTO 0);

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_rows <= rows;
cols <= ww_cols;
seg <= ww_seg;
an <= ww_an;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\ALT_INV_showing_input~q\ <= NOT \showing_input~q\;
ALT_INV_cols_reg(3) <= NOT cols_reg(3);
ALT_INV_cols_reg(2) <= NOT cols_reg(2);
ALT_INV_cols_reg(1) <= NOT cols_reg(1);
ALT_INV_cols_reg(0) <= NOT cols_reg(0);

-- Location: IOOBUF_X25_Y0_N2
\cols[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_cols_reg(0),
	devoe => ww_devoe,
	o => \cols[0]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\cols[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_cols_reg(1),
	devoe => ww_devoe,
	o => \cols[1]~output_o\);

-- Location: IOOBUF_X28_Y0_N2
\cols[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_cols_reg(2),
	devoe => ww_devoe,
	o => \cols[2]~output_o\);

-- Location: IOOBUF_X30_Y0_N23
\cols[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_cols_reg(3),
	devoe => ww_devoe,
	o => \cols[3]~output_o\);

-- Location: IOOBUF_X16_Y24_N16
\seg[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg[0]~reg0_q\,
	devoe => ww_devoe,
	o => \seg[0]~output_o\);

-- Location: IOOBUF_X23_Y24_N16
\seg[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg[1]~reg0_q\,
	devoe => ww_devoe,
	o => \seg[1]~output_o\);

-- Location: IOOBUF_X18_Y24_N23
\seg[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg[2]~reg0_q\,
	devoe => ww_devoe,
	o => \seg[2]~output_o\);

-- Location: IOOBUF_X16_Y24_N23
\seg[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg[3]~reg0_q\,
	devoe => ww_devoe,
	o => \seg[3]~output_o\);

-- Location: IOOBUF_X13_Y24_N16
\seg[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg[4]~reg0_q\,
	devoe => ww_devoe,
	o => \seg[4]~output_o\);

-- Location: IOOBUF_X16_Y24_N2
\seg[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg[5]~reg0_q\,
	devoe => ww_devoe,
	o => \seg[5]~output_o\);

-- Location: IOOBUF_X18_Y24_N16
\seg[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg[6]~reg0_q\,
	devoe => ww_devoe,
	o => \seg[6]~output_o\);

-- Location: IOOBUF_X13_Y24_N23
\an[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \an[0]~reg0_q\,
	devoe => ww_devoe,
	o => \an[0]~output_o\);

-- Location: IOOBUF_X11_Y24_N16
\an[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \an[1]~reg0_q\,
	devoe => ww_devoe,
	o => \an[1]~output_o\);

-- Location: IOOBUF_X9_Y24_N9
\an[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \an[2]~reg0_q\,
	devoe => ww_devoe,
	o => \an[2]~output_o\);

-- Location: IOOBUF_X7_Y24_N2
\an[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \an[3]~reg0_q\,
	devoe => ww_devoe,
	o => \an[3]~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X34_Y12_N22
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: LCCOMB_X30_Y14_N10
\col_index~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \col_index~2_combout\ = (!\reset~input_o\ & !col_index(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => col_index(0),
	combout => \col_index~2_combout\);

-- Location: LCCOMB_X30_Y14_N14
\clk_div[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[0]~18_combout\ = clk_div(0) $ (VCC)
-- \clk_div[0]~19\ = CARRY(clk_div(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => clk_div(0),
	datad => VCC,
	combout => \clk_div[0]~18_combout\,
	cout => \clk_div[0]~19\);

-- Location: FF_X30_Y14_N15
\clk_div[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[0]~18_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(0));

-- Location: LCCOMB_X30_Y14_N16
\clk_div[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[1]~20_combout\ = (clk_div(1) & (!\clk_div[0]~19\)) # (!clk_div(1) & ((\clk_div[0]~19\) # (GND)))
-- \clk_div[1]~21\ = CARRY((!\clk_div[0]~19\) # (!clk_div(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(1),
	datad => VCC,
	cin => \clk_div[0]~19\,
	combout => \clk_div[1]~20_combout\,
	cout => \clk_div[1]~21\);

-- Location: FF_X30_Y14_N17
\clk_div[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[1]~20_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(1));

-- Location: LCCOMB_X30_Y14_N18
\clk_div[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[2]~22_combout\ = (clk_div(2) & (\clk_div[1]~21\ $ (GND))) # (!clk_div(2) & (!\clk_div[1]~21\ & VCC))
-- \clk_div[2]~23\ = CARRY((clk_div(2) & !\clk_div[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(2),
	datad => VCC,
	cin => \clk_div[1]~21\,
	combout => \clk_div[2]~22_combout\,
	cout => \clk_div[2]~23\);

-- Location: FF_X30_Y14_N19
\clk_div[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[2]~22_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(2));

-- Location: LCCOMB_X30_Y14_N20
\clk_div[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[3]~24_combout\ = (clk_div(3) & (!\clk_div[2]~23\)) # (!clk_div(3) & ((\clk_div[2]~23\) # (GND)))
-- \clk_div[3]~25\ = CARRY((!\clk_div[2]~23\) # (!clk_div(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(3),
	datad => VCC,
	cin => \clk_div[2]~23\,
	combout => \clk_div[3]~24_combout\,
	cout => \clk_div[3]~25\);

-- Location: FF_X30_Y14_N21
\clk_div[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[3]~24_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(3));

-- Location: LCCOMB_X30_Y14_N22
\clk_div[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[4]~26_combout\ = (clk_div(4) & (\clk_div[3]~25\ $ (GND))) # (!clk_div(4) & (!\clk_div[3]~25\ & VCC))
-- \clk_div[4]~27\ = CARRY((clk_div(4) & !\clk_div[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(4),
	datad => VCC,
	cin => \clk_div[3]~25\,
	combout => \clk_div[4]~26_combout\,
	cout => \clk_div[4]~27\);

-- Location: FF_X30_Y14_N23
\clk_div[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[4]~26_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(4));

-- Location: LCCOMB_X30_Y14_N24
\clk_div[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[5]~28_combout\ = (clk_div(5) & (!\clk_div[4]~27\)) # (!clk_div(5) & ((\clk_div[4]~27\) # (GND)))
-- \clk_div[5]~29\ = CARRY((!\clk_div[4]~27\) # (!clk_div(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(5),
	datad => VCC,
	cin => \clk_div[4]~27\,
	combout => \clk_div[5]~28_combout\,
	cout => \clk_div[5]~29\);

-- Location: FF_X30_Y14_N25
\clk_div[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[5]~28_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(5));

-- Location: LCCOMB_X30_Y14_N26
\clk_div[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[6]~30_combout\ = (clk_div(6) & (\clk_div[5]~29\ $ (GND))) # (!clk_div(6) & (!\clk_div[5]~29\ & VCC))
-- \clk_div[6]~31\ = CARRY((clk_div(6) & !\clk_div[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(6),
	datad => VCC,
	cin => \clk_div[5]~29\,
	combout => \clk_div[6]~30_combout\,
	cout => \clk_div[6]~31\);

-- Location: FF_X30_Y14_N27
\clk_div[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[6]~30_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(6));

-- Location: LCCOMB_X30_Y14_N28
\clk_div[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[7]~32_combout\ = (clk_div(7) & (!\clk_div[6]~31\)) # (!clk_div(7) & ((\clk_div[6]~31\) # (GND)))
-- \clk_div[7]~33\ = CARRY((!\clk_div[6]~31\) # (!clk_div(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(7),
	datad => VCC,
	cin => \clk_div[6]~31\,
	combout => \clk_div[7]~32_combout\,
	cout => \clk_div[7]~33\);

-- Location: FF_X30_Y14_N29
\clk_div[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[7]~32_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(7));

-- Location: LCCOMB_X30_Y14_N30
\clk_div[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[8]~34_combout\ = (clk_div(8) & (\clk_div[7]~33\ $ (GND))) # (!clk_div(8) & (!\clk_div[7]~33\ & VCC))
-- \clk_div[8]~35\ = CARRY((clk_div(8) & !\clk_div[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(8),
	datad => VCC,
	cin => \clk_div[7]~33\,
	combout => \clk_div[8]~34_combout\,
	cout => \clk_div[8]~35\);

-- Location: FF_X30_Y14_N31
\clk_div[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[8]~34_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(8));

-- Location: LCCOMB_X30_Y13_N0
\clk_div[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[9]~36_combout\ = (clk_div(9) & (!\clk_div[8]~35\)) # (!clk_div(9) & ((\clk_div[8]~35\) # (GND)))
-- \clk_div[9]~37\ = CARRY((!\clk_div[8]~35\) # (!clk_div(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(9),
	datad => VCC,
	cin => \clk_div[8]~35\,
	combout => \clk_div[9]~36_combout\,
	cout => \clk_div[9]~37\);

-- Location: FF_X30_Y13_N1
\clk_div[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[9]~36_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(9));

-- Location: LCCOMB_X30_Y13_N2
\clk_div[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[10]~38_combout\ = (clk_div(10) & (\clk_div[9]~37\ $ (GND))) # (!clk_div(10) & (!\clk_div[9]~37\ & VCC))
-- \clk_div[10]~39\ = CARRY((clk_div(10) & !\clk_div[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(10),
	datad => VCC,
	cin => \clk_div[9]~37\,
	combout => \clk_div[10]~38_combout\,
	cout => \clk_div[10]~39\);

-- Location: FF_X30_Y13_N3
\clk_div[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[10]~38_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(10));

-- Location: LCCOMB_X30_Y13_N4
\clk_div[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[11]~40_combout\ = (clk_div(11) & (!\clk_div[10]~39\)) # (!clk_div(11) & ((\clk_div[10]~39\) # (GND)))
-- \clk_div[11]~41\ = CARRY((!\clk_div[10]~39\) # (!clk_div(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(11),
	datad => VCC,
	cin => \clk_div[10]~39\,
	combout => \clk_div[11]~40_combout\,
	cout => \clk_div[11]~41\);

-- Location: FF_X30_Y13_N5
\clk_div[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[11]~40_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(11));

-- Location: LCCOMB_X30_Y13_N6
\clk_div[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[12]~42_combout\ = (clk_div(12) & (\clk_div[11]~41\ $ (GND))) # (!clk_div(12) & (!\clk_div[11]~41\ & VCC))
-- \clk_div[12]~43\ = CARRY((clk_div(12) & !\clk_div[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(12),
	datad => VCC,
	cin => \clk_div[11]~41\,
	combout => \clk_div[12]~42_combout\,
	cout => \clk_div[12]~43\);

-- Location: FF_X30_Y13_N7
\clk_div[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[12]~42_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(12));

-- Location: LCCOMB_X30_Y13_N8
\clk_div[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[13]~44_combout\ = (clk_div(13) & (!\clk_div[12]~43\)) # (!clk_div(13) & ((\clk_div[12]~43\) # (GND)))
-- \clk_div[13]~45\ = CARRY((!\clk_div[12]~43\) # (!clk_div(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(13),
	datad => VCC,
	cin => \clk_div[12]~43\,
	combout => \clk_div[13]~44_combout\,
	cout => \clk_div[13]~45\);

-- Location: FF_X30_Y13_N9
\clk_div[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[13]~44_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(13));

-- Location: LCCOMB_X30_Y13_N10
\clk_div[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[14]~46_combout\ = (clk_div(14) & (\clk_div[13]~45\ $ (GND))) # (!clk_div(14) & (!\clk_div[13]~45\ & VCC))
-- \clk_div[14]~47\ = CARRY((clk_div(14) & !\clk_div[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(14),
	datad => VCC,
	cin => \clk_div[13]~45\,
	combout => \clk_div[14]~46_combout\,
	cout => \clk_div[14]~47\);

-- Location: FF_X30_Y13_N11
\clk_div[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[14]~46_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(14));

-- Location: LCCOMB_X30_Y13_N12
\clk_div[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[15]~48_combout\ = (clk_div(15) & (!\clk_div[14]~47\)) # (!clk_div(15) & ((\clk_div[14]~47\) # (GND)))
-- \clk_div[15]~49\ = CARRY((!\clk_div[14]~47\) # (!clk_div(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(15),
	datad => VCC,
	cin => \clk_div[14]~47\,
	combout => \clk_div[15]~48_combout\,
	cout => \clk_div[15]~49\);

-- Location: FF_X30_Y13_N13
\clk_div[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[15]~48_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(15));

-- Location: LCCOMB_X30_Y13_N14
\clk_div[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[16]~50_combout\ = (clk_div(16) & (\clk_div[15]~49\ $ (GND))) # (!clk_div(16) & (!\clk_div[15]~49\ & VCC))
-- \clk_div[16]~51\ = CARRY((clk_div(16) & !\clk_div[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(16),
	datad => VCC,
	cin => \clk_div[15]~49\,
	combout => \clk_div[16]~50_combout\,
	cout => \clk_div[16]~51\);

-- Location: FF_X30_Y13_N15
\clk_div[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[16]~50_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(16));

-- Location: LCCOMB_X30_Y13_N16
\clk_div[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div[17]~52_combout\ = \clk_div[16]~51\ $ (clk_div(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => clk_div(17),
	cin => \clk_div[16]~51\,
	combout => \clk_div[17]~52_combout\);

-- Location: FF_X30_Y13_N17
\clk_div[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div[17]~52_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(17));

-- Location: LCCOMB_X30_Y13_N26
\div17_prev~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \div17_prev~0_combout\ = (!\reset~input_o\ & clk_div(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => clk_div(17),
	combout => \div17_prev~0_combout\);

-- Location: FF_X30_Y13_N27
div17_prev : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \div17_prev~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div17_prev~q\);

-- Location: LCCOMB_X30_Y13_N24
\col_index[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \col_index[1]~1_combout\ = (\reset~input_o\) # ((!\div17_prev~q\ & clk_div(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div17_prev~q\,
	datac => \reset~input_o\,
	datad => clk_div(17),
	combout => \col_index[1]~1_combout\);

-- Location: FF_X30_Y14_N11
\col_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \col_index~2_combout\,
	ena => \col_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => col_index(0));

-- Location: LCCOMB_X30_Y14_N4
\col_index~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \col_index~0_combout\ = col_index(1) $ (col_index(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => col_index(1),
	datad => col_index(0),
	combout => \col_index~0_combout\);

-- Location: FF_X30_Y14_N5
\col_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \col_index~0_combout\,
	sclr => \reset~input_o\,
	ena => \col_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => col_index(1));

-- Location: LCCOMB_X30_Y14_N6
\cols_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cols_reg~0_combout\ = (!col_index(0) & (!\reset~input_o\ & !col_index(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => col_index(0),
	datab => \reset~input_o\,
	datac => col_index(1),
	combout => \cols_reg~0_combout\);

-- Location: FF_X30_Y14_N7
\cols_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cols_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cols_reg(0));

-- Location: LCCOMB_X30_Y14_N12
\cols_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cols_reg~1_combout\ = (!\reset~input_o\ & (!col_index(1) & col_index(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => col_index(1),
	datad => col_index(0),
	combout => \cols_reg~1_combout\);

-- Location: FF_X30_Y14_N13
\cols_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cols_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cols_reg(1));

-- Location: LCCOMB_X30_Y14_N2
\cols_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cols_reg~2_combout\ = (!col_index(0) & (!\reset~input_o\ & col_index(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => col_index(0),
	datab => \reset~input_o\,
	datac => col_index(1),
	combout => \cols_reg~2_combout\);

-- Location: FF_X30_Y14_N3
\cols_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cols_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cols_reg(2));

-- Location: LCCOMB_X30_Y14_N8
\cols_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cols_reg~3_combout\ = (!\reset~input_o\ & (col_index(1) & col_index(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => col_index(1),
	datad => col_index(0),
	combout => \cols_reg~3_combout\);

-- Location: FF_X30_Y14_N9
\cols_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cols_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cols_reg(3));

-- Location: IOIBUF_X0_Y6_N15
\rows[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rows(1),
	o => \rows[1]~input_o\);

-- Location: IOIBUF_X0_Y7_N1
\rows[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rows(0),
	o => \rows[0]~input_o\);

-- Location: IOIBUF_X0_Y6_N22
\rows[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rows(2),
	o => \rows[2]~input_o\);

-- Location: IOIBUF_X0_Y5_N15
\rows[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rows(3),
	o => \rows[3]~input_o\);

-- Location: LCCOMB_X21_Y20_N20
\keypad_scan_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \keypad_scan_proc~0_combout\ = (((!\rows[1]~input_o\) # (!\rows[3]~input_o\)) # (!\rows[0]~input_o\)) # (!\rows[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rows[2]~input_o\,
	datab => \rows[0]~input_o\,
	datac => \rows[3]~input_o\,
	datad => \rows[1]~input_o\,
	combout => \keypad_scan_proc~0_combout\);

-- Location: LCCOMB_X21_Y20_N8
\key_code~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_code~0_combout\ = (\rows[1]~input_o\ & (\rows[0]~input_o\ & ((key_code(1)) # (\keypad_scan_proc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rows[1]~input_o\,
	datab => \rows[0]~input_o\,
	datac => key_code(1),
	datad => \keypad_scan_proc~0_combout\,
	combout => \key_code~0_combout\);

-- Location: FF_X21_Y20_N9
\key_code[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_code~0_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => key_code(1));

-- Location: LCCOMB_X22_Y20_N12
\key_last_code~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_last_code~0_combout\ = (!\reset~input_o\ & key_code(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => key_code(1),
	combout => \key_last_code~0_combout\);

-- Location: LCCOMB_X21_Y20_N22
\key_valid_raw~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_valid_raw~0_combout\ = (!\reset~input_o\ & \keypad_scan_proc~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \keypad_scan_proc~0_combout\,
	combout => \key_valid_raw~0_combout\);

-- Location: FF_X21_Y20_N23
key_valid_raw : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_valid_raw~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key_valid_raw~q\);

-- Location: LCCOMB_X22_Y20_N22
\key_code~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_code~5_combout\ = (!\reset~input_o\ & col_index(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => col_index(0),
	combout => \key_code~5_combout\);

-- Location: LCCOMB_X21_Y20_N24
\key_code[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_code[3]~4_combout\ = (\reset~input_o\) # (\keypad_scan_proc~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \keypad_scan_proc~0_combout\,
	combout => \key_code[3]~4_combout\);

-- Location: FF_X22_Y20_N23
\key_code[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_code~5_combout\,
	ena => \key_code[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => key_code(2));

-- Location: LCCOMB_X22_Y20_N28
\key_last_code~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_last_code~3_combout\ = (!\reset~input_o\ & key_code(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => key_code(2),
	combout => \key_last_code~3_combout\);

-- Location: FF_X22_Y20_N29
\key_last_code[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_last_code~3_combout\,
	ena => \key_last_code[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => key_last_code(2));

-- Location: LCCOMB_X22_Y20_N4
\key_code~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_code~3_combout\ = (!\reset~input_o\ & col_index(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => col_index(1),
	combout => \key_code~3_combout\);

-- Location: FF_X22_Y20_N5
\key_code[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_code~3_combout\,
	ena => \key_code[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => key_code(3));

-- Location: LCCOMB_X22_Y20_N26
\key_last_code~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_last_code~4_combout\ = (!\reset~input_o\ & key_code(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => key_code(3),
	combout => \key_last_code~4_combout\);

-- Location: FF_X22_Y20_N27
\key_last_code[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_last_code~4_combout\,
	ena => \key_last_code[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => key_last_code(3));

-- Location: LCCOMB_X22_Y20_N0
\Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~1_combout\ = (key_code(2) & (key_last_code(2) & (key_code(3) $ (!key_last_code(3))))) # (!key_code(2) & (!key_last_code(2) & (key_code(3) $ (!key_last_code(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_code(2),
	datab => key_last_code(2),
	datac => key_code(3),
	datad => key_last_code(3),
	combout => \Equal2~1_combout\);

-- Location: LCCOMB_X21_Y20_N30
\key_code~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_code~1_combout\ = ((\rows[2]~input_o\ & ((key_code(0)) # (!\rows[3]~input_o\)))) # (!\rows[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rows[2]~input_o\,
	datab => \rows[3]~input_o\,
	datac => key_code(0),
	datad => \rows[1]~input_o\,
	combout => \key_code~1_combout\);

-- Location: LCCOMB_X21_Y20_N14
\key_code~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_code~2_combout\ = (\rows[0]~input_o\ & \key_code~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rows[0]~input_o\,
	datac => \key_code~1_combout\,
	combout => \key_code~2_combout\);

-- Location: FF_X21_Y20_N15
\key_code[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_code~2_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => key_code(0));

-- Location: LCCOMB_X22_Y20_N30
\key_last_code~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_last_code~2_combout\ = (!\reset~input_o\ & key_code(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => key_code(0),
	combout => \key_last_code~2_combout\);

-- Location: FF_X22_Y20_N31
\key_last_code[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_last_code~2_combout\,
	ena => \key_last_code[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => key_last_code(0));

-- Location: LCCOMB_X21_Y20_N28
\Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = (key_last_code(1) & (key_code(1) & (key_code(0) $ (!key_last_code(0))))) # (!key_last_code(1) & (!key_code(1) & (key_code(0) $ (!key_last_code(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(1),
	datab => key_code(1),
	datac => key_code(0),
	datad => key_last_code(0),
	combout => \Equal2~0_combout\);

-- Location: LCCOMB_X21_Y20_N16
\key_last_code[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_last_code[3]~1_combout\ = (\reset~input_o\) # ((\key_valid_raw~q\ & ((!\Equal2~0_combout\) # (!\Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key_valid_raw~q\,
	datab => \reset~input_o\,
	datac => \Equal2~1_combout\,
	datad => \Equal2~0_combout\,
	combout => \key_last_code[3]~1_combout\);

-- Location: FF_X22_Y20_N13
\key_last_code[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_last_code~0_combout\,
	ena => \key_last_code[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => key_last_code(1));

-- Location: LCCOMB_X19_Y19_N20
\number_buffer[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer[13]~2_combout\ = (((key_last_code(1) & !key_last_code(0))) # (!key_last_code(2))) # (!key_last_code(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(1),
	datab => key_last_code(3),
	datac => key_last_code(0),
	datad => key_last_code(2),
	combout => \number_buffer[13]~2_combout\);

-- Location: LCCOMB_X19_Y19_N16
\number_buffer[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer[4]~19_combout\ = (\reset~input_o\) # ((key_last_code(2) & (key_last_code(3) & !key_last_code(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(2),
	datab => key_last_code(3),
	datac => key_last_code(1),
	datad => \reset~input_o\,
	combout => \number_buffer[4]~19_combout\);

-- Location: LCCOMB_X19_Y20_N8
\Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~4_combout\ = (key_last_code(3) & ((key_last_code(0) & ((key_last_code(2)))) # (!key_last_code(0) & (key_last_code(1) & !key_last_code(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => key_last_code(0),
	datac => key_last_code(1),
	datad => key_last_code(2),
	combout => \Mux12~4_combout\);

-- Location: LCCOMB_X19_Y20_N18
\Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~3_combout\ = (key_last_code(3) & ((key_last_code(1) & ((key_last_code(2)))) # (!key_last_code(1) & (key_last_code(0) & !key_last_code(2))))) # (!key_last_code(3) & (!key_last_code(0) & (key_last_code(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => key_last_code(0),
	datac => key_last_code(1),
	datad => key_last_code(2),
	combout => \Mux12~3_combout\);

-- Location: LCCOMB_X19_Y20_N6
\Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~7_combout\ = (\Mux12~3_combout\ & (key_last_code(0))) # (!\Mux12~3_combout\ & ((\Mux12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => key_last_code(0),
	datac => \Mux12~4_combout\,
	datad => \Mux12~3_combout\,
	combout => \Mux12~7_combout\);

-- Location: LCCOMB_X21_Y20_N26
\stable_ctr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \stable_ctr[2]~0_combout\ = (\key_valid_raw~q\ & (!\reset~input_o\ & (\Equal2~1_combout\ & \Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key_valid_raw~q\,
	datab => \reset~input_o\,
	datac => \Equal2~1_combout\,
	datad => \Equal2~0_combout\,
	combout => \stable_ctr[2]~0_combout\);

-- Location: LCCOMB_X21_Y20_N4
\stable_ctr[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \stable_ctr[3]~2_combout\ = (\stable_ctr[2]~0_combout\ & stable_ctr(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stable_ctr[2]~0_combout\,
	datac => stable_ctr(3),
	combout => \stable_ctr[3]~2_combout\);

-- Location: FF_X21_Y20_N5
\stable_ctr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \stable_ctr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stable_ctr(3));

-- Location: LCCOMB_X21_Y20_N12
\stable_ctr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \stable_ctr~3_combout\ = (\stable_ctr[2]~0_combout\ & (((!stable_ctr(0))))) # (!\stable_ctr[2]~0_combout\ & (\key_valid_raw~q\ & (!\reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key_valid_raw~q\,
	datab => \reset~input_o\,
	datac => stable_ctr(0),
	datad => \stable_ctr[2]~0_combout\,
	combout => \stable_ctr~3_combout\);

-- Location: LCCOMB_X21_Y20_N18
\stable_ctr[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \stable_ctr[2]~4_combout\ = ((!stable_ctr(2) & !stable_ctr(3))) # (!\stable_ctr[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stable_ctr(2),
	datab => stable_ctr(3),
	datac => \stable_ctr[2]~0_combout\,
	combout => \stable_ctr[2]~4_combout\);

-- Location: FF_X21_Y20_N13
\stable_ctr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \stable_ctr~3_combout\,
	ena => \stable_ctr[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stable_ctr(0));

-- Location: LCCOMB_X21_Y20_N2
\stable_ctr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \stable_ctr~5_combout\ = (\stable_ctr[2]~0_combout\ & (stable_ctr(1) $ (stable_ctr(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stable_ctr[2]~0_combout\,
	datac => stable_ctr(1),
	datad => stable_ctr(0),
	combout => \stable_ctr~5_combout\);

-- Location: FF_X21_Y20_N3
\stable_ctr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \stable_ctr~5_combout\,
	ena => \stable_ctr[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stable_ctr(1));

-- Location: LCCOMB_X21_Y20_N0
\Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = (stable_ctr(0) & stable_ctr(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stable_ctr(0),
	datad => stable_ctr(1),
	combout => \Add3~0_combout\);

-- Location: LCCOMB_X21_Y20_N10
\stable_ctr[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \stable_ctr[2]~1_combout\ = (\stable_ctr[2]~0_combout\ & ((stable_ctr(2)) # ((!stable_ctr(3) & \Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stable_ctr[2]~0_combout\,
	datab => stable_ctr(3),
	datac => stable_ctr(2),
	datad => \Add3~0_combout\,
	combout => \stable_ctr[2]~1_combout\);

-- Location: FF_X21_Y20_N11
\stable_ctr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \stable_ctr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => stable_ctr(2));

-- Location: LCCOMB_X21_Y20_N6
\key_valid_stable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_valid_stable~0_combout\ = (!\reset~input_o\ & ((stable_ctr(2)) # (stable_ctr(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => stable_ctr(2),
	datab => stable_ctr(3),
	datac => \reset~input_o\,
	combout => \key_valid_stable~0_combout\);

-- Location: FF_X21_Y20_N7
key_valid_stable : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_valid_stable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key_valid_stable~q\);

-- Location: LCCOMB_X17_Y17_N2
\key_prev_stable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \key_prev_stable~0_combout\ = (\key_valid_stable~q\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key_valid_stable~q\,
	datad => \reset~input_o\,
	combout => \key_prev_stable~0_combout\);

-- Location: FF_X17_Y17_N3
key_prev_stable : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key_prev_stable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key_prev_stable~q\);

-- Location: LCCOMB_X17_Y17_N12
\press_event_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \press_event_proc~0_combout\ = (\key_valid_stable~q\ & !\key_prev_stable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key_valid_stable~q\,
	datad => \key_prev_stable~q\,
	combout => \press_event_proc~0_combout\);

-- Location: FF_X17_Y17_N13
press_event : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \press_event_proc~0_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \press_event~q\);

-- Location: LCCOMB_X21_Y19_N18
\Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (digit_count(1) & ((digit_count(2)) # (digit_count(0)))) # (!digit_count(1) & (digit_count(2) & digit_count(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => digit_count(1),
	datab => digit_count(2),
	datac => digit_count(0),
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X21_Y19_N26
\Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~2_combout\ = (\press_event~q\ & ((digit_count(2) & ((!\Mux16~0_combout\) # (!key_last_code(1)))) # (!digit_count(2) & ((\Mux16~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \press_event~q\,
	datab => key_last_code(1),
	datac => digit_count(2),
	datad => \Mux16~0_combout\,
	combout => \Mux16~2_combout\);

-- Location: LCCOMB_X21_Y19_N8
\Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = (\press_event~q\ & (\Mux16~0_combout\ & (key_last_code(1) $ (!digit_count(2))))) # (!\press_event~q\ & (((digit_count(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \press_event~q\,
	datab => key_last_code(1),
	datac => digit_count(2),
	datad => \Mux16~0_combout\,
	combout => \Mux16~1_combout\);

-- Location: LCCOMB_X21_Y19_N28
\display_mode_control~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_mode_control~0_combout\ = (key_last_code(3) & key_last_code(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datac => key_last_code(2),
	combout => \display_mode_control~0_combout\);

-- Location: LCCOMB_X21_Y19_N6
\Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~3_combout\ = (\Mux16~2_combout\ & ((key_last_code(0) & ((!\display_mode_control~0_combout\))) # (!key_last_code(0) & (!\Mux16~1_combout\)))) # (!\Mux16~2_combout\ & (((\Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~2_combout\,
	datab => key_last_code(0),
	datac => \Mux16~1_combout\,
	datad => \display_mode_control~0_combout\,
	combout => \Mux16~3_combout\);

-- Location: FF_X21_Y19_N7
\digit_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux16~3_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => digit_count(2));

-- Location: LCCOMB_X18_Y20_N22
\Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~4_combout\ = (key_last_code(0) & (((key_last_code(1))))) # (!key_last_code(0) & (digit_count(0) $ (((!digit_count(2) & key_last_code(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => digit_count(2),
	datab => key_last_code(1),
	datac => digit_count(0),
	datad => key_last_code(0),
	combout => \Mux18~4_combout\);

-- Location: LCCOMB_X18_Y20_N8
\Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~5_combout\ = (key_last_code(2) & ((key_last_code(3)) # (digit_count(2) $ (digit_count(0))))) # (!key_last_code(2) & (digit_count(2) $ (((digit_count(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => digit_count(2),
	datab => key_last_code(2),
	datac => key_last_code(3),
	datad => digit_count(0),
	combout => \Mux18~5_combout\);

-- Location: LCCOMB_X21_Y19_N10
\LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = (digit_count(1)) # ((digit_count(2)) # (digit_count(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => digit_count(1),
	datab => digit_count(2),
	datac => digit_count(0),
	combout => \LessThan3~0_combout\);

-- Location: LCCOMB_X18_Y20_N20
\Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~8_combout\ = (key_last_code(3) & (\LessThan3~0_combout\ & (key_last_code(2) & !digit_count(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => \LessThan3~0_combout\,
	datac => key_last_code(2),
	datad => digit_count(0),
	combout => \Mux18~8_combout\);

-- Location: LCCOMB_X18_Y20_N18
\Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~6_combout\ = (key_last_code(0) & (((\Mux18~4_combout\ & \Mux18~8_combout\)) # (!\Mux18~5_combout\))) # (!key_last_code(0) & (\Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~4_combout\,
	datab => key_last_code(0),
	datac => \Mux18~5_combout\,
	datad => \Mux18~8_combout\,
	combout => \Mux18~6_combout\);

-- Location: LCCOMB_X18_Y20_N30
\Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~7_combout\ = (\press_event~q\ & ((\Mux18~6_combout\))) # (!\press_event~q\ & (digit_count(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \press_event~q\,
	datac => digit_count(0),
	datad => \Mux18~6_combout\,
	combout => \Mux18~7_combout\);

-- Location: FF_X18_Y20_N31
\digit_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux18~7_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => digit_count(0));

-- Location: LCCOMB_X19_Y19_N26
\digit_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit_count~0_combout\ = (!\number_buffer[4]~19_combout\ & (digit_count(0) $ (digit_count(1) $ (!\number_buffer[13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => digit_count(0),
	datab => \number_buffer[4]~19_combout\,
	datac => digit_count(1),
	datad => \number_buffer[13]~2_combout\,
	combout => \digit_count~0_combout\);

-- Location: LCCOMB_X19_Y19_N24
\number_buffer[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer[13]~4_combout\ = (key_last_code(0) & (((digit_count(1)) # (digit_count(0))))) # (!key_last_code(0) & (key_last_code(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(1),
	datab => key_last_code(0),
	datac => digit_count(1),
	datad => digit_count(0),
	combout => \number_buffer[13]~4_combout\);

-- Location: LCCOMB_X19_Y19_N18
\number_buffer[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer[13]~5_combout\ = (digit_count(2) & (\display_mode_control~0_combout\ & (key_last_code(0)))) # (!digit_count(2) & ((\number_buffer[13]~4_combout\) # ((!\display_mode_control~0_combout\ & key_last_code(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_mode_control~0_combout\,
	datab => digit_count(2),
	datac => key_last_code(0),
	datad => \number_buffer[13]~4_combout\,
	combout => \number_buffer[13]~5_combout\);

-- Location: LCCOMB_X19_Y19_N8
\number_buffer[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer[13]~6_combout\ = (\reset~input_o\) # ((\press_event~q\ & \number_buffer[13]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \press_event~q\,
	datad => \number_buffer[13]~5_combout\,
	combout => \number_buffer[13]~6_combout\);

-- Location: FF_X19_Y19_N27
\digit_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \digit_count~0_combout\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => digit_count(1));

-- Location: LCCOMB_X21_Y19_N16
\Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~2_combout\ = (key_last_code(2) & ((digit_count(1)) # ((digit_count(2)) # (digit_count(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => digit_count(1),
	datab => digit_count(2),
	datac => key_last_code(2),
	datad => digit_count(0),
	combout => \Mux12~2_combout\);

-- Location: LCCOMB_X19_Y20_N10
\Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~9_combout\ = (number_buffer(7) & ((\Mux12~2_combout\) # ((!digit_count(2) & !key_last_code(2))))) # (!number_buffer(7) & (((!digit_count(2) & !key_last_code(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(7),
	datab => \Mux12~2_combout\,
	datac => digit_count(2),
	datad => key_last_code(2),
	combout => \Mux12~9_combout\);

-- Location: LCCOMB_X19_Y20_N22
\Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~5_combout\ = (\Mux12~4_combout\ & ((\Mux12~9_combout\))) # (!\Mux12~4_combout\ & (digit_count(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux12~4_combout\,
	datac => digit_count(2),
	datad => \Mux12~9_combout\,
	combout => \Mux12~5_combout\);

-- Location: LCCOMB_X19_Y20_N28
\Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~6_combout\ = (\Mux12~5_combout\ & (key_last_code(0) & (\Mux12~4_combout\ $ (\Mux12~3_combout\)))) # (!\Mux12~5_combout\ & ((key_last_code(0) & ((\Mux12~4_combout\) # (!\Mux12~3_combout\))) # (!key_last_code(0) & (\Mux12~4_combout\ $ 
-- (\Mux12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~5_combout\,
	datab => key_last_code(0),
	datac => \Mux12~4_combout\,
	datad => \Mux12~3_combout\,
	combout => \Mux12~6_combout\);

-- Location: LCCOMB_X19_Y20_N14
\Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~8_combout\ = (\Mux12~7_combout\ & (((!\Mux12~2_combout\ & number_buffer(3))) # (!\Mux12~6_combout\))) # (!\Mux12~7_combout\ & (((number_buffer(3) & !\Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~7_combout\,
	datab => \Mux12~2_combout\,
	datac => number_buffer(3),
	datad => \Mux12~6_combout\,
	combout => \Mux12~8_combout\);

-- Location: LCCOMB_X18_Y20_N16
\number_buffer~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~9_combout\ = (\reset~input_o\) # (\press_event~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \press_event~q\,
	combout => \number_buffer~9_combout\);

-- Location: FF_X19_Y20_N15
\number_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux12~8_combout\,
	sclr => \reset~input_o\,
	ena => \number_buffer~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(3));

-- Location: LCCOMB_X19_Y19_N30
\number_buffer~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~16_combout\ = (!\number_buffer[4]~19_combout\ & ((\number_buffer[13]~2_combout\ & ((number_buffer(3)))) # (!\number_buffer[13]~2_combout\ & (number_buffer(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(11),
	datab => \number_buffer[4]~19_combout\,
	datac => number_buffer(3),
	datad => \number_buffer[13]~2_combout\,
	combout => \number_buffer~16_combout\);

-- Location: FF_X19_Y19_N31
\number_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~16_combout\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(7));

-- Location: LCCOMB_X18_Y19_N14
\number_buffer~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~17_combout\ = (\number_buffer[13]~2_combout\ & (((number_buffer(7))))) # (!\number_buffer[13]~2_combout\ & (key_last_code(1) & (number_buffer(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(1),
	datab => number_buffer(15),
	datac => \number_buffer[13]~2_combout\,
	datad => number_buffer(7),
	combout => \number_buffer~17_combout\);

-- Location: FF_X18_Y19_N15
\number_buffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~17_combout\,
	sclr => \reset~input_o\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(11));

-- Location: LCCOMB_X18_Y19_N22
\number_buffer~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~18_combout\ = (\number_buffer[13]~2_combout\ & (number_buffer(11) & !\reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \number_buffer[13]~2_combout\,
	datab => number_buffer(11),
	datac => \reset~input_o\,
	combout => \number_buffer~18_combout\);

-- Location: FF_X18_Y19_N23
\number_buffer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~18_combout\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(15));

-- Location: LCCOMB_X21_Y19_N22
\Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~5_combout\ = (\LessThan3~0_combout\ & (!digit_count(2) & (!key_last_code(2)))) # (!\LessThan3~0_combout\ & ((number_buffer(1)) # ((!digit_count(2) & !key_last_code(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan3~0_combout\,
	datab => digit_count(2),
	datac => key_last_code(2),
	datad => number_buffer(1),
	combout => \Mux14~5_combout\);

-- Location: LCCOMB_X21_Y19_N2
\Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~6_combout\ = (key_last_code(3) & ((\Mux14~5_combout\) # ((\Mux12~2_combout\ & number_buffer(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => \Mux12~2_combout\,
	datac => \Mux14~5_combout\,
	datad => number_buffer(5),
	combout => \Mux14~6_combout\);

-- Location: LCCOMB_X21_Y19_N12
\Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~7_combout\ = (\Mux14~6_combout\) # ((number_buffer(1) & (!\display_mode_control~0_combout\ & digit_count(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(1),
	datab => \display_mode_control~0_combout\,
	datac => digit_count(2),
	datad => \Mux14~6_combout\,
	combout => \Mux14~7_combout\);

-- Location: LCCOMB_X21_Y19_N30
\Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~3_combout\ = (digit_count(2) & (((number_buffer(1))))) # (!digit_count(2) & (!key_last_code(3) & (!key_last_code(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => digit_count(2),
	datac => key_last_code(2),
	datad => number_buffer(1),
	combout => \Mux14~3_combout\);

-- Location: LCCOMB_X21_Y19_N4
\Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~4_combout\ = (key_last_code(1) & ((\Mux14~3_combout\) # ((key_last_code(0))))) # (!key_last_code(1) & (((!key_last_code(0) & number_buffer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~3_combout\,
	datab => key_last_code(1),
	datac => key_last_code(0),
	datad => number_buffer(1),
	combout => \Mux14~4_combout\);

-- Location: LCCOMB_X21_Y19_N24
\Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = (digit_count(2) & (((!key_last_code(2))))) # (!digit_count(2) & (!digit_count(1) & (key_last_code(2) & !digit_count(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => digit_count(1),
	datab => digit_count(2),
	datac => key_last_code(2),
	datad => digit_count(0),
	combout => \Mux14~2_combout\);

-- Location: LCCOMB_X21_Y19_N0
\Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~9_combout\ = (key_last_code(3) & (number_buffer(1) & ((\Mux14~2_combout\)))) # (!key_last_code(3) & ((number_buffer(1)) # ((!digit_count(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => number_buffer(1),
	datac => digit_count(2),
	datad => \Mux14~2_combout\,
	combout => \Mux14~9_combout\);

-- Location: LCCOMB_X21_Y19_N20
\Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~8_combout\ = (\Mux14~4_combout\ & ((\Mux14~7_combout\) # ((!key_last_code(0))))) # (!\Mux14~4_combout\ & (((key_last_code(0) & \Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~7_combout\,
	datab => \Mux14~4_combout\,
	datac => key_last_code(0),
	datad => \Mux14~9_combout\,
	combout => \Mux14~8_combout\);

-- Location: FF_X21_Y19_N21
\number_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux14~8_combout\,
	sclr => \reset~input_o\,
	ena => \number_buffer~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(1));

-- Location: LCCOMB_X19_Y19_N22
\number_buffer~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~11_combout\ = (!\number_buffer[4]~19_combout\ & ((\number_buffer[13]~2_combout\ & (number_buffer(1))) # (!\number_buffer[13]~2_combout\ & ((number_buffer(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(1),
	datab => \number_buffer[4]~19_combout\,
	datac => number_buffer(9),
	datad => \number_buffer[13]~2_combout\,
	combout => \number_buffer~11_combout\);

-- Location: FF_X19_Y19_N23
\number_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~11_combout\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(5));

-- Location: LCCOMB_X18_Y19_N26
\number_buffer~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~10_combout\ = (\number_buffer[13]~2_combout\ & (number_buffer(5))) # (!\number_buffer[13]~2_combout\ & (((key_last_code(1) & number_buffer(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \number_buffer[13]~2_combout\,
	datab => number_buffer(5),
	datac => key_last_code(1),
	datad => number_buffer(13),
	combout => \number_buffer~10_combout\);

-- Location: FF_X18_Y19_N27
\number_buffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~10_combout\,
	sclr => \reset~input_o\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(9));

-- Location: LCCOMB_X18_Y19_N30
\number_buffer~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~12_combout\ = (\number_buffer[13]~2_combout\ & (!\reset~input_o\ & number_buffer(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \number_buffer[13]~2_combout\,
	datac => \reset~input_o\,
	datad => number_buffer(9),
	combout => \number_buffer~12_combout\);

-- Location: FF_X18_Y19_N31
\number_buffer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~12_combout\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(13));

-- Location: LCCOMB_X18_Y20_N0
\Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (number_buffer(2) & (((!key_last_code(0)) # (!\LessThan3~0_combout\)) # (!key_last_code(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => number_buffer(2),
	datac => \LessThan3~0_combout\,
	datad => key_last_code(0),
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X18_Y20_N10
\Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = (\Mux13~0_combout\) # ((!key_last_code(3) & (key_last_code(0) & !digit_count(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => key_last_code(0),
	datac => digit_count(2),
	datad => \Mux13~0_combout\,
	combout => \Mux13~1_combout\);

-- Location: LCCOMB_X19_Y20_N20
\Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~5_combout\ = (key_last_code(3) & (key_last_code(0) & (\LessThan3~0_combout\ & number_buffer(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => key_last_code(0),
	datac => \LessThan3~0_combout\,
	datad => number_buffer(6),
	combout => \Mux13~5_combout\);

-- Location: LCCOMB_X18_Y20_N26
\Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~8_combout\ = (!key_last_code(3) & !digit_count(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datac => digit_count(2),
	combout => \Mux15~8_combout\);

-- Location: LCCOMB_X18_Y20_N2
\Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~6_combout\ = ((key_last_code(0) & ((!\LessThan3~0_combout\))) # (!key_last_code(0) & (digit_count(2)))) # (!key_last_code(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => digit_count(2),
	datab => \LessThan3~0_combout\,
	datac => key_last_code(3),
	datad => key_last_code(0),
	combout => \Mux13~6_combout\);

-- Location: LCCOMB_X18_Y20_N24
\Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~7_combout\ = (\Mux13~5_combout\) # ((\Mux15~8_combout\) # ((number_buffer(2) & \Mux13~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~5_combout\,
	datab => number_buffer(2),
	datac => \Mux15~8_combout\,
	datad => \Mux13~6_combout\,
	combout => \Mux13~7_combout\);

-- Location: LCCOMB_X18_Y20_N6
\Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~3_combout\ = (number_buffer(2) & ((digit_count(2)) # (!key_last_code(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => number_buffer(2),
	datac => digit_count(2),
	datad => key_last_code(0),
	combout => \Mux13~3_combout\);

-- Location: LCCOMB_X18_Y20_N12
\Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~2_combout\ = (digit_count(2) & (((number_buffer(2))))) # (!digit_count(2) & (key_last_code(3) & ((key_last_code(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => number_buffer(2),
	datac => digit_count(2),
	datad => key_last_code(0),
	combout => \Mux13~2_combout\);

-- Location: LCCOMB_X18_Y20_N28
\Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~4_combout\ = (key_last_code(1) & (((key_last_code(2)) # (\Mux13~2_combout\)))) # (!key_last_code(1) & (\Mux13~3_combout\ & (!key_last_code(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~3_combout\,
	datab => key_last_code(1),
	datac => key_last_code(2),
	datad => \Mux13~2_combout\,
	combout => \Mux13~4_combout\);

-- Location: LCCOMB_X18_Y20_N4
\Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~8_combout\ = (key_last_code(2) & ((\Mux13~4_combout\ & ((\Mux13~7_combout\))) # (!\Mux13~4_combout\ & (\Mux13~1_combout\)))) # (!key_last_code(2) & (((\Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~1_combout\,
	datab => \Mux13~7_combout\,
	datac => key_last_code(2),
	datad => \Mux13~4_combout\,
	combout => \Mux13~8_combout\);

-- Location: FF_X18_Y20_N5
\number_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux13~8_combout\,
	sclr => \reset~input_o\,
	ena => \number_buffer~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(2));

-- Location: LCCOMB_X19_Y19_N4
\number_buffer~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~13_combout\ = (!\number_buffer[4]~19_combout\ & ((\number_buffer[13]~2_combout\ & (number_buffer(2))) # (!\number_buffer[13]~2_combout\ & ((number_buffer(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(2),
	datab => \number_buffer[4]~19_combout\,
	datac => number_buffer(10),
	datad => \number_buffer[13]~2_combout\,
	combout => \number_buffer~13_combout\);

-- Location: FF_X19_Y19_N5
\number_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~13_combout\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(6));

-- Location: LCCOMB_X18_Y19_N24
\number_buffer~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~14_combout\ = (\number_buffer[13]~2_combout\ & (number_buffer(6))) # (!\number_buffer[13]~2_combout\ & (((key_last_code(1) & number_buffer(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \number_buffer[13]~2_combout\,
	datab => number_buffer(6),
	datac => key_last_code(1),
	datad => number_buffer(14),
	combout => \number_buffer~14_combout\);

-- Location: FF_X18_Y19_N25
\number_buffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~14_combout\,
	sclr => \reset~input_o\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(10));

-- Location: LCCOMB_X18_Y19_N20
\number_buffer~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~15_combout\ = (\number_buffer[13]~2_combout\ & (!\reset~input_o\ & number_buffer(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \number_buffer[13]~2_combout\,
	datac => \reset~input_o\,
	datad => number_buffer(10),
	combout => \number_buffer~15_combout\);

-- Location: FF_X18_Y19_N21
\number_buffer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~15_combout\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(14));

-- Location: LCCOMB_X19_Y19_N2
\Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~6_combout\ = (digit_count(2) & (((!key_last_code(3))))) # (!digit_count(2) & (!digit_count(1) & (key_last_code(3) & !digit_count(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => digit_count(1),
	datab => digit_count(2),
	datac => key_last_code(3),
	datad => digit_count(0),
	combout => \Mux15~6_combout\);

-- Location: LCCOMB_X19_Y20_N12
\Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~10_combout\ = (key_last_code(2) & (((!number_buffer(0))) # (!\Mux15~6_combout\))) # (!key_last_code(2) & (((digit_count(2) & !number_buffer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(2),
	datab => \Mux15~6_combout\,
	datac => digit_count(2),
	datad => number_buffer(0),
	combout => \Mux15~10_combout\);

-- Location: LCCOMB_X19_Y20_N4
\Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~4_combout\ = (digit_count(2) & (((number_buffer(0))))) # (!digit_count(2) & (!key_last_code(3) & ((key_last_code(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => number_buffer(0),
	datac => digit_count(2),
	datad => key_last_code(2),
	combout => \Mux15~4_combout\);

-- Location: LCCOMB_X19_Y20_N30
\Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~5_combout\ = (key_last_code(1) & ((key_last_code(0)) # ((\Mux15~4_combout\)))) # (!key_last_code(1) & (!key_last_code(0) & ((number_buffer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(1),
	datab => key_last_code(0),
	datac => \Mux15~4_combout\,
	datad => number_buffer(0),
	combout => \Mux15~5_combout\);

-- Location: LCCOMB_X19_Y20_N2
\Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~9_combout\ = (key_last_code(3) & (number_buffer(4) & (\LessThan3~0_combout\ & key_last_code(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(3),
	datab => number_buffer(4),
	datac => \LessThan3~0_combout\,
	datad => key_last_code(2),
	combout => \Mux15~9_combout\);

-- Location: LCCOMB_X19_Y20_N24
\Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~7_combout\ = (key_last_code(0) & (((\Mux15~5_combout\ & \Mux15~9_combout\)) # (!\Mux15~10_combout\))) # (!key_last_code(0) & (((\Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~10_combout\,
	datab => key_last_code(0),
	datac => \Mux15~5_combout\,
	datad => \Mux15~9_combout\,
	combout => \Mux15~7_combout\);

-- Location: FF_X19_Y20_N25
\number_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux15~7_combout\,
	sclr => \reset~input_o\,
	ena => \number_buffer~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(0));

-- Location: LCCOMB_X19_Y19_N0
\number_buffer~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~3_combout\ = (!\number_buffer[4]~19_combout\ & ((\number_buffer[13]~2_combout\ & ((number_buffer(0)))) # (!\number_buffer[13]~2_combout\ & (number_buffer(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(8),
	datab => \number_buffer[4]~19_combout\,
	datac => number_buffer(0),
	datad => \number_buffer[13]~2_combout\,
	combout => \number_buffer~3_combout\);

-- Location: FF_X19_Y19_N1
\number_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~3_combout\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(4));

-- Location: LCCOMB_X18_Y19_N12
\number_buffer~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~7_combout\ = (\number_buffer[13]~2_combout\ & (((number_buffer(4))))) # (!\number_buffer[13]~2_combout\ & (key_last_code(1) & ((number_buffer(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(1),
	datab => number_buffer(4),
	datac => number_buffer(12),
	datad => \number_buffer[13]~2_combout\,
	combout => \number_buffer~7_combout\);

-- Location: FF_X18_Y19_N13
\number_buffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~7_combout\,
	sclr => \reset~input_o\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(8));

-- Location: LCCOMB_X18_Y19_N8
\number_buffer~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \number_buffer~8_combout\ = (\number_buffer[13]~2_combout\ & (!\reset~input_o\ & number_buffer(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \number_buffer[13]~2_combout\,
	datac => \reset~input_o\,
	datad => number_buffer(8),
	combout => \number_buffer~8_combout\);

-- Location: FF_X18_Y19_N9
\number_buffer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \number_buffer~8_combout\,
	ena => \number_buffer[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => number_buffer(12));

-- Location: LCCOMB_X18_Y17_N2
\Mult0|mult_core|romout[0][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][13]~0_combout\ = (number_buffer(15) & ((number_buffer(13)) # ((number_buffer(14)) # (number_buffer(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(15),
	datab => number_buffer(13),
	datac => number_buffer(14),
	datad => number_buffer(12),
	combout => \Mult0|mult_core|romout[0][13]~0_combout\);

-- Location: LCCOMB_X21_Y18_N12
\Mult0|mult_core|romout[0][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][12]~combout\ = (number_buffer(12) & (((number_buffer(14))))) # (!number_buffer(12) & ((number_buffer(13) & ((number_buffer(14)))) # (!number_buffer(13) & (number_buffer(15) & !number_buffer(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(15),
	datab => number_buffer(12),
	datac => number_buffer(13),
	datad => number_buffer(14),
	combout => \Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X18_Y19_N16
\Mult0|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][11]~combout\ = (number_buffer(12) & (((number_buffer(13))))) # (!number_buffer(12) & (!number_buffer(13) & ((number_buffer(15)) # (number_buffer(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(15),
	datab => number_buffer(14),
	datac => number_buffer(12),
	datad => number_buffer(13),
	combout => \Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X18_Y18_N0
\Mult1|mult_core|romout[0][10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][10]~0_combout\ = (number_buffer(11) & ((number_buffer(10)) # ((number_buffer(9) & number_buffer(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(9),
	datab => number_buffer(11),
	datac => number_buffer(8),
	datad => number_buffer(10),
	combout => \Mult1|mult_core|romout[0][10]~0_combout\);

-- Location: LCCOMB_X18_Y19_N6
\Mult0|mult_core|romout[0][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][10]~1_combout\ = (!number_buffer(12) & ((number_buffer(15)) # ((number_buffer(14)) # (number_buffer(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(15),
	datab => number_buffer(14),
	datac => number_buffer(12),
	datad => number_buffer(13),
	combout => \Mult0|mult_core|romout[0][10]~1_combout\);

-- Location: LCCOMB_X19_Y18_N26
\Mult1|mult_core|romout[0][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][9]~1_combout\ = (number_buffer(11) & (!number_buffer(10) & ((!number_buffer(9)) # (!number_buffer(8))))) # (!number_buffer(11) & (((number_buffer(10) & number_buffer(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(11),
	datab => number_buffer(8),
	datac => number_buffer(10),
	datad => number_buffer(9),
	combout => \Mult1|mult_core|romout[0][9]~1_combout\);

-- Location: LCCOMB_X18_Y19_N28
\Mult0|mult_core|romout[0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][9]~2_combout\ = (number_buffer(15)) # ((number_buffer(14)) # ((number_buffer(12)) # (number_buffer(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(15),
	datab => number_buffer(14),
	datac => number_buffer(12),
	datad => number_buffer(13),
	combout => \Mult0|mult_core|romout[0][9]~2_combout\);

-- Location: LCCOMB_X18_Y19_N10
\Mult0|mult_core|romout[0][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][8]~3_combout\ = (number_buffer(15) & (!number_buffer(14) & ((!number_buffer(13)) # (!number_buffer(12))))) # (!number_buffer(15) & ((number_buffer(14)) # ((number_buffer(12)) # (number_buffer(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(15),
	datab => number_buffer(14),
	datac => number_buffer(12),
	datad => number_buffer(13),
	combout => \Mult0|mult_core|romout[0][8]~3_combout\);

-- Location: LCCOMB_X18_Y18_N30
\Mult1|mult_core|romout[0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][8]~2_combout\ = (number_buffer(9) & (number_buffer(11) $ (((number_buffer(8) & !number_buffer(10)))))) # (!number_buffer(9) & ((number_buffer(11) & ((number_buffer(8)) # (!number_buffer(10)))) # (!number_buffer(11) & 
-- ((number_buffer(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(9),
	datab => number_buffer(11),
	datac => number_buffer(8),
	datad => number_buffer(10),
	combout => \Mult1|mult_core|romout[0][8]~2_combout\);

-- Location: LCCOMB_X21_Y18_N10
\Mult0|mult_core|romout[0][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][7]~combout\ = (number_buffer(15) & ((number_buffer(14)) # ((number_buffer(12) & number_buffer(13))))) # (!number_buffer(15) & ((number_buffer(13) & ((!number_buffer(14)))) # (!number_buffer(13) & ((number_buffer(12)) # 
-- (number_buffer(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(15),
	datab => number_buffer(12),
	datac => number_buffer(13),
	datad => number_buffer(14),
	combout => \Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X18_Y18_N28
\Mult1|mult_core|romout[0][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][7]~3_combout\ = number_buffer(10) $ (((number_buffer(9) & ((!number_buffer(8)))) # (!number_buffer(9) & (number_buffer(11) & number_buffer(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(9),
	datab => number_buffer(11),
	datac => number_buffer(8),
	datad => number_buffer(10),
	combout => \Mult1|mult_core|romout[0][7]~3_combout\);

-- Location: LCCOMB_X18_Y19_N0
\Mult0|mult_core|romout[0][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][6]~combout\ = number_buffer(15) $ (number_buffer(13) $ (((!number_buffer(14) & number_buffer(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(15),
	datab => number_buffer(14),
	datac => number_buffer(12),
	datad => number_buffer(13),
	combout => \Mult0|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X18_Y18_N2
\Mult1|mult_core|romout[0][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][6]~4_combout\ = number_buffer(9) $ (((number_buffer(8) & !number_buffer(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(9),
	datac => number_buffer(8),
	datad => number_buffer(11),
	combout => \Mult1|mult_core|romout[0][6]~4_combout\);

-- Location: LCCOMB_X16_Y19_N0
\Mult1|mult_core|romout[0][5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][5]~5_combout\ = number_buffer(11) $ (number_buffer(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => number_buffer(11),
	datad => number_buffer(8),
	combout => \Mult1|mult_core|romout[0][5]~5_combout\);

-- Location: LCCOMB_X21_Y18_N0
\Mult0|mult_core|romout[0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][5]~4_combout\ = number_buffer(12) $ (number_buffer(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => number_buffer(12),
	datad => number_buffer(14),
	combout => \Mult0|mult_core|romout[0][5]~4_combout\);

-- Location: LCCOMB_X19_Y18_N0
\Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~0_combout\ = (number_buffer(12) & (number_buffer(9) $ (VCC))) # (!number_buffer(12) & (number_buffer(9) & VCC))
-- \Add5~1\ = CARRY((number_buffer(12) & number_buffer(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(12),
	datab => number_buffer(9),
	datad => VCC,
	combout => \Add5~0_combout\,
	cout => \Add5~1\);

-- Location: LCCOMB_X19_Y18_N2
\Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~2_combout\ = (number_buffer(13) & ((number_buffer(10) & (\Add5~1\ & VCC)) # (!number_buffer(10) & (!\Add5~1\)))) # (!number_buffer(13) & ((number_buffer(10) & (!\Add5~1\)) # (!number_buffer(10) & ((\Add5~1\) # (GND)))))
-- \Add5~3\ = CARRY((number_buffer(13) & (!number_buffer(10) & !\Add5~1\)) # (!number_buffer(13) & ((!\Add5~1\) # (!number_buffer(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(13),
	datab => number_buffer(10),
	datad => VCC,
	cin => \Add5~1\,
	combout => \Add5~2_combout\,
	cout => \Add5~3\);

-- Location: LCCOMB_X19_Y18_N4
\Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~4_combout\ = ((\Mult1|mult_core|romout[0][5]~5_combout\ $ (\Mult0|mult_core|romout[0][5]~4_combout\ $ (!\Add5~3\)))) # (GND)
-- \Add5~5\ = CARRY((\Mult1|mult_core|romout[0][5]~5_combout\ & ((\Mult0|mult_core|romout[0][5]~4_combout\) # (!\Add5~3\))) # (!\Mult1|mult_core|romout[0][5]~5_combout\ & (\Mult0|mult_core|romout[0][5]~4_combout\ & !\Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][5]~5_combout\,
	datab => \Mult0|mult_core|romout[0][5]~4_combout\,
	datad => VCC,
	cin => \Add5~3\,
	combout => \Add5~4_combout\,
	cout => \Add5~5\);

-- Location: LCCOMB_X19_Y18_N6
\Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~6_combout\ = (\Mult0|mult_core|romout[0][6]~combout\ & ((\Mult1|mult_core|romout[0][6]~4_combout\ & (\Add5~5\ & VCC)) # (!\Mult1|mult_core|romout[0][6]~4_combout\ & (!\Add5~5\)))) # (!\Mult0|mult_core|romout[0][6]~combout\ & 
-- ((\Mult1|mult_core|romout[0][6]~4_combout\ & (!\Add5~5\)) # (!\Mult1|mult_core|romout[0][6]~4_combout\ & ((\Add5~5\) # (GND)))))
-- \Add5~7\ = CARRY((\Mult0|mult_core|romout[0][6]~combout\ & (!\Mult1|mult_core|romout[0][6]~4_combout\ & !\Add5~5\)) # (!\Mult0|mult_core|romout[0][6]~combout\ & ((!\Add5~5\) # (!\Mult1|mult_core|romout[0][6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][6]~combout\,
	datab => \Mult1|mult_core|romout[0][6]~4_combout\,
	datad => VCC,
	cin => \Add5~5\,
	combout => \Add5~6_combout\,
	cout => \Add5~7\);

-- Location: LCCOMB_X19_Y18_N8
\Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~8_combout\ = ((\Mult0|mult_core|romout[0][7]~combout\ $ (\Mult1|mult_core|romout[0][7]~3_combout\ $ (!\Add5~7\)))) # (GND)
-- \Add5~9\ = CARRY((\Mult0|mult_core|romout[0][7]~combout\ & ((\Mult1|mult_core|romout[0][7]~3_combout\) # (!\Add5~7\))) # (!\Mult0|mult_core|romout[0][7]~combout\ & (\Mult1|mult_core|romout[0][7]~3_combout\ & !\Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][7]~combout\,
	datab => \Mult1|mult_core|romout[0][7]~3_combout\,
	datad => VCC,
	cin => \Add5~7\,
	combout => \Add5~8_combout\,
	cout => \Add5~9\);

-- Location: LCCOMB_X19_Y18_N10
\Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~10_combout\ = (\Mult0|mult_core|romout[0][8]~3_combout\ & ((\Mult1|mult_core|romout[0][8]~2_combout\ & (\Add5~9\ & VCC)) # (!\Mult1|mult_core|romout[0][8]~2_combout\ & (!\Add5~9\)))) # (!\Mult0|mult_core|romout[0][8]~3_combout\ & 
-- ((\Mult1|mult_core|romout[0][8]~2_combout\ & (!\Add5~9\)) # (!\Mult1|mult_core|romout[0][8]~2_combout\ & ((\Add5~9\) # (GND)))))
-- \Add5~11\ = CARRY((\Mult0|mult_core|romout[0][8]~3_combout\ & (!\Mult1|mult_core|romout[0][8]~2_combout\ & !\Add5~9\)) # (!\Mult0|mult_core|romout[0][8]~3_combout\ & ((!\Add5~9\) # (!\Mult1|mult_core|romout[0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][8]~3_combout\,
	datab => \Mult1|mult_core|romout[0][8]~2_combout\,
	datad => VCC,
	cin => \Add5~9\,
	combout => \Add5~10_combout\,
	cout => \Add5~11\);

-- Location: LCCOMB_X19_Y18_N12
\Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~12_combout\ = ((\Mult1|mult_core|romout[0][9]~1_combout\ $ (\Mult0|mult_core|romout[0][9]~2_combout\ $ (!\Add5~11\)))) # (GND)
-- \Add5~13\ = CARRY((\Mult1|mult_core|romout[0][9]~1_combout\ & ((\Mult0|mult_core|romout[0][9]~2_combout\) # (!\Add5~11\))) # (!\Mult1|mult_core|romout[0][9]~1_combout\ & (\Mult0|mult_core|romout[0][9]~2_combout\ & !\Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][9]~1_combout\,
	datab => \Mult0|mult_core|romout[0][9]~2_combout\,
	datad => VCC,
	cin => \Add5~11\,
	combout => \Add5~12_combout\,
	cout => \Add5~13\);

-- Location: LCCOMB_X19_Y18_N14
\Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~14_combout\ = (\Mult1|mult_core|romout[0][10]~0_combout\ & ((\Mult0|mult_core|romout[0][10]~1_combout\ & (\Add5~13\ & VCC)) # (!\Mult0|mult_core|romout[0][10]~1_combout\ & (!\Add5~13\)))) # (!\Mult1|mult_core|romout[0][10]~0_combout\ & 
-- ((\Mult0|mult_core|romout[0][10]~1_combout\ & (!\Add5~13\)) # (!\Mult0|mult_core|romout[0][10]~1_combout\ & ((\Add5~13\) # (GND)))))
-- \Add5~15\ = CARRY((\Mult1|mult_core|romout[0][10]~0_combout\ & (!\Mult0|mult_core|romout[0][10]~1_combout\ & !\Add5~13\)) # (!\Mult1|mult_core|romout[0][10]~0_combout\ & ((!\Add5~13\) # (!\Mult0|mult_core|romout[0][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][10]~0_combout\,
	datab => \Mult0|mult_core|romout[0][10]~1_combout\,
	datad => VCC,
	cin => \Add5~13\,
	combout => \Add5~14_combout\,
	cout => \Add5~15\);

-- Location: LCCOMB_X19_Y18_N16
\Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~16_combout\ = (\Mult0|mult_core|romout[0][11]~combout\ & (\Add5~15\ $ (GND))) # (!\Mult0|mult_core|romout[0][11]~combout\ & (!\Add5~15\ & VCC))
-- \Add5~17\ = CARRY((\Mult0|mult_core|romout[0][11]~combout\ & !\Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \Add5~15\,
	combout => \Add5~16_combout\,
	cout => \Add5~17\);

-- Location: LCCOMB_X19_Y18_N18
\Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~18_combout\ = (\Mult0|mult_core|romout[0][12]~combout\ & (!\Add5~17\)) # (!\Mult0|mult_core|romout[0][12]~combout\ & ((\Add5~17\) # (GND)))
-- \Add5~19\ = CARRY((!\Add5~17\) # (!\Mult0|mult_core|romout[0][12]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \Add5~17\,
	combout => \Add5~18_combout\,
	cout => \Add5~19\);

-- Location: LCCOMB_X19_Y18_N20
\Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~20_combout\ = \Add5~19\ $ (!\Mult0|mult_core|romout[0][13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mult0|mult_core|romout[0][13]~0_combout\,
	cin => \Add5~19\,
	combout => \Add5~20_combout\);

-- Location: LCCOMB_X19_Y18_N24
\Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~0_combout\ = (number_buffer(7) & (number_buffer(6) & ((number_buffer(4)) # (number_buffer(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(4),
	datab => number_buffer(5),
	datac => number_buffer(7),
	datad => number_buffer(6),
	combout => \Add6~0_combout\);

-- Location: LCCOMB_X19_Y18_N22
\Add6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~1_combout\ = (number_buffer(7) & (((!number_buffer(4) & !number_buffer(5))) # (!number_buffer(6)))) # (!number_buffer(7) & (number_buffer(4) & (number_buffer(5) & number_buffer(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(4),
	datab => number_buffer(5),
	datac => number_buffer(7),
	datad => number_buffer(6),
	combout => \Add6~1_combout\);

-- Location: LCCOMB_X19_Y18_N28
\Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~2_combout\ = (number_buffer(5) & ((number_buffer(7) & ((!number_buffer(6)))) # (!number_buffer(7) & (!number_buffer(4) & number_buffer(6))))) # (!number_buffer(5) & (number_buffer(6) & ((!number_buffer(7)) # (!number_buffer(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(4),
	datab => number_buffer(5),
	datac => number_buffer(7),
	datad => number_buffer(6),
	combout => \Add6~2_combout\);

-- Location: LCCOMB_X19_Y18_N30
\Add6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~3_combout\ = number_buffer(5) $ (number_buffer(7) $ (((number_buffer(4) & number_buffer(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(4),
	datab => number_buffer(5),
	datac => number_buffer(7),
	datad => number_buffer(6),
	combout => \Add6~3_combout\);

-- Location: LCCOMB_X17_Y18_N28
\Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~4_combout\ = number_buffer(6) $ (number_buffer(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => number_buffer(6),
	datad => number_buffer(4),
	combout => \Add6~4_combout\);

-- Location: LCCOMB_X18_Y18_N4
\Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~0_combout\ = (number_buffer(5) & (number_buffer(8) $ (VCC))) # (!number_buffer(5) & (number_buffer(8) & VCC))
-- \Add7~1\ = CARRY((number_buffer(5) & number_buffer(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(5),
	datab => number_buffer(8),
	datad => VCC,
	combout => \Add7~0_combout\,
	cout => \Add7~1\);

-- Location: LCCOMB_X18_Y18_N6
\Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~2_combout\ = (\Add5~0_combout\ & ((\Add6~4_combout\ & (\Add7~1\ & VCC)) # (!\Add6~4_combout\ & (!\Add7~1\)))) # (!\Add5~0_combout\ & ((\Add6~4_combout\ & (!\Add7~1\)) # (!\Add6~4_combout\ & ((\Add7~1\) # (GND)))))
-- \Add7~3\ = CARRY((\Add5~0_combout\ & (!\Add6~4_combout\ & !\Add7~1\)) # (!\Add5~0_combout\ & ((!\Add7~1\) # (!\Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~0_combout\,
	datab => \Add6~4_combout\,
	datad => VCC,
	cin => \Add7~1\,
	combout => \Add7~2_combout\,
	cout => \Add7~3\);

-- Location: LCCOMB_X18_Y18_N8
\Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~4_combout\ = ((\Add5~2_combout\ $ (\Add6~3_combout\ $ (!\Add7~3\)))) # (GND)
-- \Add7~5\ = CARRY((\Add5~2_combout\ & ((\Add6~3_combout\) # (!\Add7~3\))) # (!\Add5~2_combout\ & (\Add6~3_combout\ & !\Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~2_combout\,
	datab => \Add6~3_combout\,
	datad => VCC,
	cin => \Add7~3\,
	combout => \Add7~4_combout\,
	cout => \Add7~5\);

-- Location: LCCOMB_X18_Y18_N10
\Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~6_combout\ = (\Add5~4_combout\ & ((\Add6~2_combout\ & (\Add7~5\ & VCC)) # (!\Add6~2_combout\ & (!\Add7~5\)))) # (!\Add5~4_combout\ & ((\Add6~2_combout\ & (!\Add7~5\)) # (!\Add6~2_combout\ & ((\Add7~5\) # (GND)))))
-- \Add7~7\ = CARRY((\Add5~4_combout\ & (!\Add6~2_combout\ & !\Add7~5\)) # (!\Add5~4_combout\ & ((!\Add7~5\) # (!\Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~4_combout\,
	datab => \Add6~2_combout\,
	datad => VCC,
	cin => \Add7~5\,
	combout => \Add7~6_combout\,
	cout => \Add7~7\);

-- Location: LCCOMB_X18_Y18_N12
\Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~8_combout\ = ((\Add5~6_combout\ $ (\Add6~1_combout\ $ (!\Add7~7\)))) # (GND)
-- \Add7~9\ = CARRY((\Add5~6_combout\ & ((\Add6~1_combout\) # (!\Add7~7\))) # (!\Add5~6_combout\ & (\Add6~1_combout\ & !\Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~6_combout\,
	datab => \Add6~1_combout\,
	datad => VCC,
	cin => \Add7~7\,
	combout => \Add7~8_combout\,
	cout => \Add7~9\);

-- Location: LCCOMB_X18_Y18_N14
\Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~10_combout\ = (\Add6~0_combout\ & ((\Add5~8_combout\ & (\Add7~9\ & VCC)) # (!\Add5~8_combout\ & (!\Add7~9\)))) # (!\Add6~0_combout\ & ((\Add5~8_combout\ & (!\Add7~9\)) # (!\Add5~8_combout\ & ((\Add7~9\) # (GND)))))
-- \Add7~11\ = CARRY((\Add6~0_combout\ & (!\Add5~8_combout\ & !\Add7~9\)) # (!\Add6~0_combout\ & ((!\Add7~9\) # (!\Add5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~0_combout\,
	datab => \Add5~8_combout\,
	datad => VCC,
	cin => \Add7~9\,
	combout => \Add7~10_combout\,
	cout => \Add7~11\);

-- Location: LCCOMB_X18_Y18_N16
\Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~12_combout\ = (\Add5~10_combout\ & (\Add7~11\ $ (GND))) # (!\Add5~10_combout\ & (!\Add7~11\ & VCC))
-- \Add7~13\ = CARRY((\Add5~10_combout\ & !\Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add5~10_combout\,
	datad => VCC,
	cin => \Add7~11\,
	combout => \Add7~12_combout\,
	cout => \Add7~13\);

-- Location: LCCOMB_X18_Y18_N18
\Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~14_combout\ = (\Add5~12_combout\ & (!\Add7~13\)) # (!\Add5~12_combout\ & ((\Add7~13\) # (GND)))
-- \Add7~15\ = CARRY((!\Add7~13\) # (!\Add5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add5~12_combout\,
	datad => VCC,
	cin => \Add7~13\,
	combout => \Add7~14_combout\,
	cout => \Add7~15\);

-- Location: LCCOMB_X18_Y18_N20
\Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~16_combout\ = (\Add5~14_combout\ & (\Add7~15\ $ (GND))) # (!\Add5~14_combout\ & (!\Add7~15\ & VCC))
-- \Add7~17\ = CARRY((\Add5~14_combout\ & !\Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add5~14_combout\,
	datad => VCC,
	cin => \Add7~15\,
	combout => \Add7~16_combout\,
	cout => \Add7~17\);

-- Location: LCCOMB_X18_Y18_N22
\Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~18_combout\ = (\Add5~16_combout\ & (!\Add7~17\)) # (!\Add5~16_combout\ & ((\Add7~17\) # (GND)))
-- \Add7~19\ = CARRY((!\Add7~17\) # (!\Add5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add5~16_combout\,
	datad => VCC,
	cin => \Add7~17\,
	combout => \Add7~18_combout\,
	cout => \Add7~19\);

-- Location: LCCOMB_X18_Y18_N24
\Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~20_combout\ = (\Add5~18_combout\ & (\Add7~19\ $ (GND))) # (!\Add5~18_combout\ & (!\Add7~19\ & VCC))
-- \Add7~21\ = CARRY((\Add5~18_combout\ & !\Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add5~18_combout\,
	datad => VCC,
	cin => \Add7~19\,
	combout => \Add7~20_combout\,
	cout => \Add7~21\);

-- Location: LCCOMB_X18_Y18_N26
\Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~22_combout\ = \Add5~20_combout\ $ (\Add7~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~20_combout\,
	cin => \Add7~21\,
	combout => \Add7~22_combout\);

-- Location: LCCOMB_X17_Y18_N0
\Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~0_combout\ = (number_buffer(1) & (number_buffer(4) $ (VCC))) # (!number_buffer(1) & (number_buffer(4) & VCC))
-- \Add8~1\ = CARRY((number_buffer(1) & number_buffer(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(1),
	datab => number_buffer(4),
	datad => VCC,
	combout => \Add8~0_combout\,
	cout => \Add8~1\);

-- Location: LCCOMB_X17_Y18_N2
\Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~2_combout\ = (\Add7~0_combout\ & ((number_buffer(2) & (\Add8~1\ & VCC)) # (!number_buffer(2) & (!\Add8~1\)))) # (!\Add7~0_combout\ & ((number_buffer(2) & (!\Add8~1\)) # (!number_buffer(2) & ((\Add8~1\) # (GND)))))
-- \Add8~3\ = CARRY((\Add7~0_combout\ & (!number_buffer(2) & !\Add8~1\)) # (!\Add7~0_combout\ & ((!\Add8~1\) # (!number_buffer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~0_combout\,
	datab => number_buffer(2),
	datad => VCC,
	cin => \Add8~1\,
	combout => \Add8~2_combout\,
	cout => \Add8~3\);

-- Location: LCCOMB_X17_Y18_N4
\Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~4_combout\ = ((\Add7~2_combout\ $ (number_buffer(3) $ (!\Add8~3\)))) # (GND)
-- \Add8~5\ = CARRY((\Add7~2_combout\ & ((number_buffer(3)) # (!\Add8~3\))) # (!\Add7~2_combout\ & (number_buffer(3) & !\Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~2_combout\,
	datab => number_buffer(3),
	datad => VCC,
	cin => \Add8~3\,
	combout => \Add8~4_combout\,
	cout => \Add8~5\);

-- Location: LCCOMB_X17_Y18_N6
\Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~6_combout\ = (\Add7~4_combout\ & (!\Add8~5\)) # (!\Add7~4_combout\ & ((\Add8~5\) # (GND)))
-- \Add8~7\ = CARRY((!\Add8~5\) # (!\Add7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add7~4_combout\,
	datad => VCC,
	cin => \Add8~5\,
	combout => \Add8~6_combout\,
	cout => \Add8~7\);

-- Location: LCCOMB_X17_Y18_N8
\Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~8_combout\ = (\Add7~6_combout\ & (\Add8~7\ $ (GND))) # (!\Add7~6_combout\ & (!\Add8~7\ & VCC))
-- \Add8~9\ = CARRY((\Add7~6_combout\ & !\Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add7~6_combout\,
	datad => VCC,
	cin => \Add8~7\,
	combout => \Add8~8_combout\,
	cout => \Add8~9\);

-- Location: LCCOMB_X17_Y18_N10
\Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~10_combout\ = (\Add7~8_combout\ & (!\Add8~9\)) # (!\Add7~8_combout\ & ((\Add8~9\) # (GND)))
-- \Add8~11\ = CARRY((!\Add8~9\) # (!\Add7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add7~8_combout\,
	datad => VCC,
	cin => \Add8~9\,
	combout => \Add8~10_combout\,
	cout => \Add8~11\);

-- Location: LCCOMB_X17_Y18_N12
\Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~12_combout\ = (\Add7~10_combout\ & (\Add8~11\ $ (GND))) # (!\Add7~10_combout\ & (!\Add8~11\ & VCC))
-- \Add8~13\ = CARRY((\Add7~10_combout\ & !\Add8~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add7~10_combout\,
	datad => VCC,
	cin => \Add8~11\,
	combout => \Add8~12_combout\,
	cout => \Add8~13\);

-- Location: LCCOMB_X17_Y18_N14
\Add8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~14_combout\ = (\Add7~12_combout\ & (!\Add8~13\)) # (!\Add7~12_combout\ & ((\Add8~13\) # (GND)))
-- \Add8~15\ = CARRY((!\Add8~13\) # (!\Add7~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add7~12_combout\,
	datad => VCC,
	cin => \Add8~13\,
	combout => \Add8~14_combout\,
	cout => \Add8~15\);

-- Location: LCCOMB_X17_Y18_N16
\Add8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~16_combout\ = (\Add7~14_combout\ & (\Add8~15\ $ (GND))) # (!\Add7~14_combout\ & (!\Add8~15\ & VCC))
-- \Add8~17\ = CARRY((\Add7~14_combout\ & !\Add8~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add7~14_combout\,
	datad => VCC,
	cin => \Add8~15\,
	combout => \Add8~16_combout\,
	cout => \Add8~17\);

-- Location: LCCOMB_X17_Y18_N18
\Add8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~18_combout\ = (\Add7~16_combout\ & (!\Add8~17\)) # (!\Add7~16_combout\ & ((\Add8~17\) # (GND)))
-- \Add8~19\ = CARRY((!\Add8~17\) # (!\Add7~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~16_combout\,
	datad => VCC,
	cin => \Add8~17\,
	combout => \Add8~18_combout\,
	cout => \Add8~19\);

-- Location: LCCOMB_X17_Y18_N20
\Add8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~20_combout\ = (\Add7~18_combout\ & (\Add8~19\ $ (GND))) # (!\Add7~18_combout\ & (!\Add8~19\ & VCC))
-- \Add8~21\ = CARRY((\Add7~18_combout\ & !\Add8~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add7~18_combout\,
	datad => VCC,
	cin => \Add8~19\,
	combout => \Add8~20_combout\,
	cout => \Add8~21\);

-- Location: LCCOMB_X17_Y18_N22
\Add8~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~22_combout\ = (\Add7~20_combout\ & (!\Add8~21\)) # (!\Add7~20_combout\ & ((\Add8~21\) # (GND)))
-- \Add8~23\ = CARRY((!\Add8~21\) # (!\Add7~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add7~20_combout\,
	datad => VCC,
	cin => \Add8~21\,
	combout => \Add8~22_combout\,
	cout => \Add8~23\);

-- Location: LCCOMB_X17_Y18_N24
\Add8~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~24_combout\ = \Add8~23\ $ (!\Add7~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Add7~22_combout\,
	cin => \Add8~23\,
	combout => \Add8~24_combout\);

-- Location: LCCOMB_X14_Y15_N0
\max_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~0_combout\ = (\Add8~24_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add8~24_combout\,
	datac => \reset~input_o\,
	combout => \max_val~0_combout\);

-- Location: LCCOMB_X14_Y15_N30
\max_val~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~2_combout\ = (\Add8~22_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add8~22_combout\,
	datac => \reset~input_o\,
	combout => \max_val~2_combout\);

-- Location: FF_X14_Y15_N31
\max_val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~2_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(12));

-- Location: LCCOMB_X13_Y15_N2
\max_val~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~3_combout\ = (!\reset~input_o\ & \Add8~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \Add8~20_combout\,
	combout => \max_val~3_combout\);

-- Location: FF_X13_Y15_N3
\max_val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~3_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(11));

-- Location: LCCOMB_X13_Y15_N10
\max_val~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~4_combout\ = (!\reset~input_o\ & \Add8~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \Add8~18_combout\,
	combout => \max_val~4_combout\);

-- Location: FF_X13_Y15_N11
\max_val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~4_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(10));

-- Location: LCCOMB_X13_Y15_N6
\max_val~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~5_combout\ = (!\reset~input_o\ & \Add8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \Add8~16_combout\,
	combout => \max_val~5_combout\);

-- Location: FF_X13_Y15_N7
\max_val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~5_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(9));

-- Location: LCCOMB_X13_Y15_N12
\max_val~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~6_combout\ = (\Add8~14_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add8~14_combout\,
	datac => \reset~input_o\,
	combout => \max_val~6_combout\);

-- Location: FF_X13_Y15_N13
\max_val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~6_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(8));

-- Location: LCCOMB_X13_Y15_N16
\max_val~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~8_combout\ = (!\reset~input_o\ & \Add8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \Add8~12_combout\,
	combout => \max_val~8_combout\);

-- Location: FF_X13_Y15_N17
\max_val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~8_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(7));

-- Location: LCCOMB_X13_Y15_N30
\max_val~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~9_combout\ = (\Add8~10_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add8~10_combout\,
	datac => \reset~input_o\,
	combout => \max_val~9_combout\);

-- Location: FF_X13_Y15_N31
\max_val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~9_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(6));

-- Location: LCCOMB_X12_Y18_N4
\max_val~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~10_combout\ = (\Add8~8_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~8_combout\,
	datad => \reset~input_o\,
	combout => \max_val~10_combout\);

-- Location: FF_X12_Y18_N5
\max_val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~10_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(5));

-- Location: LCCOMB_X12_Y16_N30
\max_val~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~7_combout\ = (!\reset~input_o\ & \Add8~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \Add8~6_combout\,
	combout => \max_val~7_combout\);

-- Location: FF_X12_Y16_N31
\max_val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~7_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(4));

-- Location: LCCOMB_X17_Y17_N10
\max_val~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~11_combout\ = (\Add8~4_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add8~4_combout\,
	datad => \reset~input_o\,
	combout => \max_val~11_combout\);

-- Location: FF_X17_Y17_N11
\max_val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~11_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(3));

-- Location: LCCOMB_X17_Y17_N28
\max_val~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~12_combout\ = (\Add8~2_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~2_combout\,
	datad => \reset~input_o\,
	combout => \max_val~12_combout\);

-- Location: FF_X17_Y17_N29
\max_val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~12_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(2));

-- Location: LCCOMB_X17_Y17_N18
\max_val~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~13_combout\ = (\Add8~0_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add8~0_combout\,
	datad => \reset~input_o\,
	combout => \max_val~13_combout\);

-- Location: FF_X17_Y17_N19
\max_val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~13_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(1));

-- Location: LCCOMB_X17_Y17_N16
\max_val~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val~14_combout\ = (!\reset~input_o\ & number_buffer(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => number_buffer(0),
	combout => \max_val~14_combout\);

-- Location: FF_X17_Y17_N17
\max_val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~14_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(0));

-- Location: LCCOMB_X14_Y15_N2
\LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~1_cout\ = CARRY((!max_val(0) & number_buffer(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => max_val(0),
	datab => number_buffer(0),
	datad => VCC,
	cout => \LessThan5~1_cout\);

-- Location: LCCOMB_X14_Y15_N4
\LessThan5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~3_cout\ = CARRY((\Add8~0_combout\ & (max_val(1) & !\LessThan5~1_cout\)) # (!\Add8~0_combout\ & ((max_val(1)) # (!\LessThan5~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~0_combout\,
	datab => max_val(1),
	datad => VCC,
	cin => \LessThan5~1_cout\,
	cout => \LessThan5~3_cout\);

-- Location: LCCOMB_X14_Y15_N6
\LessThan5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~5_cout\ = CARRY((\Add8~2_combout\ & ((!\LessThan5~3_cout\) # (!max_val(2)))) # (!\Add8~2_combout\ & (!max_val(2) & !\LessThan5~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~2_combout\,
	datab => max_val(2),
	datad => VCC,
	cin => \LessThan5~3_cout\,
	cout => \LessThan5~5_cout\);

-- Location: LCCOMB_X14_Y15_N8
\LessThan5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~7_cout\ = CARRY((max_val(3) & ((!\LessThan5~5_cout\) # (!\Add8~4_combout\))) # (!max_val(3) & (!\Add8~4_combout\ & !\LessThan5~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => max_val(3),
	datab => \Add8~4_combout\,
	datad => VCC,
	cin => \LessThan5~5_cout\,
	cout => \LessThan5~7_cout\);

-- Location: LCCOMB_X14_Y15_N10
\LessThan5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~9_cout\ = CARRY((max_val(4) & (\Add8~6_combout\ & !\LessThan5~7_cout\)) # (!max_val(4) & ((\Add8~6_combout\) # (!\LessThan5~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => max_val(4),
	datab => \Add8~6_combout\,
	datad => VCC,
	cin => \LessThan5~7_cout\,
	cout => \LessThan5~9_cout\);

-- Location: LCCOMB_X14_Y15_N12
\LessThan5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~11_cout\ = CARRY((max_val(5) & ((!\LessThan5~9_cout\) # (!\Add8~8_combout\))) # (!max_val(5) & (!\Add8~8_combout\ & !\LessThan5~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => max_val(5),
	datab => \Add8~8_combout\,
	datad => VCC,
	cin => \LessThan5~9_cout\,
	cout => \LessThan5~11_cout\);

-- Location: LCCOMB_X14_Y15_N14
\LessThan5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~13_cout\ = CARRY((\Add8~10_combout\ & ((!\LessThan5~11_cout\) # (!max_val(6)))) # (!\Add8~10_combout\ & (!max_val(6) & !\LessThan5~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~10_combout\,
	datab => max_val(6),
	datad => VCC,
	cin => \LessThan5~11_cout\,
	cout => \LessThan5~13_cout\);

-- Location: LCCOMB_X14_Y15_N16
\LessThan5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~15_cout\ = CARRY((max_val(7) & ((!\LessThan5~13_cout\) # (!\Add8~12_combout\))) # (!max_val(7) & (!\Add8~12_combout\ & !\LessThan5~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => max_val(7),
	datab => \Add8~12_combout\,
	datad => VCC,
	cin => \LessThan5~13_cout\,
	cout => \LessThan5~15_cout\);

-- Location: LCCOMB_X14_Y15_N18
\LessThan5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~17_cout\ = CARRY((max_val(8) & (\Add8~14_combout\ & !\LessThan5~15_cout\)) # (!max_val(8) & ((\Add8~14_combout\) # (!\LessThan5~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => max_val(8),
	datab => \Add8~14_combout\,
	datad => VCC,
	cin => \LessThan5~15_cout\,
	cout => \LessThan5~17_cout\);

-- Location: LCCOMB_X14_Y15_N20
\LessThan5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~19_cout\ = CARRY((\Add8~16_combout\ & (max_val(9) & !\LessThan5~17_cout\)) # (!\Add8~16_combout\ & ((max_val(9)) # (!\LessThan5~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~16_combout\,
	datab => max_val(9),
	datad => VCC,
	cin => \LessThan5~17_cout\,
	cout => \LessThan5~19_cout\);

-- Location: LCCOMB_X14_Y15_N22
\LessThan5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~21_cout\ = CARRY((max_val(10) & (\Add8~18_combout\ & !\LessThan5~19_cout\)) # (!max_val(10) & ((\Add8~18_combout\) # (!\LessThan5~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => max_val(10),
	datab => \Add8~18_combout\,
	datad => VCC,
	cin => \LessThan5~19_cout\,
	cout => \LessThan5~21_cout\);

-- Location: LCCOMB_X14_Y15_N24
\LessThan5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~23_cout\ = CARRY((max_val(11) & ((!\LessThan5~21_cout\) # (!\Add8~20_combout\))) # (!max_val(11) & (!\Add8~20_combout\ & !\LessThan5~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => max_val(11),
	datab => \Add8~20_combout\,
	datad => VCC,
	cin => \LessThan5~21_cout\,
	cout => \LessThan5~23_cout\);

-- Location: LCCOMB_X14_Y15_N26
\LessThan5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~25_cout\ = CARRY((max_val(12) & (\Add8~22_combout\ & !\LessThan5~23_cout\)) # (!max_val(12) & ((\Add8~22_combout\) # (!\LessThan5~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => max_val(12),
	datab => \Add8~22_combout\,
	datad => VCC,
	cin => \LessThan5~23_cout\,
	cout => \LessThan5~25_cout\);

-- Location: LCCOMB_X14_Y15_N28
\LessThan5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~26_combout\ = (\Add8~24_combout\ & ((\LessThan5~25_cout\) # (!max_val(13)))) # (!\Add8~24_combout\ & (\LessThan5~25_cout\ & !max_val(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add8~24_combout\,
	datad => max_val(13),
	cin => \LessThan5~25_cout\,
	combout => \LessThan5~26_combout\);

-- Location: LCCOMB_X17_Y13_N10
\count_val[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \count_val[0]~8_combout\ = count_val(0) $ (VCC)
-- \count_val[0]~9\ = CARRY(count_val(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datad => VCC,
	combout => \count_val[0]~8_combout\,
	cout => \count_val[0]~9\);

-- Location: LCCOMB_X17_Y13_N12
\count_val[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \count_val[1]~12_combout\ = (count_val(1) & (!\count_val[0]~9\)) # (!count_val(1) & ((\count_val[0]~9\) # (GND)))
-- \count_val[1]~13\ = CARRY((!\count_val[0]~9\) # (!count_val(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datad => VCC,
	cin => \count_val[0]~9\,
	combout => \count_val[1]~12_combout\,
	cout => \count_val[1]~13\);

-- Location: FF_X18_Y13_N19
\count_val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \count_val[1]~12_combout\,
	sclr => \reset~input_o\,
	sload => VCC,
	ena => \count_val[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count_val(1));

-- Location: LCCOMB_X17_Y13_N14
\count_val[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \count_val[2]~14_combout\ = (count_val(2) & (\count_val[1]~13\ $ (GND))) # (!count_val(2) & (!\count_val[1]~13\ & VCC))
-- \count_val[2]~15\ = CARRY((count_val(2) & !\count_val[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datad => VCC,
	cin => \count_val[1]~13\,
	combout => \count_val[2]~14_combout\,
	cout => \count_val[2]~15\);

-- Location: FF_X18_Y13_N3
\count_val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \count_val[2]~14_combout\,
	sclr => \reset~input_o\,
	sload => VCC,
	ena => \count_val[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count_val(2));

-- Location: LCCOMB_X17_Y13_N16
\count_val[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \count_val[3]~16_combout\ = (count_val(3) & (!\count_val[2]~15\)) # (!count_val(3) & ((\count_val[2]~15\) # (GND)))
-- \count_val[3]~17\ = CARRY((!\count_val[2]~15\) # (!count_val(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datad => VCC,
	cin => \count_val[2]~15\,
	combout => \count_val[3]~16_combout\,
	cout => \count_val[3]~17\);

-- Location: FF_X18_Y13_N21
\count_val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \count_val[3]~16_combout\,
	sclr => \reset~input_o\,
	sload => VCC,
	ena => \count_val[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count_val(3));

-- Location: LCCOMB_X10_Y17_N12
\count_val[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \count_val[1]~10_combout\ = (count_val(2) & (count_val(3) & (count_val(1) & count_val(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => count_val(3),
	datac => count_val(1),
	datad => count_val(0),
	combout => \count_val[1]~10_combout\);

-- Location: LCCOMB_X17_Y13_N18
\count_val[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \count_val[4]~18_combout\ = count_val(4) $ (!\count_val[3]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count_val(4),
	cin => \count_val[3]~17\,
	combout => \count_val[4]~18_combout\);

-- Location: FF_X18_Y13_N9
\count_val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \count_val[4]~18_combout\,
	sclr => \reset~input_o\,
	sload => VCC,
	ena => \count_val[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count_val(4));

-- Location: LCCOMB_X19_Y19_N28
\count_val[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \count_val[1]~7_combout\ = (!key_last_code(1) & (\press_event~q\ & key_last_code(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(1),
	datab => \press_event~q\,
	datac => key_last_code(0),
	combout => \count_val[1]~7_combout\);

-- Location: LCCOMB_X19_Y19_N14
\count_val[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \count_val[1]~20_combout\ = (\LessThan3~0_combout\ & (\count_val[1]~7_combout\ & (key_last_code(3) & key_last_code(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan3~0_combout\,
	datab => \count_val[1]~7_combout\,
	datac => key_last_code(3),
	datad => key_last_code(2),
	combout => \count_val[1]~20_combout\);

-- Location: LCCOMB_X12_Y16_N2
\count_val[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \count_val[1]~11_combout\ = (\reset~input_o\) # ((\count_val[1]~20_combout\ & ((!count_val(4)) # (!\count_val[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count_val[1]~10_combout\,
	datab => count_val(4),
	datac => \reset~input_o\,
	datad => \count_val[1]~20_combout\,
	combout => \count_val[1]~11_combout\);

-- Location: FF_X18_Y13_N1
\count_val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \count_val[0]~8_combout\,
	sclr => \reset~input_o\,
	sload => VCC,
	ena => \count_val[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count_val(0));

-- Location: LCCOMB_X18_Y13_N22
\Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal8~0_combout\ = (!count_val(4) & (!count_val(2) & !count_val(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => count_val(4),
	datac => count_val(2),
	datad => count_val(3),
	combout => \Equal8~0_combout\);

-- Location: LCCOMB_X11_Y16_N28
\Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal8~1_combout\ = (count_val(0)) # ((count_val(1)) # (!\Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => count_val(1),
	datad => \Equal8~0_combout\,
	combout => \Equal8~1_combout\);

-- Location: LCCOMB_X12_Y16_N24
\max_val[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \max_val[3]~1_combout\ = (\reset~input_o\) # ((\count_val[1]~20_combout\ & ((\LessThan5~26_combout\) # (!\Equal8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~26_combout\,
	datab => \Equal8~1_combout\,
	datac => \reset~input_o\,
	datad => \count_val[1]~20_combout\,
	combout => \max_val[3]~1_combout\);

-- Location: FF_X14_Y15_N1
\max_val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \max_val~0_combout\,
	ena => \max_val[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => max_val(13));

-- Location: LCCOMB_X19_Y20_N16
\mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mode~0_combout\ = (key_last_code(2) & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(2),
	datad => \reset~input_o\,
	combout => \mode~0_combout\);

-- Location: LCCOMB_X19_Y20_N0
\mode~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mode~1_combout\ = (\reset~input_o\) # ((\press_event~q\ & (!key_last_code(0) & !key_last_code(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \press_event~q\,
	datab => key_last_code(0),
	datac => key_last_code(1),
	datad => \reset~input_o\,
	combout => \mode~1_combout\);

-- Location: FF_X19_Y20_N17
\mode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mode~0_combout\,
	ena => \mode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => mode(0));

-- Location: LCCOMB_X19_Y17_N30
\display_mode_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_mode_reg~1_combout\ = (!\reset~input_o\ & mode(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => mode(0),
	combout => \display_mode_reg~1_combout\);

-- Location: LCCOMB_X17_Y20_N12
\input_timeout[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[0]~20_combout\ = input_timeout(0) $ (VCC)
-- \input_timeout[0]~21\ = CARRY(input_timeout(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(0),
	datad => VCC,
	combout => \input_timeout[0]~20_combout\,
	cout => \input_timeout[0]~21\);

-- Location: LCCOMB_X17_Y19_N24
\LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan8~1_combout\ = (input_timeout(13)) # ((input_timeout(10)) # ((input_timeout(12)) # (input_timeout(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(13),
	datab => input_timeout(10),
	datac => input_timeout(12),
	datad => input_timeout(11),
	combout => \LessThan8~1_combout\);

-- Location: LCCOMB_X17_Y20_N4
\LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan8~0_combout\ = (input_timeout(9) & ((input_timeout(7)) # ((input_timeout(6)) # (input_timeout(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(7),
	datab => input_timeout(6),
	datac => input_timeout(9),
	datad => input_timeout(8),
	combout => \LessThan8~0_combout\);

-- Location: LCCOMB_X17_Y19_N26
\LessThan8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan8~2_combout\ = (input_timeout(15)) # ((input_timeout(14) & ((\LessThan8~1_combout\) # (\LessThan8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(15),
	datab => \LessThan8~1_combout\,
	datac => input_timeout(14),
	datad => \LessThan8~0_combout\,
	combout => \LessThan8~2_combout\);

-- Location: LCCOMB_X19_Y19_N6
\display_mode_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_mode_reg[0]~0_combout\ = (\press_event~q\ & ((key_last_code(1)) # ((key_last_code(0) & !\display_mode_control~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => key_last_code(1),
	datab => \press_event~q\,
	datac => key_last_code(0),
	datad => \display_mode_control~0_combout\,
	combout => \display_mode_reg[0]~0_combout\);

-- Location: LCCOMB_X19_Y19_N12
\showing_input~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \showing_input~0_combout\ = (\display_mode_reg[0]~0_combout\) # ((!\press_event~q\ & ((!\LessThan8~3_combout\) # (!\LessThan8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan8~2_combout\,
	datab => \LessThan8~3_combout\,
	datac => \press_event~q\,
	datad => \display_mode_reg[0]~0_combout\,
	combout => \showing_input~0_combout\);

-- Location: LCCOMB_X19_Y17_N18
\showing_input~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \showing_input~1_combout\ = (!\reset~input_o\ & ((\showing_input~q\) # (!\showing_input~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \showing_input~q\,
	datad => \showing_input~0_combout\,
	combout => \showing_input~1_combout\);

-- Location: FF_X19_Y17_N19
showing_input : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \showing_input~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \showing_input~q\);

-- Location: LCCOMB_X17_Y19_N20
\input_timeout[11]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[11]~52_combout\ = (\number_buffer~9_combout\) # ((!\showing_input~q\ & ((!\LessThan8~2_combout\) # (!\LessThan8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \number_buffer~9_combout\,
	datab => \LessThan8~3_combout\,
	datac => \LessThan8~2_combout\,
	datad => \showing_input~q\,
	combout => \input_timeout[11]~52_combout\);

-- Location: FF_X17_Y20_N13
\input_timeout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[0]~20_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(0));

-- Location: LCCOMB_X17_Y20_N14
\input_timeout[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[1]~22_combout\ = (input_timeout(1) & (!\input_timeout[0]~21\)) # (!input_timeout(1) & ((\input_timeout[0]~21\) # (GND)))
-- \input_timeout[1]~23\ = CARRY((!\input_timeout[0]~21\) # (!input_timeout(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(1),
	datad => VCC,
	cin => \input_timeout[0]~21\,
	combout => \input_timeout[1]~22_combout\,
	cout => \input_timeout[1]~23\);

-- Location: FF_X17_Y20_N15
\input_timeout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[1]~22_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(1));

-- Location: LCCOMB_X17_Y20_N16
\input_timeout[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[2]~24_combout\ = (input_timeout(2) & (\input_timeout[1]~23\ $ (GND))) # (!input_timeout(2) & (!\input_timeout[1]~23\ & VCC))
-- \input_timeout[2]~25\ = CARRY((input_timeout(2) & !\input_timeout[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(2),
	datad => VCC,
	cin => \input_timeout[1]~23\,
	combout => \input_timeout[2]~24_combout\,
	cout => \input_timeout[2]~25\);

-- Location: FF_X17_Y20_N17
\input_timeout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[2]~24_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(2));

-- Location: LCCOMB_X17_Y20_N18
\input_timeout[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[3]~26_combout\ = (input_timeout(3) & (!\input_timeout[2]~25\)) # (!input_timeout(3) & ((\input_timeout[2]~25\) # (GND)))
-- \input_timeout[3]~27\ = CARRY((!\input_timeout[2]~25\) # (!input_timeout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(3),
	datad => VCC,
	cin => \input_timeout[2]~25\,
	combout => \input_timeout[3]~26_combout\,
	cout => \input_timeout[3]~27\);

-- Location: FF_X17_Y20_N19
\input_timeout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[3]~26_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(3));

-- Location: LCCOMB_X17_Y20_N20
\input_timeout[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[4]~28_combout\ = (input_timeout(4) & (\input_timeout[3]~27\ $ (GND))) # (!input_timeout(4) & (!\input_timeout[3]~27\ & VCC))
-- \input_timeout[4]~29\ = CARRY((input_timeout(4) & !\input_timeout[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(4),
	datad => VCC,
	cin => \input_timeout[3]~27\,
	combout => \input_timeout[4]~28_combout\,
	cout => \input_timeout[4]~29\);

-- Location: FF_X17_Y20_N21
\input_timeout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[4]~28_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(4));

-- Location: LCCOMB_X17_Y20_N22
\input_timeout[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[5]~30_combout\ = (input_timeout(5) & (!\input_timeout[4]~29\)) # (!input_timeout(5) & ((\input_timeout[4]~29\) # (GND)))
-- \input_timeout[5]~31\ = CARRY((!\input_timeout[4]~29\) # (!input_timeout(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(5),
	datad => VCC,
	cin => \input_timeout[4]~29\,
	combout => \input_timeout[5]~30_combout\,
	cout => \input_timeout[5]~31\);

-- Location: FF_X17_Y20_N23
\input_timeout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[5]~30_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(5));

-- Location: LCCOMB_X17_Y20_N24
\input_timeout[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[6]~32_combout\ = (input_timeout(6) & (\input_timeout[5]~31\ $ (GND))) # (!input_timeout(6) & (!\input_timeout[5]~31\ & VCC))
-- \input_timeout[6]~33\ = CARRY((input_timeout(6) & !\input_timeout[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(6),
	datad => VCC,
	cin => \input_timeout[5]~31\,
	combout => \input_timeout[6]~32_combout\,
	cout => \input_timeout[6]~33\);

-- Location: FF_X17_Y20_N25
\input_timeout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[6]~32_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(6));

-- Location: LCCOMB_X17_Y20_N26
\input_timeout[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[7]~34_combout\ = (input_timeout(7) & (!\input_timeout[6]~33\)) # (!input_timeout(7) & ((\input_timeout[6]~33\) # (GND)))
-- \input_timeout[7]~35\ = CARRY((!\input_timeout[6]~33\) # (!input_timeout(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(7),
	datad => VCC,
	cin => \input_timeout[6]~33\,
	combout => \input_timeout[7]~34_combout\,
	cout => \input_timeout[7]~35\);

-- Location: FF_X17_Y20_N27
\input_timeout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[7]~34_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(7));

-- Location: LCCOMB_X17_Y20_N28
\input_timeout[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[8]~36_combout\ = (input_timeout(8) & (\input_timeout[7]~35\ $ (GND))) # (!input_timeout(8) & (!\input_timeout[7]~35\ & VCC))
-- \input_timeout[8]~37\ = CARRY((input_timeout(8) & !\input_timeout[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(8),
	datad => VCC,
	cin => \input_timeout[7]~35\,
	combout => \input_timeout[8]~36_combout\,
	cout => \input_timeout[8]~37\);

-- Location: FF_X17_Y20_N29
\input_timeout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[8]~36_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(8));

-- Location: LCCOMB_X17_Y20_N30
\input_timeout[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[9]~38_combout\ = (input_timeout(9) & (!\input_timeout[8]~37\)) # (!input_timeout(9) & ((\input_timeout[8]~37\) # (GND)))
-- \input_timeout[9]~39\ = CARRY((!\input_timeout[8]~37\) # (!input_timeout(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(9),
	datad => VCC,
	cin => \input_timeout[8]~37\,
	combout => \input_timeout[9]~38_combout\,
	cout => \input_timeout[9]~39\);

-- Location: FF_X17_Y20_N31
\input_timeout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[9]~38_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(9));

-- Location: LCCOMB_X17_Y19_N0
\input_timeout[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[10]~40_combout\ = (input_timeout(10) & (\input_timeout[9]~39\ $ (GND))) # (!input_timeout(10) & (!\input_timeout[9]~39\ & VCC))
-- \input_timeout[10]~41\ = CARRY((input_timeout(10) & !\input_timeout[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(10),
	datad => VCC,
	cin => \input_timeout[9]~39\,
	combout => \input_timeout[10]~40_combout\,
	cout => \input_timeout[10]~41\);

-- Location: FF_X17_Y19_N1
\input_timeout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[10]~40_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(10));

-- Location: LCCOMB_X17_Y19_N2
\input_timeout[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[11]~42_combout\ = (input_timeout(11) & (!\input_timeout[10]~41\)) # (!input_timeout(11) & ((\input_timeout[10]~41\) # (GND)))
-- \input_timeout[11]~43\ = CARRY((!\input_timeout[10]~41\) # (!input_timeout(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(11),
	datad => VCC,
	cin => \input_timeout[10]~41\,
	combout => \input_timeout[11]~42_combout\,
	cout => \input_timeout[11]~43\);

-- Location: FF_X17_Y19_N3
\input_timeout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[11]~42_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(11));

-- Location: LCCOMB_X17_Y19_N4
\input_timeout[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[12]~44_combout\ = (input_timeout(12) & (\input_timeout[11]~43\ $ (GND))) # (!input_timeout(12) & (!\input_timeout[11]~43\ & VCC))
-- \input_timeout[12]~45\ = CARRY((input_timeout(12) & !\input_timeout[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(12),
	datad => VCC,
	cin => \input_timeout[11]~43\,
	combout => \input_timeout[12]~44_combout\,
	cout => \input_timeout[12]~45\);

-- Location: FF_X17_Y19_N5
\input_timeout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[12]~44_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(12));

-- Location: LCCOMB_X17_Y19_N6
\input_timeout[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[13]~46_combout\ = (input_timeout(13) & (!\input_timeout[12]~45\)) # (!input_timeout(13) & ((\input_timeout[12]~45\) # (GND)))
-- \input_timeout[13]~47\ = CARRY((!\input_timeout[12]~45\) # (!input_timeout(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(13),
	datad => VCC,
	cin => \input_timeout[12]~45\,
	combout => \input_timeout[13]~46_combout\,
	cout => \input_timeout[13]~47\);

-- Location: FF_X17_Y19_N7
\input_timeout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[13]~46_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(13));

-- Location: LCCOMB_X17_Y19_N8
\input_timeout[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[14]~48_combout\ = (input_timeout(14) & (\input_timeout[13]~47\ $ (GND))) # (!input_timeout(14) & (!\input_timeout[13]~47\ & VCC))
-- \input_timeout[14]~49\ = CARRY((input_timeout(14) & !\input_timeout[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(14),
	datad => VCC,
	cin => \input_timeout[13]~47\,
	combout => \input_timeout[14]~48_combout\,
	cout => \input_timeout[14]~49\);

-- Location: FF_X17_Y19_N9
\input_timeout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[14]~48_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(14));

-- Location: LCCOMB_X17_Y19_N10
\input_timeout[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[15]~50_combout\ = (input_timeout(15) & (!\input_timeout[14]~49\)) # (!input_timeout(15) & ((\input_timeout[14]~49\) # (GND)))
-- \input_timeout[15]~51\ = CARRY((!\input_timeout[14]~49\) # (!input_timeout(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(15),
	datad => VCC,
	cin => \input_timeout[14]~49\,
	combout => \input_timeout[15]~50_combout\,
	cout => \input_timeout[15]~51\);

-- Location: FF_X17_Y19_N11
\input_timeout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[15]~50_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(15));

-- Location: LCCOMB_X17_Y19_N12
\input_timeout[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[16]~53_combout\ = (input_timeout(16) & (\input_timeout[15]~51\ $ (GND))) # (!input_timeout(16) & (!\input_timeout[15]~51\ & VCC))
-- \input_timeout[16]~54\ = CARRY((input_timeout(16) & !\input_timeout[15]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(16),
	datad => VCC,
	cin => \input_timeout[15]~51\,
	combout => \input_timeout[16]~53_combout\,
	cout => \input_timeout[16]~54\);

-- Location: FF_X17_Y19_N13
\input_timeout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[16]~53_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(16));

-- Location: LCCOMB_X17_Y19_N14
\input_timeout[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[17]~55_combout\ = (input_timeout(17) & (!\input_timeout[16]~54\)) # (!input_timeout(17) & ((\input_timeout[16]~54\) # (GND)))
-- \input_timeout[17]~56\ = CARRY((!\input_timeout[16]~54\) # (!input_timeout(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(17),
	datad => VCC,
	cin => \input_timeout[16]~54\,
	combout => \input_timeout[17]~55_combout\,
	cout => \input_timeout[17]~56\);

-- Location: FF_X17_Y19_N15
\input_timeout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[17]~55_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(17));

-- Location: LCCOMB_X17_Y19_N16
\input_timeout[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[18]~57_combout\ = (input_timeout(18) & (\input_timeout[17]~56\ $ (GND))) # (!input_timeout(18) & (!\input_timeout[17]~56\ & VCC))
-- \input_timeout[18]~58\ = CARRY((input_timeout(18) & !\input_timeout[17]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => input_timeout(18),
	datad => VCC,
	cin => \input_timeout[17]~56\,
	combout => \input_timeout[18]~57_combout\,
	cout => \input_timeout[18]~58\);

-- Location: FF_X17_Y19_N17
\input_timeout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[18]~57_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(18));

-- Location: LCCOMB_X17_Y19_N18
\input_timeout[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \input_timeout[19]~59_combout\ = \input_timeout[18]~58\ $ (input_timeout(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => input_timeout(19),
	cin => \input_timeout[18]~58\,
	combout => \input_timeout[19]~59_combout\);

-- Location: FF_X17_Y19_N19
\input_timeout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \input_timeout[19]~59_combout\,
	sclr => \number_buffer~9_combout\,
	ena => \input_timeout[11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => input_timeout(19));

-- Location: LCCOMB_X17_Y19_N28
\LessThan8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan8~3_combout\ = (input_timeout(16) & (input_timeout(18) & (input_timeout(17) & input_timeout(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => input_timeout(16),
	datab => input_timeout(18),
	datac => input_timeout(17),
	datad => input_timeout(19),
	combout => \LessThan8~3_combout\);

-- Location: LCCOMB_X17_Y19_N30
\display_mode_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_mode_reg[0]~2_combout\ = (!\press_event~q\ & (((\showing_input~q\) # (!\LessThan8~2_combout\)) # (!\LessThan8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \press_event~q\,
	datab => \LessThan8~3_combout\,
	datac => \LessThan8~2_combout\,
	datad => \showing_input~q\,
	combout => \display_mode_reg[0]~2_combout\);

-- Location: LCCOMB_X19_Y17_N22
\display_mode_reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_mode_reg[0]~3_combout\ = (\reset~input_o\) # ((!\display_mode_reg[0]~2_combout\ & !\display_mode_reg[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \display_mode_reg[0]~2_combout\,
	datad => \display_mode_reg[0]~0_combout\,
	combout => \display_mode_reg[0]~3_combout\);

-- Location: FF_X19_Y17_N31
\display_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_mode_reg~1_combout\,
	ena => \display_mode_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_mode_reg(0));

-- Location: LCCOMB_X12_Y18_N20
\min_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~0_combout\ = (!\Add8~24_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add8~24_combout\,
	datad => \reset~input_o\,
	combout => \min_val~0_combout\);

-- Location: LCCOMB_X12_Y18_N28
\min_val~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~2_combout\ = (!\Add8~22_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~22_combout\,
	datad => \reset~input_o\,
	combout => \min_val~2_combout\);

-- Location: FF_X12_Y18_N29
\min_val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~2_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(12));

-- Location: LCCOMB_X12_Y18_N10
\min_val~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~3_combout\ = (!\Add8~20_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~20_combout\,
	datad => \reset~input_o\,
	combout => \min_val~3_combout\);

-- Location: FF_X12_Y18_N11
\min_val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~3_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(11));

-- Location: LCCOMB_X12_Y18_N24
\min_val~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~4_combout\ = (!\Add8~18_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~18_combout\,
	datad => \reset~input_o\,
	combout => \min_val~4_combout\);

-- Location: FF_X12_Y18_N25
\min_val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~4_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(10));

-- Location: LCCOMB_X14_Y16_N10
\min_val~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~5_combout\ = (!\Add8~16_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~16_combout\,
	datad => \reset~input_o\,
	combout => \min_val~5_combout\);

-- Location: FF_X12_Y18_N31
\min_val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \min_val~5_combout\,
	sload => VCC,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(9));

-- Location: LCCOMB_X12_Y18_N6
\min_val~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~6_combout\ = (!\Add8~14_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~14_combout\,
	datad => \reset~input_o\,
	combout => \min_val~6_combout\);

-- Location: FF_X12_Y18_N7
\min_val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~6_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(8));

-- Location: LCCOMB_X12_Y18_N18
\min_val~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~8_combout\ = (!\Add8~12_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add8~12_combout\,
	datad => \reset~input_o\,
	combout => \min_val~8_combout\);

-- Location: FF_X12_Y18_N19
\min_val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~8_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(7));

-- Location: LCCOMB_X12_Y18_N16
\min_val~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~9_combout\ = (!\Add8~10_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~10_combout\,
	datad => \reset~input_o\,
	combout => \min_val~9_combout\);

-- Location: FF_X12_Y18_N17
\min_val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~9_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(6));

-- Location: LCCOMB_X12_Y18_N22
\min_val~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~10_combout\ = (!\Add8~8_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~8_combout\,
	datad => \reset~input_o\,
	combout => \min_val~10_combout\);

-- Location: FF_X12_Y18_N23
\min_val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~10_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(5));

-- Location: LCCOMB_X12_Y18_N12
\min_val~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~7_combout\ = (!\Add8~6_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add8~6_combout\,
	datad => \reset~input_o\,
	combout => \min_val~7_combout\);

-- Location: FF_X12_Y18_N13
\min_val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~7_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(4));

-- Location: LCCOMB_X12_Y18_N26
\min_val~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~11_combout\ = (!\Add8~4_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~4_combout\,
	datad => \reset~input_o\,
	combout => \min_val~11_combout\);

-- Location: FF_X12_Y18_N27
\min_val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~11_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(3));

-- Location: LCCOMB_X12_Y18_N8
\min_val~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~12_combout\ = (!\Add8~2_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~2_combout\,
	datad => \reset~input_o\,
	combout => \min_val~12_combout\);

-- Location: FF_X12_Y18_N9
\min_val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~12_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(2));

-- Location: LCCOMB_X12_Y18_N2
\min_val~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~13_combout\ = (!\Add8~0_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~0_combout\,
	datad => \reset~input_o\,
	combout => \min_val~13_combout\);

-- Location: FF_X12_Y18_N3
\min_val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~13_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(1));

-- Location: LCCOMB_X12_Y18_N0
\min_val~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val~14_combout\ = (!\reset~input_o\ & !number_buffer(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => number_buffer(0),
	combout => \min_val~14_combout\);

-- Location: FF_X12_Y18_N1
\min_val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~14_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(0));

-- Location: LCCOMB_X16_Y18_N0
\LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~1_cout\ = CARRY((!number_buffer(0) & !min_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(0),
	datab => min_val(0),
	datad => VCC,
	cout => \LessThan4~1_cout\);

-- Location: LCCOMB_X16_Y18_N2
\LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~3_cout\ = CARRY((min_val(1) & ((\Add8~0_combout\) # (!\LessThan4~1_cout\))) # (!min_val(1) & (\Add8~0_combout\ & !\LessThan4~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => min_val(1),
	datab => \Add8~0_combout\,
	datad => VCC,
	cin => \LessThan4~1_cout\,
	cout => \LessThan4~3_cout\);

-- Location: LCCOMB_X16_Y18_N4
\LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~5_cout\ = CARRY((\Add8~2_combout\ & (!min_val(2) & !\LessThan4~3_cout\)) # (!\Add8~2_combout\ & ((!\LessThan4~3_cout\) # (!min_val(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~2_combout\,
	datab => min_val(2),
	datad => VCC,
	cin => \LessThan4~3_cout\,
	cout => \LessThan4~5_cout\);

-- Location: LCCOMB_X16_Y18_N6
\LessThan4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~7_cout\ = CARRY((min_val(3) & ((\Add8~4_combout\) # (!\LessThan4~5_cout\))) # (!min_val(3) & (\Add8~4_combout\ & !\LessThan4~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => min_val(3),
	datab => \Add8~4_combout\,
	datad => VCC,
	cin => \LessThan4~5_cout\,
	cout => \LessThan4~7_cout\);

-- Location: LCCOMB_X16_Y18_N8
\LessThan4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~9_cout\ = CARRY((\Add8~6_combout\ & (!min_val(4) & !\LessThan4~7_cout\)) # (!\Add8~6_combout\ & ((!\LessThan4~7_cout\) # (!min_val(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~6_combout\,
	datab => min_val(4),
	datad => VCC,
	cin => \LessThan4~7_cout\,
	cout => \LessThan4~9_cout\);

-- Location: LCCOMB_X16_Y18_N10
\LessThan4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~11_cout\ = CARRY((\Add8~8_combout\ & ((min_val(5)) # (!\LessThan4~9_cout\))) # (!\Add8~8_combout\ & (min_val(5) & !\LessThan4~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~8_combout\,
	datab => min_val(5),
	datad => VCC,
	cin => \LessThan4~9_cout\,
	cout => \LessThan4~11_cout\);

-- Location: LCCOMB_X16_Y18_N12
\LessThan4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~13_cout\ = CARRY((min_val(6) & (!\Add8~10_combout\ & !\LessThan4~11_cout\)) # (!min_val(6) & ((!\LessThan4~11_cout\) # (!\Add8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => min_val(6),
	datab => \Add8~10_combout\,
	datad => VCC,
	cin => \LessThan4~11_cout\,
	cout => \LessThan4~13_cout\);

-- Location: LCCOMB_X16_Y18_N14
\LessThan4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~15_cout\ = CARRY((min_val(7) & ((\Add8~12_combout\) # (!\LessThan4~13_cout\))) # (!min_val(7) & (\Add8~12_combout\ & !\LessThan4~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => min_val(7),
	datab => \Add8~12_combout\,
	datad => VCC,
	cin => \LessThan4~13_cout\,
	cout => \LessThan4~15_cout\);

-- Location: LCCOMB_X16_Y18_N16
\LessThan4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~17_cout\ = CARRY((min_val(8) & (!\Add8~14_combout\ & !\LessThan4~15_cout\)) # (!min_val(8) & ((!\LessThan4~15_cout\) # (!\Add8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => min_val(8),
	datab => \Add8~14_combout\,
	datad => VCC,
	cin => \LessThan4~15_cout\,
	cout => \LessThan4~17_cout\);

-- Location: LCCOMB_X16_Y18_N18
\LessThan4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~19_cout\ = CARRY((min_val(9) & ((\Add8~16_combout\) # (!\LessThan4~17_cout\))) # (!min_val(9) & (\Add8~16_combout\ & !\LessThan4~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => min_val(9),
	datab => \Add8~16_combout\,
	datad => VCC,
	cin => \LessThan4~17_cout\,
	cout => \LessThan4~19_cout\);

-- Location: LCCOMB_X16_Y18_N20
\LessThan4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~21_cout\ = CARRY((\Add8~18_combout\ & (!min_val(10) & !\LessThan4~19_cout\)) # (!\Add8~18_combout\ & ((!\LessThan4~19_cout\) # (!min_val(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~18_combout\,
	datab => min_val(10),
	datad => VCC,
	cin => \LessThan4~19_cout\,
	cout => \LessThan4~21_cout\);

-- Location: LCCOMB_X16_Y18_N22
\LessThan4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~23_cout\ = CARRY((\Add8~20_combout\ & ((min_val(11)) # (!\LessThan4~21_cout\))) # (!\Add8~20_combout\ & (min_val(11) & !\LessThan4~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~20_combout\,
	datab => min_val(11),
	datad => VCC,
	cin => \LessThan4~21_cout\,
	cout => \LessThan4~23_cout\);

-- Location: LCCOMB_X16_Y18_N24
\LessThan4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~25_cout\ = CARRY((min_val(12) & (!\Add8~22_combout\ & !\LessThan4~23_cout\)) # (!min_val(12) & ((!\LessThan4~23_cout\) # (!\Add8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => min_val(12),
	datab => \Add8~22_combout\,
	datad => VCC,
	cin => \LessThan4~23_cout\,
	cout => \LessThan4~25_cout\);

-- Location: LCCOMB_X16_Y18_N26
\LessThan4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~26_combout\ = (min_val(13) & (\LessThan4~25_cout\ & !\Add8~24_combout\)) # (!min_val(13) & ((\LessThan4~25_cout\) # (!\Add8~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => min_val(13),
	datad => \Add8~24_combout\,
	cin => \LessThan4~25_cout\,
	combout => \LessThan4~26_combout\);

-- Location: LCCOMB_X12_Y18_N14
\min_val[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \min_val[1]~1_combout\ = (\reset~input_o\) # ((\count_val[1]~20_combout\ & ((\LessThan4~26_combout\) # (!\Equal8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Equal8~1_combout\,
	datac => \count_val[1]~20_combout\,
	datad => \LessThan4~26_combout\,
	combout => \min_val[1]~1_combout\);

-- Location: FF_X12_Y18_N21
\min_val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \min_val~0_combout\,
	ena => \min_val[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => min_val(13));

-- Location: LCCOMB_X13_Y15_N0
\result_val_reg[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[13]~0_combout\ = (display_mode_reg(0) & (max_val(13))) # (!display_mode_reg(0) & ((!min_val(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => max_val(13),
	datab => display_mode_reg(0),
	datad => min_val(13),
	combout => \result_val_reg[13]~0_combout\);

-- Location: LCCOMB_X19_Y15_N12
\Add9~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~40_combout\ = (sum_val(20) & (\Add9~39\ $ (GND))) # (!sum_val(20) & (!\Add9~39\ & VCC))
-- \Add9~41\ = CARRY((sum_val(20) & !\Add9~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sum_val(20),
	datad => VCC,
	cin => \Add9~39\,
	combout => \Add9~40_combout\,
	cout => \Add9~41\);

-- Location: LCCOMB_X19_Y15_N14
\Add9~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~42_combout\ = (sum_val(21) & (!\Add9~41\)) # (!sum_val(21) & ((\Add9~41\) # (GND)))
-- \Add9~43\ = CARRY((!\Add9~41\) # (!sum_val(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(21),
	datad => VCC,
	cin => \Add9~41\,
	combout => \Add9~42_combout\,
	cout => \Add9~43\);

-- Location: LCCOMB_X18_Y14_N26
\sum_val~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~7_combout\ = (!\reset~input_o\ & ((\Add9~42_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \Add9~42_combout\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~7_combout\);

-- Location: LCCOMB_X19_Y19_N10
\sum_val[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val[5]~1_combout\ = (\reset~input_o\) # ((\LessThan3~0_combout\ & (\count_val[1]~7_combout\ & \display_mode_control~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan3~0_combout\,
	datab => \count_val[1]~7_combout\,
	datac => \display_mode_control~0_combout\,
	datad => \reset~input_o\,
	combout => \sum_val[5]~1_combout\);

-- Location: FF_X18_Y14_N27
\sum_val[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~7_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(21));

-- Location: LCCOMB_X19_Y15_N16
\Add9~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~44_combout\ = (sum_val(22) & (\Add9~43\ $ (GND))) # (!sum_val(22) & (!\Add9~43\ & VCC))
-- \Add9~45\ = CARRY((sum_val(22) & !\Add9~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(22),
	datad => VCC,
	cin => \Add9~43\,
	combout => \Add9~44_combout\,
	cout => \Add9~45\);

-- Location: LCCOMB_X19_Y14_N6
\sum_val~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~6_combout\ = (!\reset~input_o\ & ((\Add9~44_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~44_combout\,
	datab => \reset~input_o\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~6_combout\);

-- Location: FF_X19_Y14_N7
\sum_val[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~6_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(22));

-- Location: LCCOMB_X19_Y15_N18
\Add9~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~46_combout\ = (sum_val(23) & (!\Add9~45\)) # (!sum_val(23) & ((\Add9~45\) # (GND)))
-- \Add9~47\ = CARRY((!\Add9~45\) # (!sum_val(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sum_val(23),
	datad => VCC,
	cin => \Add9~45\,
	combout => \Add9~46_combout\,
	cout => \Add9~47\);

-- Location: LCCOMB_X19_Y14_N8
\sum_val~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~5_combout\ = (!\reset~input_o\ & ((\Add9~46_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~46_combout\,
	datac => \reset~input_o\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~5_combout\);

-- Location: FF_X19_Y14_N9
\sum_val[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~5_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(23));

-- Location: LCCOMB_X19_Y15_N20
\Add9~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~48_combout\ = (sum_val(24) & (\Add9~47\ $ (GND))) # (!sum_val(24) & (!\Add9~47\ & VCC))
-- \Add9~49\ = CARRY((sum_val(24) & !\Add9~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(24),
	datad => VCC,
	cin => \Add9~47\,
	combout => \Add9~48_combout\,
	cout => \Add9~49\);

-- Location: LCCOMB_X19_Y15_N28
\sum_val~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~4_combout\ = (!\reset~input_o\ & ((\Add9~48_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add9~48_combout\,
	datac => \reset~input_o\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~4_combout\);

-- Location: FF_X19_Y13_N17
\sum_val[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sum_val~4_combout\,
	sload => VCC,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(24));

-- Location: LCCOMB_X19_Y15_N22
\Add9~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~50_combout\ = (sum_val(25) & (!\Add9~49\)) # (!sum_val(25) & ((\Add9~49\) # (GND)))
-- \Add9~51\ = CARRY((!\Add9~49\) # (!sum_val(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sum_val(25),
	datad => VCC,
	cin => \Add9~49\,
	combout => \Add9~50_combout\,
	cout => \Add9~51\);

-- Location: LCCOMB_X18_Y13_N24
\sum_val~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~3_combout\ = (!\reset~input_o\ & ((\LessThan6~54_combout\) # (\Add9~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan6~54_combout\,
	datab => \Add9~50_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~3_combout\);

-- Location: FF_X18_Y13_N25
\sum_val[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~3_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(25));

-- Location: LCCOMB_X19_Y15_N24
\Add9~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~52_combout\ = (sum_val(26) & (\Add9~51\ $ (GND))) # (!sum_val(26) & (!\Add9~51\ & VCC))
-- \Add9~53\ = CARRY((sum_val(26) & !\Add9~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(26),
	datad => VCC,
	cin => \Add9~51\,
	combout => \Add9~52_combout\,
	cout => \Add9~53\);

-- Location: LCCOMB_X18_Y13_N28
\sum_val~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~2_combout\ = (!\reset~input_o\ & ((\LessThan6~54_combout\) # (\Add9~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan6~54_combout\,
	datac => \Add9~52_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~2_combout\);

-- Location: FF_X18_Y13_N29
\sum_val[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~2_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(26));

-- Location: LCCOMB_X19_Y15_N26
\Add9~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~54_combout\ = sum_val(27) $ (\Add9~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sum_val(27),
	cin => \Add9~53\,
	combout => \Add9~54_combout\);

-- Location: LCCOMB_X17_Y13_N8
\sum_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~0_combout\ = (!\reset~input_o\ & ((\LessThan6~54_combout\) # (\Add9~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan6~54_combout\,
	datac => \Add9~54_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~0_combout\);

-- Location: FF_X17_Y13_N9
\sum_val[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~0_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(27));

-- Location: LCCOMB_X19_Y16_N4
\Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~0_combout\ = (number_buffer(0) & (sum_val(0) $ (VCC))) # (!number_buffer(0) & (sum_val(0) & VCC))
-- \Add9~1\ = CARRY((number_buffer(0) & sum_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => number_buffer(0),
	datab => sum_val(0),
	datad => VCC,
	combout => \Add9~0_combout\,
	cout => \Add9~1\);

-- Location: LCCOMB_X21_Y16_N2
\sum_val~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~28_combout\ = (!\reset~input_o\ & ((\Add9~0_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~0_combout\,
	datac => \LessThan6~54_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~28_combout\);

-- Location: FF_X21_Y16_N3
\sum_val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~28_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(0));

-- Location: LCCOMB_X19_Y16_N6
\Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~2_combout\ = (\Add8~0_combout\ & ((sum_val(1) & (\Add9~1\ & VCC)) # (!sum_val(1) & (!\Add9~1\)))) # (!\Add8~0_combout\ & ((sum_val(1) & (!\Add9~1\)) # (!sum_val(1) & ((\Add9~1\) # (GND)))))
-- \Add9~3\ = CARRY((\Add8~0_combout\ & (!sum_val(1) & !\Add9~1\)) # (!\Add8~0_combout\ & ((!\Add9~1\) # (!sum_val(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~0_combout\,
	datab => sum_val(1),
	datad => VCC,
	cin => \Add9~1\,
	combout => \Add9~2_combout\,
	cout => \Add9~3\);

-- Location: LCCOMB_X18_Y14_N8
\sum_val~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~27_combout\ = (!\reset~input_o\ & ((\Add9~2_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Add9~2_combout\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~27_combout\);

-- Location: FF_X18_Y14_N9
\sum_val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~27_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(1));

-- Location: LCCOMB_X19_Y16_N8
\Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~4_combout\ = ((sum_val(2) $ (\Add8~2_combout\ $ (!\Add9~3\)))) # (GND)
-- \Add9~5\ = CARRY((sum_val(2) & ((\Add8~2_combout\) # (!\Add9~3\))) # (!sum_val(2) & (\Add8~2_combout\ & !\Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(2),
	datab => \Add8~2_combout\,
	datad => VCC,
	cin => \Add9~3\,
	combout => \Add9~4_combout\,
	cout => \Add9~5\);

-- Location: LCCOMB_X17_Y13_N28
\sum_val~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~26_combout\ = (!\reset~input_o\ & ((\LessThan6~54_combout\) # (\Add9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan6~54_combout\,
	datac => \Add9~4_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~26_combout\);

-- Location: FF_X17_Y13_N29
\sum_val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~26_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(2));

-- Location: LCCOMB_X19_Y16_N10
\Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~6_combout\ = (\Add8~4_combout\ & ((sum_val(3) & (\Add9~5\ & VCC)) # (!sum_val(3) & (!\Add9~5\)))) # (!\Add8~4_combout\ & ((sum_val(3) & (!\Add9~5\)) # (!sum_val(3) & ((\Add9~5\) # (GND)))))
-- \Add9~7\ = CARRY((\Add8~4_combout\ & (!sum_val(3) & !\Add9~5\)) # (!\Add8~4_combout\ & ((!\Add9~5\) # (!sum_val(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~4_combout\,
	datab => sum_val(3),
	datad => VCC,
	cin => \Add9~5\,
	combout => \Add9~6_combout\,
	cout => \Add9~7\);

-- Location: LCCOMB_X21_Y15_N30
\sum_val~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~25_combout\ = (!\reset~input_o\ & ((\Add9~6_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add9~6_combout\,
	datac => \LessThan6~54_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~25_combout\);

-- Location: FF_X21_Y15_N31
\sum_val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~25_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(3));

-- Location: LCCOMB_X19_Y16_N12
\Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~8_combout\ = ((sum_val(4) $ (\Add8~6_combout\ $ (!\Add9~7\)))) # (GND)
-- \Add9~9\ = CARRY((sum_val(4) & ((\Add8~6_combout\) # (!\Add9~7\))) # (!sum_val(4) & (\Add8~6_combout\ & !\Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(4),
	datab => \Add8~6_combout\,
	datad => VCC,
	cin => \Add9~7\,
	combout => \Add9~8_combout\,
	cout => \Add9~9\);

-- Location: LCCOMB_X17_Y13_N30
\sum_val~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~24_combout\ = (!\reset~input_o\ & ((\LessThan6~54_combout\) # (\Add9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan6~54_combout\,
	datac => \Add9~8_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~24_combout\);

-- Location: FF_X17_Y13_N31
\sum_val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~24_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(4));

-- Location: LCCOMB_X19_Y16_N14
\Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~10_combout\ = (sum_val(5) & ((\Add8~8_combout\ & (\Add9~9\ & VCC)) # (!\Add8~8_combout\ & (!\Add9~9\)))) # (!sum_val(5) & ((\Add8~8_combout\ & (!\Add9~9\)) # (!\Add8~8_combout\ & ((\Add9~9\) # (GND)))))
-- \Add9~11\ = CARRY((sum_val(5) & (!\Add8~8_combout\ & !\Add9~9\)) # (!sum_val(5) & ((!\Add9~9\) # (!\Add8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(5),
	datab => \Add8~8_combout\,
	datad => VCC,
	cin => \Add9~9\,
	combout => \Add9~10_combout\,
	cout => \Add9~11\);

-- Location: LCCOMB_X16_Y16_N30
\sum_val~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~23_combout\ = (!\reset~input_o\ & ((\Add9~10_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~10_combout\,
	datab => \LessThan6~54_combout\,
	datac => \reset~input_o\,
	combout => \sum_val~23_combout\);

-- Location: FF_X16_Y16_N31
\sum_val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~23_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(5));

-- Location: LCCOMB_X19_Y16_N16
\Add9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~12_combout\ = ((\Add8~10_combout\ $ (sum_val(6) $ (!\Add9~11\)))) # (GND)
-- \Add9~13\ = CARRY((\Add8~10_combout\ & ((sum_val(6)) # (!\Add9~11\))) # (!\Add8~10_combout\ & (sum_val(6) & !\Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~10_combout\,
	datab => sum_val(6),
	datad => VCC,
	cin => \Add9~11\,
	combout => \Add9~12_combout\,
	cout => \Add9~13\);

-- Location: LCCOMB_X16_Y16_N20
\sum_val~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~22_combout\ = (!\reset~input_o\ & ((\Add9~12_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~12_combout\,
	datab => \LessThan6~54_combout\,
	datac => \reset~input_o\,
	combout => \sum_val~22_combout\);

-- Location: FF_X16_Y16_N21
\sum_val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~22_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(6));

-- Location: LCCOMB_X19_Y16_N18
\Add9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~14_combout\ = (\Add8~12_combout\ & ((sum_val(7) & (\Add9~13\ & VCC)) # (!sum_val(7) & (!\Add9~13\)))) # (!\Add8~12_combout\ & ((sum_val(7) & (!\Add9~13\)) # (!sum_val(7) & ((\Add9~13\) # (GND)))))
-- \Add9~15\ = CARRY((\Add8~12_combout\ & (!sum_val(7) & !\Add9~13\)) # (!\Add8~12_combout\ & ((!\Add9~13\) # (!sum_val(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~12_combout\,
	datab => sum_val(7),
	datad => VCC,
	cin => \Add9~13\,
	combout => \Add9~14_combout\,
	cout => \Add9~15\);

-- Location: LCCOMB_X21_Y16_N0
\sum_val~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~21_combout\ = (!\reset~input_o\ & ((\LessThan6~54_combout\) # (\Add9~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \LessThan6~54_combout\,
	datac => \Add9~14_combout\,
	combout => \sum_val~21_combout\);

-- Location: FF_X21_Y16_N1
\sum_val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~21_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(7));

-- Location: LCCOMB_X19_Y16_N20
\Add9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~16_combout\ = ((\Add8~14_combout\ $ (sum_val(8) $ (!\Add9~15\)))) # (GND)
-- \Add9~17\ = CARRY((\Add8~14_combout\ & ((sum_val(8)) # (!\Add9~15\))) # (!\Add8~14_combout\ & (sum_val(8) & !\Add9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~14_combout\,
	datab => sum_val(8),
	datad => VCC,
	cin => \Add9~15\,
	combout => \Add9~16_combout\,
	cout => \Add9~17\);

-- Location: LCCOMB_X14_Y16_N14
\sum_val~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~20_combout\ = (!\reset~input_o\ & ((\LessThan6~54_combout\) # (\Add9~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan6~54_combout\,
	datac => \Add9~16_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~20_combout\);

-- Location: FF_X14_Y16_N15
\sum_val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~20_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(8));

-- Location: LCCOMB_X19_Y16_N22
\Add9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~18_combout\ = (\Add8~16_combout\ & ((sum_val(9) & (\Add9~17\ & VCC)) # (!sum_val(9) & (!\Add9~17\)))) # (!\Add8~16_combout\ & ((sum_val(9) & (!\Add9~17\)) # (!sum_val(9) & ((\Add9~17\) # (GND)))))
-- \Add9~19\ = CARRY((\Add8~16_combout\ & (!sum_val(9) & !\Add9~17\)) # (!\Add8~16_combout\ & ((!\Add9~17\) # (!sum_val(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~16_combout\,
	datab => sum_val(9),
	datad => VCC,
	cin => \Add9~17\,
	combout => \Add9~18_combout\,
	cout => \Add9~19\);

-- Location: LCCOMB_X14_Y16_N0
\sum_val~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~19_combout\ = (!\reset~input_o\ & ((\Add9~18_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \Add9~18_combout\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~19_combout\);

-- Location: FF_X14_Y16_N1
\sum_val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~19_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(9));

-- Location: LCCOMB_X19_Y16_N24
\Add9~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~20_combout\ = ((sum_val(10) $ (\Add8~18_combout\ $ (!\Add9~19\)))) # (GND)
-- \Add9~21\ = CARRY((sum_val(10) & ((\Add8~18_combout\) # (!\Add9~19\))) # (!sum_val(10) & (\Add8~18_combout\ & !\Add9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(10),
	datab => \Add8~18_combout\,
	datad => VCC,
	cin => \Add9~19\,
	combout => \Add9~20_combout\,
	cout => \Add9~21\);

-- Location: LCCOMB_X16_Y16_N22
\sum_val~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~18_combout\ = (!\reset~input_o\ & ((\Add9~20_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~20_combout\,
	datab => \LessThan6~54_combout\,
	datac => \reset~input_o\,
	combout => \sum_val~18_combout\);

-- Location: FF_X16_Y16_N23
\sum_val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~18_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(10));

-- Location: LCCOMB_X19_Y16_N26
\Add9~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~22_combout\ = (\Add8~20_combout\ & ((sum_val(11) & (\Add9~21\ & VCC)) # (!sum_val(11) & (!\Add9~21\)))) # (!\Add8~20_combout\ & ((sum_val(11) & (!\Add9~21\)) # (!sum_val(11) & ((\Add9~21\) # (GND)))))
-- \Add9~23\ = CARRY((\Add8~20_combout\ & (!sum_val(11) & !\Add9~21\)) # (!\Add8~20_combout\ & ((!\Add9~21\) # (!sum_val(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~20_combout\,
	datab => sum_val(11),
	datad => VCC,
	cin => \Add9~21\,
	combout => \Add9~22_combout\,
	cout => \Add9~23\);

-- Location: LCCOMB_X19_Y16_N2
\sum_val~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~17_combout\ = (!\reset~input_o\ & ((\Add9~22_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~22_combout\,
	datac => \LessThan6~54_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~17_combout\);

-- Location: FF_X19_Y16_N3
\sum_val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~17_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(11));

-- Location: LCCOMB_X19_Y16_N28
\Add9~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~24_combout\ = ((\Add8~22_combout\ $ (sum_val(12) $ (!\Add9~23\)))) # (GND)
-- \Add9~25\ = CARRY((\Add8~22_combout\ & ((sum_val(12)) # (!\Add9~23\))) # (!\Add8~22_combout\ & (sum_val(12) & !\Add9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~22_combout\,
	datab => sum_val(12),
	datad => VCC,
	cin => \Add9~23\,
	combout => \Add9~24_combout\,
	cout => \Add9~25\);

-- Location: LCCOMB_X19_Y16_N0
\sum_val~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~15_combout\ = (!\reset~input_o\ & ((\Add9~24_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Add9~24_combout\,
	datac => \LessThan6~54_combout\,
	combout => \sum_val~15_combout\);

-- Location: FF_X19_Y16_N1
\sum_val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~15_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(12));

-- Location: LCCOMB_X19_Y16_N30
\Add9~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~26_combout\ = (\Add8~24_combout\ & ((sum_val(13) & (\Add9~25\ & VCC)) # (!sum_val(13) & (!\Add9~25\)))) # (!\Add8~24_combout\ & ((sum_val(13) & (!\Add9~25\)) # (!sum_val(13) & ((\Add9~25\) # (GND)))))
-- \Add9~27\ = CARRY((\Add8~24_combout\ & (!sum_val(13) & !\Add9~25\)) # (!\Add8~24_combout\ & ((!\Add9~25\) # (!sum_val(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~24_combout\,
	datab => sum_val(13),
	datad => VCC,
	cin => \Add9~25\,
	combout => \Add9~26_combout\,
	cout => \Add9~27\);

-- Location: LCCOMB_X14_Y16_N4
\sum_val~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~16_combout\ = (!\reset~input_o\ & ((\Add9~26_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Add9~26_combout\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~16_combout\);

-- Location: FF_X14_Y16_N5
\sum_val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~16_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(13));

-- Location: LCCOMB_X19_Y15_N0
\Add9~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~28_combout\ = (sum_val(14) & (\Add9~27\ $ (GND))) # (!sum_val(14) & (!\Add9~27\ & VCC))
-- \Add9~29\ = CARRY((sum_val(14) & !\Add9~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(14),
	datad => VCC,
	cin => \Add9~27\,
	combout => \Add9~28_combout\,
	cout => \Add9~29\);

-- Location: LCCOMB_X18_Y15_N2
\sum_val~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~14_combout\ = (!\reset~input_o\ & ((\Add9~28_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add9~28_combout\,
	datac => \reset~input_o\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~14_combout\);

-- Location: FF_X18_Y15_N3
\sum_val[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~14_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(14));

-- Location: LCCOMB_X19_Y15_N2
\Add9~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~30_combout\ = (sum_val(15) & (!\Add9~29\)) # (!sum_val(15) & ((\Add9~29\) # (GND)))
-- \Add9~31\ = CARRY((!\Add9~29\) # (!sum_val(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sum_val(15),
	datad => VCC,
	cin => \Add9~29\,
	combout => \Add9~30_combout\,
	cout => \Add9~31\);

-- Location: LCCOMB_X21_Y15_N28
\sum_val~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~13_combout\ = (!\reset~input_o\ & ((\Add9~30_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~30_combout\,
	datac => \LessThan6~54_combout\,
	datad => \reset~input_o\,
	combout => \sum_val~13_combout\);

-- Location: FF_X21_Y15_N29
\sum_val[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~13_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(15));

-- Location: LCCOMB_X19_Y15_N4
\Add9~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~32_combout\ = (sum_val(16) & (\Add9~31\ $ (GND))) # (!sum_val(16) & (!\Add9~31\ & VCC))
-- \Add9~33\ = CARRY((sum_val(16) & !\Add9~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sum_val(16),
	datad => VCC,
	cin => \Add9~31\,
	combout => \Add9~32_combout\,
	cout => \Add9~33\);

-- Location: LCCOMB_X18_Y15_N6
\sum_val~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~12_combout\ = (!\reset~input_o\ & ((\Add9~32_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~32_combout\,
	datab => \LessThan6~54_combout\,
	datac => \reset~input_o\,
	combout => \sum_val~12_combout\);

-- Location: FF_X18_Y15_N7
\sum_val[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~12_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(16));

-- Location: LCCOMB_X19_Y15_N6
\Add9~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~34_combout\ = (sum_val(17) & (!\Add9~33\)) # (!sum_val(17) & ((\Add9~33\) # (GND)))
-- \Add9~35\ = CARRY((!\Add9~33\) # (!sum_val(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(17),
	datad => VCC,
	cin => \Add9~33\,
	combout => \Add9~34_combout\,
	cout => \Add9~35\);

-- Location: LCCOMB_X21_Y16_N4
\LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~1_cout\ = CARRY((!\Add9~0_combout\ & sum_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~0_combout\,
	datab => sum_val(0),
	datad => VCC,
	cout => \LessThan6~1_cout\);

-- Location: LCCOMB_X21_Y16_N6
\LessThan6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~3_cout\ = CARRY((sum_val(1) & (\Add9~2_combout\ & !\LessThan6~1_cout\)) # (!sum_val(1) & ((\Add9~2_combout\) # (!\LessThan6~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(1),
	datab => \Add9~2_combout\,
	datad => VCC,
	cin => \LessThan6~1_cout\,
	cout => \LessThan6~3_cout\);

-- Location: LCCOMB_X21_Y16_N8
\LessThan6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~5_cout\ = CARRY((\Add9~4_combout\ & (sum_val(2) & !\LessThan6~3_cout\)) # (!\Add9~4_combout\ & ((sum_val(2)) # (!\LessThan6~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~4_combout\,
	datab => sum_val(2),
	datad => VCC,
	cin => \LessThan6~3_cout\,
	cout => \LessThan6~5_cout\);

-- Location: LCCOMB_X21_Y16_N10
\LessThan6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~7_cout\ = CARRY((\Add9~6_combout\ & ((!\LessThan6~5_cout\) # (!sum_val(3)))) # (!\Add9~6_combout\ & (!sum_val(3) & !\LessThan6~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~6_combout\,
	datab => sum_val(3),
	datad => VCC,
	cin => \LessThan6~5_cout\,
	cout => \LessThan6~7_cout\);

-- Location: LCCOMB_X21_Y16_N12
\LessThan6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~9_cout\ = CARRY((sum_val(4) & ((!\LessThan6~7_cout\) # (!\Add9~8_combout\))) # (!sum_val(4) & (!\Add9~8_combout\ & !\LessThan6~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(4),
	datab => \Add9~8_combout\,
	datad => VCC,
	cin => \LessThan6~7_cout\,
	cout => \LessThan6~9_cout\);

-- Location: LCCOMB_X21_Y16_N14
\LessThan6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~11_cout\ = CARRY((sum_val(5) & (\Add9~10_combout\ & !\LessThan6~9_cout\)) # (!sum_val(5) & ((\Add9~10_combout\) # (!\LessThan6~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(5),
	datab => \Add9~10_combout\,
	datad => VCC,
	cin => \LessThan6~9_cout\,
	cout => \LessThan6~11_cout\);

-- Location: LCCOMB_X21_Y16_N16
\LessThan6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~13_cout\ = CARRY((sum_val(6) & ((!\LessThan6~11_cout\) # (!\Add9~12_combout\))) # (!sum_val(6) & (!\Add9~12_combout\ & !\LessThan6~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(6),
	datab => \Add9~12_combout\,
	datad => VCC,
	cin => \LessThan6~11_cout\,
	cout => \LessThan6~13_cout\);

-- Location: LCCOMB_X21_Y16_N18
\LessThan6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~15_cout\ = CARRY((\Add9~14_combout\ & ((!\LessThan6~13_cout\) # (!sum_val(7)))) # (!\Add9~14_combout\ & (!sum_val(7) & !\LessThan6~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~14_combout\,
	datab => sum_val(7),
	datad => VCC,
	cin => \LessThan6~13_cout\,
	cout => \LessThan6~15_cout\);

-- Location: LCCOMB_X21_Y16_N20
\LessThan6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~17_cout\ = CARRY((sum_val(8) & ((!\LessThan6~15_cout\) # (!\Add9~16_combout\))) # (!sum_val(8) & (!\Add9~16_combout\ & !\LessThan6~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(8),
	datab => \Add9~16_combout\,
	datad => VCC,
	cin => \LessThan6~15_cout\,
	cout => \LessThan6~17_cout\);

-- Location: LCCOMB_X21_Y16_N22
\LessThan6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~19_cout\ = CARRY((sum_val(9) & (\Add9~18_combout\ & !\LessThan6~17_cout\)) # (!sum_val(9) & ((\Add9~18_combout\) # (!\LessThan6~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(9),
	datab => \Add9~18_combout\,
	datad => VCC,
	cin => \LessThan6~17_cout\,
	cout => \LessThan6~19_cout\);

-- Location: LCCOMB_X21_Y16_N24
\LessThan6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~21_cout\ = CARRY((\Add9~20_combout\ & (sum_val(10) & !\LessThan6~19_cout\)) # (!\Add9~20_combout\ & ((sum_val(10)) # (!\LessThan6~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~20_combout\,
	datab => sum_val(10),
	datad => VCC,
	cin => \LessThan6~19_cout\,
	cout => \LessThan6~21_cout\);

-- Location: LCCOMB_X21_Y16_N26
\LessThan6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~23_cout\ = CARRY((\Add9~22_combout\ & ((!\LessThan6~21_cout\) # (!sum_val(11)))) # (!\Add9~22_combout\ & (!sum_val(11) & !\LessThan6~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~22_combout\,
	datab => sum_val(11),
	datad => VCC,
	cin => \LessThan6~21_cout\,
	cout => \LessThan6~23_cout\);

-- Location: LCCOMB_X21_Y16_N28
\LessThan6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~25_cout\ = CARRY((\Add9~24_combout\ & (sum_val(12) & !\LessThan6~23_cout\)) # (!\Add9~24_combout\ & ((sum_val(12)) # (!\LessThan6~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~24_combout\,
	datab => sum_val(12),
	datad => VCC,
	cin => \LessThan6~23_cout\,
	cout => \LessThan6~25_cout\);

-- Location: LCCOMB_X21_Y16_N30
\LessThan6~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~27_cout\ = CARRY((\Add9~26_combout\ & ((!\LessThan6~25_cout\) # (!sum_val(13)))) # (!\Add9~26_combout\ & (!sum_val(13) & !\LessThan6~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~26_combout\,
	datab => sum_val(13),
	datad => VCC,
	cin => \LessThan6~25_cout\,
	cout => \LessThan6~27_cout\);

-- Location: LCCOMB_X21_Y15_N0
\LessThan6~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~29_cout\ = CARRY((\Add9~28_combout\ & (sum_val(14) & !\LessThan6~27_cout\)) # (!\Add9~28_combout\ & ((sum_val(14)) # (!\LessThan6~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~28_combout\,
	datab => sum_val(14),
	datad => VCC,
	cin => \LessThan6~27_cout\,
	cout => \LessThan6~29_cout\);

-- Location: LCCOMB_X21_Y15_N2
\LessThan6~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~31_cout\ = CARRY((\Add9~30_combout\ & ((!\LessThan6~29_cout\) # (!sum_val(15)))) # (!\Add9~30_combout\ & (!sum_val(15) & !\LessThan6~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~30_combout\,
	datab => sum_val(15),
	datad => VCC,
	cin => \LessThan6~29_cout\,
	cout => \LessThan6~31_cout\);

-- Location: LCCOMB_X21_Y15_N4
\LessThan6~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~33_cout\ = CARRY((sum_val(16) & ((!\LessThan6~31_cout\) # (!\Add9~32_combout\))) # (!sum_val(16) & (!\Add9~32_combout\ & !\LessThan6~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(16),
	datab => \Add9~32_combout\,
	datad => VCC,
	cin => \LessThan6~31_cout\,
	cout => \LessThan6~33_cout\);

-- Location: LCCOMB_X21_Y15_N6
\LessThan6~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~35_cout\ = CARRY((\Add9~34_combout\ & ((!\LessThan6~33_cout\) # (!sum_val(17)))) # (!\Add9~34_combout\ & (!sum_val(17) & !\LessThan6~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~34_combout\,
	datab => sum_val(17),
	datad => VCC,
	cin => \LessThan6~33_cout\,
	cout => \LessThan6~35_cout\);

-- Location: LCCOMB_X21_Y15_N8
\LessThan6~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~37_cout\ = CARRY((\Add9~36_combout\ & (sum_val(18) & !\LessThan6~35_cout\)) # (!\Add9~36_combout\ & ((sum_val(18)) # (!\LessThan6~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~36_combout\,
	datab => sum_val(18),
	datad => VCC,
	cin => \LessThan6~35_cout\,
	cout => \LessThan6~37_cout\);

-- Location: LCCOMB_X21_Y15_N10
\LessThan6~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~39_cout\ = CARRY((sum_val(19) & (\Add9~38_combout\ & !\LessThan6~37_cout\)) # (!sum_val(19) & ((\Add9~38_combout\) # (!\LessThan6~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(19),
	datab => \Add9~38_combout\,
	datad => VCC,
	cin => \LessThan6~37_cout\,
	cout => \LessThan6~39_cout\);

-- Location: LCCOMB_X21_Y15_N12
\LessThan6~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~41_cout\ = CARRY((sum_val(20) & ((!\LessThan6~39_cout\) # (!\Add9~40_combout\))) # (!sum_val(20) & (!\Add9~40_combout\ & !\LessThan6~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(20),
	datab => \Add9~40_combout\,
	datad => VCC,
	cin => \LessThan6~39_cout\,
	cout => \LessThan6~41_cout\);

-- Location: LCCOMB_X21_Y15_N14
\LessThan6~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~43_cout\ = CARRY((\Add9~42_combout\ & ((!\LessThan6~41_cout\) # (!sum_val(21)))) # (!\Add9~42_combout\ & (!sum_val(21) & !\LessThan6~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~42_combout\,
	datab => sum_val(21),
	datad => VCC,
	cin => \LessThan6~41_cout\,
	cout => \LessThan6~43_cout\);

-- Location: LCCOMB_X21_Y15_N16
\LessThan6~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~45_cout\ = CARRY((sum_val(22) & ((!\LessThan6~43_cout\) # (!\Add9~44_combout\))) # (!sum_val(22) & (!\Add9~44_combout\ & !\LessThan6~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(22),
	datab => \Add9~44_combout\,
	datad => VCC,
	cin => \LessThan6~43_cout\,
	cout => \LessThan6~45_cout\);

-- Location: LCCOMB_X21_Y15_N18
\LessThan6~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~47_cout\ = CARRY((\Add9~46_combout\ & ((!\LessThan6~45_cout\) # (!sum_val(23)))) # (!\Add9~46_combout\ & (!sum_val(23) & !\LessThan6~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~46_combout\,
	datab => sum_val(23),
	datad => VCC,
	cin => \LessThan6~45_cout\,
	cout => \LessThan6~47_cout\);

-- Location: LCCOMB_X21_Y15_N20
\LessThan6~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~49_cout\ = CARRY((\Add9~48_combout\ & (sum_val(24) & !\LessThan6~47_cout\)) # (!\Add9~48_combout\ & ((sum_val(24)) # (!\LessThan6~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~48_combout\,
	datab => sum_val(24),
	datad => VCC,
	cin => \LessThan6~47_cout\,
	cout => \LessThan6~49_cout\);

-- Location: LCCOMB_X21_Y15_N22
\LessThan6~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~51_cout\ = CARRY((\Add9~50_combout\ & ((!\LessThan6~49_cout\) # (!sum_val(25)))) # (!\Add9~50_combout\ & (!sum_val(25) & !\LessThan6~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~50_combout\,
	datab => sum_val(25),
	datad => VCC,
	cin => \LessThan6~49_cout\,
	cout => \LessThan6~51_cout\);

-- Location: LCCOMB_X21_Y15_N24
\LessThan6~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~53_cout\ = CARRY((\Add9~52_combout\ & (sum_val(26) & !\LessThan6~51_cout\)) # (!\Add9~52_combout\ & ((sum_val(26)) # (!\LessThan6~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~52_combout\,
	datab => sum_val(26),
	datad => VCC,
	cin => \LessThan6~51_cout\,
	cout => \LessThan6~53_cout\);

-- Location: LCCOMB_X21_Y15_N26
\LessThan6~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~54_combout\ = (sum_val(27) & ((\LessThan6~53_cout\) # (!\Add9~54_combout\))) # (!sum_val(27) & (\LessThan6~53_cout\ & !\Add9~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(27),
	datad => \Add9~54_combout\,
	cin => \LessThan6~53_cout\,
	combout => \LessThan6~54_combout\);

-- Location: LCCOMB_X17_Y15_N18
\sum_val~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~11_combout\ = (!\reset~input_o\ & ((\LessThan6~54_combout\) # (\Add9~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \LessThan6~54_combout\,
	datad => \Add9~34_combout\,
	combout => \sum_val~11_combout\);

-- Location: FF_X17_Y15_N19
\sum_val[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~11_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(17));

-- Location: LCCOMB_X19_Y15_N8
\Add9~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~36_combout\ = (sum_val(18) & (\Add9~35\ $ (GND))) # (!sum_val(18) & (!\Add9~35\ & VCC))
-- \Add9~37\ = CARRY((sum_val(18) & !\Add9~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(18),
	datad => VCC,
	cin => \Add9~35\,
	combout => \Add9~36_combout\,
	cout => \Add9~37\);

-- Location: LCCOMB_X18_Y15_N10
\sum_val~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~10_combout\ = (!\reset~input_o\ & ((\Add9~36_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \Add9~36_combout\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~10_combout\);

-- Location: FF_X17_Y15_N27
\sum_val[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sum_val~10_combout\,
	sload => VCC,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(18));

-- Location: LCCOMB_X19_Y15_N10
\Add9~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~38_combout\ = (sum_val(19) & (!\Add9~37\)) # (!sum_val(19) & ((\Add9~37\) # (GND)))
-- \Add9~39\ = CARRY((!\Add9~37\) # (!sum_val(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(19),
	datad => VCC,
	cin => \Add9~37\,
	combout => \Add9~38_combout\,
	cout => \Add9~39\);

-- Location: LCCOMB_X16_Y14_N10
\sum_val~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~9_combout\ = (!\reset~input_o\ & ((\Add9~38_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~38_combout\,
	datab => \reset~input_o\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~9_combout\);

-- Location: FF_X16_Y14_N11
\sum_val[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sum_val~9_combout\,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(19));

-- Location: LCCOMB_X19_Y15_N30
\sum_val~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sum_val~8_combout\ = (!\reset~input_o\ & ((\Add9~40_combout\) # (\LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~40_combout\,
	datab => \reset~input_o\,
	datad => \LessThan6~54_combout\,
	combout => \sum_val~8_combout\);

-- Location: FF_X17_Y14_N23
\sum_val[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \sum_val~8_combout\,
	sload => VCC,
	ena => \sum_val[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sum_val(20));

-- Location: LCCOMB_X17_Y14_N4
\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (count_val(0) & (sum_val(20) $ (VCC))) # (!count_val(0) & ((sum_val(20)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((sum_val(20)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(20),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X18_Y13_N8
\Div0|auto_generated|divider|divider|selnose[58]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose[58]~0_combout\ = (!count_val(4) & !count_val(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => count_val(4),
	datad => count_val(3),
	combout => \Div0|auto_generated|divider|divider|selnose[58]~0_combout\);

-- Location: LCCOMB_X18_Y13_N10
\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (sum_val(25) & ((GND) # (!count_val(0)))) # (!sum_val(25) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((sum_val(25)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(25),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X18_Y13_N18
\Div0|auto_generated|divider|divider|StageOut[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[7]~10_combout\ = (count_val(3)) # ((count_val(1) & (!sum_val(26) & count_val(0))) # (!count_val(1) & ((!count_val(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => sum_val(26),
	datac => count_val(1),
	datad => count_val(0),
	combout => \Div0|auto_generated|divider|divider|StageOut[7]~10_combout\);

-- Location: LCCOMB_X18_Y13_N2
\Div0|auto_generated|divider|divider|StageOut[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[7]~11_combout\ = (sum_val(27) & ((count_val(4)) # ((count_val(2)) # (\Div0|auto_generated|divider|divider|StageOut[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(27),
	datab => count_val(4),
	datac => count_val(2),
	datad => \Div0|auto_generated|divider|divider|StageOut[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[7]~11_combout\);

-- Location: LCCOMB_X18_Y13_N0
\Div0|auto_generated|divider|divider|selnose[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose[29]~1_combout\ = (count_val(1) & (((!sum_val(26) & count_val(0))) # (!sum_val(27)))) # (!count_val(1) & (!sum_val(26) & (count_val(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => sum_val(26),
	datac => count_val(0),
	datad => sum_val(27),
	combout => \Div0|auto_generated|divider|divider|selnose[29]~1_combout\);

-- Location: LCCOMB_X18_Y13_N30
\Div0|auto_generated|divider|divider|StageOut[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[6]~12_combout\ = sum_val(26) $ (((\Equal8~0_combout\ & (count_val(0) & !\Div0|auto_generated|divider|divider|selnose[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~0_combout\,
	datab => count_val(0),
	datac => sum_val(26),
	datad => \Div0|auto_generated|divider|divider|selnose[29]~1_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[6]~12_combout\);

-- Location: LCCOMB_X18_Y13_N12
\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[6]~12_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[6]~12_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[6]~12_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[6]~12_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[6]~12_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X18_Y13_N14
\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[7]~11_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[7]~11_combout\ & !\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[7]~11_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[7]~11_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X18_Y13_N16
\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X18_Y13_N4
\Div0|auto_generated|divider|divider|StageOut[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[12]~15_combout\ = (\Div0|auto_generated|divider|divider|selnose[58]~0_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (sum_val(25))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))) # (!\Div0|auto_generated|divider|divider|selnose[58]~0_combout\ & (sum_val(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|selnose[58]~0_combout\,
	datab => sum_val(25),
	datac => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[12]~15_combout\);

-- Location: LCCOMB_X19_Y13_N0
\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (sum_val(24) & ((GND) # (!count_val(0)))) # (!sum_val(24) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((sum_val(24)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(24),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X19_Y13_N2
\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[12]~15_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[12]~15_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[12]~15_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[12]~15_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[12]~15_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[12]~15_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[12]~15_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X19_Y13_N30
\Div0|auto_generated|divider|divider|StageOut[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[14]~13_combout\ = (\Div0|auto_generated|divider|divider|selnose[58]~0_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[7]~11_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|selnose[58]~0_combout\ & (\Div0|auto_generated|divider|divider|StageOut[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[7]~11_combout\,
	datab => \Div0|auto_generated|divider|divider|selnose[58]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[14]~13_combout\);

-- Location: LCCOMB_X18_Y13_N26
\Div0|auto_generated|divider|divider|StageOut[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[13]~14_combout\ = (\Div0|auto_generated|divider|divider|selnose[58]~0_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[6]~12_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\)))) # 
-- (!\Div0|auto_generated|divider|divider|selnose[58]~0_combout\ & (((\Div0|auto_generated|divider|divider|StageOut[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|selnose[58]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[13]~14_combout\);

-- Location: LCCOMB_X19_Y13_N4
\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[13]~14_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[13]~14_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[13]~14_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[13]~14_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X19_Y13_N6
\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[14]~13_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[14]~13_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[14]~13_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[14]~13_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[14]~13_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X19_Y13_N8
\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X18_Y13_N6
\Div0|auto_generated|divider|divider|StageOut[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[19]~18_combout\ = (count_val(4) & (((\Div0|auto_generated|divider|divider|StageOut[12]~15_combout\)))) # (!count_val(4) & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[12]~15_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[12]~15_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[19]~18_combout\);

-- Location: LCCOMB_X19_Y13_N10
\Div0|auto_generated|divider|divider|StageOut[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~16_combout\ = (count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[14]~13_combout\)) # (!count_val(4) & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[14]~13_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[14]~13_combout\,
	datab => count_val(4),
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~16_combout\);

-- Location: LCCOMB_X19_Y13_N12
\Div0|auto_generated|divider|divider|StageOut[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~17_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\Div0|auto_generated|divider|divider|StageOut[13]~14_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[13]~14_combout\)) # (!count_val(4) & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[13]~14_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => count_val(4),
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~17_combout\);

-- Location: LCCOMB_X19_Y13_N16
\Div0|auto_generated|divider|divider|StageOut[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~19_combout\ = (count_val(4) & (((sum_val(24))))) # (!count_val(4) & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((sum_val(24)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datac => sum_val(24),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~19_combout\);

-- Location: LCCOMB_X19_Y13_N18
\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (sum_val(23) & ((GND) # (!count_val(0)))) # (!sum_val(23) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((sum_val(23)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(23),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X19_Y13_N20
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[18]~19_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[18]~19_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[18]~19_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[18]~19_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[18]~19_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[18]~19_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~19_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X19_Y13_N22
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[19]~18_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[19]~18_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[19]~18_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[19]~18_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X19_Y13_N24
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[20]~17_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[20]~17_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~17_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[20]~17_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~17_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X19_Y13_N26
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[21]~16_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[21]~16_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[21]~16_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[21]~16_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X19_Y13_N28
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X18_Y14_N4
\Div0|auto_generated|divider|divider|StageOut[26]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~23_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div0|auto_generated|divider|divider|StageOut[19]~18_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[19]~18_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~23_combout\);

-- Location: LCCOMB_X19_Y14_N10
\Div0|auto_generated|divider|divider|StageOut[25]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~24_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[18]~19_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[18]~19_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~24_combout\);

-- Location: LCCOMB_X19_Y14_N12
\Div0|auto_generated|divider|divider|StageOut[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~25_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((sum_val(23)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datac => sum_val(23),
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~25_combout\);

-- Location: LCCOMB_X19_Y14_N14
\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (sum_val(22) & ((GND) # (!count_val(0)))) # (!sum_val(22) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((sum_val(22)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(22),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X19_Y14_N16
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[24]~25_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[24]~25_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~25_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[24]~25_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[24]~25_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X19_Y14_N18
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[25]~24_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~24_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[25]~24_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~24_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X19_Y14_N20
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[26]~23_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[26]~23_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[26]~23_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[26]~23_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[26]~23_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[26]~23_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~23_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X19_Y13_N14
\Div0|auto_generated|divider|divider|StageOut[28]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~21_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~21_combout\);

-- Location: LCCOMB_X19_Y14_N2
\Div0|auto_generated|divider|divider|StageOut[28]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~20_combout\ = (\Div0|auto_generated|divider|divider|StageOut[21]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|StageOut[21]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~20_combout\);

-- Location: LCCOMB_X19_Y14_N4
\Div0|auto_generated|divider|divider|StageOut[27]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~22_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div0|auto_generated|divider|divider|StageOut[20]~17_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~17_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~22_combout\);

-- Location: LCCOMB_X19_Y14_N22
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[27]~22_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[27]~22_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[27]~22_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~22_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X19_Y14_N24
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~21_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[28]~20_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~21_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[28]~20_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\);

-- Location: LCCOMB_X19_Y14_N26
\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X18_Y14_N6
\Div0|auto_generated|divider|divider|StageOut[33]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~27_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[26]~23_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~23_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~27_combout\);

-- Location: LCCOMB_X19_Y14_N28
\Div0|auto_generated|divider|divider|StageOut[32]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~28_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[25]~24_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~24_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~28_combout\);

-- Location: LCCOMB_X19_Y14_N30
\Div0|auto_generated|divider|divider|StageOut[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~29_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[24]~25_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[24]~25_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~29_combout\);

-- Location: LCCOMB_X18_Y14_N0
\Div0|auto_generated|divider|divider|StageOut[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~30_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (sum_val(22))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sum_val(22),
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~30_combout\);

-- Location: LCCOMB_X18_Y14_N10
\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (sum_val(21) & ((GND) # (!count_val(0)))) # (!sum_val(21) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((sum_val(21)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(21),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X18_Y14_N12
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[30]~30_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[30]~30_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[30]~30_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[30]~30_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[30]~30_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[30]~30_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~30_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X18_Y14_N14
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[31]~29_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[31]~29_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[31]~29_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~29_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X18_Y14_N16
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[32]~28_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[32]~28_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[32]~28_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[32]~28_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[32]~28_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[32]~28_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~28_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X18_Y14_N18
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[33]~27_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[33]~27_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[33]~27_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~27_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X18_Y14_N30
\Div0|auto_generated|divider|divider|StageOut[34]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~153_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[20]~17_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~17_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~153_combout\);

-- Location: LCCOMB_X19_Y14_N0
\Div0|auto_generated|divider|divider|StageOut[34]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~26_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~26_combout\);

-- Location: LCCOMB_X18_Y14_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[34]~153_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[34]~26_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[34]~153_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[34]~26_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\);

-- Location: LCCOMB_X18_Y14_N22
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\);

-- Location: LCCOMB_X17_Y14_N22
\Div0|auto_generated|divider|divider|StageOut[40]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~32_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~32_combout\);

-- Location: LCCOMB_X17_Y14_N24
\Div0|auto_generated|divider|divider|StageOut[40]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~31_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~23_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~23_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~31_combout\);

-- Location: LCCOMB_X17_Y14_N26
\Div0|auto_generated|divider|divider|StageOut[39]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~33_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~28_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[32]~28_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~33_combout\);

-- Location: LCCOMB_X18_Y14_N28
\Div0|auto_generated|divider|divider|StageOut[38]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~34_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[31]~29_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~29_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~34_combout\);

-- Location: LCCOMB_X18_Y14_N24
\Div0|auto_generated|divider|divider|StageOut[37]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~35_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[30]~30_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~30_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~35_combout\);

-- Location: LCCOMB_X18_Y14_N2
\Div0|auto_generated|divider|divider|StageOut[36]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~36_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (sum_val(21))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(21),
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~36_combout\);

-- Location: LCCOMB_X17_Y14_N6
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[36]~36_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[36]~36_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~36_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[36]~36_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~36_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X17_Y14_N8
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[37]~35_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[37]~35_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[37]~35_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~35_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X17_Y14_N10
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[38]~34_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[38]~34_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[38]~34_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[38]~34_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[38]~34_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[38]~34_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~34_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X17_Y14_N12
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[39]~33_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[39]~33_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[39]~33_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[39]~33_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X17_Y14_N14
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[40]~32_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[40]~31_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~32_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~31_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\);

-- Location: LCCOMB_X17_Y14_N16
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\);

-- Location: LCCOMB_X17_Y14_N2
\Div0|auto_generated|divider|divider|StageOut[42]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~42_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (sum_val(20))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sum_val(20),
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~42_combout\);

-- Location: LCCOMB_X16_Y14_N16
\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (sum_val(19) & ((GND) # (!count_val(0)))) # (!sum_val(19) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((sum_val(19)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(19),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X16_Y14_N18
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[42]~42_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[42]~42_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[42]~42_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[42]~42_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~42_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X16_Y14_N30
\Div0|auto_generated|divider|divider|StageOut[46]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~38_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~38_combout\);

-- Location: LCCOMB_X16_Y14_N4
\Div0|auto_generated|divider|divider|StageOut[46]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~37_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~28_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~28_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~37_combout\);

-- Location: LCCOMB_X16_Y14_N8
\Div0|auto_generated|divider|divider|StageOut[45]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~39_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[38]~34_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~34_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~39_combout\);

-- Location: LCCOMB_X17_Y14_N30
\Div0|auto_generated|divider|divider|StageOut[44]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~40_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[37]~35_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~35_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~40_combout\);

-- Location: LCCOMB_X17_Y14_N20
\Div0|auto_generated|divider|divider|StageOut[43]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~41_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[36]~36_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[36]~36_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~41_combout\);

-- Location: LCCOMB_X16_Y14_N20
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[43]~41_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[43]~41_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[43]~41_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~41_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X16_Y14_N22
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[44]~40_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[44]~40_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[44]~40_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[44]~40_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~40_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X16_Y14_N24
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[45]~39_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[45]~39_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[45]~39_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~39_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X16_Y14_N26
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[46]~38_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[46]~37_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~38_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~37_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\);

-- Location: LCCOMB_X16_Y14_N28
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\);

-- Location: LCCOMB_X16_Y15_N22
\Div0|auto_generated|divider|divider|StageOut[49]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~47_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[42]~42_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~42_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~47_combout\);

-- Location: LCCOMB_X16_Y14_N0
\Div0|auto_generated|divider|divider|StageOut[48]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~48_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (sum_val(19))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(19),
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~48_combout\);

-- Location: LCCOMB_X16_Y15_N4
\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (count_val(0) & (sum_val(18) $ (VCC))) # (!count_val(0) & ((sum_val(18)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((sum_val(18)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(18),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X16_Y15_N6
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[48]~48_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[48]~48_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[48]~48_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[48]~48_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[48]~48_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[48]~48_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~48_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X16_Y15_N8
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[49]~47_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~47_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[49]~47_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~47_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X16_Y15_N26
\Div0|auto_generated|divider|divider|StageOut[52]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~44_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~44_combout\);

-- Location: LCCOMB_X16_Y15_N28
\Div0|auto_generated|divider|divider|StageOut[52]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~43_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~34_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~34_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~43_combout\);

-- Location: LCCOMB_X16_Y15_N30
\Div0|auto_generated|divider|divider|StageOut[51]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~45_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[44]~40_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~40_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~45_combout\);

-- Location: LCCOMB_X16_Y15_N24
\Div0|auto_generated|divider|divider|StageOut[50]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~46_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[43]~41_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~41_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~46_combout\);

-- Location: LCCOMB_X16_Y15_N10
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[50]~46_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[50]~46_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[50]~46_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[50]~46_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[50]~46_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[50]~46_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~46_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X16_Y15_N12
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[51]~45_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~45_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~45_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~45_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X16_Y15_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[52]~44_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[52]~43_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~44_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~43_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\);

-- Location: LCCOMB_X16_Y15_N16
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\);

-- Location: LCCOMB_X16_Y15_N2
\Div0|auto_generated|divider|divider|StageOut[56]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~52_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[49]~47_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~47_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~52_combout\);

-- Location: LCCOMB_X17_Y15_N24
\Div0|auto_generated|divider|divider|StageOut[55]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~53_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[48]~48_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[48]~48_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~53_combout\);

-- Location: LCCOMB_X17_Y15_N26
\Div0|auto_generated|divider|divider|StageOut[54]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((sum_val(18)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datac => sum_val(18),
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~54_combout\);

-- Location: LCCOMB_X17_Y15_N0
\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (count_val(0) & (sum_val(17) $ (VCC))) # (!count_val(0) & ((sum_val(17)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((sum_val(17)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(17),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X17_Y15_N2
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))) # (!count_val(1) 
-- & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~54_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X17_Y15_N4
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[55]~53_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[55]~53_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[55]~53_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~53_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X17_Y15_N6
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[56]~52_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[56]~52_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))) # (!count_val(3) 
-- & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[56]~52_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[56]~52_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~52_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X16_Y15_N0
\Div0|auto_generated|divider|divider|StageOut[58]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~50_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~50_combout\);

-- Location: LCCOMB_X17_Y15_N20
\Div0|auto_generated|divider|divider|StageOut[58]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~49_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[44]~40_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[44]~40_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~49_combout\);

-- Location: LCCOMB_X17_Y15_N22
\Div0|auto_generated|divider|divider|StageOut[57]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~51_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[50]~46_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~46_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~51_combout\);

-- Location: LCCOMB_X17_Y15_N8
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[57]~51_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[57]~51_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[57]~51_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~51_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X17_Y15_N10
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[58]~50_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[58]~49_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~50_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~49_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\);

-- Location: LCCOMB_X17_Y15_N12
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\);

-- Location: LCCOMB_X18_Y15_N30
\Div0|auto_generated|divider|divider|StageOut[63]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~57_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[56]~52_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~52_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~57_combout\);

-- Location: LCCOMB_X17_Y15_N14
\Div0|auto_generated|divider|divider|StageOut[62]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~58_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[55]~53_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~53_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~58_combout\);

-- Location: LCCOMB_X17_Y15_N28
\Div0|auto_generated|divider|divider|StageOut[61]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~59_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[54]~54_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[54]~54_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~59_combout\);

-- Location: LCCOMB_X18_Y15_N8
\Div0|auto_generated|divider|divider|StageOut[60]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~60_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (sum_val(17))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sum_val(17),
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~60_combout\);

-- Location: LCCOMB_X18_Y15_N16
\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (sum_val(16) & ((GND) # (!count_val(0)))) # (!sum_val(16) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((sum_val(16)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(16),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X18_Y15_N18
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[60]~60_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[60]~60_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[60]~60_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[60]~60_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[60]~60_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[60]~60_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~60_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X18_Y15_N20
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[61]~59_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[61]~59_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[61]~59_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~59_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X18_Y15_N22
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[62]~58_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[62]~58_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))) # (!count_val(3) 
-- & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[62]~58_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[62]~58_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~58_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X18_Y15_N24
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[63]~57_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[63]~57_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[63]~57_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~57_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X17_Y15_N16
\Div0|auto_generated|divider|divider|StageOut[64]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~56_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~56_combout\);

-- Location: LCCOMB_X18_Y15_N4
\Div0|auto_generated|divider|divider|StageOut[64]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~55_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~46_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~46_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~55_combout\);

-- Location: LCCOMB_X18_Y15_N26
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[64]~56_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[64]~55_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[64]~56_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[64]~55_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\);

-- Location: LCCOMB_X18_Y15_N28
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\);

-- Location: LCCOMB_X18_Y16_N10
\Div0|auto_generated|divider|divider|StageOut[70]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~62_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~62_combout\);

-- Location: LCCOMB_X18_Y16_N8
\Div0|auto_generated|divider|divider|StageOut[70]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~61_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~52_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~52_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~61_combout\);

-- Location: LCCOMB_X18_Y16_N12
\Div0|auto_generated|divider|divider|StageOut[69]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~63_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[62]~58_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~58_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~63_combout\);

-- Location: LCCOMB_X18_Y15_N12
\Div0|auto_generated|divider|divider|StageOut[68]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~64_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[61]~59_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[61]~59_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~64_combout\);

-- Location: LCCOMB_X18_Y15_N14
\Div0|auto_generated|divider|divider|StageOut[67]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~65_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[60]~60_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~60_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~65_combout\);

-- Location: LCCOMB_X18_Y15_N0
\Div0|auto_generated|divider|divider|StageOut[66]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~66_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (sum_val(16))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(16),
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~66_combout\);

-- Location: LCCOMB_X18_Y16_N18
\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (sum_val(15) & ((GND) # (!count_val(0)))) # (!sum_val(15) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((sum_val(15)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(15),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X18_Y16_N20
\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[66]~66_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[66]~66_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[66]~66_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[66]~66_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[66]~66_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[66]~66_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~66_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X18_Y16_N22
\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[67]~65_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[67]~65_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[67]~65_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~65_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X18_Y16_N24
\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[68]~64_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[68]~64_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[68]~64_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[68]~64_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[68]~64_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[68]~64_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~64_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X18_Y16_N26
\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[69]~63_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[69]~63_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[69]~63_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[69]~63_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X18_Y16_N28
\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[70]~62_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[70]~61_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[70]~62_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[70]~61_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\);

-- Location: LCCOMB_X18_Y16_N30
\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\);

-- Location: LCCOMB_X17_Y16_N26
\Div0|auto_generated|divider|divider|StageOut[76]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~68_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~68_combout\);

-- Location: LCCOMB_X17_Y16_N0
\Div0|auto_generated|divider|divider|StageOut[76]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~67_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~58_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~58_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~67_combout\);

-- Location: LCCOMB_X17_Y16_N24
\Div0|auto_generated|divider|divider|StageOut[75]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~69_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[68]~64_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~64_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~69_combout\);

-- Location: LCCOMB_X17_Y16_N30
\Div0|auto_generated|divider|divider|StageOut[74]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~70_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[67]~65_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~65_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~70_combout\);

-- Location: LCCOMB_X17_Y16_N28
\Div0|auto_generated|divider|divider|StageOut[73]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~71_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[66]~66_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[66]~66_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~71_combout\);

-- Location: LCCOMB_X18_Y16_N6
\Div0|auto_generated|divider|divider|StageOut[72]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~72_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (sum_val(15))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sum_val(15),
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~72_combout\);

-- Location: LCCOMB_X17_Y16_N10
\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (sum_val(14) & ((GND) # (!count_val(0)))) # (!sum_val(14) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((sum_val(14)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(14),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X17_Y16_N12
\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[72]~72_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[72]~72_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))) # (!count_val(1) 
-- & (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[72]~72_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[72]~72_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[72]~72_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X17_Y16_N14
\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[73]~71_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[73]~71_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[73]~71_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[73]~71_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X17_Y16_N16
\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[74]~70_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[74]~70_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # (!count_val(3) 
-- & (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[74]~70_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[74]~70_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[74]~70_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X17_Y16_N18
\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[75]~69_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[75]~69_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[75]~69_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[75]~69_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X17_Y16_N20
\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[76]~68_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[76]~67_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[76]~68_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[76]~67_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X17_Y16_N22
\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\);

-- Location: LCCOMB_X17_Y16_N6
\Div0|auto_generated|divider|divider|StageOut[82]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~74_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~74_combout\);

-- Location: LCCOMB_X16_Y16_N28
\Div0|auto_generated|divider|divider|StageOut[82]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~73_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~64_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~64_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~73_combout\);

-- Location: LCCOMB_X17_Y16_N4
\Div0|auto_generated|divider|divider|StageOut[81]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~75_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[74]~70_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[74]~70_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~75_combout\);

-- Location: LCCOMB_X17_Y16_N2
\Div0|auto_generated|divider|divider|StageOut[80]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[80]~76_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[73]~71_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[73]~71_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[80]~76_combout\);

-- Location: LCCOMB_X16_Y16_N26
\Div0|auto_generated|divider|divider|StageOut[79]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[79]~77_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[72]~72_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[72]~72_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[79]~77_combout\);

-- Location: LCCOMB_X16_Y16_N0
\Div0|auto_generated|divider|divider|StageOut[78]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~78_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (sum_val(14))) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(14),
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~78_combout\);

-- Location: LCCOMB_X16_Y16_N6
\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (count_val(0) & (sum_val(13) $ (VCC))) # (!count_val(0) & ((sum_val(13)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((sum_val(13)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(13),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X16_Y16_N8
\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[78]~78_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[78]~78_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[78]~78_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[78]~78_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[78]~78_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[78]~78_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[78]~78_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X16_Y16_N10
\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[79]~77_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[79]~77_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[79]~77_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[79]~77_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X16_Y16_N12
\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[80]~76_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[80]~76_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))) # (!count_val(3) 
-- & (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[80]~76_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[80]~76_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[80]~76_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X16_Y16_N14
\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[81]~75_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[81]~75_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[81]~75_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[81]~75_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X16_Y16_N16
\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[82]~74_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[82]~73_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[82]~74_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[82]~73_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\);

-- Location: LCCOMB_X16_Y16_N18
\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\);

-- Location: LCCOMB_X14_Y16_N6
\Div0|auto_generated|divider|divider|StageOut[88]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[88]~79_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[74]~70_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[74]~70_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[88]~79_combout\);

-- Location: LCCOMB_X16_Y16_N4
\Div0|auto_generated|divider|divider|StageOut[88]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[88]~80_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[88]~80_combout\);

-- Location: LCCOMB_X14_Y16_N12
\Div0|auto_generated|divider|divider|StageOut[87]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[87]~81_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[80]~76_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[80]~76_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[87]~81_combout\);

-- Location: LCCOMB_X16_Y16_N2
\Div0|auto_generated|divider|divider|StageOut[86]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[86]~82_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[79]~77_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[79]~77_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[86]~82_combout\);

-- Location: LCCOMB_X16_Y16_N24
\Div0|auto_generated|divider|divider|StageOut[85]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~83_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[78]~78_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[78]~78_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~83_combout\);

-- Location: LCCOMB_X14_Y16_N30
\Div0|auto_generated|divider|divider|StageOut[84]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[84]~84_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & ((sum_val(13)))) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datac => sum_val(13),
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[84]~84_combout\);

-- Location: LCCOMB_X14_Y16_N16
\Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = (count_val(0) & (sum_val(12) $ (VCC))) # (!count_val(0) & ((sum_val(12)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ = CARRY((sum_val(12)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(12),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\);

-- Location: LCCOMB_X14_Y16_N18
\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[84]~84_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[84]~84_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\) # (GND))) # (!count_val(1) 
-- & (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[84]~84_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[84]~84_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[84]~84_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X14_Y16_N20
\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[85]~83_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[85]~83_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[85]~83_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[85]~83_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X14_Y16_N22
\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[86]~82_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[86]~82_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[86]~82_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[86]~82_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[86]~82_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[86]~82_combout\ & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[86]~82_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X14_Y16_N24
\Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[87]~81_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[87]~81_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[87]~81_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[87]~81_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\);

-- Location: LCCOMB_X14_Y16_N26
\Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[88]~79_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[88]~80_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[88]~79_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[88]~80_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X14_Y16_N28
\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\);

-- Location: LCCOMB_X13_Y16_N26
\Div0|auto_generated|divider|divider|StageOut[94]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~86_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[80]~76_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[80]~76_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~86_combout\);

-- Location: LCCOMB_X14_Y16_N8
\Div0|auto_generated|divider|divider|StageOut[94]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~87_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~87_combout\);

-- Location: LCCOMB_X13_Y16_N30
\Div0|auto_generated|divider|divider|StageOut[93]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[93]~88_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[86]~82_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[86]~82_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[93]~88_combout\);

-- Location: LCCOMB_X13_Y16_N20
\Div0|auto_generated|divider|divider|StageOut[92]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~89_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[85]~83_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[85]~83_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~89_combout\);

-- Location: LCCOMB_X14_Y16_N2
\Div0|auto_generated|divider|divider|StageOut[91]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[91]~90_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[84]~84_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[84]~84_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[91]~90_combout\);

-- Location: LCCOMB_X13_Y16_N24
\Div0|auto_generated|divider|divider|StageOut[90]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~85_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & ((sum_val(12)))) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	datac => sum_val(12),
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~85_combout\);

-- Location: LCCOMB_X13_Y16_N4
\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\ = (sum_val(11) & ((GND) # (!count_val(0)))) # (!sum_val(11) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\ = CARRY((sum_val(11)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(11),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\);

-- Location: LCCOMB_X13_Y16_N6
\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[90]~85_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[90]~85_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[90]~85_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[90]~85_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[90]~85_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[90]~85_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[90]~85_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\);

-- Location: LCCOMB_X13_Y16_N8
\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[91]~90_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[91]~90_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[91]~90_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[91]~90_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\);

-- Location: LCCOMB_X13_Y16_N10
\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[92]~89_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[92]~89_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[92]~89_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[92]~89_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[92]~89_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[92]~89_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[92]~89_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\);

-- Location: LCCOMB_X13_Y16_N12
\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[93]~88_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[93]~88_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[93]~88_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[93]~88_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\);

-- Location: LCCOMB_X13_Y16_N14
\Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[94]~86_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[94]~87_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[94]~86_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[94]~87_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11_cout\);

-- Location: LCCOMB_X13_Y16_N16
\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\);

-- Location: LCCOMB_X12_Y15_N0
\LessThan9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~10_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	combout => \LessThan9~10_combout\);

-- Location: LCCOMB_X17_Y14_N28
\LessThan9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~4_combout\ = (((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \LessThan9~4_combout\);

-- Location: LCCOMB_X17_Y16_N8
\LessThan9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~5_combout\ = (((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \LessThan9~5_combout\);

-- Location: LCCOMB_X17_Y15_N30
\LessThan9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (!\LessThan9~4_combout\ & (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & !\LessThan9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datab => \LessThan9~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \LessThan9~5_combout\,
	combout => \LessThan9~6_combout\);

-- Location: LCCOMB_X17_Y14_N18
\LessThan9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~13_combout\ = (count_val(1) & (((!sum_val(26) & count_val(0))) # (!sum_val(27)))) # (!count_val(1) & (!sum_val(26) & (!sum_val(27) & count_val(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => sum_val(26),
	datac => sum_val(27),
	datad => count_val(0),
	combout => \LessThan9~13_combout\);

-- Location: LCCOMB_X18_Y13_N20
\LessThan9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~12_combout\ = (!count_val(4) & (((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & !count_val(3))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datac => count_val(3),
	datad => count_val(4),
	combout => \LessThan9~12_combout\);

-- Location: LCCOMB_X17_Y14_N0
\LessThan9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~7_combout\ = ((\LessThan9~12_combout\) # ((!\LessThan9~13_combout\ & \Equal8~0_combout\))) # (!\LessThan9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan9~6_combout\,
	datab => \LessThan9~13_combout\,
	datac => \Equal8~0_combout\,
	datad => \LessThan9~12_combout\,
	combout => \LessThan9~7_combout\);

-- Location: LCCOMB_X13_Y16_N2
\Div0|auto_generated|divider|divider|StageOut[100]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~94_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~94_combout\);

-- Location: LCCOMB_X14_Y18_N24
\Div0|auto_generated|divider|divider|StageOut[100]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~93_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~82_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[86]~82_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~93_combout\);

-- Location: LCCOMB_X13_Y16_N0
\Div0|auto_generated|divider|divider|StageOut[99]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~95_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[92]~89_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[92]~89_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~95_combout\);

-- Location: LCCOMB_X14_Y18_N2
\Div0|auto_generated|divider|divider|StageOut[98]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[98]~96_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[91]~90_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[91]~90_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[98]~96_combout\);

-- Location: LCCOMB_X13_Y16_N22
\Div0|auto_generated|divider|divider|StageOut[97]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~91_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[90]~85_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[90]~85_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~91_combout\);

-- Location: LCCOMB_X13_Y16_N28
\Div0|auto_generated|divider|divider|StageOut[96]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[96]~92_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & (sum_val(11))) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(11),
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[96]~92_combout\);

-- Location: LCCOMB_X14_Y18_N10
\Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\ = (sum_val(10) & ((GND) # (!count_val(0)))) # (!sum_val(10) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\ = CARRY((sum_val(10)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(10),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\);

-- Location: LCCOMB_X14_Y18_N12
\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[96]~92_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[96]~92_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[96]~92_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[96]~92_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[96]~92_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[96]~92_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[96]~92_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\);

-- Location: LCCOMB_X14_Y18_N14
\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[97]~91_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[97]~91_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[97]~91_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[97]~91_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\);

-- Location: LCCOMB_X14_Y18_N16
\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[98]~96_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[98]~96_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[98]~96_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[98]~96_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[98]~96_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[98]~96_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[98]~96_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\);

-- Location: LCCOMB_X14_Y18_N18
\Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[99]~95_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[99]~95_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[99]~95_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[99]~95_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\);

-- Location: LCCOMB_X14_Y18_N20
\Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[100]~94_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[100]~93_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[100]~94_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[100]~93_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout\);

-- Location: LCCOMB_X14_Y18_N22
\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\);

-- Location: LCCOMB_X13_Y16_N18
\Div0|auto_generated|divider|divider|StageOut[106]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[106]~154_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[92]~89_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[92]~89_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[106]~154_combout\);

-- Location: LCCOMB_X14_Y18_N28
\Div0|auto_generated|divider|divider|StageOut[106]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[106]~100_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[106]~100_combout\);

-- Location: LCCOMB_X14_Y18_N26
\Div0|auto_generated|divider|divider|StageOut[105]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~101_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[98]~96_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[98]~96_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~101_combout\);

-- Location: LCCOMB_X14_Y18_N0
\Div0|auto_generated|divider|divider|StageOut[104]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[104]~97_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[97]~91_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[97]~91_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[104]~97_combout\);

-- Location: LCCOMB_X14_Y18_N6
\Div0|auto_generated|divider|divider|StageOut[103]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[103]~98_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[96]~92_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[96]~92_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[103]~98_combout\);

-- Location: LCCOMB_X14_Y18_N8
\Div0|auto_generated|divider|divider|StageOut[102]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~99_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & (sum_val(10))) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(10),
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~99_combout\);

-- Location: LCCOMB_X13_Y18_N2
\Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\ = (count_val(0) & (sum_val(9) $ (VCC))) # (!count_val(0) & ((sum_val(9)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\ = CARRY((sum_val(9)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(9),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\);

-- Location: LCCOMB_X13_Y18_N4
\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[102]~99_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[102]~99_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[102]~99_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[102]~99_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[102]~99_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[102]~99_combout\ & !\Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[102]~99_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\);

-- Location: LCCOMB_X13_Y18_N6
\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[103]~98_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[103]~98_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[103]~98_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[103]~98_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\);

-- Location: LCCOMB_X13_Y18_N8
\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[104]~97_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[104]~97_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[104]~97_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[104]~97_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[104]~97_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[104]~97_combout\ & !\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[104]~97_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\);

-- Location: LCCOMB_X13_Y18_N10
\Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[105]~101_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[105]~101_combout\ & !\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[105]~101_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[105]~101_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\);

-- Location: LCCOMB_X13_Y18_N12
\Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[106]~154_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[106]~100_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[106]~154_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[106]~100_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11_cout\);

-- Location: LCCOMB_X13_Y18_N14
\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\);

-- Location: LCCOMB_X14_Y18_N4
\Div0|auto_generated|divider|divider|StageOut[112]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~103_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[98]~96_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[98]~96_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~103_combout\);

-- Location: LCCOMB_X13_Y18_N16
\Div0|auto_generated|divider|divider|StageOut[112]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~104_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~104_combout\);

-- Location: LCCOMB_X13_Y18_N0
\Div0|auto_generated|divider|divider|StageOut[111]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[111]~102_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[104]~97_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[104]~97_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[111]~102_combout\);

-- Location: LCCOMB_X14_Y18_N30
\Div0|auto_generated|divider|divider|StageOut[110]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~105_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[103]~98_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[103]~98_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~105_combout\);

-- Location: LCCOMB_X12_Y18_N30
\Div0|auto_generated|divider|divider|StageOut[109]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[109]~106_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[102]~99_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[102]~99_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[109]~106_combout\);

-- Location: LCCOMB_X14_Y17_N0
\Div0|auto_generated|divider|divider|StageOut[108]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[108]~107_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & (sum_val(9))) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sum_val(9),
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[108]~107_combout\);

-- Location: LCCOMB_X13_Y18_N18
\Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\ = (count_val(0) & (sum_val(8) $ (VCC))) # (!count_val(0) & ((sum_val(8)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\ = CARRY((sum_val(8)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(8),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\);

-- Location: LCCOMB_X13_Y18_N20
\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[108]~107_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[108]~107_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[108]~107_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[108]~107_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[108]~107_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[108]~107_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[108]~107_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\);

-- Location: LCCOMB_X13_Y18_N22
\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[109]~106_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[109]~106_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[109]~106_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[109]~106_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\);

-- Location: LCCOMB_X13_Y18_N24
\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[110]~105_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[110]~105_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\) # (GND))) # 
-- (!count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[110]~105_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[110]~105_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[110]~105_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\);

-- Location: LCCOMB_X13_Y18_N26
\Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[111]~102_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[111]~102_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[111]~102_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[111]~102_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\);

-- Location: LCCOMB_X13_Y18_N28
\Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[112]~103_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[112]~104_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[112]~103_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[112]~104_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11_cout\);

-- Location: LCCOMB_X13_Y18_N30
\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\);

-- Location: LCCOMB_X14_Y17_N4
\Div0|auto_generated|divider|divider|StageOut[117]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~109_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[110]~105_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[110]~105_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~109_combout\);

-- Location: LCCOMB_X14_Y17_N30
\Div0|auto_generated|divider|divider|StageOut[116]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[116]~110_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[109]~106_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[109]~106_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[116]~110_combout\);

-- Location: LCCOMB_X14_Y17_N8
\Div0|auto_generated|divider|divider|StageOut[115]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[115]~111_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[108]~107_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[108]~107_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[115]~111_combout\);

-- Location: LCCOMB_X14_Y17_N10
\Div0|auto_generated|divider|divider|StageOut[114]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~112_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & (sum_val(8))) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sum_val(8),
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~112_combout\);

-- Location: LCCOMB_X14_Y17_N12
\Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\ = (sum_val(7) & ((GND) # (!count_val(0)))) # (!sum_val(7) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\ = CARRY((sum_val(7)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(7),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\);

-- Location: LCCOMB_X14_Y17_N14
\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[114]~112_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[114]~112_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\) # (GND))) # 
-- (!count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[114]~112_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[114]~112_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[114]~112_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\);

-- Location: LCCOMB_X14_Y17_N16
\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[115]~111_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[115]~111_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[115]~111_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[115]~111_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\);

-- Location: LCCOMB_X14_Y17_N18
\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[116]~110_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[116]~110_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\) # (GND))) # 
-- (!count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[116]~110_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[116]~110_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[116]~110_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\);

-- Location: LCCOMB_X14_Y17_N20
\Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[117]~109_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[117]~109_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[117]~109_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[117]~109_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\);

-- Location: LCCOMB_X14_Y17_N26
\Div0|auto_generated|divider|divider|StageOut[118]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~155_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[104]~97_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[104]~97_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~155_combout\);

-- Location: LCCOMB_X14_Y17_N2
\Div0|auto_generated|divider|divider|StageOut[118]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~108_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~108_combout\);

-- Location: LCCOMB_X14_Y17_N22
\Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[118]~155_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[118]~108_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[118]~155_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[118]~108_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11_cout\);

-- Location: LCCOMB_X14_Y17_N24
\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\);

-- Location: LCCOMB_X14_Y17_N6
\Div0|auto_generated|divider|divider|StageOut[124]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[124]~114_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[124]~114_combout\);

-- Location: LCCOMB_X13_Y17_N28
\Div0|auto_generated|divider|divider|StageOut[124]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[124]~113_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[110]~105_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[110]~105_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[124]~113_combout\);

-- Location: LCCOMB_X14_Y17_N28
\Div0|auto_generated|divider|divider|StageOut[123]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[123]~115_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[116]~110_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[116]~110_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[123]~115_combout\);

-- Location: LCCOMB_X13_Y17_N26
\Div0|auto_generated|divider|divider|StageOut[122]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~116_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[115]~111_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[115]~111_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~116_combout\);

-- Location: LCCOMB_X16_Y17_N8
\Div0|auto_generated|divider|divider|StageOut[121]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[121]~117_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[114]~112_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[114]~112_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[121]~117_combout\);

-- Location: LCCOMB_X13_Y17_N4
\Div0|auto_generated|divider|divider|StageOut[120]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[120]~118_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & (sum_val(7))) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sum_val(7),
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[120]~118_combout\);

-- Location: LCCOMB_X13_Y17_N10
\Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\ = (sum_val(6) & ((GND) # (!count_val(0)))) # (!sum_val(6) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\ = CARRY((sum_val(6)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(6),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\);

-- Location: LCCOMB_X13_Y17_N12
\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[120]~118_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[120]~118_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[120]~118_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[120]~118_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[120]~118_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[120]~118_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[120]~118_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\);

-- Location: LCCOMB_X13_Y17_N14
\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[121]~117_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[121]~117_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[121]~117_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[121]~117_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\);

-- Location: LCCOMB_X13_Y17_N16
\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[122]~116_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[122]~116_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\) # (GND))) # 
-- (!count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[122]~116_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[122]~116_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[122]~116_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\);

-- Location: LCCOMB_X13_Y17_N18
\Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[123]~115_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[123]~115_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[123]~115_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[123]~115_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\);

-- Location: LCCOMB_X13_Y17_N20
\Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[124]~114_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[124]~113_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[124]~114_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[124]~113_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11_cout\);

-- Location: LCCOMB_X13_Y17_N22
\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\);

-- Location: LCCOMB_X13_Y17_N30
\Div0|auto_generated|divider|divider|StageOut[130]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~119_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~110_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[116]~110_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~119_combout\);

-- Location: LCCOMB_X13_Y17_N0
\Div0|auto_generated|divider|divider|StageOut[130]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~120_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~120_combout\);

-- Location: LCCOMB_X13_Y17_N24
\Div0|auto_generated|divider|divider|StageOut[129]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[129]~121_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[122]~116_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[122]~116_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[129]~121_combout\);

-- Location: LCCOMB_X16_Y17_N26
\Div0|auto_generated|divider|divider|StageOut[128]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~122_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[121]~117_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[121]~117_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~122_combout\);

-- Location: LCCOMB_X13_Y17_N2
\Div0|auto_generated|divider|divider|StageOut[127]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~123_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[120]~118_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[120]~118_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~123_combout\);

-- Location: LCCOMB_X13_Y17_N8
\Div0|auto_generated|divider|divider|StageOut[126]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~124_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & (sum_val(6))) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(6),
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~124_combout\);

-- Location: LCCOMB_X12_Y17_N0
\Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\ = (count_val(0) & (sum_val(5) $ (VCC))) # (!count_val(0) & ((sum_val(5)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\ = CARRY((sum_val(5)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(5),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\);

-- Location: LCCOMB_X12_Y17_N2
\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[126]~124_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[126]~124_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[126]~124_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[126]~124_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[126]~124_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[126]~124_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[126]~124_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\);

-- Location: LCCOMB_X12_Y17_N4
\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[127]~123_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[127]~123_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[127]~123_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[127]~123_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\);

-- Location: LCCOMB_X12_Y17_N6
\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[128]~122_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[128]~122_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\) # (GND))) # 
-- (!count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[128]~122_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[128]~122_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[128]~122_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\);

-- Location: LCCOMB_X12_Y17_N8
\Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[129]~121_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[129]~121_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[129]~121_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[129]~121_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\);

-- Location: LCCOMB_X12_Y17_N10
\Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[130]~119_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[130]~120_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[130]~119_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[130]~120_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11_cout\);

-- Location: LCCOMB_X12_Y17_N12
\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\);

-- Location: LCCOMB_X13_Y17_N6
\Div0|auto_generated|divider|divider|StageOut[136]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~125_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[122]~116_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[122]~116_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~125_combout\);

-- Location: LCCOMB_X12_Y17_N14
\Div0|auto_generated|divider|divider|StageOut[136]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~126_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~126_combout\);

-- Location: LCCOMB_X12_Y17_N16
\Div0|auto_generated|divider|divider|StageOut[135]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~127_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[128]~122_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[128]~122_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~127_combout\);

-- Location: LCCOMB_X11_Y17_N0
\Div0|auto_generated|divider|divider|StageOut[134]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[134]~128_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[127]~123_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[127]~123_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[134]~128_combout\);

-- Location: LCCOMB_X11_Y17_N16
\Div0|auto_generated|divider|divider|StageOut[133]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[133]~129_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[126]~124_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[126]~124_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[133]~129_combout\);

-- Location: LCCOMB_X11_Y16_N24
\Div0|auto_generated|divider|divider|StageOut[132]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~130_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & (sum_val(5))) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(5),
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~130_combout\);

-- Location: LCCOMB_X12_Y17_N18
\Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\ = (count_val(0) & (sum_val(4) $ (VCC))) # (!count_val(0) & ((sum_val(4)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\ = CARRY((sum_val(4)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(4),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\);

-- Location: LCCOMB_X12_Y17_N20
\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[132]~130_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[132]~130_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\) # (GND))) # 
-- (!count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[132]~130_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[132]~130_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[132]~130_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\);

-- Location: LCCOMB_X12_Y17_N22
\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[133]~129_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[133]~129_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[133]~129_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[133]~129_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\);

-- Location: LCCOMB_X12_Y17_N24
\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[134]~128_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[134]~128_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\) # (GND))) # 
-- (!count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[134]~128_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[134]~128_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[134]~128_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\);

-- Location: LCCOMB_X12_Y17_N26
\Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[135]~127_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[135]~127_combout\ & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[135]~127_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[135]~127_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\);

-- Location: LCCOMB_X12_Y17_N28
\Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[136]~125_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[136]~126_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[136]~125_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[136]~126_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11_cout\);

-- Location: LCCOMB_X12_Y17_N30
\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\);

-- Location: LCCOMB_X12_Y15_N20
\LessThan9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~8_combout\ = (((!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	combout => \LessThan9~8_combout\);

-- Location: LCCOMB_X12_Y15_N6
\LessThan9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~9_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\ 
-- & \LessThan9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	datad => \LessThan9~8_combout\,
	combout => \LessThan9~9_combout\);

-- Location: LCCOMB_X12_Y15_N10
\LessThan9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~11_combout\ = (\LessThan9~7_combout\) # ((!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ & ((\LessThan9~10_combout\) # (\LessThan9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datab => \LessThan9~10_combout\,
	datac => \LessThan9~7_combout\,
	datad => \LessThan9~9_combout\,
	combout => \LessThan9~11_combout\);

-- Location: LCCOMB_X13_Y15_N8
\result_val_reg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~17_combout\ = (\Equal8~1_combout\ & (!display_mode_reg(0) & ((\LessThan9~11_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datab => display_mode_reg(0),
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~17_combout\);

-- Location: LCCOMB_X19_Y20_N26
\mode~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mode~2_combout\ = (key_last_code(3) & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => key_last_code(3),
	datad => \reset~input_o\,
	combout => \mode~2_combout\);

-- Location: FF_X19_Y20_N27
\mode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mode~2_combout\,
	ena => \mode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => mode(1));

-- Location: LCCOMB_X19_Y17_N28
\display_mode_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_mode_reg~4_combout\ = (!\reset~input_o\ & mode(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => mode(1),
	combout => \display_mode_reg~4_combout\);

-- Location: FF_X19_Y17_N29
\display_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_mode_reg~4_combout\,
	ena => \display_mode_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_mode_reg(1));

-- Location: LCCOMB_X12_Y16_N10
\result_val_reg[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[6]~18_combout\ = (\reset~input_o\) # ((!display_mode_reg(1) & !\Equal8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => display_mode_reg(1),
	datac => \reset~input_o\,
	datad => \Equal8~1_combout\,
	combout => \result_val_reg[6]~18_combout\);

-- Location: FF_X13_Y15_N1
\result_val_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg[13]~0_combout\,
	asdata => \result_val_reg~17_combout\,
	sclr => \result_val_reg[6]~18_combout\,
	sload => display_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(13));

-- Location: LCCOMB_X12_Y15_N12
\result_val_reg[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[12]~1_combout\ = (display_mode_reg(0) & ((max_val(12)))) # (!display_mode_reg(0) & (!min_val(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => min_val(12),
	datad => max_val(12),
	combout => \result_val_reg[12]~1_combout\);

-- Location: LCCOMB_X12_Y15_N4
\result_val_reg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~19_combout\ = (!display_mode_reg(0) & (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ & (\Equal8~1_combout\ & !\LessThan9~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	datac => \Equal8~1_combout\,
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~19_combout\);

-- Location: FF_X12_Y15_N13
\result_val_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg[12]~1_combout\,
	asdata => \result_val_reg~19_combout\,
	sclr => \result_val_reg[6]~18_combout\,
	sload => display_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(12));

-- Location: LCCOMB_X13_Y15_N14
\result_val_reg[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[11]~2_combout\ = (display_mode_reg(0) & ((max_val(11)))) # (!display_mode_reg(0) & (!min_val(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => min_val(11),
	datab => display_mode_reg(0),
	datad => max_val(11),
	combout => \result_val_reg[11]~2_combout\);

-- Location: LCCOMB_X13_Y15_N28
\result_val_reg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~20_combout\ = (\Equal8~1_combout\ & (!display_mode_reg(0) & (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\ & !\LessThan9~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datab => display_mode_reg(0),
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout\,
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~20_combout\);

-- Location: FF_X13_Y15_N15
\result_val_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg[11]~2_combout\,
	asdata => \result_val_reg~20_combout\,
	sclr => \result_val_reg[6]~18_combout\,
	sload => display_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(11));

-- Location: LCCOMB_X14_Y13_N6
\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((!result_val_reg(13) & result_val_reg(11))))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((!result_val_reg(13) & result_val_reg(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(13),
	datab => result_val_reg(11),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X14_Y13_N8
\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (result_val_reg(13) & (((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))) # (!result_val_reg(13) & ((result_val_reg(12) & 
-- (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!result_val_reg(12) & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & ((result_val_reg(13)) # (!result_val_reg(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(13),
	datab => result_val_reg(12),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X14_Y13_N10
\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (result_val_reg(13) & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!result_val_reg(13) & 
-- (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((result_val_reg(13) & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(13),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X14_Y13_N12
\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X14_Y13_N26
\Div1|auto_generated|divider|divider|StageOut[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~55_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~55_combout\);

-- Location: LCCOMB_X14_Y13_N28
\Div1|auto_generated|divider|divider|StageOut[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~54_combout\ = (result_val_reg(13) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(13),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~54_combout\);

-- Location: LCCOMB_X14_Y13_N24
\Div1|auto_generated|divider|divider|StageOut[17]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~57_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~57_combout\);

-- Location: LCCOMB_X14_Y13_N0
\Div1|auto_generated|divider|divider|StageOut[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~56_combout\ = (result_val_reg(12) & (!result_val_reg(13) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_val_reg(12),
	datac => result_val_reg(13),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~56_combout\);

-- Location: LCCOMB_X13_Y13_N16
\Div1|auto_generated|divider|divider|StageOut[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~59_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~59_combout\);

-- Location: LCCOMB_X14_Y13_N2
\Div1|auto_generated|divider|divider|StageOut[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~58_combout\ = (!result_val_reg(13) & (result_val_reg(11) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(13),
	datac => result_val_reg(11),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~58_combout\);

-- Location: LCCOMB_X12_Y15_N22
\result_val_reg[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[9]~4_combout\ = (display_mode_reg(0) & ((max_val(9)))) # (!display_mode_reg(0) & (!min_val(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => min_val(9),
	datad => max_val(9),
	combout => \result_val_reg[9]~4_combout\);

-- Location: LCCOMB_X12_Y15_N30
\result_val_reg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~22_combout\ = (!display_mode_reg(0) & (\Equal8~1_combout\ & ((\LessThan9~11_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => \Equal8~1_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout\,
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~22_combout\);

-- Location: FF_X12_Y15_N23
\result_val_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg[9]~4_combout\,
	asdata => \result_val_reg~22_combout\,
	sclr => \result_val_reg[6]~18_combout\,
	sload => display_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(9));

-- Location: LCCOMB_X13_Y15_N24
\result_val_reg[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[10]~3_combout\ = (display_mode_reg(0) & (max_val(10))) # (!display_mode_reg(0) & ((!min_val(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => max_val(10),
	datab => display_mode_reg(0),
	datad => min_val(10),
	combout => \result_val_reg[10]~3_combout\);

-- Location: LCCOMB_X13_Y15_N4
\result_val_reg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~21_combout\ = (\Equal8~1_combout\ & (!display_mode_reg(0) & ((\LessThan9~11_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datab => display_mode_reg(0),
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout\,
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~21_combout\);

-- Location: FF_X13_Y15_N25
\result_val_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg[10]~3_combout\,
	asdata => \result_val_reg~21_combout\,
	sclr => \result_val_reg[6]~18_combout\,
	sload => display_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(10));

-- Location: LCCOMB_X13_Y15_N26
\result_val_reg[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[8]~5_combout\ = (display_mode_reg(0) & (max_val(8))) # (!display_mode_reg(0) & ((!min_val(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => max_val(8),
	datab => display_mode_reg(0),
	datad => min_val(8),
	combout => \result_val_reg[8]~5_combout\);

-- Location: LCCOMB_X13_Y15_N22
\result_val_reg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~23_combout\ = (\Equal8~1_combout\ & (!display_mode_reg(0) & ((\LessThan9~11_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout\,
	datac => display_mode_reg(0),
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~23_combout\);

-- Location: FF_X13_Y15_N27
\result_val_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg[8]~5_combout\,
	asdata => \result_val_reg~23_combout\,
	sclr => \result_val_reg[6]~18_combout\,
	sload => display_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(8));

-- Location: LCCOMB_X12_Y16_N8
\result_val_reg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~25_combout\ = (display_mode_reg(1) & (((display_mode_reg(0))))) # (!display_mode_reg(1) & ((display_mode_reg(0) & (max_val(4))) # (!display_mode_reg(0) & ((!min_val(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => max_val(4),
	datab => min_val(4),
	datac => display_mode_reg(1),
	datad => display_mode_reg(0),
	combout => \result_val_reg~25_combout\);

-- Location: LCCOMB_X12_Y16_N20
\result_val_reg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~24_combout\ = ((\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\) # (\LessThan9~11_combout\)) # (!\Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal8~1_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~24_combout\);

-- Location: LCCOMB_X12_Y16_N6
\result_val_reg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~26_combout\ = (\result_val_reg~25_combout\ & ((count_val(4)) # ((!display_mode_reg(1))))) # (!\result_val_reg~25_combout\ & (((display_mode_reg(1) & !\result_val_reg~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result_val_reg~25_combout\,
	datab => count_val(4),
	datac => display_mode_reg(1),
	datad => \result_val_reg~24_combout\,
	combout => \result_val_reg~26_combout\);

-- Location: LCCOMB_X12_Y16_N0
\result_val_reg~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~43_combout\ = (!\reset~input_o\ & (\result_val_reg~26_combout\ & ((\Equal8~1_combout\) # (display_mode_reg(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datab => display_mode_reg(1),
	datac => \reset~input_o\,
	datad => \result_val_reg~26_combout\,
	combout => \result_val_reg~43_combout\);

-- Location: FF_X12_Y16_N1
\result_val_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(4));

-- Location: LCCOMB_X12_Y15_N16
\result_val_reg[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[5]~8_combout\ = (display_mode_reg(0) & (max_val(5))) # (!display_mode_reg(0) & ((!min_val(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => max_val(5),
	datad => min_val(5),
	combout => \result_val_reg[5]~8_combout\);

-- Location: LCCOMB_X12_Y15_N8
\result_val_reg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~29_combout\ = (!display_mode_reg(0) & (\Equal8~1_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & !\LessThan9~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => \Equal8~1_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~29_combout\);

-- Location: FF_X12_Y15_N17
\result_val_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg[5]~8_combout\,
	asdata => \result_val_reg~29_combout\,
	sclr => \result_val_reg[6]~18_combout\,
	sload => display_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(5));

-- Location: LCCOMB_X12_Y15_N18
\result_val_reg[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[6]~7_combout\ = (display_mode_reg(0) & (max_val(6))) # (!display_mode_reg(0) & ((!min_val(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => max_val(6),
	datad => min_val(6),
	combout => \result_val_reg[6]~7_combout\);

-- Location: LCCOMB_X12_Y15_N26
\result_val_reg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~28_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\ & (\Equal8~1_combout\ & (!display_mode_reg(0) & !\LessThan9~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout\,
	datab => \Equal8~1_combout\,
	datac => display_mode_reg(0),
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~28_combout\);

-- Location: FF_X12_Y15_N19
\result_val_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg[6]~7_combout\,
	asdata => \result_val_reg~28_combout\,
	sclr => \result_val_reg[6]~18_combout\,
	sload => display_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(6));

-- Location: LCCOMB_X12_Y15_N28
\result_val_reg[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg[7]~6_combout\ = (display_mode_reg(0) & ((max_val(7)))) # (!display_mode_reg(0) & (!min_val(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => min_val(7),
	datad => max_val(7),
	combout => \result_val_reg[7]~6_combout\);

-- Location: LCCOMB_X12_Y15_N24
\result_val_reg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~27_combout\ = (!display_mode_reg(0) & (\Equal8~1_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\ & !\LessThan9~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => \Equal8~1_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout\,
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~27_combout\);

-- Location: FF_X12_Y15_N29
\result_val_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg[7]~6_combout\,
	asdata => \result_val_reg~27_combout\,
	sclr => \result_val_reg[6]~18_combout\,
	sload => display_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(7));

-- Location: LCCOMB_X12_Y15_N14
\LessThan10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan10~0_combout\ = (result_val_reg(4)) # ((result_val_reg(5)) # ((result_val_reg(6)) # (result_val_reg(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(4),
	datab => result_val_reg(5),
	datac => result_val_reg(6),
	datad => result_val_reg(7),
	combout => \LessThan10~0_combout\);

-- Location: LCCOMB_X13_Y15_N20
\LessThan10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan10~1_combout\ = (result_val_reg(9) & (result_val_reg(10) & (result_val_reg(8) & \LessThan10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(9),
	datab => result_val_reg(10),
	datac => result_val_reg(8),
	datad => \LessThan10~0_combout\,
	combout => \LessThan10~1_combout\);

-- Location: LCCOMB_X13_Y15_N18
\LessThan10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan10~2_combout\ = (result_val_reg(13) & ((result_val_reg(12)) # ((result_val_reg(11)) # (\LessThan10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(12),
	datab => result_val_reg(13),
	datac => result_val_reg(11),
	datad => \LessThan10~1_combout\,
	combout => \LessThan10~2_combout\);

-- Location: LCCOMB_X21_Y13_N2
\Div1|auto_generated|divider|divider|StageOut[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~60_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\LessThan10~2_combout\) # (result_val_reg(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \LessThan10~2_combout\,
	datad => result_val_reg(10),
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~60_combout\);

-- Location: LCCOMB_X21_Y13_N0
\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\LessThan10~2_combout\) # (result_val_reg(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan10~2_combout\,
	datad => result_val_reg(10),
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X21_Y13_N12
\Div1|auto_generated|divider|divider|StageOut[15]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~61_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~61_combout\);

-- Location: LCCOMB_X14_Y13_N14
\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[15]~60_combout\) # (\Div1|auto_generated|divider|divider|StageOut[15]~61_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[15]~60_combout\) # (\Div1|auto_generated|divider|divider|StageOut[15]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[15]~60_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[15]~61_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X14_Y13_N16
\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[16]~59_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[16]~58_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[16]~59_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[16]~58_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~59_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[16]~58_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[16]~59_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[16]~58_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X14_Y13_N18
\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[17]~57_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~56_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[17]~57_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~56_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~57_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[17]~57_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[17]~56_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X14_Y13_N20
\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~55_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[18]~54_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[18]~55_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[18]~54_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y13_N22
\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y13_N26
\Div1|auto_generated|divider|divider|StageOut[23]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[23]~62_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[23]~62_combout\);

-- Location: LCCOMB_X14_Y13_N4
\Div1|auto_generated|divider|divider|StageOut[23]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[23]~107_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~56_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[17]~56_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[23]~107_combout\);

-- Location: LCCOMB_X14_Y13_N30
\Div1|auto_generated|divider|divider|StageOut[22]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~108_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[16]~58_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[16]~58_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~108_combout\);

-- Location: LCCOMB_X16_Y13_N4
\Div1|auto_generated|divider|divider|StageOut[22]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~63_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~63_combout\);

-- Location: LCCOMB_X16_Y13_N24
\Div1|auto_generated|divider|divider|StageOut[21]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~64_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~64_combout\);

-- Location: LCCOMB_X21_Y13_N14
\Div1|auto_generated|divider|divider|StageOut[21]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~109_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[15]~60_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[15]~60_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~109_combout\);

-- Location: LCCOMB_X16_Y13_N22
\Div1|auto_generated|divider|divider|StageOut[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~65_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((result_val_reg(9)) # (\LessThan10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_val_reg(9),
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \LessThan10~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~65_combout\);

-- Location: LCCOMB_X16_Y13_N0
\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\LessThan10~2_combout\) # (result_val_reg(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan10~2_combout\,
	datad => result_val_reg(9),
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X16_Y13_N16
\Div1|auto_generated|divider|divider|StageOut[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~66_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~66_combout\);

-- Location: LCCOMB_X16_Y13_N6
\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[20]~65_combout\) # (\Div1|auto_generated|divider|divider|StageOut[20]~66_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[20]~65_combout\) # (\Div1|auto_generated|divider|divider|StageOut[20]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[20]~65_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[20]~66_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X16_Y13_N8
\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[21]~64_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[21]~109_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[21]~64_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[21]~109_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[21]~64_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[21]~109_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[21]~64_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[21]~109_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X16_Y13_N10
\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[22]~108_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[22]~63_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[22]~108_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[22]~63_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[22]~108_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[22]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[22]~108_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[22]~63_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X16_Y13_N12
\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[23]~62_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[23]~107_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[23]~62_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[23]~107_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y13_N14
\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y13_N30
\Div1|auto_generated|divider|divider|StageOut[28]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~67_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~67_combout\);

-- Location: LCCOMB_X16_Y13_N28
\Div1|auto_generated|divider|divider|StageOut[28]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~110_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[22]~108_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[22]~108_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~110_combout\);

-- Location: LCCOMB_X16_Y13_N18
\Div1|auto_generated|divider|divider|StageOut[27]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~111_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[21]~109_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[21]~109_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~111_combout\);

-- Location: LCCOMB_X16_Y12_N4
\Div1|auto_generated|divider|divider|StageOut[27]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~68_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~68_combout\);

-- Location: LCCOMB_X16_Y12_N10
\Div1|auto_generated|divider|divider|StageOut[26]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~69_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~69_combout\);

-- Location: LCCOMB_X16_Y13_N20
\Div1|auto_generated|divider|divider|StageOut[26]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~112_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[20]~65_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[20]~65_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~112_combout\);

-- Location: LCCOMB_X16_Y12_N0
\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (result_val_reg(8)) # (\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(8),
	datad => \LessThan10~2_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X16_Y12_N26
\Div1|auto_generated|divider|divider|StageOut[25]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~71_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~71_combout\);

-- Location: LCCOMB_X16_Y12_N8
\Div1|auto_generated|divider|divider|StageOut[25]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~70_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((result_val_reg(8)) # (\LessThan10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(8),
	datab => \LessThan10~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~70_combout\);

-- Location: LCCOMB_X16_Y12_N12
\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[25]~71_combout\) # (\Div1|auto_generated|divider|divider|StageOut[25]~70_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[25]~71_combout\) # (\Div1|auto_generated|divider|divider|StageOut[25]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[25]~71_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[25]~70_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X16_Y12_N14
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[26]~69_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~112_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[26]~69_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[26]~112_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[26]~69_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[26]~112_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[26]~69_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[26]~112_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X16_Y12_N16
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[27]~68_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[27]~68_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[27]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[27]~111_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[27]~68_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X16_Y12_N18
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[28]~67_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[28]~110_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[28]~67_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[28]~110_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y12_N20
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y12_N6
\Div1|auto_generated|divider|divider|StageOut[33]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~72_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~72_combout\);

-- Location: LCCOMB_X16_Y12_N22
\Div1|auto_generated|divider|divider|StageOut[33]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~113_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[27]~111_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~113_combout\);

-- Location: LCCOMB_X16_Y12_N24
\Div1|auto_generated|divider|divider|StageOut[32]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~114_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[26]~112_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[26]~112_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~114_combout\);

-- Location: LCCOMB_X13_Y12_N14
\Div1|auto_generated|divider|divider|StageOut[32]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~73_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~73_combout\);

-- Location: LCCOMB_X13_Y12_N4
\Div1|auto_generated|divider|divider|StageOut[31]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~74_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~74_combout\);

-- Location: LCCOMB_X16_Y12_N30
\Div1|auto_generated|divider|divider|StageOut[31]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~115_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[25]~70_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[25]~70_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~115_combout\);

-- Location: LCCOMB_X13_Y12_N8
\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (!\LessThan10~2_combout\ & result_val_reg(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan10~2_combout\,
	datad => result_val_reg(7),
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X13_Y12_N12
\Div1|auto_generated|divider|divider|StageOut[30]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~76_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~76_combout\);

-- Location: LCCOMB_X13_Y12_N18
\Div1|auto_generated|divider|divider|StageOut[30]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ = (result_val_reg(7) & (!\LessThan10~2_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_val_reg(7),
	datac => \LessThan10~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~75_combout\);

-- Location: LCCOMB_X13_Y12_N20
\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[30]~76_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~75_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[30]~76_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[30]~76_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[30]~75_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X13_Y12_N22
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[31]~74_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[31]~115_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~74_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[31]~115_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[31]~74_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~115_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[31]~74_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[31]~115_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X13_Y12_N24
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[32]~114_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~73_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[32]~114_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~73_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~114_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[32]~114_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~73_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X13_Y12_N26
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[33]~72_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[33]~113_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[33]~72_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[33]~113_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y12_N28
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y12_N16
\Div1|auto_generated|divider|divider|StageOut[38]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~116_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~114_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[32]~114_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~116_combout\);

-- Location: LCCOMB_X13_Y12_N6
\Div1|auto_generated|divider|divider|StageOut[38]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~77_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~77_combout\);

-- Location: LCCOMB_X13_Y12_N10
\Div1|auto_generated|divider|divider|StageOut[37]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~117_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[31]~115_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[31]~115_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~117_combout\);

-- Location: LCCOMB_X14_Y12_N14
\Div1|auto_generated|divider|divider|StageOut[37]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~78_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~78_combout\);

-- Location: LCCOMB_X13_Y12_N0
\Div1|auto_generated|divider|divider|StageOut[36]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~118_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[30]~75_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[30]~75_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~118_combout\);

-- Location: LCCOMB_X14_Y12_N8
\Div1|auto_generated|divider|divider|StageOut[36]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~79_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~79_combout\);

-- Location: LCCOMB_X14_Y12_N10
\Div1|auto_generated|divider|divider|StageOut[35]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[35]~80_combout\ = (result_val_reg(6) & (!\LessThan10~2_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(6),
	datab => \LessThan10~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[35]~80_combout\);

-- Location: LCCOMB_X14_Y12_N0
\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (result_val_reg(6) & !\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(6),
	datad => \LessThan10~2_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X14_Y12_N4
\Div1|auto_generated|divider|divider|StageOut[35]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[35]~81_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[35]~81_combout\);

-- Location: LCCOMB_X14_Y12_N16
\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[35]~80_combout\) # (\Div1|auto_generated|divider|divider|StageOut[35]~81_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[35]~80_combout\) # (\Div1|auto_generated|divider|divider|StageOut[35]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[35]~80_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[35]~81_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X14_Y12_N18
\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[36]~118_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[36]~79_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[36]~118_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[36]~79_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[36]~118_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[36]~79_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[36]~118_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[36]~79_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X14_Y12_N20
\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[37]~117_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~78_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[37]~117_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~78_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[37]~117_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[37]~117_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[37]~78_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X14_Y12_N22
\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[38]~116_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[38]~77_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[38]~116_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[38]~77_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y12_N24
\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y12_N30
\Div1|auto_generated|divider|divider|StageOut[43]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~82_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~82_combout\);

-- Location: LCCOMB_X14_Y12_N2
\Div1|auto_generated|divider|divider|StageOut[43]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~119_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[37]~117_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[37]~117_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~119_combout\);

-- Location: LCCOMB_X14_Y11_N30
\Div1|auto_generated|divider|divider|StageOut[42]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~83_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~83_combout\);

-- Location: LCCOMB_X14_Y12_N12
\Div1|auto_generated|divider|divider|StageOut[42]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~120_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[36]~118_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[36]~118_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~120_combout\);

-- Location: LCCOMB_X14_Y12_N6
\Div1|auto_generated|divider|divider|StageOut[41]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[41]~121_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[35]~80_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[35]~80_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[41]~121_combout\);

-- Location: LCCOMB_X14_Y11_N28
\Div1|auto_generated|divider|divider|StageOut[41]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[41]~84_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[41]~84_combout\);

-- Location: LCCOMB_X14_Y11_N0
\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (result_val_reg(5) & !\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_val_reg(5),
	datac => \LessThan10~2_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X14_Y11_N22
\Div1|auto_generated|divider|divider|StageOut[40]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~86_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~86_combout\);

-- Location: LCCOMB_X14_Y11_N4
\Div1|auto_generated|divider|divider|StageOut[40]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (result_val_reg(5) & !\LessThan10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => result_val_reg(5),
	datad => \LessThan10~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\);

-- Location: LCCOMB_X14_Y11_N6
\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[40]~86_combout\) # (\Div1|auto_generated|divider|divider|StageOut[40]~85_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[40]~86_combout\) # (\Div1|auto_generated|divider|divider|StageOut[40]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[40]~86_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X14_Y11_N8
\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[41]~121_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[41]~84_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[41]~121_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[41]~84_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[41]~121_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[41]~84_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[41]~121_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[41]~84_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X14_Y11_N10
\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[42]~83_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[42]~120_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[42]~83_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[42]~120_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[42]~83_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[42]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[42]~83_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[42]~120_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X14_Y11_N12
\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[43]~82_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[43]~119_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[43]~82_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[43]~119_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y11_N14
\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y11_N26
\Div1|auto_generated|divider|divider|StageOut[48]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~122_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[42]~120_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[42]~120_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~122_combout\);

-- Location: LCCOMB_X14_Y11_N24
\Div1|auto_generated|divider|divider|StageOut[48]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~87_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~87_combout\);

-- Location: LCCOMB_X18_Y11_N6
\Div1|auto_generated|divider|divider|StageOut[47]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[47]~88_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[47]~88_combout\);

-- Location: LCCOMB_X14_Y11_N20
\Div1|auto_generated|divider|divider|StageOut[47]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[47]~123_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[41]~121_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[41]~121_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[47]~123_combout\);

-- Location: LCCOMB_X18_Y11_N12
\Div1|auto_generated|divider|divider|StageOut[46]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~89_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~89_combout\);

-- Location: LCCOMB_X14_Y11_N18
\Div1|auto_generated|divider|divider|StageOut[46]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~124_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[40]~85_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~124_combout\);

-- Location: LCCOMB_X18_Y11_N30
\Div1|auto_generated|divider|divider|StageOut[45]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~90_combout\ = (result_val_reg(4) & (!\LessThan10~2_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_val_reg(4),
	datac => \LessThan10~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~90_combout\);

-- Location: LCCOMB_X18_Y11_N4
\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = (!\LessThan10~2_combout\ & result_val_reg(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan10~2_combout\,
	datad => result_val_reg(4),
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X18_Y11_N28
\Div1|auto_generated|divider|divider|StageOut[45]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~91_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~91_combout\);

-- Location: LCCOMB_X18_Y11_N14
\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[45]~90_combout\) # (\Div1|auto_generated|divider|divider|StageOut[45]~91_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[45]~90_combout\) # (\Div1|auto_generated|divider|divider|StageOut[45]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[45]~90_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[45]~91_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X18_Y11_N16
\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[46]~89_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[46]~124_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[46]~89_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[46]~124_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[46]~89_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[46]~124_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[46]~89_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[46]~124_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X18_Y11_N18
\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[47]~88_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[47]~123_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[47]~88_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[47]~123_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[47]~88_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[47]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[47]~88_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[47]~123_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X18_Y11_N20
\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[48]~122_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[48]~87_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[48]~122_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[48]~87_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y11_N22
\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y11_N0
\Div1|auto_generated|divider|divider|StageOut[53]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~125_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[47]~123_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[47]~123_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~125_combout\);

-- Location: LCCOMB_X18_Y11_N26
\Div1|auto_generated|divider|divider|StageOut[53]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~92_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~92_combout\);

-- Location: LCCOMB_X21_Y11_N12
\Div1|auto_generated|divider|divider|StageOut[52]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~93_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~93_combout\);

-- Location: LCCOMB_X18_Y11_N24
\Div1|auto_generated|divider|divider|StageOut[52]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~126_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[46]~124_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[46]~124_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~126_combout\);

-- Location: LCCOMB_X21_Y11_N22
\Div1|auto_generated|divider|divider|StageOut[51]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~94_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~94_combout\);

-- Location: LCCOMB_X18_Y11_N10
\Div1|auto_generated|divider|divider|StageOut[51]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~127_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[45]~90_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[45]~90_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~127_combout\);

-- Location: LCCOMB_X16_Y18_N28
\result_val_reg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~31_combout\ = (display_mode_reg(0) & (((display_mode_reg(1)) # (max_val(3))))) # (!display_mode_reg(0) & (!min_val(3) & (!display_mode_reg(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => min_val(3),
	datab => display_mode_reg(0),
	datac => display_mode_reg(1),
	datad => max_val(3),
	combout => \result_val_reg~31_combout\);

-- Location: LCCOMB_X11_Y17_N26
\Div0|auto_generated|divider|divider|StageOut[142]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[142]~131_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[128]~122_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[128]~122_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[142]~131_combout\);

-- Location: LCCOMB_X11_Y17_N28
\Div0|auto_generated|divider|divider|StageOut[142]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[142]~132_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[142]~132_combout\);

-- Location: LCCOMB_X11_Y17_N22
\Div0|auto_generated|divider|divider|StageOut[141]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~133_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[134]~128_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[134]~128_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~133_combout\);

-- Location: LCCOMB_X11_Y17_N24
\Div0|auto_generated|divider|divider|StageOut[140]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[140]~134_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[133]~129_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[133]~129_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[140]~134_combout\);

-- Location: LCCOMB_X11_Y16_N22
\Div0|auto_generated|divider|divider|StageOut[139]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[139]~135_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[132]~130_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[132]~130_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[139]~135_combout\);

-- Location: LCCOMB_X11_Y17_N30
\Div0|auto_generated|divider|divider|StageOut[138]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[138]~136_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & (sum_val(4))) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sum_val(4),
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[138]~136_combout\);

-- Location: LCCOMB_X11_Y17_N2
\Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\ = (count_val(0) & (sum_val(3) $ (VCC))) # (!count_val(0) & ((sum_val(3)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\ = CARRY((sum_val(3)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(3),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\);

-- Location: LCCOMB_X11_Y17_N4
\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[138]~136_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[138]~136_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\) # (GND))) # 
-- (!count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[138]~136_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[138]~136_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[138]~136_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\);

-- Location: LCCOMB_X11_Y17_N6
\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[139]~135_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[139]~135_combout\ & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[139]~135_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[139]~135_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\);

-- Location: LCCOMB_X11_Y17_N8
\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\ = (count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[140]~134_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[140]~134_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\) # (GND))))) # (!count_val(3) & ((\Div0|auto_generated|divider|divider|StageOut[140]~134_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[140]~134_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\ = CARRY((count_val(3) & ((!\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[140]~134_combout\))) # (!count_val(3) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[140]~134_combout\ & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[140]~134_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\);

-- Location: LCCOMB_X11_Y17_N10
\Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[141]~133_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[141]~133_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[141]~133_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[141]~133_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\);

-- Location: LCCOMB_X11_Y17_N12
\Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[142]~131_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[142]~132_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[142]~131_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[142]~132_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11_cout\);

-- Location: LCCOMB_X11_Y17_N14
\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\);

-- Location: LCCOMB_X10_Y16_N2
\result_val_reg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~30_combout\ = (\Equal8~1_combout\ & ((\LessThan9~11_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	datad => \LessThan9~11_combout\,
	combout => \result_val_reg~30_combout\);

-- Location: LCCOMB_X10_Y16_N20
\result_val_reg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~32_combout\ = (\result_val_reg~31_combout\ & (((count_val(3))) # (!display_mode_reg(1)))) # (!\result_val_reg~31_combout\ & (display_mode_reg(1) & ((\result_val_reg~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result_val_reg~31_combout\,
	datab => display_mode_reg(1),
	datac => count_val(3),
	datad => \result_val_reg~30_combout\,
	combout => \result_val_reg~32_combout\);

-- Location: LCCOMB_X10_Y16_N28
\result_val_reg~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~44_combout\ = (!\reset~input_o\ & (\result_val_reg~32_combout\ & ((display_mode_reg(1)) # (\Equal8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => display_mode_reg(1),
	datac => \Equal8~1_combout\,
	datad => \result_val_reg~32_combout\,
	combout => \result_val_reg~44_combout\);

-- Location: FF_X10_Y16_N29
\result_val_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(3));

-- Location: LCCOMB_X21_Y11_N28
\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = (result_val_reg(3)) # (\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(3),
	datad => \LessThan10~2_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X21_Y11_N30
\Div1|auto_generated|divider|divider|StageOut[50]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~96_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~96_combout\);

-- Location: LCCOMB_X21_Y11_N0
\Div1|auto_generated|divider|divider|StageOut[50]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~95_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\LessThan10~2_combout\) # (result_val_reg(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan10~2_combout\,
	datac => result_val_reg(3),
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~95_combout\);

-- Location: LCCOMB_X21_Y11_N2
\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[50]~96_combout\) # (\Div1|auto_generated|divider|divider|StageOut[50]~95_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[50]~96_combout\) # (\Div1|auto_generated|divider|divider|StageOut[50]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~96_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~95_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X21_Y11_N4
\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[51]~94_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[51]~127_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[51]~94_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[51]~127_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[51]~94_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[51]~127_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~94_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~127_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X21_Y11_N6
\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[52]~93_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[52]~126_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[52]~93_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[52]~126_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[52]~93_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[52]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~93_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~126_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X21_Y11_N8
\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[53]~125_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[53]~92_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[53]~125_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[53]~92_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y11_N10
\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y11_N16
\Div1|auto_generated|divider|divider|StageOut[58]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~97_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~97_combout\);

-- Location: LCCOMB_X21_Y11_N20
\Div1|auto_generated|divider|divider|StageOut[58]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~128_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[52]~126_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~126_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~128_combout\);

-- Location: LCCOMB_X21_Y11_N14
\Div1|auto_generated|divider|divider|StageOut[57]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[51]~127_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[51]~127_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\);

-- Location: LCCOMB_X21_Y11_N18
\Div1|auto_generated|divider|divider|StageOut[57]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~98_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~98_combout\);

-- Location: LCCOMB_X22_Y11_N12
\Div1|auto_generated|divider|divider|StageOut[56]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~99_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~99_combout\);

-- Location: LCCOMB_X21_Y11_N24
\Div1|auto_generated|divider|divider|StageOut[56]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~130_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[50]~95_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[50]~95_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~130_combout\);

-- Location: LCCOMB_X16_Y18_N30
\result_val_reg~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~34_combout\ = (display_mode_reg(1) & (((display_mode_reg(0))))) # (!display_mode_reg(1) & ((display_mode_reg(0) & ((max_val(2)))) # (!display_mode_reg(0) & (!min_val(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(1),
	datab => min_val(2),
	datac => display_mode_reg(0),
	datad => max_val(2),
	combout => \result_val_reg~34_combout\);

-- Location: LCCOMB_X10_Y17_N10
\Div0|auto_generated|divider|divider|StageOut[148]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[148]~138_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[148]~138_combout\);

-- Location: LCCOMB_X10_Y17_N0
\Div0|auto_generated|divider|divider|StageOut[148]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[148]~137_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[134]~128_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[134]~128_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[148]~137_combout\);

-- Location: LCCOMB_X11_Y17_N20
\Div0|auto_generated|divider|divider|StageOut[147]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[147]~139_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[140]~134_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[140]~134_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[147]~139_combout\);

-- Location: LCCOMB_X11_Y16_N0
\Div0|auto_generated|divider|divider|StageOut[146]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[146]~140_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[139]~135_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[139]~135_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[146]~140_combout\);

-- Location: LCCOMB_X10_Y17_N8
\Div0|auto_generated|divider|divider|StageOut[145]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[145]~141_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[138]~136_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[138]~136_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[145]~141_combout\);

-- Location: LCCOMB_X11_Y17_N18
\Div0|auto_generated|divider|divider|StageOut[144]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[144]~142_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & (sum_val(3))) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sum_val(3),
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[144]~142_combout\);

-- Location: LCCOMB_X10_Y17_N14
\Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\ = (sum_val(2) & ((GND) # (!count_val(0)))) # (!sum_val(2) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\ = CARRY((sum_val(2)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(2),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\);

-- Location: LCCOMB_X10_Y17_N16
\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\ = (count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[144]~142_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[144]~142_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\) # (GND))))) # (!count_val(1) & ((\Div0|auto_generated|divider|divider|StageOut[144]~142_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[144]~142_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[144]~142_combout\))) # (!count_val(1) & 
-- (!\Div0|auto_generated|divider|divider|StageOut[144]~142_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[144]~142_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\);

-- Location: LCCOMB_X10_Y17_N18
\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\ = ((count_val(2) $ (\Div0|auto_generated|divider|divider|StageOut[145]~141_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\ = CARRY((count_val(2) & (\Div0|auto_generated|divider|divider|StageOut[145]~141_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\)) # (!count_val(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[145]~141_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[145]~141_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\);

-- Location: LCCOMB_X10_Y17_N20
\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[146]~140_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[146]~140_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\) # (GND))) # 
-- (!count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[146]~140_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[146]~140_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[146]~140_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\);

-- Location: LCCOMB_X10_Y17_N22
\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[147]~139_combout\ $ (count_val(4) $ (\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[147]~139_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\) # (!count_val(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[147]~139_combout\ & (!count_val(4) & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[147]~139_combout\,
	datab => count_val(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\);

-- Location: LCCOMB_X10_Y17_N24
\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[148]~138_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[148]~137_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[148]~138_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[148]~137_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11_cout\);

-- Location: LCCOMB_X10_Y17_N26
\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\);

-- Location: LCCOMB_X10_Y17_N6
\result_val_reg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~33_combout\ = (\Equal8~1_combout\ & ((\LessThan9~11_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datac => \LessThan9~11_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	combout => \result_val_reg~33_combout\);

-- Location: LCCOMB_X10_Y16_N18
\result_val_reg~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~35_combout\ = (\result_val_reg~34_combout\ & ((count_val(2)) # ((!display_mode_reg(1))))) # (!\result_val_reg~34_combout\ & (((display_mode_reg(1) & \result_val_reg~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result_val_reg~34_combout\,
	datab => count_val(2),
	datac => display_mode_reg(1),
	datad => \result_val_reg~33_combout\,
	combout => \result_val_reg~35_combout\);

-- Location: LCCOMB_X10_Y16_N30
\result_val_reg~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~45_combout\ = (!\reset~input_o\ & (\result_val_reg~35_combout\ & ((display_mode_reg(1)) # (\Equal8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => display_mode_reg(1),
	datac => \Equal8~1_combout\,
	datad => \result_val_reg~35_combout\,
	combout => \result_val_reg~45_combout\);

-- Location: FF_X10_Y16_N31
\result_val_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(2));

-- Location: LCCOMB_X22_Y11_N30
\Div1|auto_generated|divider|divider|StageOut[55]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[55]~100_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\LessThan10~2_combout\) # (result_val_reg(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan10~2_combout\,
	datac => result_val_reg(2),
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[55]~100_combout\);

-- Location: LCCOMB_X22_Y11_N8
\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = (result_val_reg(2)) # (\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(2),
	datad => \LessThan10~2_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X22_Y11_N4
\Div1|auto_generated|divider|divider|StageOut[55]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[55]~101_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[55]~101_combout\);

-- Location: LCCOMB_X22_Y11_N16
\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[55]~100_combout\) # (\Div1|auto_generated|divider|divider|StageOut[55]~101_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[55]~100_combout\) # (\Div1|auto_generated|divider|divider|StageOut[55]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[55]~100_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[55]~101_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X22_Y11_N18
\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[56]~99_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[56]~130_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[56]~99_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[56]~130_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[56]~99_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[56]~130_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[56]~99_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[56]~130_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X22_Y11_N20
\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[57]~129_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[57]~98_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[57]~129_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[57]~98_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[57]~129_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[57]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[57]~98_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X22_Y11_N22
\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[58]~97_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[58]~128_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[58]~97_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[58]~128_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y11_N24
\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y11_N2
\Div1|auto_generated|divider|divider|StageOut[63]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[63]~131_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[57]~129_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[63]~131_combout\);

-- Location: LCCOMB_X23_Y11_N0
\Div1|auto_generated|divider|divider|StageOut[63]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[63]~102_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[63]~102_combout\);

-- Location: LCCOMB_X22_Y11_N0
\Div1|auto_generated|divider|divider|StageOut[62]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~132_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[56]~130_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[56]~130_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~132_combout\);

-- Location: LCCOMB_X22_Y11_N6
\Div1|auto_generated|divider|divider|StageOut[62]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~103_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~103_combout\);

-- Location: LCCOMB_X22_Y11_N26
\Div1|auto_generated|divider|divider|StageOut[61]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~133_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[55]~100_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[55]~100_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~133_combout\);

-- Location: LCCOMB_X22_Y11_N28
\Div1|auto_generated|divider|divider|StageOut[61]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~104_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~104_combout\);

-- Location: LCCOMB_X12_Y16_N26
\result_val_reg~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~37_combout\ = (display_mode_reg(0) & (((display_mode_reg(1)) # (max_val(1))))) # (!display_mode_reg(0) & (!min_val(1) & (!display_mode_reg(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => min_val(1),
	datac => display_mode_reg(1),
	datad => max_val(1),
	combout => \result_val_reg~37_combout\);

-- Location: LCCOMB_X10_Y16_N26
\Div0|auto_generated|divider|divider|StageOut[154]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[154]~156_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~134_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[140]~134_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[154]~156_combout\);

-- Location: LCCOMB_X10_Y17_N28
\Div0|auto_generated|divider|divider|StageOut[154]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[154]~143_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[154]~143_combout\);

-- Location: LCCOMB_X10_Y16_N24
\Div0|auto_generated|divider|divider|StageOut[153]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[153]~144_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[146]~140_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[146]~140_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[153]~144_combout\);

-- Location: LCCOMB_X10_Y17_N30
\Div0|auto_generated|divider|divider|StageOut[152]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[152]~145_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[145]~141_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[145]~141_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[152]~145_combout\);

-- Location: LCCOMB_X10_Y16_N22
\Div0|auto_generated|divider|divider|StageOut[151]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[151]~146_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[144]~142_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[144]~142_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[151]~146_combout\);

-- Location: LCCOMB_X10_Y17_N4
\Div0|auto_generated|divider|divider|StageOut[150]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[150]~147_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & (sum_val(2))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(2),
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[150]~147_combout\);

-- Location: LCCOMB_X10_Y16_N4
\Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\ = (sum_val(1) & ((GND) # (!count_val(0)))) # (!sum_val(1) & (count_val(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\ = CARRY((sum_val(1)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sum_val(1),
	datab => count_val(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\);

-- Location: LCCOMB_X10_Y16_N6
\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[150]~147_combout\ & ((count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\)) # (!count_val(1) & 
-- (\Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[150]~147_combout\ & ((count_val(1) & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\) # (GND))) # 
-- (!count_val(1) & (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[150]~147_combout\ & (count_val(1) & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[150]~147_combout\ & ((count_val(1)) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[150]~147_combout\,
	datab => count_val(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\);

-- Location: LCCOMB_X10_Y16_N8
\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[151]~146_combout\ $ (count_val(2) $ (\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[151]~146_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[151]~146_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[151]~146_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\);

-- Location: LCCOMB_X10_Y16_N10
\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[152]~145_combout\ & ((count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\)) # (!count_val(3) & 
-- (\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[152]~145_combout\ & ((count_val(3) & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\) # (GND))) # 
-- (!count_val(3) & (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[152]~145_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[152]~145_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[152]~145_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\);

-- Location: LCCOMB_X10_Y16_N12
\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\ = ((count_val(4) $ (\Div0|auto_generated|divider|divider|StageOut[153]~144_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[153]~144_combout\ & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[153]~144_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[153]~144_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\);

-- Location: LCCOMB_X10_Y16_N14
\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[154]~156_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[154]~143_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[154]~156_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[154]~143_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11_cout\);

-- Location: LCCOMB_X10_Y16_N16
\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\);

-- Location: LCCOMB_X12_Y16_N16
\result_val_reg~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~36_combout\ = (\Equal8~1_combout\ & ((\LessThan9~11_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal8~1_combout\,
	datac => \LessThan9~11_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\,
	combout => \result_val_reg~36_combout\);

-- Location: LCCOMB_X12_Y16_N12
\result_val_reg~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~38_combout\ = (display_mode_reg(1) & ((\result_val_reg~37_combout\ & (count_val(1))) # (!\result_val_reg~37_combout\ & ((\result_val_reg~36_combout\))))) # (!display_mode_reg(1) & (((\result_val_reg~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => display_mode_reg(1),
	datac => \result_val_reg~37_combout\,
	datad => \result_val_reg~36_combout\,
	combout => \result_val_reg~38_combout\);

-- Location: LCCOMB_X12_Y16_N14
\result_val_reg~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~46_combout\ = (!\reset~input_o\ & (\result_val_reg~38_combout\ & ((\Equal8~1_combout\) # (display_mode_reg(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datab => display_mode_reg(1),
	datac => \reset~input_o\,
	datad => \result_val_reg~38_combout\,
	combout => \result_val_reg~46_combout\);

-- Location: FF_X12_Y16_N15
\result_val_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(1));

-- Location: LCCOMB_X22_Y11_N10
\Div1|auto_generated|divider|divider|StageOut[60]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~105_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\LessThan10~2_combout\) # (result_val_reg(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan10~2_combout\,
	datac => result_val_reg(1),
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~105_combout\);

-- Location: LCCOMB_X22_Y11_N14
\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = (result_val_reg(1)) # (\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(1),
	datad => \LessThan10~2_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X23_Y11_N14
\Div1|auto_generated|divider|divider|StageOut[60]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~106_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~106_combout\);

-- Location: LCCOMB_X23_Y11_N16
\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[60]~105_combout\) # (\Div1|auto_generated|divider|divider|StageOut[60]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[60]~105_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[60]~106_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X23_Y11_N18
\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[61]~133_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[61]~104_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[61]~133_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[61]~104_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X23_Y11_N20
\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[62]~132_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[62]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[62]~132_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[62]~103_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X23_Y11_N22
\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[63]~131_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[63]~102_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[63]~131_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[63]~102_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y11_N24
\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y17_N26
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = !\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X26_Y12_N2
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X26_Y12_N4
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X26_Y12_N6
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X26_Y12_N8
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X26_Y12_N10
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X26_Y12_N12
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X26_Y12_N14
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X25_Y12_N24
\Mod1|auto_generated|divider|divider|StageOut[90]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\);

-- Location: LCCOMB_X25_Y12_N18
\Mod1|auto_generated|divider|divider|StageOut[89]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\);

-- Location: LCCOMB_X25_Y12_N20
\Mod1|auto_generated|divider|divider|StageOut[88]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\);

-- Location: LCCOMB_X25_Y12_N26
\Mod1|auto_generated|divider|divider|StageOut[87]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\);

-- Location: LCCOMB_X26_Y12_N16
\Mod1|auto_generated|divider|divider|StageOut[87]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\);

-- Location: LCCOMB_X26_Y12_N20
\Mod1|auto_generated|divider|divider|StageOut[86]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\);

-- Location: LCCOMB_X25_Y12_N28
\Mod1|auto_generated|divider|divider|StageOut[86]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\);

-- Location: LCCOMB_X25_Y12_N22
\Mod1|auto_generated|divider|divider|StageOut[85]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\);

-- Location: LCCOMB_X26_Y12_N26
\Mod1|auto_generated|divider|divider|StageOut[85]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\);

-- Location: LCCOMB_X24_Y15_N28
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X25_Y12_N30
\Mod1|auto_generated|divider|divider|StageOut[84]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\);

-- Location: LCCOMB_X25_Y12_N0
\Mod1|auto_generated|divider|divider|StageOut[84]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\);

-- Location: LCCOMB_X25_Y12_N2
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X25_Y12_N4
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X25_Y12_N6
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X25_Y12_N8
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X25_Y12_N10
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X25_Y12_N12
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & VCC)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X25_Y12_N14
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X25_Y12_N16
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X26_Y12_N0
\Mod1|auto_generated|divider|divider|StageOut[105]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~252_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~252_combout\);

-- Location: LCCOMB_X26_Y14_N8
\Mod1|auto_generated|divider|divider|StageOut[105]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\);

-- Location: LCCOMB_X25_Y14_N0
\Mod1|auto_generated|divider|divider|StageOut[104]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\);

-- Location: LCCOMB_X26_Y12_N18
\Mod1|auto_generated|divider|divider|StageOut[104]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~253_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~253_combout\);

-- Location: LCCOMB_X26_Y14_N6
\Mod1|auto_generated|divider|divider|StageOut[103]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\);

-- Location: LCCOMB_X26_Y12_N28
\Mod1|auto_generated|divider|divider|StageOut[103]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~254_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~254_combout\);

-- Location: LCCOMB_X26_Y14_N12
\Mod1|auto_generated|divider|divider|StageOut[102]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\);

-- Location: LCCOMB_X26_Y12_N30
\Mod1|auto_generated|divider|divider|StageOut[102]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~300_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~300_combout\);

-- Location: LCCOMB_X26_Y14_N10
\Mod1|auto_generated|divider|divider|StageOut[101]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\);

-- Location: LCCOMB_X26_Y12_N24
\Mod1|auto_generated|divider|divider|StageOut[101]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~301_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~301_combout\);

-- Location: LCCOMB_X26_Y12_N22
\Mod1|auto_generated|divider|divider|StageOut[100]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~302_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~302_combout\);

-- Location: LCCOMB_X26_Y14_N4
\Mod1|auto_generated|divider|divider|StageOut[100]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\);

-- Location: LCCOMB_X24_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[99]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~303_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~303_combout\);

-- Location: LCCOMB_X25_Y14_N30
\Mod1|auto_generated|divider|divider|StageOut[99]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\);

-- Location: LCCOMB_X24_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X24_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[98]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\);

-- Location: LCCOMB_X25_Y14_N18
\Mod1|auto_generated|divider|divider|StageOut[98]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\);

-- Location: LCCOMB_X26_Y14_N14
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X26_Y14_N16
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[99]~303_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[99]~303_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[99]~303_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[99]~303_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X26_Y14_N18
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[100]~302_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[100]~302_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[100]~302_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[100]~302_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X26_Y14_N20
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[101]~301_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[101]~301_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[101]~301_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[101]~301_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X26_Y14_N22
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[102]~300_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[102]~300_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[102]~300_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[102]~300_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X26_Y14_N24
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[103]~254_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[103]~254_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[103]~254_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[103]~254_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X26_Y14_N26
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[104]~253_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[104]~253_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[104]~253_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[104]~253_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X26_Y14_N28
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[105]~252_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~252_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[105]~252_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[105]~252_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X26_Y14_N30
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X26_Y15_N4
\Mod1|auto_generated|divider|divider|StageOut[120]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\);

-- Location: LCCOMB_X26_Y15_N16
\Mod1|auto_generated|divider|divider|StageOut[120]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~255_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[105]~252_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[105]~252_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~255_combout\);

-- Location: LCCOMB_X26_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[119]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~256_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[104]~253_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[104]~253_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~256_combout\);

-- Location: LCCOMB_X26_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[119]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\);

-- Location: LCCOMB_X26_Y15_N20
\Mod1|auto_generated|divider|divider|StageOut[118]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~257_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[103]~254_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[103]~254_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~257_combout\);

-- Location: LCCOMB_X26_Y15_N12
\Mod1|auto_generated|divider|divider|StageOut[118]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\);

-- Location: LCCOMB_X26_Y14_N2
\Mod1|auto_generated|divider|divider|StageOut[117]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~258_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[102]~300_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[102]~300_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~258_combout\);

-- Location: LCCOMB_X25_Y15_N4
\Mod1|auto_generated|divider|divider|StageOut[117]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\);

-- Location: LCCOMB_X26_Y15_N6
\Mod1|auto_generated|divider|divider|StageOut[116]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~259_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[101]~301_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[101]~301_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~259_combout\);

-- Location: LCCOMB_X26_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[116]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\);

-- Location: LCCOMB_X25_Y15_N6
\Mod1|auto_generated|divider|divider|StageOut[115]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\);

-- Location: LCCOMB_X26_Y14_N0
\Mod1|auto_generated|divider|divider|StageOut[115]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~260_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[100]~302_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[100]~302_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~260_combout\);

-- Location: LCCOMB_X25_Y15_N8
\Mod1|auto_generated|divider|divider|StageOut[114]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\);

-- Location: LCCOMB_X26_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[114]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~261_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[99]~303_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~303_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~261_combout\);

-- Location: LCCOMB_X24_Y15_N16
\Mod1|auto_generated|divider|divider|StageOut[113]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~304_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~304_combout\);

-- Location: LCCOMB_X24_Y15_N20
\Mod1|auto_generated|divider|divider|StageOut[113]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\);

-- Location: LCCOMB_X24_Y15_N14
\Mod1|auto_generated|divider|divider|StageOut[112]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\);

-- Location: LCCOMB_X24_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X24_Y15_N24
\Mod1|auto_generated|divider|divider|StageOut[112]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\);

-- Location: LCCOMB_X25_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X25_Y15_N14
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[113]~304_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[113]~304_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[113]~304_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[113]~304_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X25_Y15_N16
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[114]~261_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[114]~261_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[114]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[114]~261_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X25_Y15_N18
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[115]~260_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[115]~260_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[115]~260_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[115]~260_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X25_Y15_N20
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[116]~259_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[116]~259_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[116]~259_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[116]~259_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X25_Y15_N22
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[117]~258_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[117]~258_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[117]~258_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[117]~258_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X25_Y15_N24
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[118]~257_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[118]~257_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[118]~257_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[118]~257_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X25_Y15_N26
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[119]~256_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[119]~256_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[119]~256_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[119]~256_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X25_Y15_N28
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[120]~255_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[120]~255_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[120]~255_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[120]~255_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X25_Y15_N30
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X24_Y16_N16
\Mod1|auto_generated|divider|divider|StageOut[135]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\);

-- Location: LCCOMB_X26_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[135]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~262_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[120]~255_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[120]~255_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~262_combout\);

-- Location: LCCOMB_X24_Y16_N14
\Mod1|auto_generated|divider|divider|StageOut[134]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\);

-- Location: LCCOMB_X26_Y15_N24
\Mod1|auto_generated|divider|divider|StageOut[134]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~263_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[119]~256_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[119]~256_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~263_combout\);

-- Location: LCCOMB_X26_Y15_N10
\Mod1|auto_generated|divider|divider|StageOut[133]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~264_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[118]~257_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[118]~257_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~264_combout\);

-- Location: LCCOMB_X25_Y16_N28
\Mod1|auto_generated|divider|divider|StageOut[133]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\);

-- Location: LCCOMB_X24_Y16_N12
\Mod1|auto_generated|divider|divider|StageOut[132]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\);

-- Location: LCCOMB_X25_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[132]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~265_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[117]~258_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[117]~258_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~265_combout\);

-- Location: LCCOMB_X25_Y16_N26
\Mod1|auto_generated|divider|divider|StageOut[131]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\);

-- Location: LCCOMB_X26_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[131]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~266_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[116]~259_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[116]~259_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~266_combout\);

-- Location: LCCOMB_X24_Y16_N26
\Mod1|auto_generated|divider|divider|StageOut[130]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\);

-- Location: LCCOMB_X25_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[130]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~267_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[115]~260_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[115]~260_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~267_combout\);

-- Location: LCCOMB_X25_Y16_N30
\Mod1|auto_generated|divider|divider|StageOut[129]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\);

-- Location: LCCOMB_X25_Y15_N10
\Mod1|auto_generated|divider|divider|StageOut[129]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~268_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[114]~261_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[114]~261_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~268_combout\);

-- Location: LCCOMB_X24_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[128]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~269_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[113]~304_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[113]~304_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~269_combout\);

-- Location: LCCOMB_X25_Y16_N0
\Mod1|auto_generated|divider|divider|StageOut[128]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\);

-- Location: LCCOMB_X24_Y15_N2
\Mod1|auto_generated|divider|divider|StageOut[127]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~305_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~305_combout\);

-- Location: LCCOMB_X24_Y16_N20
\Mod1|auto_generated|divider|divider|StageOut[127]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\);

-- Location: LCCOMB_X25_Y18_N28
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X25_Y18_N26
\Mod1|auto_generated|divider|divider|StageOut[126]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\);

-- Location: LCCOMB_X24_Y16_N6
\Mod1|auto_generated|divider|divider|StageOut[126]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\);

-- Location: LCCOMB_X25_Y16_N4
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X25_Y16_N6
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[127]~305_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[127]~305_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[127]~305_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[127]~305_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X25_Y16_N8
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[128]~269_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[128]~269_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[128]~269_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[128]~269_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X25_Y16_N10
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[129]~268_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[129]~268_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~268_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[129]~268_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X25_Y16_N12
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[130]~267_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[130]~267_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[130]~267_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[130]~267_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X25_Y16_N14
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[131]~266_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[131]~266_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[131]~266_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[131]~266_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X25_Y16_N16
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[132]~265_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[132]~265_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[132]~265_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[132]~265_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X25_Y16_N18
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[133]~264_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~264_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[133]~264_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[133]~264_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X25_Y16_N20
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[134]~263_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[134]~263_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[134]~263_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[134]~263_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X25_Y16_N22
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[135]~262_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[135]~262_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~262_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[135]~262_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X25_Y16_N24
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X24_Y18_N4
\Mod1|auto_generated|divider|divider|StageOut[150]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\);

-- Location: LCCOMB_X25_Y18_N16
\Mod1|auto_generated|divider|divider|StageOut[150]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~270_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[135]~262_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[135]~262_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~270_combout\);

-- Location: LCCOMB_X23_Y18_N16
\Mod1|auto_generated|divider|divider|StageOut[149]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\);

-- Location: LCCOMB_X24_Y16_N0
\Mod1|auto_generated|divider|divider|StageOut[149]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~271_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~263_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[134]~263_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~271_combout\);

-- Location: LCCOMB_X25_Y17_N2
\Mod1|auto_generated|divider|divider|StageOut[148]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~272_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[133]~264_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[133]~264_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~272_combout\);

-- Location: LCCOMB_X25_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[148]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\);

-- Location: LCCOMB_X25_Y17_N18
\Mod1|auto_generated|divider|divider|StageOut[147]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\);

-- Location: LCCOMB_X24_Y16_N10
\Mod1|auto_generated|divider|divider|StageOut[147]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~273_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[132]~265_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[132]~265_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~273_combout\);

-- Location: LCCOMB_X25_Y17_N24
\Mod1|auto_generated|divider|divider|StageOut[146]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\);

-- Location: LCCOMB_X25_Y17_N16
\Mod1|auto_generated|divider|divider|StageOut[146]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~274_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[131]~266_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[131]~266_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~274_combout\);

-- Location: LCCOMB_X25_Y18_N22
\Mod1|auto_generated|divider|divider|StageOut[145]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~275_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[130]~267_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~267_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~275_combout\);

-- Location: LCCOMB_X25_Y18_N0
\Mod1|auto_generated|divider|divider|StageOut[145]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\);

-- Location: LCCOMB_X25_Y18_N20
\Mod1|auto_generated|divider|divider|StageOut[144]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~276_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[129]~268_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[129]~268_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~276_combout\);

-- Location: LCCOMB_X24_Y18_N2
\Mod1|auto_generated|divider|divider|StageOut[144]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\);

-- Location: LCCOMB_X25_Y18_N2
\Mod1|auto_generated|divider|divider|StageOut[143]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\);

-- Location: LCCOMB_X25_Y16_N2
\Mod1|auto_generated|divider|divider|StageOut[143]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~277_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[128]~269_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[128]~269_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~277_combout\);

-- Location: LCCOMB_X24_Y16_N4
\Mod1|auto_generated|divider|divider|StageOut[142]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~278_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[127]~305_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[127]~305_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~278_combout\);

-- Location: LCCOMB_X25_Y18_N12
\Mod1|auto_generated|divider|divider|StageOut[142]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\);

-- Location: LCCOMB_X25_Y18_N6
\Mod1|auto_generated|divider|divider|StageOut[141]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\);

-- Location: LCCOMB_X25_Y18_N18
\Mod1|auto_generated|divider|divider|StageOut[141]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~306_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~306_combout\);

-- Location: LCCOMB_X22_Y18_N24
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X23_Y18_N10
\Mod1|auto_generated|divider|divider|StageOut[140]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\);

-- Location: LCCOMB_X22_Y18_N26
\Mod1|auto_generated|divider|divider|StageOut[140]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\);

-- Location: LCCOMB_X24_Y18_N8
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X24_Y18_N10
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[141]~306_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[141]~306_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[141]~306_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[141]~306_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X24_Y18_N12
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[142]~278_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[142]~278_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[142]~278_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[142]~278_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X24_Y18_N14
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[143]~277_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[143]~277_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[143]~277_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[143]~277_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X24_Y18_N16
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[144]~276_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[144]~276_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[144]~276_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[144]~276_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X24_Y18_N18
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[145]~275_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[145]~275_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[145]~275_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[145]~275_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X24_Y18_N20
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[146]~274_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[146]~274_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[146]~274_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[146]~274_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X24_Y18_N22
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[147]~273_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[147]~273_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[147]~273_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[147]~273_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X24_Y18_N24
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[148]~272_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[148]~272_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[148]~272_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[148]~272_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X24_Y18_N26
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[149]~271_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[149]~271_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[149]~271_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[149]~271_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X24_Y18_N28
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[150]~270_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[150]~270_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[150]~270_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[150]~270_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X24_Y18_N30
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X24_Y18_N0
\Mod1|auto_generated|divider|divider|StageOut[165]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~279_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[150]~270_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[150]~270_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~279_combout\);

-- Location: LCCOMB_X23_Y17_N24
\Mod1|auto_generated|divider|divider|StageOut[165]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\);

-- Location: LCCOMB_X23_Y18_N28
\Mod1|auto_generated|divider|divider|StageOut[164]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~280_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[149]~271_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[149]~271_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~280_combout\);

-- Location: LCCOMB_X23_Y18_N12
\Mod1|auto_generated|divider|divider|StageOut[164]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\);

-- Location: LCCOMB_X25_Y17_N22
\Mod1|auto_generated|divider|divider|StageOut[163]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~281_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[148]~272_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[148]~272_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~281_combout\);

-- Location: LCCOMB_X25_Y17_N26
\Mod1|auto_generated|divider|divider|StageOut[163]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\);

-- Location: LCCOMB_X25_Y17_N20
\Mod1|auto_generated|divider|divider|StageOut[162]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~282_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[147]~273_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[147]~273_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~282_combout\);

-- Location: LCCOMB_X25_Y17_N28
\Mod1|auto_generated|divider|divider|StageOut[162]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\);

-- Location: LCCOMB_X25_Y17_N6
\Mod1|auto_generated|divider|divider|StageOut[161]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~283_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[146]~274_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[146]~274_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~283_combout\);

-- Location: LCCOMB_X25_Y17_N14
\Mod1|auto_generated|divider|divider|StageOut[161]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\);

-- Location: LCCOMB_X25_Y18_N24
\Mod1|auto_generated|divider|divider|StageOut[160]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\);

-- Location: LCCOMB_X25_Y18_N30
\Mod1|auto_generated|divider|divider|StageOut[160]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~284_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[145]~275_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[145]~275_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~284_combout\);

-- Location: LCCOMB_X24_Y18_N6
\Mod1|auto_generated|divider|divider|StageOut[159]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~285_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[144]~276_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[144]~276_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~285_combout\);

-- Location: LCCOMB_X24_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[159]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\);

-- Location: LCCOMB_X23_Y17_N14
\Mod1|auto_generated|divider|divider|StageOut[158]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\);

-- Location: LCCOMB_X25_Y17_N8
\Mod1|auto_generated|divider|divider|StageOut[158]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~286_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[143]~277_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[143]~277_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~286_combout\);

-- Location: LCCOMB_X24_Y17_N2
\Mod1|auto_generated|divider|divider|StageOut[157]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\);

-- Location: LCCOMB_X24_Y17_N4
\Mod1|auto_generated|divider|divider|StageOut[157]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~287_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[142]~278_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[142]~278_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~287_combout\);

-- Location: LCCOMB_X25_Y18_N4
\Mod1|auto_generated|divider|divider|StageOut[156]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~288_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[141]~306_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[141]~306_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~288_combout\);

-- Location: LCCOMB_X25_Y18_N14
\Mod1|auto_generated|divider|divider|StageOut[156]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\);

-- Location: LCCOMB_X23_Y18_N30
\Mod1|auto_generated|divider|divider|StageOut[155]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\);

-- Location: LCCOMB_X22_Y18_N30
\Mod1|auto_generated|divider|divider|StageOut[155]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[155]~307_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[155]~307_combout\);

-- Location: LCCOMB_X21_Y17_N10
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X21_Y17_N26
\Mod1|auto_generated|divider|divider|StageOut[154]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\);

-- Location: LCCOMB_X25_Y17_N12
\Mod1|auto_generated|divider|divider|StageOut[154]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\);

-- Location: LCCOMB_X24_Y17_N6
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X24_Y17_N8
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[155]~307_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[155]~307_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[155]~307_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[155]~307_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X24_Y17_N10
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[156]~288_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[156]~288_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[156]~288_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[156]~288_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X24_Y17_N12
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[157]~287_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[157]~287_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[157]~287_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[157]~287_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X24_Y17_N14
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[158]~286_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[158]~286_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[158]~286_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[158]~286_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X24_Y17_N16
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[159]~285_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~285_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[159]~285_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[159]~285_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X24_Y17_N18
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[160]~284_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[160]~284_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[160]~284_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[160]~284_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X24_Y17_N20
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[161]~283_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[161]~283_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[161]~283_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[161]~283_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X24_Y17_N22
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[162]~282_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[162]~282_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[162]~282_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[162]~282_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X24_Y17_N24
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[163]~281_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[163]~281_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[163]~281_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[163]~281_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X24_Y17_N26
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[164]~280_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[164]~280_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[164]~280_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[164]~280_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X24_Y17_N28
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod1|auto_generated|divider|divider|StageOut[165]~279_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod1|auto_generated|divider|divider|StageOut[165]~279_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[165]~279_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[165]~279_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X24_Y17_N30
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X23_Y17_N8
\Mod1|auto_generated|divider|divider|StageOut[180]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~234_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~234_combout\);

-- Location: LCCOMB_X23_Y17_N16
\Mod1|auto_generated|divider|divider|StageOut[180]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~289_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[165]~279_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[165]~279_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~289_combout\);

-- Location: LCCOMB_X23_Y17_N2
\Mod1|auto_generated|divider|divider|StageOut[179]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~235_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~235_combout\);

-- Location: LCCOMB_X23_Y18_N6
\Mod1|auto_generated|divider|divider|StageOut[179]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~290_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[164]~280_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[164]~280_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~290_combout\);

-- Location: LCCOMB_X25_Y17_N10
\Mod1|auto_generated|divider|divider|StageOut[178]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~291_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[163]~281_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[163]~281_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~291_combout\);

-- Location: LCCOMB_X23_Y17_N28
\Mod1|auto_generated|divider|divider|StageOut[178]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~236_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~236_combout\);

-- Location: LCCOMB_X25_Y17_N4
\Mod1|auto_generated|divider|divider|StageOut[177]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~292_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[162]~282_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[162]~282_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~292_combout\);

-- Location: LCCOMB_X23_Y17_N18
\Mod1|auto_generated|divider|divider|StageOut[177]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~237_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~237_combout\);

-- Location: LCCOMB_X25_Y17_N30
\Mod1|auto_generated|divider|divider|StageOut[176]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~293_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[161]~283_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[161]~283_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~293_combout\);

-- Location: LCCOMB_X23_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[176]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~238_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~238_combout\);

-- Location: LCCOMB_X25_Y18_N10
\Mod1|auto_generated|divider|divider|StageOut[175]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~294_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[160]~284_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[160]~284_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~294_combout\);

-- Location: LCCOMB_X22_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[175]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~239_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~239_combout\);

-- Location: LCCOMB_X23_Y17_N30
\Mod1|auto_generated|divider|divider|StageOut[174]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~295_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[159]~285_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[159]~285_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~295_combout\);

-- Location: LCCOMB_X23_Y17_N22
\Mod1|auto_generated|divider|divider|StageOut[174]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~240_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~240_combout\);

-- Location: LCCOMB_X23_Y17_N4
\Mod1|auto_generated|divider|divider|StageOut[173]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[173]~296_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~286_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[158]~286_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[173]~296_combout\);

-- Location: LCCOMB_X23_Y17_N12
\Mod1|auto_generated|divider|divider|StageOut[173]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[173]~241_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[173]~241_combout\);

-- Location: LCCOMB_X23_Y17_N6
\Mod1|auto_generated|divider|divider|StageOut[172]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~297_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[157]~287_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[157]~287_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~297_combout\);

-- Location: LCCOMB_X23_Y17_N10
\Mod1|auto_generated|divider|divider|StageOut[172]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~242_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~242_combout\);

-- Location: LCCOMB_X23_Y17_N20
\Mod1|auto_generated|divider|divider|StageOut[171]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~243_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~243_combout\);

-- Location: LCCOMB_X25_Y18_N8
\Mod1|auto_generated|divider|divider|StageOut[171]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~298_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[156]~288_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[156]~288_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~298_combout\);

-- Location: LCCOMB_X22_Y18_N28
\Mod1|auto_generated|divider|divider|StageOut[170]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~299_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[155]~307_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[155]~307_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~299_combout\);

-- Location: LCCOMB_X21_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[170]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~244_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~244_combout\);

-- Location: LCCOMB_X21_Y17_N14
\Mod1|auto_generated|divider|divider|StageOut[169]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~308_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~308_combout\);

-- Location: LCCOMB_X23_Y17_N26
\Mod1|auto_generated|divider|divider|StageOut[169]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~245_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~245_combout\);

-- Location: LCCOMB_X21_Y17_N4
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X21_Y17_N16
\Mod1|auto_generated|divider|divider|StageOut[168]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~247_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~247_combout\);

-- Location: LCCOMB_X21_Y17_N6
\Mod1|auto_generated|divider|divider|StageOut[168]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~246_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~246_combout\);

-- Location: LCCOMB_X22_Y17_N2
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[168]~247_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[168]~246_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[168]~247_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[168]~246_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[168]~247_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[168]~246_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X22_Y17_N4
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[169]~308_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[169]~245_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\Mod1|auto_generated|divider|divider|StageOut[169]~308_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[169]~245_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[169]~308_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[169]~245_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[169]~308_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[169]~245_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X22_Y17_N6
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[170]~299_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~244_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\Mod1|auto_generated|divider|divider|StageOut[170]~299_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~244_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\Mod1|auto_generated|divider|divider|StageOut[170]~299_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[170]~299_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[170]~244_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X22_Y17_N8
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[171]~243_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[171]~298_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[171]~243_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[171]~298_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X22_Y17_N10
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[172]~297_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[172]~242_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[172]~297_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[172]~242_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X22_Y17_N12
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[173]~296_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[173]~241_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[173]~296_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[173]~241_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\);

-- Location: LCCOMB_X22_Y17_N14
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[174]~295_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[174]~240_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[174]~295_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[174]~240_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\);

-- Location: LCCOMB_X22_Y17_N16
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[175]~294_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[175]~239_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[175]~294_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[175]~239_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\);

-- Location: LCCOMB_X22_Y17_N18
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[176]~293_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[176]~238_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[176]~293_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[176]~238_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\);

-- Location: LCCOMB_X22_Y17_N20
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[177]~292_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[177]~237_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[177]~292_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[177]~237_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\);

-- Location: LCCOMB_X22_Y17_N22
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[178]~291_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[178]~236_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[178]~291_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[178]~236_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\);

-- Location: LCCOMB_X22_Y17_N24
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[179]~235_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[179]~290_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[179]~235_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[179]~290_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\);

-- Location: LCCOMB_X22_Y17_N26
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[180]~234_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[180]~289_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[180]~234_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[180]~289_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\);

-- Location: LCCOMB_X22_Y17_N28
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X18_Y17_N12
\Mod1|auto_generated|divider|divider|StageOut[182]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[182]~248_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[182]~248_combout\);

-- Location: FF_X18_Y17_N13
\display_bcd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mod1|auto_generated|divider|divider|StageOut[182]~248_combout\,
	asdata => number_buffer(4),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(4));

-- Location: LCCOMB_X12_Y16_N22
\result_val_reg~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~39_combout\ = (display_mode_reg(0) & (max_val(0))) # (!display_mode_reg(0) & ((min_val(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => max_val(0),
	datab => min_val(0),
	datad => display_mode_reg(0),
	combout => \result_val_reg~39_combout\);

-- Location: LCCOMB_X11_Y16_N26
\Div0|auto_generated|divider|divider|StageOut[160]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[160]~157_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[146]~140_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[146]~140_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[160]~157_combout\);

-- Location: LCCOMB_X11_Y16_N18
\Div0|auto_generated|divider|divider|StageOut[160]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[160]~148_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[160]~148_combout\);

-- Location: LCCOMB_X11_Y16_N20
\Div0|auto_generated|divider|divider|StageOut[159]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[159]~149_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[152]~145_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[152]~145_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[159]~149_combout\);

-- Location: LCCOMB_X10_Y16_N0
\Div0|auto_generated|divider|divider|StageOut[158]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[158]~150_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[151]~146_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[151]~146_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[158]~150_combout\);

-- Location: LCCOMB_X11_Y16_N30
\Div0|auto_generated|divider|divider|StageOut[157]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[157]~151_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[150]~147_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[150]~147_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[157]~151_combout\);

-- Location: LCCOMB_X11_Y16_N16
\Div0|auto_generated|divider|divider|StageOut[156]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[156]~152_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & ((sum_val(1)))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout\,
	datad => sum_val(1),
	combout => \Div0|auto_generated|divider|divider|StageOut[156]~152_combout\);

-- Location: LCCOMB_X11_Y16_N2
\Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1_cout\ = CARRY((sum_val(0)) # (!count_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count_val(0),
	datab => sum_val(0),
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1_cout\);

-- Location: LCCOMB_X11_Y16_N4
\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3_cout\ = CARRY((count_val(1) & ((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1_cout\) # (!\Div0|auto_generated|divider|divider|StageOut[156]~152_combout\))) # (!count_val(1) 
-- & (!\Div0|auto_generated|divider|divider|StageOut[156]~152_combout\ & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[156]~152_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3_cout\);

-- Location: LCCOMB_X11_Y16_N6
\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[157]~151_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3_cout\) # (!count_val(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[157]~151_combout\ & (!count_val(2) & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[157]~151_combout\,
	datab => count_val(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5_cout\);

-- Location: LCCOMB_X11_Y16_N8
\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[158]~150_combout\ & (count_val(3) & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5_cout\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[158]~150_combout\ & ((count_val(3)) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[158]~150_combout\,
	datab => count_val(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7_cout\);

-- Location: LCCOMB_X11_Y16_N10
\Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9_cout\ = CARRY((count_val(4) & (\Div0|auto_generated|divider|divider|StageOut[159]~149_combout\ & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7_cout\)) # (!count_val(4) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[159]~149_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count_val(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[159]~149_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9_cout\);

-- Location: LCCOMB_X11_Y16_N12
\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[160]~157_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[160]~148_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[160]~157_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[160]~148_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11_cout\);

-- Location: LCCOMB_X11_Y16_N14
\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\);

-- Location: LCCOMB_X12_Y16_N28
\result_val_reg~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~40_combout\ = (\Equal8~1_combout\ & ((\LessThan9~11_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal8~1_combout\,
	datac => \LessThan9~11_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout\,
	combout => \result_val_reg~40_combout\);

-- Location: LCCOMB_X12_Y16_N18
\result_val_reg~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~41_combout\ = (display_mode_reg(0) & (((count_val(0))) # (!display_mode_reg(1)))) # (!display_mode_reg(0) & (display_mode_reg(1) & ((\result_val_reg~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_mode_reg(0),
	datab => display_mode_reg(1),
	datac => count_val(0),
	datad => \result_val_reg~40_combout\,
	combout => \result_val_reg~41_combout\);

-- Location: LCCOMB_X12_Y16_N4
\result_val_reg~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \result_val_reg~42_combout\ = (!\result_val_reg[6]~18_combout\ & (\result_val_reg~41_combout\ $ (((!\result_val_reg~39_combout\ & !display_mode_reg(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result_val_reg~39_combout\,
	datab => \result_val_reg[6]~18_combout\,
	datac => display_mode_reg(1),
	datad => \result_val_reg~41_combout\,
	combout => \result_val_reg~42_combout\);

-- Location: FF_X12_Y16_N5
\result_val_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result_val_reg~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => result_val_reg(0));

-- Location: LCCOMB_X11_Y11_N4
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\LessThan10~2_combout\) # (result_val_reg(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan10~2_combout\,
	datac => result_val_reg(0),
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X17_Y12_N6
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((result_val_reg(11) & !result_val_reg(13))))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((result_val_reg(11) & !result_val_reg(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(11),
	datab => result_val_reg(13),
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y12_N8
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (result_val_reg(12) & ((result_val_reg(13) & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)) # (!result_val_reg(13) & 
-- (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)))) # (!result_val_reg(12) & (((!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & ((result_val_reg(13)) # (!result_val_reg(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(12),
	datab => result_val_reg(13),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y12_N10
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (result_val_reg(13) & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!result_val_reg(13) & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((result_val_reg(13) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => result_val_reg(13),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y12_N12
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X14_Y12_N28
\Mod0|auto_generated|divider|divider|StageOut[45]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~150_combout\ = (result_val_reg(13) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(13),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~150_combout\);

-- Location: LCCOMB_X17_Y12_N0
\Mod0|auto_generated|divider|divider|StageOut[45]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~151_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~151_combout\);

-- Location: LCCOMB_X17_Y12_N18
\Mod0|auto_generated|divider|divider|StageOut[44]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~152_combout\ = (!result_val_reg(13) & (result_val_reg(12) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_val_reg(13),
	datac => result_val_reg(12),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~152_combout\);

-- Location: LCCOMB_X17_Y12_N20
\Mod0|auto_generated|divider|divider|StageOut[44]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~153_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~153_combout\);

-- Location: LCCOMB_X17_Y12_N16
\Mod0|auto_generated|divider|divider|StageOut[43]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~155_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~155_combout\);

-- Location: LCCOMB_X17_Y12_N14
\Mod0|auto_generated|divider|divider|StageOut[43]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~154_combout\ = (result_val_reg(11) & (!result_val_reg(13) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(11),
	datac => result_val_reg(13),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~154_combout\);

-- Location: LCCOMB_X14_Y12_N26
\Mod0|auto_generated|divider|divider|StageOut[42]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~156_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\LessThan10~2_combout\) # (result_val_reg(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan10~2_combout\,
	datac => result_val_reg(10),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~156_combout\);

-- Location: LCCOMB_X16_Y12_N2
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (result_val_reg(10)) # (\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(10),
	datad => \LessThan10~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X16_Y12_N28
\Mod0|auto_generated|divider|divider|StageOut[42]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~157_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~157_combout\);

-- Location: LCCOMB_X17_Y12_N22
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[42]~156_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~157_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[42]~156_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[42]~156_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[42]~157_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X17_Y12_N24
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[43]~155_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[43]~154_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~155_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[43]~154_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[43]~155_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~154_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[43]~155_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[43]~154_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X17_Y12_N26
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[44]~152_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~153_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[44]~152_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~153_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~152_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[44]~152_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~153_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X17_Y12_N28
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[45]~150_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~151_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~150_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[45]~151_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[45]~150_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~151_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~150_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~151_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X17_Y12_N30
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y12_N2
\Mod0|auto_generated|divider|divider|StageOut[60]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~323_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((result_val_reg(13)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => result_val_reg(13),
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~323_combout\);

-- Location: LCCOMB_X18_Y12_N0
\Mod0|auto_generated|divider|divider|StageOut[60]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~158_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~158_combout\);

-- Location: LCCOMB_X18_Y12_N22
\Mod0|auto_generated|divider|divider|StageOut[59]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~159_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~159_combout\);

-- Location: LCCOMB_X18_Y12_N24
\Mod0|auto_generated|divider|divider|StageOut[59]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~252_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~152_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~152_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~252_combout\);

-- Location: LCCOMB_X17_Y12_N2
\Mod0|auto_generated|divider|divider|StageOut[58]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~253_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[43]~154_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[43]~154_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~253_combout\);

-- Location: LCCOMB_X18_Y12_N28
\Mod0|auto_generated|divider|divider|StageOut[58]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~160_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~160_combout\);

-- Location: LCCOMB_X18_Y12_N30
\Mod0|auto_generated|divider|divider|StageOut[57]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~161_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~161_combout\);

-- Location: LCCOMB_X17_Y12_N4
\Mod0|auto_generated|divider|divider|StageOut[57]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~254_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[42]~156_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[42]~156_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~254_combout\);

-- Location: LCCOMB_X19_Y9_N12
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (result_val_reg(9)) # (\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(9),
	datac => \LessThan10~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X19_Y9_N0
\Mod0|auto_generated|divider|divider|StageOut[56]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~163_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~163_combout\);

-- Location: LCCOMB_X19_Y9_N6
\Mod0|auto_generated|divider|divider|StageOut[56]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~162_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((result_val_reg(9)) # (\LessThan10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(9),
	datab => \LessThan10~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~162_combout\);

-- Location: LCCOMB_X18_Y12_N10
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[56]~163_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[56]~162_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[56]~163_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[56]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~163_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[56]~162_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X18_Y12_N12
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[57]~161_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~254_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~161_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[57]~254_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[57]~161_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~254_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~161_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[57]~254_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X18_Y12_N14
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[58]~253_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~160_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[58]~253_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~160_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~253_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~253_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~160_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X18_Y12_N16
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[59]~159_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[59]~252_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[59]~159_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[59]~252_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[59]~159_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[59]~252_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[59]~159_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[59]~252_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X18_Y12_N18
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[60]~323_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[60]~158_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~323_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[60]~158_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~323_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[60]~158_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~323_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~158_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X18_Y12_N20
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X18_Y12_N6
\Mod0|auto_generated|divider|divider|StageOut[75]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~255_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~323_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~323_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~255_combout\);

-- Location: LCCOMB_X18_Y9_N4
\Mod0|auto_generated|divider|divider|StageOut[75]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~164_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~164_combout\);

-- Location: LCCOMB_X18_Y9_N6
\Mod0|auto_generated|divider|divider|StageOut[74]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~165_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~165_combout\);

-- Location: LCCOMB_X18_Y12_N4
\Mod0|auto_generated|divider|divider|StageOut[74]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~256_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[59]~252_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[59]~252_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~256_combout\);

-- Location: LCCOMB_X18_Y9_N12
\Mod0|auto_generated|divider|divider|StageOut[73]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~166_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~166_combout\);

-- Location: LCCOMB_X18_Y12_N26
\Mod0|auto_generated|divider|divider|StageOut[73]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~257_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~253_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~253_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~257_combout\);

-- Location: LCCOMB_X18_Y12_N8
\Mod0|auto_generated|divider|divider|StageOut[72]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~258_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[57]~254_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[57]~254_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~258_combout\);

-- Location: LCCOMB_X18_Y9_N14
\Mod0|auto_generated|divider|divider|StageOut[72]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~167_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~167_combout\);

-- Location: LCCOMB_X19_Y9_N2
\Mod0|auto_generated|divider|divider|StageOut[71]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~259_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[56]~162_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~162_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~259_combout\);

-- Location: LCCOMB_X18_Y9_N8
\Mod0|auto_generated|divider|divider|StageOut[71]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~168_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~168_combout\);

-- Location: LCCOMB_X19_Y10_N24
\Mod0|auto_generated|divider|divider|StageOut[70]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~169_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\LessThan10~2_combout\) # (result_val_reg(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan10~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => result_val_reg(8),
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~169_combout\);

-- Location: LCCOMB_X19_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\LessThan10~2_combout\) # (result_val_reg(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan10~2_combout\,
	datad => result_val_reg(8),
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X19_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[70]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~170_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~170_combout\);

-- Location: LCCOMB_X18_Y9_N18
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[70]~169_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[70]~170_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[70]~169_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[70]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~169_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~170_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X18_Y9_N20
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[71]~259_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[71]~168_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~259_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[71]~168_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[71]~259_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~168_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[71]~259_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[71]~168_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X18_Y9_N22
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[72]~258_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~167_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[72]~258_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~167_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~258_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~258_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~167_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X18_Y9_N24
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[73]~166_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[73]~257_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~166_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[73]~257_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[73]~166_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~257_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~166_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[73]~257_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X18_Y9_N26
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[74]~165_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~256_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~165_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[74]~256_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[74]~165_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[74]~256_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~165_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[74]~256_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X18_Y9_N28
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[75]~255_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[75]~164_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~255_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[75]~164_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[75]~255_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~164_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~255_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[75]~164_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X18_Y9_N30
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X18_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[90]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~171_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~171_combout\);

-- Location: LCCOMB_X18_Y9_N2
\Mod0|auto_generated|divider|divider|StageOut[90]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~260_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[75]~255_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[75]~255_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~260_combout\);

-- Location: LCCOMB_X18_Y10_N22
\Mod0|auto_generated|divider|divider|StageOut[89]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~172_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~172_combout\);

-- Location: LCCOMB_X18_Y9_N0
\Mod0|auto_generated|divider|divider|StageOut[89]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~261_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~256_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[74]~256_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~261_combout\);

-- Location: LCCOMB_X18_Y10_N16
\Mod0|auto_generated|divider|divider|StageOut[88]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~173_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~173_combout\);

-- Location: LCCOMB_X18_Y9_N10
\Mod0|auto_generated|divider|divider|StageOut[88]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~262_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[73]~257_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[73]~257_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~262_combout\);

-- Location: LCCOMB_X18_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[87]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~174_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~174_combout\);

-- Location: LCCOMB_X18_Y9_N16
\Mod0|auto_generated|divider|divider|StageOut[87]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~263_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~258_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~258_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~263_combout\);

-- Location: LCCOMB_X19_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[86]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~264_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[71]~259_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[71]~259_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~264_combout\);

-- Location: LCCOMB_X19_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[86]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~175_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~175_combout\);

-- Location: LCCOMB_X19_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[85]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~176_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~176_combout\);

-- Location: LCCOMB_X19_Y10_N18
\Mod0|auto_generated|divider|divider|StageOut[85]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~265_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[70]~169_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~169_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~265_combout\);

-- Location: LCCOMB_X19_Y10_N22
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (!\LessThan10~2_combout\ & result_val_reg(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan10~2_combout\,
	datad => result_val_reg(7),
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X19_Y10_N2
\Mod0|auto_generated|divider|divider|StageOut[84]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~178_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~178_combout\);

-- Location: LCCOMB_X19_Y10_N8
\Mod0|auto_generated|divider|divider|StageOut[84]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~177_combout\ = (result_val_reg(7) & (!\LessThan10~2_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(7),
	datac => \LessThan10~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~177_combout\);

-- Location: LCCOMB_X18_Y10_N0
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[84]~178_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~177_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[84]~178_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~178_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~177_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X18_Y10_N2
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[85]~176_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[85]~265_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~176_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[85]~265_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[85]~176_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~265_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[85]~176_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~265_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X18_Y10_N4
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[86]~264_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~175_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[86]~264_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~175_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~264_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[86]~264_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[86]~175_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X18_Y10_N6
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[87]~174_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[87]~263_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~174_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[87]~263_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[87]~174_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~263_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[87]~174_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[87]~263_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X18_Y10_N8
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[88]~173_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[88]~262_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[88]~173_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[88]~262_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[88]~173_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[88]~262_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[88]~173_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~262_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X18_Y10_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[89]~172_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[89]~261_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~172_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[89]~261_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[89]~172_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~261_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[89]~172_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[89]~261_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X18_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[90]~171_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~260_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~171_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[90]~260_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[90]~171_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[90]~260_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~171_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~260_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X18_Y10_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X18_Y10_N20
\Mod0|auto_generated|divider|divider|StageOut[105]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~266_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~260_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[90]~260_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~266_combout\);

-- Location: LCCOMB_X16_Y10_N22
\Mod0|auto_generated|divider|divider|StageOut[105]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~179_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~179_combout\);

-- Location: LCCOMB_X18_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[104]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~267_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[89]~261_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[89]~261_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~267_combout\);

-- Location: LCCOMB_X16_Y10_N24
\Mod0|auto_generated|divider|divider|StageOut[104]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~180_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~180_combout\);

-- Location: LCCOMB_X16_Y10_N10
\Mod0|auto_generated|divider|divider|StageOut[103]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~181_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~181_combout\);

-- Location: LCCOMB_X18_Y10_N24
\Mod0|auto_generated|divider|divider|StageOut[103]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~268_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[88]~262_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[88]~262_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~268_combout\);

-- Location: LCCOMB_X17_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[102]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~182_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~182_combout\);

-- Location: LCCOMB_X18_Y10_N18
\Mod0|auto_generated|divider|divider|StageOut[102]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~269_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[87]~263_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[87]~263_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~269_combout\);

-- Location: LCCOMB_X16_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[101]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~183_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~183_combout\);

-- Location: LCCOMB_X19_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[101]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~270_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~264_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[86]~264_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~270_combout\);

-- Location: LCCOMB_X17_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[100]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~184_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~184_combout\);

-- Location: LCCOMB_X19_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[100]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~271_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[85]~265_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[85]~265_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~271_combout\);

-- Location: LCCOMB_X19_Y10_N20
\Mod0|auto_generated|divider|divider|StageOut[99]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~272_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[84]~177_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~177_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~272_combout\);

-- Location: LCCOMB_X17_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[99]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~185_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~185_combout\);

-- Location: LCCOMB_X16_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (result_val_reg(6) & !\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(6),
	datad => \LessThan10~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X16_Y10_N16
\Mod0|auto_generated|divider|divider|StageOut[98]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~187_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~187_combout\);

-- Location: LCCOMB_X16_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[98]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~186_combout\ = (!\LessThan10~2_combout\ & (result_val_reg(6) & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan10~2_combout\,
	datac => result_val_reg(6),
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~186_combout\);

-- Location: LCCOMB_X17_Y10_N8
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[98]~187_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[98]~186_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[98]~187_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[98]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~187_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~186_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X17_Y10_N10
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[99]~272_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[99]~185_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~272_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[99]~185_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[99]~272_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~185_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~272_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~185_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X17_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[100]~184_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~271_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[100]~184_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~271_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~184_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~184_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~271_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X17_Y10_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[101]~183_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~270_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[101]~183_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[101]~270_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[101]~183_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[101]~270_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~183_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~270_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X17_Y10_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[102]~182_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[102]~269_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[102]~182_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[102]~269_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[102]~182_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[102]~269_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~182_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~269_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X17_Y10_N18
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[103]~181_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[103]~268_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~181_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[103]~268_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[103]~181_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~268_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~181_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~268_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X17_Y10_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[104]~267_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~180_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~267_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[104]~180_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[104]~267_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[104]~180_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~267_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~180_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X17_Y10_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[105]~266_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[105]~179_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~266_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[105]~179_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[105]~266_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~179_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[105]~266_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[105]~179_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X17_Y10_N24
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X16_Y9_N14
\Mod0|auto_generated|divider|divider|StageOut[120]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~188_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~188_combout\);

-- Location: LCCOMB_X16_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[120]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[105]~266_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[105]~266_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\);

-- Location: LCCOMB_X16_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[119]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~274_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~267_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[104]~267_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~274_combout\);

-- Location: LCCOMB_X16_Y10_N2
\Mod0|auto_generated|divider|divider|StageOut[119]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~189_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~189_combout\);

-- Location: LCCOMB_X16_Y10_N20
\Mod0|auto_generated|divider|divider|StageOut[118]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~190_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~190_combout\);

-- Location: LCCOMB_X16_Y10_N14
\Mod0|auto_generated|divider|divider|StageOut[118]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~275_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[103]~268_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~268_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~275_combout\);

-- Location: LCCOMB_X17_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[117]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~276_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[102]~269_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~269_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~276_combout\);

-- Location: LCCOMB_X17_Y9_N0
\Mod0|auto_generated|divider|divider|StageOut[117]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~191_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~191_combout\);

-- Location: LCCOMB_X17_Y9_N26
\Mod0|auto_generated|divider|divider|StageOut[116]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~192_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~192_combout\);

-- Location: LCCOMB_X17_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[116]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~277_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[101]~270_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~270_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~277_combout\);

-- Location: LCCOMB_X17_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[115]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~278_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~271_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~271_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~278_combout\);

-- Location: LCCOMB_X17_Y9_N4
\Mod0|auto_generated|divider|divider|StageOut[115]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~193_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~193_combout\);

-- Location: LCCOMB_X17_Y10_N2
\Mod0|auto_generated|divider|divider|StageOut[114]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~279_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[99]~272_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[99]~272_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~279_combout\);

-- Location: LCCOMB_X16_Y9_N4
\Mod0|auto_generated|divider|divider|StageOut[114]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~194_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~194_combout\);

-- Location: LCCOMB_X16_Y10_N8
\Mod0|auto_generated|divider|divider|StageOut[113]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~280_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[98]~186_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[98]~186_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~280_combout\);

-- Location: LCCOMB_X16_Y9_N18
\Mod0|auto_generated|divider|divider|StageOut[113]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~195_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~195_combout\);

-- Location: LCCOMB_X16_Y9_N12
\Mod0|auto_generated|divider|divider|StageOut[112]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~196_combout\ = (result_val_reg(5) & (!\LessThan10~2_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(5),
	datac => \LessThan10~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~196_combout\);

-- Location: LCCOMB_X16_Y9_N28
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (!\LessThan10~2_combout\ & result_val_reg(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan10~2_combout\,
	datad => result_val_reg(5),
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X16_Y9_N30
\Mod0|auto_generated|divider|divider|StageOut[112]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~197_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~197_combout\);

-- Location: LCCOMB_X17_Y9_N6
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[112]~196_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[112]~197_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[112]~196_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[112]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~196_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[112]~197_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X17_Y9_N8
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[113]~280_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[113]~195_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[113]~280_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[113]~195_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[113]~280_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[113]~195_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[113]~280_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[113]~195_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X17_Y9_N10
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[114]~279_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~194_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[114]~279_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~194_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[114]~279_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[114]~279_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[114]~194_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X17_Y9_N12
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[115]~278_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[115]~193_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~278_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[115]~193_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[115]~278_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~193_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[115]~278_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~193_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X17_Y9_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[116]~192_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~277_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~192_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[116]~277_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[116]~192_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[116]~277_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[116]~192_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~277_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X17_Y9_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[117]~276_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[117]~191_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~276_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[117]~191_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[117]~276_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~191_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~276_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[117]~191_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X17_Y9_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[118]~190_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[118]~275_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[118]~190_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[118]~275_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[118]~190_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[118]~275_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[118]~190_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[118]~275_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X17_Y9_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[119]~274_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[119]~189_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[119]~274_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[119]~189_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[119]~274_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[119]~189_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[119]~274_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[119]~189_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X17_Y9_N22
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[120]~188_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[120]~188_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[120]~188_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[120]~188_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X17_Y9_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X16_Y9_N6
\Mod0|auto_generated|divider|divider|StageOut[135]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~281_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~281_combout\);

-- Location: LCCOMB_X16_Y9_N8
\Mod0|auto_generated|divider|divider|StageOut[135]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~198_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~198_combout\);

-- Location: LCCOMB_X14_Y9_N4
\Mod0|auto_generated|divider|divider|StageOut[134]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~199_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~199_combout\);

-- Location: LCCOMB_X16_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[134]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~282_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[119]~274_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[119]~274_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~282_combout\);

-- Location: LCCOMB_X16_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[133]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~283_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[118]~275_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[118]~275_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~283_combout\);

-- Location: LCCOMB_X14_Y9_N18
\Mod0|auto_generated|divider|divider|StageOut[133]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~200_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~200_combout\);

-- Location: LCCOMB_X13_Y9_N8
\Mod0|auto_generated|divider|divider|StageOut[132]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~201_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~201_combout\);

-- Location: LCCOMB_X17_Y9_N30
\Mod0|auto_generated|divider|divider|StageOut[132]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~284_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[117]~276_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~276_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~284_combout\);

-- Location: LCCOMB_X14_Y10_N24
\Mod0|auto_generated|divider|divider|StageOut[131]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~202_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~202_combout\);

-- Location: LCCOMB_X17_Y9_N28
\Mod0|auto_generated|divider|divider|StageOut[131]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~285_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~277_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[116]~277_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~285_combout\);

-- Location: LCCOMB_X14_Y9_N20
\Mod0|auto_generated|divider|divider|StageOut[130]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~203_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~203_combout\);

-- Location: LCCOMB_X17_Y9_N2
\Mod0|auto_generated|divider|divider|StageOut[130]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~286_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[115]~278_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[115]~278_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~286_combout\);

-- Location: LCCOMB_X13_Y9_N6
\Mod0|auto_generated|divider|divider|StageOut[129]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~204_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~204_combout\);

-- Location: LCCOMB_X16_Y9_N24
\Mod0|auto_generated|divider|divider|StageOut[129]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~287_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[114]~279_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[114]~279_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~287_combout\);

-- Location: LCCOMB_X16_Y9_N26
\Mod0|auto_generated|divider|divider|StageOut[128]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[113]~280_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[113]~280_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\);

-- Location: LCCOMB_X16_Y9_N10
\Mod0|auto_generated|divider|divider|StageOut[128]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~205_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~205_combout\);

-- Location: LCCOMB_X16_Y9_N20
\Mod0|auto_generated|divider|divider|StageOut[127]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~289_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[112]~196_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[112]~196_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~289_combout\);

-- Location: LCCOMB_X16_Y9_N16
\Mod0|auto_generated|divider|divider|StageOut[127]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~206_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~206_combout\);

-- Location: LCCOMB_X13_Y11_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (result_val_reg(4) & !\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(4),
	datac => \LessThan10~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X13_Y11_N14
\Mod0|auto_generated|divider|divider|StageOut[126]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~208_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~208_combout\);

-- Location: LCCOMB_X13_Y11_N28
\Mod0|auto_generated|divider|divider|StageOut[126]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~207_combout\ = (result_val_reg(4) & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\LessThan10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(4),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \LessThan10~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~207_combout\);

-- Location: LCCOMB_X13_Y9_N10
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[126]~208_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~207_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[126]~208_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[126]~208_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[126]~207_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X13_Y9_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[127]~289_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[127]~206_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~289_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[127]~206_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[127]~289_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~206_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[127]~289_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[127]~206_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X13_Y9_N14
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~205_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~205_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[128]~205_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X13_Y9_N16
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[129]~204_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[129]~287_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~204_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[129]~287_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[129]~204_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~287_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~204_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~287_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X13_Y9_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[130]~203_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[130]~286_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[130]~203_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[130]~286_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[130]~203_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[130]~286_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~203_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[130]~286_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X13_Y9_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[131]~202_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[131]~285_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[131]~202_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[131]~285_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[131]~202_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[131]~285_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[131]~202_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[131]~285_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X13_Y9_N22
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[132]~201_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[132]~284_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[132]~201_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[132]~284_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[132]~201_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[132]~284_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~201_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[132]~284_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X13_Y9_N24
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[133]~283_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[133]~200_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~283_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[133]~200_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[133]~283_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~200_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[133]~283_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[133]~200_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X13_Y9_N26
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[134]~199_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~282_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~199_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[134]~282_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[134]~199_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[134]~282_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[134]~199_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[134]~282_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X13_Y9_N28
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[135]~281_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[135]~198_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~281_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[135]~198_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[135]~281_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~198_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[135]~281_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[135]~198_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X13_Y9_N30
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X16_Y9_N2
\Mod0|auto_generated|divider|divider|StageOut[150]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~290_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[135]~281_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[135]~281_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~290_combout\);

-- Location: LCCOMB_X14_Y10_N22
\Mod0|auto_generated|divider|divider|StageOut[150]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\);

-- Location: LCCOMB_X14_Y9_N14
\Mod0|auto_generated|divider|divider|StageOut[149]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~291_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~282_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[134]~282_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~291_combout\);

-- Location: LCCOMB_X13_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[149]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\);

-- Location: LCCOMB_X14_Y10_N20
\Mod0|auto_generated|divider|divider|StageOut[148]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~292_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[133]~283_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[133]~283_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~292_combout\);

-- Location: LCCOMB_X14_Y10_N12
\Mod0|auto_generated|divider|divider|StageOut[148]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\);

-- Location: LCCOMB_X13_Y9_N2
\Mod0|auto_generated|divider|divider|StageOut[147]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~293_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[132]~284_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[132]~284_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~293_combout\);

-- Location: LCCOMB_X13_Y10_N2
\Mod0|auto_generated|divider|divider|StageOut[147]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\);

-- Location: LCCOMB_X14_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[146]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~294_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[131]~285_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[131]~285_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~294_combout\);

-- Location: LCCOMB_X14_Y10_N10
\Mod0|auto_generated|divider|divider|StageOut[146]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\);

-- Location: LCCOMB_X12_Y10_N16
\Mod0|auto_generated|divider|divider|StageOut[145]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\);

-- Location: LCCOMB_X14_Y9_N0
\Mod0|auto_generated|divider|divider|StageOut[145]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~295_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[130]~286_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~286_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~295_combout\);

-- Location: LCCOMB_X14_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[144]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\);

-- Location: LCCOMB_X13_Y9_N0
\Mod0|auto_generated|divider|divider|StageOut[144]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~296_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[129]~287_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~287_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~296_combout\);

-- Location: LCCOMB_X12_Y10_N14
\Mod0|auto_generated|divider|divider|StageOut[143]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~216_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~216_combout\);

-- Location: LCCOMB_X16_Y9_N0
\Mod0|auto_generated|divider|divider|StageOut[143]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~297_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~297_combout\);

-- Location: LCCOMB_X16_Y9_N22
\Mod0|auto_generated|divider|divider|StageOut[142]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~298_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[127]~289_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[127]~289_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~298_combout\);

-- Location: LCCOMB_X12_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[142]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~217_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~217_combout\);

-- Location: LCCOMB_X13_Y11_N10
\Mod0|auto_generated|divider|divider|StageOut[141]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~299_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[126]~207_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[126]~207_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~299_combout\);

-- Location: LCCOMB_X13_Y9_N4
\Mod0|auto_generated|divider|divider|StageOut[141]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~218_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~218_combout\);

-- Location: LCCOMB_X13_Y11_N26
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\LessThan10~2_combout\) # (result_val_reg(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan10~2_combout\,
	datad => result_val_reg(3),
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X13_Y11_N18
\Mod0|auto_generated|divider|divider|StageOut[140]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~220_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~220_combout\);

-- Location: LCCOMB_X13_Y11_N16
\Mod0|auto_generated|divider|divider|StageOut[140]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~219_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((result_val_reg(3)) # (\LessThan10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(3),
	datac => \LessThan10~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~219_combout\);

-- Location: LCCOMB_X13_Y10_N8
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[140]~220_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[140]~219_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[140]~220_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[140]~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[140]~220_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~219_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X13_Y10_N10
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[141]~299_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[141]~218_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~299_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[141]~218_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[141]~299_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~218_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[141]~299_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[141]~218_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X13_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[142]~298_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~217_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[142]~298_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~217_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[142]~298_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[142]~298_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[142]~217_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X13_Y10_N14
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[143]~216_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[143]~297_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[143]~216_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[143]~297_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[143]~216_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[143]~297_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[143]~216_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[143]~297_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X13_Y10_N16
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[144]~296_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[144]~296_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[144]~296_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~296_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X13_Y10_N18
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~295_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[145]~295_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~295_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[145]~295_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X13_Y10_N20
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[146]~294_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~294_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[146]~294_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~294_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X13_Y10_N22
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[147]~293_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~293_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[147]~293_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[147]~293_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X13_Y10_N24
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[148]~292_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[148]~292_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[148]~292_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[148]~292_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X13_Y10_N26
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[149]~291_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[149]~291_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[149]~291_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[149]~291_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X13_Y10_N28
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[150]~290_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[150]~290_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[150]~290_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[150]~290_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X13_Y10_N30
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X14_Y10_N8
\Mod0|auto_generated|divider|divider|StageOut[165]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~300_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[150]~290_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[150]~290_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~300_combout\);

-- Location: LCCOMB_X14_Y10_N18
\Mod0|auto_generated|divider|divider|StageOut[165]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~221_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~221_combout\);

-- Location: LCCOMB_X11_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[164]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~222_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~222_combout\);

-- Location: LCCOMB_X13_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[164]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~301_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[149]~291_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[149]~291_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~301_combout\);

-- Location: LCCOMB_X14_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[163]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~223_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~223_combout\);

-- Location: LCCOMB_X14_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[163]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~302_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[148]~292_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[148]~292_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~302_combout\);

-- Location: LCCOMB_X13_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[162]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~303_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[147]~293_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[147]~293_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~303_combout\);

-- Location: LCCOMB_X11_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[162]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~224_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~224_combout\);

-- Location: LCCOMB_X14_Y10_N14
\Mod0|auto_generated|divider|divider|StageOut[161]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~225_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~225_combout\);

-- Location: LCCOMB_X14_Y10_N16
\Mod0|auto_generated|divider|divider|StageOut[161]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~304_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~294_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~294_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~304_combout\);

-- Location: LCCOMB_X12_Y10_N20
\Mod0|auto_generated|divider|divider|StageOut[160]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~305_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[145]~295_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[145]~295_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~305_combout\);

-- Location: LCCOMB_X12_Y10_N22
\Mod0|auto_generated|divider|divider|StageOut[160]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~226_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~226_combout\);

-- Location: LCCOMB_X12_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[159]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~227_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~227_combout\);

-- Location: LCCOMB_X12_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[159]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~306_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[144]~296_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~296_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~306_combout\);

-- Location: LCCOMB_X12_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[158]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~228_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~228_combout\);

-- Location: LCCOMB_X12_Y10_N8
\Mod0|auto_generated|divider|divider|StageOut[158]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~307_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[143]~297_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[143]~297_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~307_combout\);

-- Location: LCCOMB_X12_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[157]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~308_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[142]~298_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[142]~298_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~308_combout\);

-- Location: LCCOMB_X12_Y10_N12
\Mod0|auto_generated|divider|divider|StageOut[157]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~229_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~229_combout\);

-- Location: LCCOMB_X13_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[156]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~230_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~230_combout\);

-- Location: LCCOMB_X13_Y11_N24
\Mod0|auto_generated|divider|divider|StageOut[156]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~309_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[141]~299_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[141]~299_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~309_combout\);

-- Location: LCCOMB_X12_Y10_N2
\Mod0|auto_generated|divider|divider|StageOut[155]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[155]~231_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[155]~231_combout\);

-- Location: LCCOMB_X13_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[155]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[155]~310_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[140]~219_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~219_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[155]~310_combout\);

-- Location: LCCOMB_X11_Y11_N10
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = (result_val_reg(2)) # (\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(2),
	datad => \LessThan10~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X11_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[154]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~233_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~233_combout\);

-- Location: LCCOMB_X11_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[154]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~232_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((result_val_reg(2)) # (\LessThan10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_val_reg(2),
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \LessThan10~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~232_combout\);

-- Location: LCCOMB_X11_Y10_N2
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[154]~233_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[154]~232_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[154]~233_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[154]~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[154]~233_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[154]~232_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X11_Y10_N4
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[155]~231_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[155]~310_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[155]~231_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[155]~310_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[155]~231_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[155]~310_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[155]~231_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[155]~310_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X11_Y10_N6
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[156]~230_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~309_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[156]~230_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~309_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[156]~230_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[156]~230_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[156]~309_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X11_Y10_N8
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[157]~308_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[157]~229_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~308_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[157]~229_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[157]~308_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~229_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~308_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[157]~229_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X11_Y10_N10
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[158]~228_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~307_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~228_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[158]~307_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[158]~228_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[158]~307_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[158]~228_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~307_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X11_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[159]~227_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[159]~306_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~227_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[159]~306_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[159]~227_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~306_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[159]~227_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[159]~306_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X11_Y10_N14
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[160]~305_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[160]~226_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[160]~305_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[160]~226_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[160]~305_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[160]~226_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[160]~305_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~226_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X11_Y10_N16
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[161]~225_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[161]~304_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[161]~225_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[161]~304_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[161]~225_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[161]~304_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[161]~225_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[161]~304_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X11_Y10_N18
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[162]~303_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[162]~224_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[162]~303_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[162]~224_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[162]~303_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[162]~224_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[162]~303_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[162]~224_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X11_Y10_N20
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[163]~223_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[163]~302_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~223_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[163]~302_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[163]~223_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~302_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~223_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[163]~302_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X11_Y10_N22
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[164]~222_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~301_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~222_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[164]~301_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[164]~222_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[164]~301_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[164]~222_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[164]~301_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X11_Y10_N24
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod0|auto_generated|divider|divider|StageOut[165]~300_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[165]~221_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~300_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[165]~221_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[165]~300_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~221_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~300_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[165]~221_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X11_Y10_N26
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X14_Y10_N2
\Mod0|auto_generated|divider|divider|StageOut[180]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~311_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[165]~300_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[165]~300_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~311_combout\);

-- Location: LCCOMB_X12_Y9_N8
\Mod0|auto_generated|divider|divider|StageOut[180]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~234_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~234_combout\);

-- Location: LCCOMB_X11_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[179]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~312_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~301_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[164]~301_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~312_combout\);

-- Location: LCCOMB_X12_Y12_N6
\Mod0|auto_generated|divider|divider|StageOut[179]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~235_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~235_combout\);

-- Location: LCCOMB_X12_Y9_N22
\Mod0|auto_generated|divider|divider|StageOut[178]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~236_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~236_combout\);

-- Location: LCCOMB_X14_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[178]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~313_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[163]~302_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[163]~302_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~313_combout\);

-- Location: LCCOMB_X11_Y11_N12
\Mod0|auto_generated|divider|divider|StageOut[177]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~314_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[162]~303_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[162]~303_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~314_combout\);

-- Location: LCCOMB_X11_Y11_N20
\Mod0|auto_generated|divider|divider|StageOut[177]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~237_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~237_combout\);

-- Location: LCCOMB_X14_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[176]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~315_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[161]~304_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[161]~304_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~315_combout\);

-- Location: LCCOMB_X11_Y11_N22
\Mod0|auto_generated|divider|divider|StageOut[176]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~238_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~238_combout\);

-- Location: LCCOMB_X11_Y11_N16
\Mod0|auto_generated|divider|divider|StageOut[175]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~239_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~239_combout\);

-- Location: LCCOMB_X12_Y10_N24
\Mod0|auto_generated|divider|divider|StageOut[175]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~316_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[160]~305_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~305_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~316_combout\);

-- Location: LCCOMB_X11_Y11_N14
\Mod0|auto_generated|divider|divider|StageOut[174]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~240_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~240_combout\);

-- Location: LCCOMB_X12_Y10_N18
\Mod0|auto_generated|divider|divider|StageOut[174]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~317_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[159]~306_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[159]~306_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~317_combout\);

-- Location: LCCOMB_X11_Y11_N8
\Mod0|auto_generated|divider|divider|StageOut[173]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[173]~241_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[173]~241_combout\);

-- Location: LCCOMB_X12_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[173]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[173]~318_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~307_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[158]~307_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[173]~318_combout\);

-- Location: LCCOMB_X12_Y10_N10
\Mod0|auto_generated|divider|divider|StageOut[172]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~319_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[157]~308_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[157]~308_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~319_combout\);

-- Location: LCCOMB_X12_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[172]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~242_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~242_combout\);

-- Location: LCCOMB_X13_Y11_N4
\Mod0|auto_generated|divider|divider|StageOut[171]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~320_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[156]~309_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[156]~309_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~320_combout\);

-- Location: LCCOMB_X11_Y11_N18
\Mod0|auto_generated|divider|divider|StageOut[171]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~243_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~243_combout\);

-- Location: LCCOMB_X13_Y11_N6
\Mod0|auto_generated|divider|divider|StageOut[170]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~321_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[155]~310_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[155]~310_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~321_combout\);

-- Location: LCCOMB_X11_Y11_N24
\Mod0|auto_generated|divider|divider|StageOut[170]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~244_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~244_combout\);

-- Location: LCCOMB_X11_Y11_N2
\Mod0|auto_generated|divider|divider|StageOut[169]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~245_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~245_combout\);

-- Location: LCCOMB_X11_Y11_N6
\Mod0|auto_generated|divider|divider|StageOut[169]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~322_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[154]~232_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[154]~232_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~322_combout\);

-- Location: LCCOMB_X12_Y12_N0
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = (result_val_reg(1)) # (\LessThan10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_val_reg(1),
	datad => \LessThan10~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X12_Y12_N20
\Mod0|auto_generated|divider|divider|StageOut[168]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~247_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~247_combout\);

-- Location: LCCOMB_X13_Y11_N22
\Mod0|auto_generated|divider|divider|StageOut[168]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~246_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((result_val_reg(1)) # (\LessThan10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_val_reg(1),
	datac => \LessThan10~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~246_combout\);

-- Location: LCCOMB_X12_Y11_N2
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[168]~247_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~246_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[168]~247_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~246_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[168]~247_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[168]~246_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X12_Y11_N4
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[169]~245_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[169]~322_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~245_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[169]~322_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[169]~245_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~322_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[169]~245_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[169]~322_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X12_Y11_N6
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[170]~321_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~244_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\Mod0|auto_generated|divider|divider|StageOut[170]~321_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~244_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~321_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[170]~321_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[170]~244_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X12_Y11_N8
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[171]~320_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[171]~243_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[171]~320_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[171]~243_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X12_Y11_N10
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[172]~319_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[172]~242_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[172]~319_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[172]~242_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X12_Y11_N12
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[173]~241_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[173]~318_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[173]~241_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[173]~318_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\);

-- Location: LCCOMB_X12_Y11_N14
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[174]~240_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[174]~317_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[174]~240_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[174]~317_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\);

-- Location: LCCOMB_X12_Y11_N16
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[175]~239_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[175]~316_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[175]~239_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[175]~316_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\);

-- Location: LCCOMB_X12_Y11_N18
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[176]~315_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[176]~238_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[176]~315_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[176]~238_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\);

-- Location: LCCOMB_X12_Y11_N20
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[177]~314_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[177]~237_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[177]~314_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[177]~237_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\);

-- Location: LCCOMB_X12_Y11_N22
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[178]~236_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[178]~313_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[178]~236_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[178]~313_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\);

-- Location: LCCOMB_X12_Y11_N24
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[179]~312_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[179]~235_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[179]~312_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[179]~235_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\);

-- Location: LCCOMB_X12_Y11_N26
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[180]~311_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[180]~234_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[180]~311_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[180]~234_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\);

-- Location: LCCOMB_X12_Y11_N28
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X11_Y11_N28
\Mod0|auto_generated|divider|divider|StageOut[182]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[182]~248_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((result_val_reg(0)) # ((\LessThan10~2_combout\)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_val_reg(0),
	datab => \LessThan10~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[182]~248_combout\);

-- Location: LCCOMB_X18_Y17_N14
\display_bcd[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[0]~feeder_combout\ = \Mod0|auto_generated|divider|divider|StageOut[182]~248_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod0|auto_generated|divider|divider|StageOut[182]~248_combout\,
	combout => \display_bcd[0]~feeder_combout\);

-- Location: FF_X18_Y17_N15
\display_bcd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[0]~feeder_combout\,
	asdata => number_buffer(0),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(0));

-- Location: LCCOMB_X10_Y22_N30
\scan_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \scan_cnt~3_combout\ = (!\reset~input_o\ & !scan_cnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => scan_cnt(0),
	combout => \scan_cnt~3_combout\);

-- Location: LCCOMB_X8_Y22_N0
\refresh_counter[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[0]~16_combout\ = refresh_counter(0) $ (VCC)
-- \refresh_counter[0]~17\ = CARRY(refresh_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(0),
	datad => VCC,
	combout => \refresh_counter[0]~16_combout\,
	cout => \refresh_counter[0]~17\);

-- Location: FF_X8_Y22_N1
\refresh_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[0]~16_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(0));

-- Location: LCCOMB_X8_Y22_N2
\refresh_counter[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[1]~18_combout\ = (refresh_counter(1) & (!\refresh_counter[0]~17\)) # (!refresh_counter(1) & ((\refresh_counter[0]~17\) # (GND)))
-- \refresh_counter[1]~19\ = CARRY((!\refresh_counter[0]~17\) # (!refresh_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(1),
	datad => VCC,
	cin => \refresh_counter[0]~17\,
	combout => \refresh_counter[1]~18_combout\,
	cout => \refresh_counter[1]~19\);

-- Location: FF_X8_Y22_N3
\refresh_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[1]~18_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(1));

-- Location: LCCOMB_X8_Y22_N4
\refresh_counter[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[2]~20_combout\ = (refresh_counter(2) & (\refresh_counter[1]~19\ $ (GND))) # (!refresh_counter(2) & (!\refresh_counter[1]~19\ & VCC))
-- \refresh_counter[2]~21\ = CARRY((refresh_counter(2) & !\refresh_counter[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(2),
	datad => VCC,
	cin => \refresh_counter[1]~19\,
	combout => \refresh_counter[2]~20_combout\,
	cout => \refresh_counter[2]~21\);

-- Location: FF_X8_Y22_N5
\refresh_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[2]~20_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(2));

-- Location: LCCOMB_X8_Y22_N6
\refresh_counter[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[3]~22_combout\ = (refresh_counter(3) & (!\refresh_counter[2]~21\)) # (!refresh_counter(3) & ((\refresh_counter[2]~21\) # (GND)))
-- \refresh_counter[3]~23\ = CARRY((!\refresh_counter[2]~21\) # (!refresh_counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(3),
	datad => VCC,
	cin => \refresh_counter[2]~21\,
	combout => \refresh_counter[3]~22_combout\,
	cout => \refresh_counter[3]~23\);

-- Location: FF_X8_Y22_N7
\refresh_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[3]~22_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(3));

-- Location: LCCOMB_X8_Y22_N8
\refresh_counter[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[4]~24_combout\ = (refresh_counter(4) & (\refresh_counter[3]~23\ $ (GND))) # (!refresh_counter(4) & (!\refresh_counter[3]~23\ & VCC))
-- \refresh_counter[4]~25\ = CARRY((refresh_counter(4) & !\refresh_counter[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(4),
	datad => VCC,
	cin => \refresh_counter[3]~23\,
	combout => \refresh_counter[4]~24_combout\,
	cout => \refresh_counter[4]~25\);

-- Location: FF_X8_Y22_N9
\refresh_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[4]~24_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(4));

-- Location: LCCOMB_X8_Y22_N10
\refresh_counter[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[5]~26_combout\ = (refresh_counter(5) & (!\refresh_counter[4]~25\)) # (!refresh_counter(5) & ((\refresh_counter[4]~25\) # (GND)))
-- \refresh_counter[5]~27\ = CARRY((!\refresh_counter[4]~25\) # (!refresh_counter(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(5),
	datad => VCC,
	cin => \refresh_counter[4]~25\,
	combout => \refresh_counter[5]~26_combout\,
	cout => \refresh_counter[5]~27\);

-- Location: FF_X8_Y22_N11
\refresh_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[5]~26_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(5));

-- Location: LCCOMB_X8_Y22_N12
\refresh_counter[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[6]~28_combout\ = (refresh_counter(6) & (\refresh_counter[5]~27\ $ (GND))) # (!refresh_counter(6) & (!\refresh_counter[5]~27\ & VCC))
-- \refresh_counter[6]~29\ = CARRY((refresh_counter(6) & !\refresh_counter[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(6),
	datad => VCC,
	cin => \refresh_counter[5]~27\,
	combout => \refresh_counter[6]~28_combout\,
	cout => \refresh_counter[6]~29\);

-- Location: FF_X8_Y22_N13
\refresh_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[6]~28_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(6));

-- Location: LCCOMB_X8_Y22_N14
\refresh_counter[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[7]~30_combout\ = (refresh_counter(7) & (!\refresh_counter[6]~29\)) # (!refresh_counter(7) & ((\refresh_counter[6]~29\) # (GND)))
-- \refresh_counter[7]~31\ = CARRY((!\refresh_counter[6]~29\) # (!refresh_counter(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(7),
	datad => VCC,
	cin => \refresh_counter[6]~29\,
	combout => \refresh_counter[7]~30_combout\,
	cout => \refresh_counter[7]~31\);

-- Location: FF_X8_Y22_N15
\refresh_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[7]~30_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(7));

-- Location: LCCOMB_X8_Y22_N16
\refresh_counter[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[8]~32_combout\ = (refresh_counter(8) & (\refresh_counter[7]~31\ $ (GND))) # (!refresh_counter(8) & (!\refresh_counter[7]~31\ & VCC))
-- \refresh_counter[8]~33\ = CARRY((refresh_counter(8) & !\refresh_counter[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(8),
	datad => VCC,
	cin => \refresh_counter[7]~31\,
	combout => \refresh_counter[8]~32_combout\,
	cout => \refresh_counter[8]~33\);

-- Location: FF_X8_Y22_N17
\refresh_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[8]~32_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(8));

-- Location: LCCOMB_X8_Y22_N18
\refresh_counter[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[9]~34_combout\ = (refresh_counter(9) & (!\refresh_counter[8]~33\)) # (!refresh_counter(9) & ((\refresh_counter[8]~33\) # (GND)))
-- \refresh_counter[9]~35\ = CARRY((!\refresh_counter[8]~33\) # (!refresh_counter(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(9),
	datad => VCC,
	cin => \refresh_counter[8]~33\,
	combout => \refresh_counter[9]~34_combout\,
	cout => \refresh_counter[9]~35\);

-- Location: FF_X8_Y22_N19
\refresh_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[9]~34_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(9));

-- Location: LCCOMB_X8_Y22_N20
\refresh_counter[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[10]~36_combout\ = (refresh_counter(10) & (\refresh_counter[9]~35\ $ (GND))) # (!refresh_counter(10) & (!\refresh_counter[9]~35\ & VCC))
-- \refresh_counter[10]~37\ = CARRY((refresh_counter(10) & !\refresh_counter[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(10),
	datad => VCC,
	cin => \refresh_counter[9]~35\,
	combout => \refresh_counter[10]~36_combout\,
	cout => \refresh_counter[10]~37\);

-- Location: FF_X8_Y22_N21
\refresh_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[10]~36_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(10));

-- Location: LCCOMB_X8_Y22_N22
\refresh_counter[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[11]~38_combout\ = (refresh_counter(11) & (!\refresh_counter[10]~37\)) # (!refresh_counter(11) & ((\refresh_counter[10]~37\) # (GND)))
-- \refresh_counter[11]~39\ = CARRY((!\refresh_counter[10]~37\) # (!refresh_counter(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(11),
	datad => VCC,
	cin => \refresh_counter[10]~37\,
	combout => \refresh_counter[11]~38_combout\,
	cout => \refresh_counter[11]~39\);

-- Location: FF_X8_Y22_N23
\refresh_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[11]~38_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(11));

-- Location: LCCOMB_X8_Y22_N24
\refresh_counter[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[12]~40_combout\ = (refresh_counter(12) & (\refresh_counter[11]~39\ $ (GND))) # (!refresh_counter(12) & (!\refresh_counter[11]~39\ & VCC))
-- \refresh_counter[12]~41\ = CARRY((refresh_counter(12) & !\refresh_counter[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(12),
	datad => VCC,
	cin => \refresh_counter[11]~39\,
	combout => \refresh_counter[12]~40_combout\,
	cout => \refresh_counter[12]~41\);

-- Location: FF_X8_Y22_N25
\refresh_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[12]~40_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(12));

-- Location: LCCOMB_X8_Y22_N26
\refresh_counter[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[13]~42_combout\ = (refresh_counter(13) & (!\refresh_counter[12]~41\)) # (!refresh_counter(13) & ((\refresh_counter[12]~41\) # (GND)))
-- \refresh_counter[13]~43\ = CARRY((!\refresh_counter[12]~41\) # (!refresh_counter(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(13),
	datad => VCC,
	cin => \refresh_counter[12]~41\,
	combout => \refresh_counter[13]~42_combout\,
	cout => \refresh_counter[13]~43\);

-- Location: FF_X8_Y22_N27
\refresh_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[13]~42_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(13));

-- Location: LCCOMB_X8_Y22_N28
\refresh_counter[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[14]~44_combout\ = (refresh_counter(14) & (\refresh_counter[13]~43\ $ (GND))) # (!refresh_counter(14) & (!\refresh_counter[13]~43\ & VCC))
-- \refresh_counter[14]~45\ = CARRY((refresh_counter(14) & !\refresh_counter[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => refresh_counter(14),
	datad => VCC,
	cin => \refresh_counter[13]~43\,
	combout => \refresh_counter[14]~44_combout\,
	cout => \refresh_counter[14]~45\);

-- Location: FF_X8_Y22_N29
\refresh_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[14]~44_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(14));

-- Location: LCCOMB_X8_Y22_N30
\refresh_counter[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \refresh_counter[15]~46_combout\ = refresh_counter(15) $ (\refresh_counter[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(15),
	cin => \refresh_counter[14]~45\,
	combout => \refresh_counter[15]~46_combout\);

-- Location: FF_X8_Y22_N31
\refresh_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \refresh_counter[15]~46_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => refresh_counter(15));

-- Location: LCCOMB_X9_Y22_N12
\Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (!refresh_counter(12) & (!refresh_counter(14) & (!refresh_counter(13) & !refresh_counter(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(12),
	datab => refresh_counter(14),
	datac => refresh_counter(13),
	datad => refresh_counter(15),
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X9_Y22_N0
\Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!refresh_counter(6) & (!refresh_counter(7) & (!refresh_counter(5) & !refresh_counter(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(6),
	datab => refresh_counter(7),
	datac => refresh_counter(5),
	datad => refresh_counter(4),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X9_Y22_N22
\Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (!refresh_counter(9) & (!refresh_counter(10) & (!refresh_counter(8) & !refresh_counter(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(9),
	datab => refresh_counter(10),
	datac => refresh_counter(8),
	datad => refresh_counter(11),
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X9_Y22_N2
\Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!refresh_counter(0) & (!refresh_counter(2) & (!refresh_counter(3) & !refresh_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => refresh_counter(0),
	datab => refresh_counter(2),
	datac => refresh_counter(3),
	datad => refresh_counter(1),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X9_Y22_N24
\Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~3_combout\ & (\Equal0~1_combout\ & (\Equal0~2_combout\ & \Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~3_combout\,
	datab => \Equal0~1_combout\,
	datac => \Equal0~2_combout\,
	datad => \Equal0~0_combout\,
	combout => \Equal0~4_combout\);

-- Location: FF_X9_Y22_N25
display_refresh_tick : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Equal0~4_combout\,
	sclr => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \display_refresh_tick~q\);

-- Location: LCCOMB_X10_Y22_N26
\scan_cnt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \scan_cnt[0]~2_combout\ = (\reset~input_o\) # (\display_refresh_tick~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \display_refresh_tick~q\,
	combout => \scan_cnt[0]~2_combout\);

-- Location: FF_X10_Y22_N31
\scan_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \scan_cnt~3_combout\,
	ena => \scan_cnt[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => scan_cnt(0));

-- Location: LCCOMB_X24_Y12_N20
\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X24_Y12_N22
\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X24_Y12_N24
\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X24_Y12_N26
\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y12_N28
\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y12_N0
\Div2|auto_generated|divider|divider|StageOut[33]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~84_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~84_combout\);

-- Location: LCCOMB_X24_Y12_N14
\Div2|auto_generated|divider|divider|StageOut[33]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~85_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~85_combout\);

-- Location: LCCOMB_X24_Y12_N30
\Div2|auto_generated|divider|divider|StageOut[32]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~86_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~86_combout\);

-- Location: LCCOMB_X24_Y12_N16
\Div2|auto_generated|divider|divider|StageOut[32]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~87_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~87_combout\);

-- Location: LCCOMB_X23_Y12_N14
\Div2|auto_generated|divider|divider|StageOut[31]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[31]~88_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[31]~88_combout\);

-- Location: LCCOMB_X24_Y12_N18
\Div2|auto_generated|divider|divider|StageOut[31]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[31]~89_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[31]~89_combout\);

-- Location: LCCOMB_X23_Y12_N16
\Div2|auto_generated|divider|divider|StageOut[30]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~90_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~90_combout\);

-- Location: LCCOMB_X23_Y12_N0
\Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X23_Y12_N18
\Div2|auto_generated|divider|divider|StageOut[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~91_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~91_combout\);

-- Location: LCCOMB_X24_Y12_N4
\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[30]~90_combout\) # (\Div2|auto_generated|divider|divider|StageOut[30]~91_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[30]~90_combout\) # (\Div2|auto_generated|divider|divider|StageOut[30]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[30]~90_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[30]~91_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X24_Y12_N6
\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[31]~88_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[31]~89_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[31]~88_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[31]~89_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[31]~88_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[31]~89_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[31]~88_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[31]~89_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X24_Y12_N8
\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[32]~86_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[32]~87_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[32]~86_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[32]~87_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[32]~86_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[32]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[32]~86_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[32]~87_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X24_Y12_N10
\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[33]~84_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[33]~85_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[33]~84_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[33]~85_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y12_N12
\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y12_N2
\Div2|auto_generated|divider|divider|StageOut[38]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[38]~132_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[38]~132_combout\);

-- Location: LCCOMB_X23_Y12_N20
\Div2|auto_generated|divider|divider|StageOut[38]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[38]~92_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[38]~92_combout\);

-- Location: LCCOMB_X23_Y12_N10
\Div2|auto_generated|divider|divider|StageOut[37]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[37]~133_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[37]~133_combout\);

-- Location: LCCOMB_X23_Y12_N2
\Div2|auto_generated|divider|divider|StageOut[37]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[37]~93_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[37]~93_combout\);

-- Location: LCCOMB_X23_Y12_N12
\Div2|auto_generated|divider|divider|StageOut[36]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[36]~94_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[36]~94_combout\);

-- Location: LCCOMB_X23_Y12_N8
\Div2|auto_generated|divider|divider|StageOut[36]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[36]~134_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[36]~134_combout\);

-- Location: LCCOMB_X22_Y12_N16
\Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X22_Y12_N2
\Div2|auto_generated|divider|divider|StageOut[35]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[35]~96_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ & !\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[35]~96_combout\);

-- Location: LCCOMB_X22_Y12_N22
\Div2|auto_generated|divider|divider|StageOut[35]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[35]~95_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[35]~95_combout\);

-- Location: LCCOMB_X23_Y12_N22
\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[35]~96_combout\) # (\Div2|auto_generated|divider|divider|StageOut[35]~95_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[35]~96_combout\) # (\Div2|auto_generated|divider|divider|StageOut[35]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[35]~96_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[35]~95_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X23_Y12_N24
\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[36]~94_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[36]~134_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[36]~94_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[36]~134_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[36]~94_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[36]~134_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[36]~94_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[36]~134_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X23_Y12_N26
\Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[37]~93_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[37]~93_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[37]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[37]~133_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[37]~93_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X23_Y12_N28
\Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[38]~132_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[38]~92_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[38]~132_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[38]~92_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y12_N30
\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y12_N24
\Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X22_Y12_N26
\Div2|auto_generated|divider|divider|StageOut[40]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[40]~101_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X21_Y12_N20
\Div2|auto_generated|divider|divider|StageOut[40]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[40]~100_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[40]~100_combout\);

-- Location: LCCOMB_X22_Y12_N4
\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[40]~101_combout\) # (\Div2|auto_generated|divider|divider|StageOut[40]~100_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[40]~101_combout\) # (\Div2|auto_generated|divider|divider|StageOut[40]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[40]~100_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X23_Y12_N6
\Div2|auto_generated|divider|divider|StageOut[43]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[43]~122_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[37]~133_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[43]~122_combout\);

-- Location: LCCOMB_X22_Y12_N20
\Div2|auto_generated|divider|divider|StageOut[43]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[43]~97_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[43]~97_combout\);

-- Location: LCCOMB_X23_Y12_N4
\Div2|auto_generated|divider|divider|StageOut[42]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[42]~123_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[36]~134_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[36]~134_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[42]~123_combout\);

-- Location: LCCOMB_X22_Y12_N18
\Div2|auto_generated|divider|divider|StageOut[42]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[42]~98_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[42]~98_combout\);

-- Location: LCCOMB_X22_Y12_N24
\Div2|auto_generated|divider|divider|StageOut[41]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[41]~99_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[41]~99_combout\);

-- Location: LCCOMB_X22_Y12_N14
\Div2|auto_generated|divider|divider|StageOut[41]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[41]~135_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[41]~135_combout\);

-- Location: LCCOMB_X22_Y12_N6
\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[41]~99_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[41]~135_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[41]~99_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[41]~135_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[41]~99_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[41]~135_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[41]~99_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[41]~135_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X22_Y12_N8
\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[42]~123_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[42]~98_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[42]~123_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[42]~98_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[42]~123_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[42]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[42]~123_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[42]~98_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X22_Y12_N10
\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[43]~122_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[43]~97_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[43]~122_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[43]~97_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y12_N12
\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y12_N28
\Div2|auto_generated|divider|divider|StageOut[46]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[46]~136_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[46]~136_combout\);

-- Location: LCCOMB_X22_Y12_N30
\Div2|auto_generated|divider|divider|StageOut[48]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[48]~124_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[42]~123_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[42]~123_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[48]~124_combout\);

-- Location: LCCOMB_X22_Y12_N28
\Div2|auto_generated|divider|divider|StageOut[48]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[48]~102_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[48]~102_combout\);

-- Location: LCCOMB_X21_Y12_N30
\Div2|auto_generated|divider|divider|StageOut[47]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[47]~103_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[47]~103_combout\);

-- Location: LCCOMB_X22_Y12_N0
\Div2|auto_generated|divider|divider|StageOut[47]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[47]~125_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[41]~135_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[41]~135_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[47]~125_combout\);

-- Location: LCCOMB_X21_Y12_N22
\Div2|auto_generated|divider|divider|StageOut[46]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[46]~104_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[46]~104_combout\);

-- Location: LCCOMB_X21_Y12_N18
\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X21_Y12_N6
\Div2|auto_generated|divider|divider|StageOut[45]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[45]~106_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[45]~106_combout\);

-- Location: LCCOMB_X21_Y12_N0
\Div2|auto_generated|divider|divider|StageOut[45]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[45]~105_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[45]~105_combout\);

-- Location: LCCOMB_X21_Y12_N8
\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[45]~106_combout\) # (\Div2|auto_generated|divider|divider|StageOut[45]~105_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[45]~106_combout\) # (\Div2|auto_generated|divider|divider|StageOut[45]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[45]~106_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[45]~105_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X21_Y12_N10
\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[46]~104_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[46]~136_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[46]~104_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[46]~136_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[46]~104_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[46]~136_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[46]~104_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[46]~136_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X21_Y12_N12
\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[47]~103_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[47]~125_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[47]~103_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[47]~125_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[47]~103_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[47]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[47]~103_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[47]~125_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X21_Y12_N14
\Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[48]~124_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[48]~102_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[48]~124_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[48]~102_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y12_N16
\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y12_N2
\Div2|auto_generated|divider|divider|StageOut[52]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[52]~127_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[46]~136_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[46]~136_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[52]~127_combout\);

-- Location: LCCOMB_X22_Y16_N18
\Div2|auto_generated|divider|divider|StageOut[52]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[52]~108_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[52]~108_combout\);

-- Location: LCCOMB_X21_Y12_N26
\Div2|auto_generated|divider|divider|StageOut[51]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[51]~137_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[51]~137_combout\);

-- Location: LCCOMB_X22_Y16_N16
\Div2|auto_generated|divider|divider|StageOut[51]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[51]~109_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[51]~109_combout\);

-- Location: LCCOMB_X22_Y16_N26
\Div2|auto_generated|divider|divider|StageOut[50]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[50]~110_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[50]~110_combout\);

-- Location: LCCOMB_X22_Y16_N22
\Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X22_Y16_N24
\Div2|auto_generated|divider|divider|StageOut[50]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[50]~111_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[50]~111_combout\);

-- Location: LCCOMB_X22_Y16_N0
\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[50]~110_combout\) # (\Div2|auto_generated|divider|divider|StageOut[50]~111_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[50]~110_combout\) # (\Div2|auto_generated|divider|divider|StageOut[50]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[50]~110_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[50]~111_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X22_Y16_N2
\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[51]~137_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[51]~109_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[51]~137_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[51]~109_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[51]~137_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[51]~109_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[51]~137_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[51]~109_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X22_Y16_N4
\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[52]~108_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[52]~108_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[52]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[52]~127_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[52]~108_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X21_Y12_N4
\Div2|auto_generated|divider|divider|StageOut[53]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[53]~126_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[47]~125_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[47]~125_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[53]~126_combout\);

-- Location: LCCOMB_X22_Y16_N20
\Div2|auto_generated|divider|divider|StageOut[53]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[53]~107_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[53]~107_combout\);

-- Location: LCCOMB_X22_Y16_N6
\Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[53]~126_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[53]~107_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[53]~126_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[53]~107_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y16_N8
\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y16_N30
\Div2|auto_generated|divider|divider|StageOut[58]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[58]~112_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[58]~112_combout\);

-- Location: LCCOMB_X22_Y16_N12
\Div2|auto_generated|divider|divider|StageOut[58]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[58]~128_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[52]~127_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[58]~128_combout\);

-- Location: LCCOMB_X22_Y15_N10
\Div2|auto_generated|divider|divider|StageOut[57]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[57]~113_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[57]~113_combout\);

-- Location: LCCOMB_X22_Y16_N14
\Div2|auto_generated|divider|divider|StageOut[57]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[57]~129_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[51]~137_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[51]~137_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[57]~129_combout\);

-- Location: LCCOMB_X22_Y16_N28
\Div2|auto_generated|divider|divider|StageOut[56]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[56]~138_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[56]~138_combout\);

-- Location: LCCOMB_X22_Y15_N8
\Div2|auto_generated|divider|divider|StageOut[56]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[56]~114_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[56]~114_combout\);

-- Location: LCCOMB_X22_Y15_N30
\Div2|auto_generated|divider|divider|StageOut[55]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[55]~115_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[55]~115_combout\);

-- Location: LCCOMB_X22_Y15_N0
\Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X22_Y15_N4
\Div2|auto_generated|divider|divider|StageOut[55]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[55]~116_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[55]~116_combout\);

-- Location: LCCOMB_X22_Y15_N14
\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[55]~115_combout\) # (\Div2|auto_generated|divider|divider|StageOut[55]~116_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[55]~115_combout\) # (\Div2|auto_generated|divider|divider|StageOut[55]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[55]~115_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[55]~116_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X22_Y15_N16
\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[56]~138_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[56]~114_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[56]~138_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[56]~114_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[56]~138_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[56]~114_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[56]~138_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[56]~114_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X22_Y15_N18
\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[57]~129_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[57]~129_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[57]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[57]~113_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[57]~129_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X22_Y15_N20
\Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[58]~112_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[58]~128_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[58]~112_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[58]~128_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y15_N22
\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y15_N12
\Div2|auto_generated|divider|divider|StageOut[63]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[63]~130_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[57]~129_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[57]~129_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[63]~130_combout\);

-- Location: LCCOMB_X22_Y15_N6
\Div2|auto_generated|divider|divider|StageOut[63]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[63]~117_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[63]~117_combout\);

-- Location: LCCOMB_X22_Y15_N26
\Div2|auto_generated|divider|divider|StageOut[62]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[62]~131_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[56]~138_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[56]~138_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[62]~131_combout\);

-- Location: LCCOMB_X22_Y15_N24
\Div2|auto_generated|divider|divider|StageOut[62]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[62]~118_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[62]~118_combout\);

-- Location: LCCOMB_X23_Y15_N30
\Div2|auto_generated|divider|divider|StageOut[61]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[61]~119_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[61]~119_combout\);

-- Location: LCCOMB_X22_Y15_N28
\Div2|auto_generated|divider|divider|StageOut[61]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[61]~139_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[61]~139_combout\);

-- Location: LCCOMB_X23_Y15_N12
\Div2|auto_generated|divider|divider|StageOut[60]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[60]~120_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X23_Y15_N24
\Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X24_Y15_N22
\Div2|auto_generated|divider|divider|StageOut[60]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[60]~121_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[60]~121_combout\);

-- Location: LCCOMB_X23_Y15_N14
\Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[60]~120_combout\) # (\Div2|auto_generated|divider|divider|StageOut[60]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[60]~121_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X23_Y15_N16
\Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[61]~119_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[61]~139_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[61]~119_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[61]~139_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X23_Y15_N18
\Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[62]~131_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[62]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[62]~131_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[62]~118_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X23_Y15_N20
\Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[63]~130_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[63]~117_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[63]~130_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[63]~117_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y15_N22
\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y17_N2
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = !\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X29_Y16_N2
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X29_Y16_N4
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X29_Y16_N6
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X29_Y16_N8
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X29_Y16_N10
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ $ (GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X29_Y16_N12
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X29_Y16_N14
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ $ (GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X29_Y16_N16
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X29_Y16_N18
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ $ (GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X29_Y16_N20
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X26_Y16_N18
\Mod2|auto_generated|divider|divider|StageOut[135]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\);

-- Location: LCCOMB_X26_Y16_N16
\Mod2|auto_generated|divider|divider|StageOut[134]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\);

-- Location: LCCOMB_X29_Y16_N24
\Mod2|auto_generated|divider|divider|StageOut[133]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\);

-- Location: LCCOMB_X28_Y12_N24
\Mod2|auto_generated|divider|divider|StageOut[132]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\);

-- Location: LCCOMB_X29_Y16_N30
\Mod2|auto_generated|divider|divider|StageOut[131]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\);

-- Location: LCCOMB_X28_Y16_N26
\Mod2|auto_generated|divider|divider|StageOut[130]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\);

-- Location: LCCOMB_X28_Y16_N24
\Mod2|auto_generated|divider|divider|StageOut[129]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\);

-- Location: LCCOMB_X29_Y16_N28
\Mod2|auto_generated|divider|divider|StageOut[129]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\);

-- Location: LCCOMB_X28_Y16_N22
\Mod2|auto_generated|divider|divider|StageOut[128]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\);

-- Location: LCCOMB_X26_Y16_N10
\Mod2|auto_generated|divider|divider|StageOut[128]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\);

-- Location: LCCOMB_X28_Y16_N28
\Mod2|auto_generated|divider|divider|StageOut[127]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\);

-- Location: LCCOMB_X29_Y16_N22
\Mod2|auto_generated|divider|divider|StageOut[127]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\);

-- Location: LCCOMB_X26_Y16_N0
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X26_Y16_N26
\Mod2|auto_generated|divider|divider|StageOut[126]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\);

-- Location: LCCOMB_X26_Y16_N20
\Mod2|auto_generated|divider|divider|StageOut[126]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\);

-- Location: LCCOMB_X28_Y16_N0
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X28_Y16_N2
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X28_Y16_N4
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X28_Y16_N6
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X28_Y16_N8
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\ & ((GND) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ $ (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X28_Y16_N10
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & VCC)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X28_Y16_N12
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\ & ((GND) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ $ (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X28_Y16_N14
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & VCC)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X28_Y16_N16
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\ & ((GND) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ $ (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X28_Y16_N18
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & VCC)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X28_Y16_N20
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X26_Y16_N4
\Mod2|auto_generated|divider|divider|StageOut[150]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[150]~159_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[150]~159_combout\);

-- Location: LCCOMB_X28_Y14_N0
\Mod2|auto_generated|divider|divider|StageOut[150]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\);

-- Location: LCCOMB_X28_Y12_N22
\Mod2|auto_generated|divider|divider|StageOut[149]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\);

-- Location: LCCOMB_X26_Y16_N30
\Mod2|auto_generated|divider|divider|StageOut[149]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[149]~160_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[149]~160_combout\);

-- Location: LCCOMB_X29_Y15_N20
\Mod2|auto_generated|divider|divider|StageOut[148]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\);

-- Location: LCCOMB_X29_Y15_N10
\Mod2|auto_generated|divider|divider|StageOut[148]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[148]~161_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[148]~161_combout\);

-- Location: LCCOMB_X28_Y12_N4
\Mod2|auto_generated|divider|divider|StageOut[147]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[147]~162_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[147]~162_combout\);

-- Location: LCCOMB_X28_Y12_N12
\Mod2|auto_generated|divider|divider|StageOut[147]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\);

-- Location: LCCOMB_X29_Y15_N4
\Mod2|auto_generated|divider|divider|StageOut[146]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[146]~163_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[146]~163_combout\);

-- Location: LCCOMB_X29_Y15_N26
\Mod2|auto_generated|divider|divider|StageOut[146]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\);

-- Location: LCCOMB_X28_Y16_N30
\Mod2|auto_generated|divider|divider|StageOut[145]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\);

-- Location: LCCOMB_X28_Y12_N18
\Mod2|auto_generated|divider|divider|StageOut[145]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\);

-- Location: LCCOMB_X29_Y16_N0
\Mod2|auto_generated|divider|divider|StageOut[144]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[144]~186_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[144]~186_combout\);

-- Location: LCCOMB_X28_Y15_N28
\Mod2|auto_generated|divider|divider|StageOut[144]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\);

-- Location: LCCOMB_X28_Y15_N26
\Mod2|auto_generated|divider|divider|StageOut[143]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\);

-- Location: LCCOMB_X29_Y16_N26
\Mod2|auto_generated|divider|divider|StageOut[143]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\);

-- Location: LCCOMB_X29_Y15_N2
\Mod2|auto_generated|divider|divider|StageOut[142]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\);

-- Location: LCCOMB_X29_Y15_N12
\Mod2|auto_generated|divider|divider|StageOut[142]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\);

-- Location: LCCOMB_X26_Y16_N12
\Mod2|auto_generated|divider|divider|StageOut[141]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[141]~189_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[141]~189_combout\);

-- Location: LCCOMB_X28_Y15_N0
\Mod2|auto_generated|divider|divider|StageOut[141]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\);

-- Location: LCCOMB_X29_Y15_N6
\Mod2|auto_generated|divider|divider|StageOut[140]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\);

-- Location: LCCOMB_X29_Y13_N20
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X29_Y13_N8
\Mod2|auto_generated|divider|divider|StageOut[140]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\);

-- Location: LCCOMB_X28_Y15_N2
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X28_Y15_N4
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[141]~189_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[141]~189_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[141]~189_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[141]~189_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X28_Y15_N6
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X28_Y15_N8
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X28_Y15_N10
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[144]~186_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[144]~186_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[144]~186_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[144]~186_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X28_Y15_N12
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X28_Y15_N14
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[146]~163_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[146]~163_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[146]~163_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[146]~163_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X28_Y15_N16
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[147]~162_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[147]~162_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[147]~162_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[147]~162_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X28_Y15_N18
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[148]~161_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[148]~161_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[148]~161_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[148]~161_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X28_Y15_N20
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[149]~160_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[149]~160_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[149]~160_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[149]~160_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X28_Y15_N22
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod2|auto_generated|divider|divider|StageOut[150]~159_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod2|auto_generated|divider|divider|StageOut[150]~159_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[150]~159_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[150]~159_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X28_Y15_N24
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X28_Y14_N4
\Mod2|auto_generated|divider|divider|StageOut[165]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[165]~165_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[150]~159_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[150]~159_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[165]~165_combout\);

-- Location: LCCOMB_X28_Y14_N10
\Mod2|auto_generated|divider|divider|StageOut[165]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\);

-- Location: LCCOMB_X28_Y12_N14
\Mod2|auto_generated|divider|divider|StageOut[164]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[164]~166_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[149]~160_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[149]~160_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[164]~166_combout\);

-- Location: LCCOMB_X28_Y14_N24
\Mod2|auto_generated|divider|divider|StageOut[164]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\);

-- Location: LCCOMB_X29_Y15_N30
\Mod2|auto_generated|divider|divider|StageOut[163]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[163]~167_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[148]~161_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[148]~161_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[163]~167_combout\);

-- Location: LCCOMB_X29_Y15_N8
\Mod2|auto_generated|divider|divider|StageOut[163]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\);

-- Location: LCCOMB_X28_Y12_N28
\Mod2|auto_generated|divider|divider|StageOut[162]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[162]~168_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[147]~162_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[147]~162_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[162]~168_combout\);

-- Location: LCCOMB_X28_Y12_N8
\Mod2|auto_generated|divider|divider|StageOut[162]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\);

-- Location: LCCOMB_X29_Y15_N22
\Mod2|auto_generated|divider|divider|StageOut[161]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\);

-- Location: LCCOMB_X29_Y15_N0
\Mod2|auto_generated|divider|divider|StageOut[161]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[161]~169_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[146]~163_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[146]~163_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[161]~169_combout\);

-- Location: LCCOMB_X28_Y12_N6
\Mod2|auto_generated|divider|divider|StageOut[160]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[160]~170_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[160]~170_combout\);

-- Location: LCCOMB_X28_Y12_N26
\Mod2|auto_generated|divider|divider|StageOut[160]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\);

-- Location: LCCOMB_X28_Y14_N26
\Mod2|auto_generated|divider|divider|StageOut[159]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\);

-- Location: LCCOMB_X28_Y14_N18
\Mod2|auto_generated|divider|divider|StageOut[159]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[159]~171_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[144]~186_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[144]~186_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[159]~171_combout\);

-- Location: LCCOMB_X28_Y14_N12
\Mod2|auto_generated|divider|divider|StageOut[158]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[158]~172_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[158]~172_combout\);

-- Location: LCCOMB_X28_Y14_N16
\Mod2|auto_generated|divider|divider|StageOut[158]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\);

-- Location: LCCOMB_X29_Y15_N14
\Mod2|auto_generated|divider|divider|StageOut[157]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[157]~173_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[157]~173_combout\);

-- Location: LCCOMB_X29_Y15_N24
\Mod2|auto_generated|divider|divider|StageOut[157]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\);

-- Location: LCCOMB_X28_Y14_N2
\Mod2|auto_generated|divider|divider|StageOut[156]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\);

-- Location: LCCOMB_X28_Y15_N30
\Mod2|auto_generated|divider|divider|StageOut[156]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[156]~174_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[141]~189_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[141]~189_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[156]~174_combout\);

-- Location: LCCOMB_X29_Y13_N0
\Mod2|auto_generated|divider|divider|StageOut[155]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[155]~190_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[155]~190_combout\);

-- Location: LCCOMB_X29_Y14_N0
\Mod2|auto_generated|divider|divider|StageOut[155]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\);

-- Location: LCCOMB_X28_Y14_N28
\Mod2|auto_generated|divider|divider|StageOut[154]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\);

-- Location: LCCOMB_X29_Y13_N26
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X29_Y14_N2
\Mod2|auto_generated|divider|divider|StageOut[154]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\);

-- Location: LCCOMB_X29_Y14_N4
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X29_Y14_N6
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[155]~190_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[155]~190_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[155]~190_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[155]~190_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X29_Y14_N8
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[156]~174_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[156]~174_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[156]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[156]~174_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X29_Y14_N10
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[157]~173_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[157]~173_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[157]~173_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[157]~173_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X29_Y14_N12
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[158]~172_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[158]~172_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[158]~172_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[158]~172_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X29_Y14_N14
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[159]~171_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[159]~171_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[159]~171_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[159]~171_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X29_Y14_N16
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[160]~170_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[160]~170_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[160]~170_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[160]~170_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X29_Y14_N18
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[161]~169_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[161]~169_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[161]~169_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[161]~169_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X29_Y14_N20
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod2|auto_generated|divider|divider|StageOut[162]~168_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod2|auto_generated|divider|divider|StageOut[162]~168_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[162]~168_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[162]~168_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X29_Y14_N22
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod2|auto_generated|divider|divider|StageOut[163]~167_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod2|auto_generated|divider|divider|StageOut[163]~167_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[163]~167_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[163]~167_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X29_Y14_N24
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod2|auto_generated|divider|divider|StageOut[164]~166_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod2|auto_generated|divider|divider|StageOut[164]~166_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[164]~166_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[164]~166_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X29_Y14_N26
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[165]~165_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[165]~165_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[165]~165_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[165]~165_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X29_Y14_N28
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X28_Y14_N6
\Mod2|auto_generated|divider|divider|StageOut[180]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[180]~175_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[165]~165_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[165]~165_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[180]~175_combout\);

-- Location: LCCOMB_X29_Y13_N10
\Mod2|auto_generated|divider|divider|StageOut[180]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[180]~141_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[180]~141_combout\);

-- Location: LCCOMB_X29_Y13_N4
\Mod2|auto_generated|divider|divider|StageOut[179]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[179]~142_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[179]~142_combout\);

-- Location: LCCOMB_X29_Y13_N14
\Mod2|auto_generated|divider|divider|StageOut[179]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[179]~176_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[164]~166_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[164]~166_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[179]~176_combout\);

-- Location: LCCOMB_X28_Y14_N14
\Mod2|auto_generated|divider|divider|StageOut[178]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[178]~143_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[178]~143_combout\);

-- Location: LCCOMB_X29_Y15_N28
\Mod2|auto_generated|divider|divider|StageOut[178]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[178]~177_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[163]~167_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[163]~167_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[178]~177_combout\);

-- Location: LCCOMB_X29_Y13_N18
\Mod2|auto_generated|divider|divider|StageOut[177]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[177]~144_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[177]~144_combout\);

-- Location: LCCOMB_X28_Y12_N0
\Mod2|auto_generated|divider|divider|StageOut[177]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[177]~178_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[162]~168_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[162]~168_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[177]~178_combout\);

-- Location: LCCOMB_X29_Y15_N18
\Mod2|auto_generated|divider|divider|StageOut[176]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[176]~179_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[161]~169_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[161]~169_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[176]~179_combout\);

-- Location: LCCOMB_X29_Y14_N30
\Mod2|auto_generated|divider|divider|StageOut[176]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[176]~145_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[176]~145_combout\);

-- Location: LCCOMB_X28_Y12_N10
\Mod2|auto_generated|divider|divider|StageOut[175]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[175]~180_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[160]~170_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[160]~170_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[175]~180_combout\);

-- Location: LCCOMB_X29_Y13_N16
\Mod2|auto_generated|divider|divider|StageOut[175]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[175]~146_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[175]~146_combout\);

-- Location: LCCOMB_X28_Y14_N20
\Mod2|auto_generated|divider|divider|StageOut[174]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[174]~147_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[174]~147_combout\);

-- Location: LCCOMB_X28_Y14_N8
\Mod2|auto_generated|divider|divider|StageOut[174]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[174]~181_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[159]~171_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[159]~171_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[174]~181_combout\);

-- Location: LCCOMB_X28_Y14_N30
\Mod2|auto_generated|divider|divider|StageOut[173]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[173]~182_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[158]~172_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[158]~172_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[173]~182_combout\);

-- Location: LCCOMB_X28_Y14_N22
\Mod2|auto_generated|divider|divider|StageOut[173]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[173]~148_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[173]~148_combout\);

-- Location: LCCOMB_X29_Y13_N6
\Mod2|auto_generated|divider|divider|StageOut[172]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[172]~149_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[172]~149_combout\);

-- Location: LCCOMB_X29_Y15_N16
\Mod2|auto_generated|divider|divider|StageOut[172]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[172]~183_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[157]~173_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[157]~173_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[172]~183_combout\);

-- Location: LCCOMB_X29_Y13_N28
\Mod2|auto_generated|divider|divider|StageOut[171]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[171]~184_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[156]~174_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[156]~174_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[171]~184_combout\);

-- Location: LCCOMB_X29_Y13_N24
\Mod2|auto_generated|divider|divider|StageOut[171]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[171]~150_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[171]~150_combout\);

-- Location: LCCOMB_X29_Y13_N30
\Mod2|auto_generated|divider|divider|StageOut[170]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[170]~151_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[170]~151_combout\);

-- Location: LCCOMB_X29_Y13_N22
\Mod2|auto_generated|divider|divider|StageOut[170]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[170]~185_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[155]~190_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[155]~190_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[170]~185_combout\);

-- Location: LCCOMB_X29_Y13_N2
\Mod2|auto_generated|divider|divider|StageOut[169]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[169]~191_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[169]~191_combout\);

-- Location: LCCOMB_X29_Y13_N12
\Mod2|auto_generated|divider|divider|StageOut[169]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[169]~152_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[169]~152_combout\);

-- Location: LCCOMB_X26_Y13_N0
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X26_Y13_N20
\Mod2|auto_generated|divider|divider|StageOut[168]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[168]~154_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[168]~154_combout\);

-- Location: LCCOMB_X26_Y13_N6
\Mod2|auto_generated|divider|divider|StageOut[168]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[168]~153_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[168]~153_combout\);

-- Location: LCCOMB_X28_Y13_N2
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[168]~154_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[168]~153_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[168]~154_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[168]~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[168]~154_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[168]~153_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X28_Y13_N4
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[169]~191_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[169]~152_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\Mod2|auto_generated|divider|divider|StageOut[169]~191_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[169]~152_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[169]~191_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[169]~152_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[169]~191_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[169]~152_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X28_Y13_N6
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[170]~151_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~185_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\Mod2|auto_generated|divider|divider|StageOut[170]~151_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~185_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\Mod2|auto_generated|divider|divider|StageOut[170]~151_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[170]~151_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[170]~185_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X28_Y13_N8
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[171]~184_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[171]~150_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[171]~184_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[171]~150_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X28_Y13_N10
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[172]~149_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[172]~183_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[172]~149_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[172]~183_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X28_Y13_N12
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[173]~182_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[173]~148_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[173]~182_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[173]~148_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\);

-- Location: LCCOMB_X28_Y13_N14
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[174]~147_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[174]~181_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[174]~147_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[174]~181_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\);

-- Location: LCCOMB_X28_Y13_N16
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[175]~180_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[175]~146_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[175]~180_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[175]~146_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\);

-- Location: LCCOMB_X28_Y13_N18
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[176]~179_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[176]~145_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[176]~179_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[176]~145_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\);

-- Location: LCCOMB_X28_Y13_N20
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[177]~144_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[177]~178_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[177]~144_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[177]~178_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\);

-- Location: LCCOMB_X28_Y13_N22
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[178]~143_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[178]~177_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[178]~143_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[178]~177_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\);

-- Location: LCCOMB_X28_Y13_N24
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[179]~142_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[179]~176_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[179]~142_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[179]~176_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\);

-- Location: LCCOMB_X28_Y13_N26
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[180]~175_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[180]~141_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[180]~175_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[180]~141_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\);

-- Location: LCCOMB_X28_Y13_N28
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X19_Y17_N16
\Mod2|auto_generated|divider|divider|StageOut[182]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[182]~155_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[182]~155_combout\);

-- Location: FF_X19_Y17_N17
\display_bcd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mod2|auto_generated|divider|divider|StageOut[182]~155_combout\,
	asdata => number_buffer(8),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(8));

-- Location: LCCOMB_X22_Y14_N22
\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (GND)
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X22_Y14_N24
\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC))
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X22_Y14_N26
\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND)))
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X22_Y14_N28
\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y14_N30
\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y14_N18
\Div3|auto_generated|divider|divider|StageOut[48]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[48]~49_combout\ = (\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[48]~49_combout\);

-- Location: LCCOMB_X22_Y14_N4
\Div3|auto_generated|divider|divider|StageOut[48]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[48]~48_combout\ = (\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[48]~48_combout\);

-- Location: LCCOMB_X23_Y14_N6
\Div3|auto_generated|divider|divider|StageOut[47]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[47]~50_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[47]~50_combout\);

-- Location: LCCOMB_X22_Y14_N0
\Div3|auto_generated|divider|divider|StageOut[47]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[47]~51_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[47]~51_combout\);

-- Location: LCCOMB_X22_Y14_N20
\Div3|auto_generated|divider|divider|StageOut[46]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[46]~52_combout\ = (\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[46]~52_combout\);

-- Location: LCCOMB_X22_Y14_N2
\Div3|auto_generated|divider|divider|StageOut[46]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[46]~53_combout\ = (\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[46]~53_combout\);

-- Location: LCCOMB_X23_Y14_N20
\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X23_Y14_N2
\Div3|auto_generated|divider|divider|StageOut[45]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[45]~55_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[45]~55_combout\);

-- Location: LCCOMB_X23_Y14_N0
\Div3|auto_generated|divider|divider|StageOut[45]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[45]~54_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[45]~54_combout\);

-- Location: LCCOMB_X22_Y14_N6
\Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[45]~55_combout\) # (\Div3|auto_generated|divider|divider|StageOut[45]~54_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[45]~55_combout\) # (\Div3|auto_generated|divider|divider|StageOut[45]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[45]~55_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[45]~54_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X22_Y14_N8
\Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[46]~52_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[46]~53_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[46]~52_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[46]~53_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[46]~52_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[46]~53_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[46]~52_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[46]~53_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X22_Y14_N10
\Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[47]~50_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[47]~51_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[47]~50_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[47]~51_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[47]~50_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[47]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[47]~50_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[47]~51_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X22_Y14_N12
\Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[48]~49_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[48]~48_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[48]~49_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[48]~48_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y14_N14
\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y14_N12
\Div3|auto_generated|divider|divider|StageOut[53]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[53]~75_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[53]~75_combout\);

-- Location: LCCOMB_X23_Y14_N8
\Div3|auto_generated|divider|divider|StageOut[53]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[53]~56_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[53]~56_combout\);

-- Location: LCCOMB_X22_Y14_N16
\Div3|auto_generated|divider|divider|StageOut[52]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[52]~76_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))) # (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[52]~76_combout\);

-- Location: LCCOMB_X23_Y14_N18
\Div3|auto_generated|divider|divider|StageOut[52]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[52]~57_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[52]~57_combout\);

-- Location: LCCOMB_X24_Y14_N2
\Div3|auto_generated|divider|divider|StageOut[51]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[51]~77_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[51]~77_combout\);

-- Location: LCCOMB_X23_Y14_N16
\Div3|auto_generated|divider|divider|StageOut[51]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[51]~58_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[51]~58_combout\);

-- Location: LCCOMB_X24_Y14_N6
\Div3|auto_generated|divider|divider|StageOut[50]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[50]~59_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[50]~59_combout\);

-- Location: LCCOMB_X24_Y14_N20
\Div3|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X24_Y14_N8
\Div3|auto_generated|divider|divider|StageOut[50]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[50]~60_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[50]~60_combout\);

-- Location: LCCOMB_X23_Y14_N22
\Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[50]~59_combout\) # (\Div3|auto_generated|divider|divider|StageOut[50]~60_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[50]~59_combout\) # (\Div3|auto_generated|divider|divider|StageOut[50]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[50]~59_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[50]~60_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X23_Y14_N24
\Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[51]~77_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[51]~58_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[51]~77_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[51]~58_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[51]~77_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[51]~58_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[51]~77_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[51]~58_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X23_Y14_N26
\Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[52]~76_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[52]~57_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[52]~76_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[52]~57_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[52]~76_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[52]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[52]~76_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[52]~57_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X23_Y14_N28
\Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[53]~75_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[53]~56_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[53]~75_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[53]~56_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y14_N30
\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y14_N14
\Div3|auto_generated|divider|divider|StageOut[57]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[57]~72_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[51]~77_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[51]~77_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X24_Y14_N14
\Div3|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[57]~62_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X24_Y14_N12
\Div3|auto_generated|divider|divider|StageOut[56]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[56]~63_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[56]~63_combout\);

-- Location: LCCOMB_X24_Y14_N4
\Div3|auto_generated|divider|divider|StageOut[56]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[56]~78_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[56]~78_combout\);

-- Location: LCCOMB_X25_Y14_N20
\Div3|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X24_Y14_N10
\Div3|auto_generated|divider|divider|StageOut[55]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[55]~65_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ & !\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[55]~65_combout\);

-- Location: LCCOMB_X25_Y14_N28
\Div3|auto_generated|divider|divider|StageOut[55]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[55]~64_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[55]~64_combout\);

-- Location: LCCOMB_X24_Y14_N22
\Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[55]~65_combout\) # (\Div3|auto_generated|divider|divider|StageOut[55]~64_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[55]~65_combout\) # (\Div3|auto_generated|divider|divider|StageOut[55]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[55]~65_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[55]~64_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X24_Y14_N24
\Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[56]~63_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[56]~78_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[56]~63_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[56]~78_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[56]~63_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[56]~78_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[56]~63_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[56]~78_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X24_Y14_N26
\Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[57]~62_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[57]~62_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[57]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X23_Y14_N10
\Div3|auto_generated|divider|divider|StageOut[58]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[58]~61_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[58]~61_combout\);

-- Location: LCCOMB_X23_Y14_N4
\Div3|auto_generated|divider|divider|StageOut[58]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[58]~71_combout\ = (\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[52]~76_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[52]~76_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[58]~71_combout\);

-- Location: LCCOMB_X24_Y14_N28
\Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[58]~61_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[58]~71_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[58]~71_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y14_N30
\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y14_N16
\Div3|auto_generated|divider|divider|StageOut[63]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[63]~66_combout\ = (\Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[63]~66_combout\);

-- Location: LCCOMB_X24_Y14_N18
\Div3|auto_generated|divider|divider|StageOut[63]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[63]~73_combout\ = (\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[63]~73_combout\);

-- Location: LCCOMB_X24_Y14_N0
\Div3|auto_generated|divider|divider|StageOut[62]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[62]~74_combout\ = (\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[56]~78_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[56]~78_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[62]~74_combout\);

-- Location: LCCOMB_X25_Y14_N2
\Div3|auto_generated|divider|divider|StageOut[62]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[62]~67_combout\ = (\Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[62]~67_combout\);

-- Location: LCCOMB_X25_Y14_N26
\Div3|auto_generated|divider|divider|StageOut[61]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[61]~79_combout\ = (\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[61]~79_combout\);

-- Location: LCCOMB_X25_Y14_N4
\Div3|auto_generated|divider|divider|StageOut[61]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[61]~68_combout\ = (\Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[61]~68_combout\);

-- Location: LCCOMB_X25_Y14_N6
\Div3|auto_generated|divider|divider|StageOut[60]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[60]~69_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[60]~69_combout\);

-- Location: LCCOMB_X25_Y14_N22
\Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X25_Y14_N24
\Div3|auto_generated|divider|divider|StageOut[60]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[60]~70_combout\ = (\Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ & !\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[60]~70_combout\);

-- Location: LCCOMB_X25_Y14_N8
\Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[60]~69_combout\) # (\Div3|auto_generated|divider|divider|StageOut[60]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[60]~69_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[60]~70_combout\,
	datad => VCC,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X25_Y14_N10
\Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[61]~79_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[61]~68_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[61]~79_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[61]~68_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X25_Y14_N12
\Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\Div3|auto_generated|divider|divider|StageOut[62]~74_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[62]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[62]~74_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[62]~67_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X25_Y14_N14
\Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[63]~66_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[63]~73_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[63]~66_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[63]~73_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X25_Y14_N16
\Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y17_N12
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = !\Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X24_Y13_N6
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (GND)
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY(!\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X24_Y13_N8
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & VCC))
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X24_Y13_N10
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & VCC)) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ $ (GND)))
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X24_Y13_N12
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X24_Y13_N14
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ $ (GND)
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X24_Y13_N16
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X24_Y13_N18
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ $ (GND)
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X24_Y13_N20
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X24_Y13_N22
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = \Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ $ (GND)
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X24_Y13_N24
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X24_Y13_N26
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ $ (GND)
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X24_Y13_N28
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY(!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X24_Y13_N30
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X23_Y13_N6
\Mod3|auto_generated|divider|divider|StageOut[180]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[180]~0_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[180]~0_combout\);

-- Location: LCCOMB_X23_Y13_N4
\Mod3|auto_generated|divider|divider|StageOut[179]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[179]~1_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[179]~1_combout\);

-- Location: LCCOMB_X24_Y13_N4
\Mod3|auto_generated|divider|divider|StageOut[178]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[178]~2_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[178]~2_combout\);

-- Location: LCCOMB_X23_Y13_N14
\Mod3|auto_generated|divider|divider|StageOut[177]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[177]~3_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[177]~3_combout\);

-- Location: LCCOMB_X23_Y13_N16
\Mod3|auto_generated|divider|divider|StageOut[176]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[176]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[176]~4_combout\);

-- Location: LCCOMB_X23_Y13_N30
\Mod3|auto_generated|divider|divider|StageOut[175]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[175]~5_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[175]~5_combout\);

-- Location: LCCOMB_X23_Y13_N12
\Mod3|auto_generated|divider|divider|StageOut[174]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[174]~6_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[174]~6_combout\);

-- Location: LCCOMB_X24_Y13_N2
\Mod3|auto_generated|divider|divider|StageOut[173]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[173]~7_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[173]~7_combout\);

-- Location: LCCOMB_X23_Y13_N26
\Mod3|auto_generated|divider|divider|StageOut[172]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[172]~8_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[172]~8_combout\);

-- Location: LCCOMB_X23_Y13_N10
\Mod3|auto_generated|divider|divider|StageOut[171]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[171]~10_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[171]~10_combout\);

-- Location: LCCOMB_X23_Y13_N8
\Mod3|auto_generated|divider|divider|StageOut[171]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[171]~9_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[171]~9_combout\);

-- Location: LCCOMB_X23_Y13_N22
\Mod3|auto_generated|divider|divider|StageOut[170]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[170]~12_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[170]~12_combout\);

-- Location: LCCOMB_X23_Y13_N28
\Mod3|auto_generated|divider|divider|StageOut[170]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[170]~11_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[170]~11_combout\);

-- Location: LCCOMB_X23_Y13_N2
\Mod3|auto_generated|divider|divider|StageOut[169]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[169]~14_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[169]~14_combout\);

-- Location: LCCOMB_X23_Y13_N0
\Mod3|auto_generated|divider|divider|StageOut[169]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[169]~13_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[169]~13_combout\);

-- Location: LCCOMB_X23_Y13_N20
\Mod3|auto_generated|divider|divider|StageOut[168]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[168]~15_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[168]~15_combout\);

-- Location: LCCOMB_X23_Y13_N24
\Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X23_Y13_N18
\Mod3|auto_generated|divider|divider|StageOut[168]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[168]~16_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[168]~16_combout\);

-- Location: LCCOMB_X22_Y13_N0
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[168]~15_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[168]~16_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[168]~15_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[168]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[168]~15_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[168]~16_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X22_Y13_N2
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[169]~14_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[169]~13_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\Mod3|auto_generated|divider|divider|StageOut[169]~14_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[169]~13_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[169]~14_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[169]~13_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[169]~14_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[169]~13_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X22_Y13_N4
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[170]~12_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[170]~11_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\Mod3|auto_generated|divider|divider|StageOut[170]~12_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[170]~11_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\Mod3|auto_generated|divider|divider|StageOut[170]~12_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[170]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[170]~12_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[170]~11_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X22_Y13_N6
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[171]~10_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[171]~9_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[171]~10_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[171]~9_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X22_Y13_N8
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[172]~8_combout\) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|StageOut[172]~8_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X22_Y13_N10
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[173]~7_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|StageOut[173]~7_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\);

-- Location: LCCOMB_X22_Y13_N12
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[174]~6_combout\) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|StageOut[174]~6_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\);

-- Location: LCCOMB_X22_Y13_N14
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[175]~5_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[175]~5_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\);

-- Location: LCCOMB_X22_Y13_N16
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[176]~4_combout\) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|StageOut[176]~4_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\);

-- Location: LCCOMB_X22_Y13_N18
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[177]~3_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|StageOut[177]~3_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\);

-- Location: LCCOMB_X22_Y13_N20
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[178]~2_combout\) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|StageOut[178]~2_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\);

-- Location: LCCOMB_X22_Y13_N22
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[179]~1_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[179]~1_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\);

-- Location: LCCOMB_X22_Y13_N24
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[180]~0_combout\) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[180]~0_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\);

-- Location: LCCOMB_X22_Y13_N26
\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X19_Y17_N26
\Mod3|auto_generated|divider|divider|StageOut[182]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[182]~17_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((!\Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[182]~17_combout\);

-- Location: FF_X19_Y17_N27
\display_bcd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mod3|auto_generated|divider|divider|StageOut[182]~17_combout\,
	asdata => number_buffer(12),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(12));

-- Location: LCCOMB_X10_Y22_N20
\scan_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \scan_cnt~1_combout\ = (!\reset~input_o\ & (scan_cnt(0) $ (scan_cnt(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(0),
	datab => \reset~input_o\,
	datac => scan_cnt(1),
	combout => \scan_cnt~1_combout\);

-- Location: FF_X10_Y22_N21
\scan_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \scan_cnt~1_combout\,
	ena => \scan_cnt[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => scan_cnt(1));

-- Location: LCCOMB_X19_Y17_N10
\Mux99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux99~0_combout\ = (scan_cnt(0) & ((display_bcd(8)) # ((scan_cnt(1))))) # (!scan_cnt(0) & (((display_bcd(12) & !scan_cnt(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(0),
	datab => display_bcd(8),
	datac => display_bcd(12),
	datad => scan_cnt(1),
	combout => \Mux99~0_combout\);

-- Location: LCCOMB_X18_Y17_N0
\Mux99~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux99~1_combout\ = (\Mux99~0_combout\ & (((display_bcd(0)) # (!scan_cnt(1))))) # (!\Mux99~0_combout\ & (display_bcd(4) & ((scan_cnt(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_bcd(4),
	datab => display_bcd(0),
	datac => \Mux99~0_combout\,
	datad => scan_cnt(1),
	combout => \Mux99~1_combout\);

-- Location: LCCOMB_X22_Y13_N30
\Mod3|auto_generated|divider|divider|StageOut[185]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[185]~20_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[170]~12_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[170]~11_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[170]~12_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[170]~11_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[185]~20_combout\);

-- Location: LCCOMB_X18_Y17_N24
\display_bcd[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[15]~feeder_combout\ = \Mod3|auto_generated|divider|divider|StageOut[185]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[185]~20_combout\,
	combout => \display_bcd[15]~feeder_combout\);

-- Location: FF_X18_Y17_N25
\display_bcd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[15]~feeder_combout\,
	asdata => number_buffer(15),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(15));

-- Location: LCCOMB_X28_Y13_N30
\Mod2|auto_generated|divider|divider|StageOut[185]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[185]~158_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[170]~151_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~185_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[170]~151_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[170]~185_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[185]~158_combout\);

-- Location: LCCOMB_X21_Y17_N20
\display_bcd[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[11]~feeder_combout\ = \Mod2|auto_generated|divider|divider|StageOut[185]~158_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod2|auto_generated|divider|divider|StageOut[185]~158_combout\,
	combout => \display_bcd[11]~feeder_combout\);

-- Location: FF_X21_Y17_N21
\display_bcd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[11]~feeder_combout\,
	asdata => number_buffer(11),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(11));

-- Location: LCCOMB_X18_Y17_N10
\Mux96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux96~0_combout\ = (scan_cnt(1) & (((scan_cnt(0))))) # (!scan_cnt(1) & ((scan_cnt(0) & ((display_bcd(11)))) # (!scan_cnt(0) & (display_bcd(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(1),
	datab => display_bcd(15),
	datac => scan_cnt(0),
	datad => display_bcd(11),
	combout => \Mux96~0_combout\);

-- Location: LCCOMB_X21_Y17_N12
\Mod1|auto_generated|divider|divider|StageOut[185]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[185]~251_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[170]~299_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~244_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[170]~299_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[170]~244_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[185]~251_combout\);

-- Location: LCCOMB_X18_Y17_N18
\display_bcd[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[7]~feeder_combout\ = \Mod1|auto_generated|divider|divider|StageOut[185]~251_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod1|auto_generated|divider|divider|StageOut[185]~251_combout\,
	combout => \display_bcd[7]~feeder_combout\);

-- Location: FF_X18_Y17_N19
\display_bcd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[7]~feeder_combout\,
	asdata => number_buffer(7),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(7));

-- Location: LCCOMB_X13_Y11_N8
\Mod0|auto_generated|divider|divider|StageOut[185]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[185]~251_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~244_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[170]~321_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[170]~244_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[170]~321_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[185]~251_combout\);

-- Location: LCCOMB_X19_Y17_N0
\display_bcd[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[3]~feeder_combout\ = \Mod0|auto_generated|divider|divider|StageOut[185]~251_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod0|auto_generated|divider|divider|StageOut[185]~251_combout\,
	combout => \display_bcd[3]~feeder_combout\);

-- Location: FF_X19_Y17_N1
\display_bcd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[3]~feeder_combout\,
	asdata => number_buffer(3),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(3));

-- Location: LCCOMB_X18_Y17_N8
\Mux96~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux96~1_combout\ = (\Mux96~0_combout\ & (((display_bcd(3)) # (!scan_cnt(1))))) # (!\Mux96~0_combout\ & (display_bcd(7) & ((scan_cnt(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux96~0_combout\,
	datab => display_bcd(7),
	datac => display_bcd(3),
	datad => scan_cnt(1),
	combout => \Mux96~1_combout\);

-- Location: LCCOMB_X26_Y13_N2
\Mod2|auto_generated|divider|divider|StageOut[183]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[168]~153_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[168]~154_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[168]~153_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[168]~154_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\);

-- Location: LCCOMB_X21_Y18_N28
\display_bcd[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[9]~feeder_combout\ = \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	combout => \display_bcd[9]~feeder_combout\);

-- Location: FF_X21_Y18_N29
\display_bcd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[9]~feeder_combout\,
	asdata => number_buffer(9),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(9));

-- Location: LCCOMB_X21_Y17_N22
\Mod1|auto_generated|divider|divider|StageOut[183]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[168]~246_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[168]~247_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[168]~246_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[168]~247_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\);

-- Location: LCCOMB_X21_Y18_N30
\display_bcd[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[5]~feeder_combout\ = \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	combout => \display_bcd[5]~feeder_combout\);

-- Location: FF_X21_Y18_N31
\display_bcd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[5]~feeder_combout\,
	asdata => number_buffer(5),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(5));

-- Location: LCCOMB_X19_Y17_N24
\Mod3|auto_generated|divider|divider|StageOut[183]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[183]~18_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[168]~16_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[168]~15_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[168]~16_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[168]~15_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[183]~18_combout\);

-- Location: LCCOMB_X19_Y17_N20
\display_bcd[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[13]~feeder_combout\ = \Mod3|auto_generated|divider|divider|StageOut[183]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod3|auto_generated|divider|divider|StageOut[183]~18_combout\,
	combout => \display_bcd[13]~feeder_combout\);

-- Location: FF_X19_Y17_N21
\display_bcd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[13]~feeder_combout\,
	asdata => number_buffer(13),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(13));

-- Location: LCCOMB_X19_Y17_N4
\Mux98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux98~0_combout\ = (scan_cnt(0) & (((scan_cnt(1))))) # (!scan_cnt(0) & ((scan_cnt(1) & (display_bcd(5))) # (!scan_cnt(1) & ((display_bcd(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => display_bcd(5),
	datab => display_bcd(13),
	datac => scan_cnt(0),
	datad => scan_cnt(1),
	combout => \Mux98~0_combout\);

-- Location: LCCOMB_X12_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[183]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[183]~249_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[168]~247_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[168]~246_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[168]~247_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[168]~246_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[183]~249_combout\);

-- Location: LCCOMB_X17_Y18_N30
\display_bcd[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[1]~feeder_combout\ = \Mod0|auto_generated|divider|divider|StageOut[183]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~249_combout\,
	combout => \display_bcd[1]~feeder_combout\);

-- Location: FF_X17_Y18_N31
\display_bcd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[1]~feeder_combout\,
	asdata => number_buffer(1),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(1));

-- Location: LCCOMB_X10_Y22_N12
\Mux98~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux98~1_combout\ = (scan_cnt(0) & ((\Mux98~0_combout\ & ((display_bcd(1)))) # (!\Mux98~0_combout\ & (display_bcd(9))))) # (!scan_cnt(0) & (((\Mux98~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(0),
	datab => display_bcd(9),
	datac => \Mux98~0_combout\,
	datad => display_bcd(1),
	combout => \Mux98~1_combout\);

-- Location: LCCOMB_X22_Y17_N30
\Mod1|auto_generated|divider|divider|StageOut[184]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[169]~308_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[169]~245_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[169]~308_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[169]~245_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\);

-- Location: LCCOMB_X18_Y17_N16
\display_bcd[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[6]~feeder_combout\ = \Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\,
	combout => \display_bcd[6]~feeder_combout\);

-- Location: FF_X18_Y17_N17
\display_bcd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[6]~feeder_combout\,
	asdata => number_buffer(6),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(6));

-- Location: LCCOMB_X22_Y13_N28
\Mod3|auto_generated|divider|divider|StageOut[184]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[184]~19_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[169]~13_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[169]~14_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[169]~13_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[169]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[184]~19_combout\);

-- Location: LCCOMB_X18_Y17_N30
\display_bcd[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[14]~feeder_combout\ = \Mod3|auto_generated|divider|divider|StageOut[184]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod3|auto_generated|divider|divider|StageOut[184]~19_combout\,
	combout => \display_bcd[14]~feeder_combout\);

-- Location: FF_X18_Y17_N31
\display_bcd[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[14]~feeder_combout\,
	asdata => number_buffer(14),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(14));

-- Location: LCCOMB_X28_Y13_N0
\Mod2|auto_generated|divider|divider|StageOut[184]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[184]~157_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[169]~191_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[169]~152_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[169]~191_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[169]~152_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[184]~157_combout\);

-- Location: LCCOMB_X19_Y17_N6
\display_bcd[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[10]~feeder_combout\ = \Mod2|auto_generated|divider|divider|StageOut[184]~157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod2|auto_generated|divider|divider|StageOut[184]~157_combout\,
	combout => \display_bcd[10]~feeder_combout\);

-- Location: FF_X19_Y17_N7
\display_bcd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[10]~feeder_combout\,
	asdata => number_buffer(10),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(10));

-- Location: LCCOMB_X18_Y17_N22
\Mux97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux97~0_combout\ = (scan_cnt(1) & (scan_cnt(0))) # (!scan_cnt(1) & ((scan_cnt(0) & ((display_bcd(10)))) # (!scan_cnt(0) & (display_bcd(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(1),
	datab => scan_cnt(0),
	datac => display_bcd(14),
	datad => display_bcd(10),
	combout => \Mux97~0_combout\);

-- Location: LCCOMB_X11_Y11_N26
\Mod0|auto_generated|divider|divider|StageOut[184]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[169]~322_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[169]~245_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[169]~322_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[169]~245_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\);

-- Location: LCCOMB_X18_Y17_N20
\display_bcd[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_bcd[2]~feeder_combout\ = \Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\,
	combout => \display_bcd[2]~feeder_combout\);

-- Location: FF_X18_Y17_N21
\display_bcd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \display_bcd[2]~feeder_combout\,
	asdata => number_buffer(2),
	sclr => \reset~input_o\,
	sload => \ALT_INV_showing_input~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => display_bcd(2));

-- Location: LCCOMB_X18_Y17_N28
\Mux97~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux97~1_combout\ = (scan_cnt(1) & ((\Mux97~0_combout\ & ((display_bcd(2)))) # (!\Mux97~0_combout\ & (display_bcd(6))))) # (!scan_cnt(1) & (((\Mux97~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(1),
	datab => display_bcd(6),
	datac => \Mux97~0_combout\,
	datad => display_bcd(2),
	combout => \Mux97~1_combout\);

-- Location: LCCOMB_X17_Y22_N2
\Mux106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux106~0_combout\ = (\Mux98~1_combout\ & (((\Mux96~1_combout\)))) # (!\Mux98~1_combout\ & (\Mux97~1_combout\ $ (((\Mux99~1_combout\ & !\Mux96~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux99~1_combout\,
	datab => \Mux96~1_combout\,
	datac => \Mux98~1_combout\,
	datad => \Mux97~1_combout\,
	combout => \Mux106~0_combout\);

-- Location: LCCOMB_X17_Y22_N24
\seg[0]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg[0]~reg0feeder_combout\ = \Mux106~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux106~0_combout\,
	combout => \seg[0]~reg0feeder_combout\);

-- Location: FF_X17_Y22_N25
\seg[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \seg[0]~reg0feeder_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seg[0]~reg0_q\);

-- Location: LCCOMB_X17_Y22_N16
\Mux105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux105~0_combout\ = (\Mux96~1_combout\ & (((\Mux98~1_combout\) # (\Mux97~1_combout\)))) # (!\Mux96~1_combout\ & (\Mux97~1_combout\ & (\Mux99~1_combout\ $ (\Mux98~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux99~1_combout\,
	datab => \Mux96~1_combout\,
	datac => \Mux98~1_combout\,
	datad => \Mux97~1_combout\,
	combout => \Mux105~0_combout\);

-- Location: LCCOMB_X17_Y22_N18
\seg[1]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg[1]~reg0feeder_combout\ = \Mux105~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux105~0_combout\,
	combout => \seg[1]~reg0feeder_combout\);

-- Location: FF_X17_Y22_N19
\seg[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \seg[1]~reg0feeder_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seg[1]~reg0_q\);

-- Location: LCCOMB_X17_Y22_N22
\Mux104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux104~0_combout\ = (\Mux97~1_combout\ & (((\Mux96~1_combout\)))) # (!\Mux97~1_combout\ & (\Mux98~1_combout\ & ((\Mux96~1_combout\) # (!\Mux99~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux99~1_combout\,
	datab => \Mux96~1_combout\,
	datac => \Mux98~1_combout\,
	datad => \Mux97~1_combout\,
	combout => \Mux104~0_combout\);

-- Location: LCCOMB_X17_Y22_N0
\seg[2]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg[2]~reg0feeder_combout\ = \Mux104~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux104~0_combout\,
	combout => \seg[2]~reg0feeder_combout\);

-- Location: FF_X17_Y22_N1
\seg[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \seg[2]~reg0feeder_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seg[2]~reg0_q\);

-- Location: LCCOMB_X17_Y22_N28
\Mux103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux103~0_combout\ = (\Mux98~1_combout\ & ((\Mux96~1_combout\) # ((\Mux99~1_combout\ & \Mux97~1_combout\)))) # (!\Mux98~1_combout\ & (\Mux97~1_combout\ $ (((\Mux99~1_combout\ & !\Mux96~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux99~1_combout\,
	datab => \Mux96~1_combout\,
	datac => \Mux98~1_combout\,
	datad => \Mux97~1_combout\,
	combout => \Mux103~0_combout\);

-- Location: LCCOMB_X17_Y22_N10
\seg[3]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg[3]~reg0feeder_combout\ = \Mux103~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux103~0_combout\,
	combout => \seg[3]~reg0feeder_combout\);

-- Location: FF_X17_Y22_N11
\seg[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \seg[3]~reg0feeder_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seg[3]~reg0_q\);

-- Location: LCCOMB_X17_Y22_N30
\Mux102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux102~0_combout\ = (\Mux99~1_combout\) # ((\Mux98~1_combout\ & (\Mux96~1_combout\)) # (!\Mux98~1_combout\ & ((\Mux97~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux99~1_combout\,
	datab => \Mux96~1_combout\,
	datac => \Mux98~1_combout\,
	datad => \Mux97~1_combout\,
	combout => \Mux102~0_combout\);

-- Location: LCCOMB_X17_Y22_N4
\seg[4]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg[4]~reg0feeder_combout\ = \Mux102~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux102~0_combout\,
	combout => \seg[4]~reg0feeder_combout\);

-- Location: FF_X17_Y22_N5
\seg[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \seg[4]~reg0feeder_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seg[4]~reg0_q\);

-- Location: LCCOMB_X17_Y22_N20
\Mux101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux101~0_combout\ = (\Mux99~1_combout\ & ((\Mux98~1_combout\) # (\Mux96~1_combout\ $ (!\Mux97~1_combout\)))) # (!\Mux99~1_combout\ & ((\Mux97~1_combout\ & (\Mux96~1_combout\)) # (!\Mux97~1_combout\ & ((\Mux98~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux99~1_combout\,
	datab => \Mux96~1_combout\,
	datac => \Mux98~1_combout\,
	datad => \Mux97~1_combout\,
	combout => \Mux101~0_combout\);

-- Location: LCCOMB_X17_Y22_N6
\seg[5]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg[5]~reg0feeder_combout\ = \Mux101~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux101~0_combout\,
	combout => \seg[5]~reg0feeder_combout\);

-- Location: FF_X17_Y22_N7
\seg[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \seg[5]~reg0feeder_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seg[5]~reg0_q\);

-- Location: LCCOMB_X17_Y22_N26
\Mux100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux100~0_combout\ = (\Mux98~1_combout\ & ((\Mux96~1_combout\) # ((\Mux99~1_combout\ & \Mux97~1_combout\)))) # (!\Mux98~1_combout\ & ((\Mux96~1_combout\ $ (!\Mux97~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux99~1_combout\,
	datab => \Mux96~1_combout\,
	datac => \Mux98~1_combout\,
	datad => \Mux97~1_combout\,
	combout => \Mux100~0_combout\);

-- Location: LCCOMB_X17_Y22_N12
\seg[6]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg[6]~reg0feeder_combout\ = \Mux100~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux100~0_combout\,
	combout => \seg[6]~reg0feeder_combout\);

-- Location: FF_X17_Y22_N13
\seg[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \seg[6]~reg0feeder_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seg[6]~reg0_q\);

-- Location: LCCOMB_X10_Y22_N4
\Mux110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux110~0_combout\ = (scan_cnt(0)) # (scan_cnt(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(0),
	datad => scan_cnt(1),
	combout => \Mux110~0_combout\);

-- Location: FF_X10_Y22_N5
\an[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux110~0_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \an[0]~reg0_q\);

-- Location: LCCOMB_X10_Y22_N14
\Mux109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux109~0_combout\ = (scan_cnt(1)) # (!scan_cnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(0),
	datad => scan_cnt(1),
	combout => \Mux109~0_combout\);

-- Location: FF_X10_Y22_N15
\an[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux109~0_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \an[1]~reg0_q\);

-- Location: LCCOMB_X10_Y22_N0
\Mux108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux108~0_combout\ = (scan_cnt(0)) # (!scan_cnt(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(0),
	datad => scan_cnt(1),
	combout => \Mux108~0_combout\);

-- Location: FF_X10_Y22_N1
\an[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux108~0_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \an[2]~reg0_q\);

-- Location: LCCOMB_X10_Y22_N2
\scan_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \scan_cnt~0_combout\ = (!scan_cnt(1)) # (!scan_cnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => scan_cnt(0),
	datad => scan_cnt(1),
	combout => \scan_cnt~0_combout\);

-- Location: FF_X10_Y22_N3
\an[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \scan_cnt~0_combout\,
	asdata => VCC,
	sload => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \an[3]~reg0_q\);

ww_cols(0) <= \cols[0]~output_o\;

ww_cols(1) <= \cols[1]~output_o\;

ww_cols(2) <= \cols[2]~output_o\;

ww_cols(3) <= \cols[3]~output_o\;

ww_seg(0) <= \seg[0]~output_o\;

ww_seg(1) <= \seg[1]~output_o\;

ww_seg(2) <= \seg[2]~output_o\;

ww_seg(3) <= \seg[3]~output_o\;

ww_seg(4) <= \seg[4]~output_o\;

ww_seg(5) <= \seg[5]~output_o\;

ww_seg(6) <= \seg[6]~output_o\;

ww_an(0) <= \an[0]~output_o\;

ww_an(1) <= \an[1]~output_o\;

ww_an(2) <= \an[2]~output_o\;

ww_an(3) <= \an[3]~output_o\;
END structure;


