

================================================================
== Vivado HLS Report for 'epacket_gen'
================================================================
* Date:           Tue Mar  9 11:03:06 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Packet_gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvd1760-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     2.102|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     109|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      87|    -|
|Register         |        -|      -|      288|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      288|     196|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_93_p2                |     +    |      0|  0|  23|          16|           1|
    |ret_V_fu_72_p2                    |     +    |      0|  0|  24|          17|           2|
    |dout_V_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |dout_V_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |dout_V_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |dout_V_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |dout_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |dout_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_86_p2               |   icmp   |      0|  0|  20|          17|          17|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln21_fu_99_p3              |  select  |      0|  0|  16|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 109|          60|          28|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm           |  15|          3|    2|          6|
    |dout_TDATA_blk_n          |   9|          2|    1|          2|
    |dout_V_data_V_1_data_out  |   9|          2|  128|        256|
    |dout_V_data_V_1_state     |  15|          3|    2|          6|
    |dout_V_keep_V_1_state     |  15|          3|    2|          6|
    |dout_V_last_V_1_data_out  |   9|          2|    1|          2|
    |dout_V_last_V_1_state     |  15|          3|    2|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  87|         18|  138|        284|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm            |    1|   0|    1|          0|
    |ap_CS_iter1_fsm            |    2|   0|    2|          0|
    |dout_V_data_V_1_payload_A  |  128|   0|  128|          0|
    |dout_V_data_V_1_payload_B  |  128|   0|  128|          0|
    |dout_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |dout_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |dout_V_data_V_1_state      |    2|   0|    2|          0|
    |dout_V_keep_V_1_sel_rd     |    1|   0|    1|          0|
    |dout_V_keep_V_1_state      |    2|   0|    2|          0|
    |dout_V_last_V_1_payload_A  |    1|   0|    1|          0|
    |dout_V_last_V_1_payload_B  |    1|   0|    1|          0|
    |dout_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |dout_V_last_V_1_sel_wr     |    1|   0|    1|          0|
    |dout_V_last_V_1_state      |    2|   0|    2|          0|
    |message_V                  |   16|   0|   16|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  288|   0|  288|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_rst_n     |  in |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_done      | out |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  epacket_gen  | return value |
|dout_TREADY  |  in |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TVALID  | out |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TLAST   | out |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TDATA   | out |  128|    axis    | dout_V_data_V |    pointer   |
|dout_TKEEP   | out |   16|    axis    | dout_V_keep_V |    pointer   |
|count_V      |  in |   16|   ap_none  |    count_V    |    scalar    |
+-------------+-----+-----+------------+---------------+--------------+

