#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 18:24:36 2018
# Process ID: 14581
# Current directory: /home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.runs/synth_1
# Command line: vivado -log hash_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hash_top.tcl
# Log file: /home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.runs/synth_1/hash_top.vds
# Journal file: /home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source hash_top.tcl -notrace
Command: synth_design -top hash_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14604 
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/uart_tx.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/uart_tx.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/uart_tx.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/uart_tx.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/uart_tx.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1226.770 ; gain = 71.133 ; free physical = 785 ; free virtual = 12602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hash_top' [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/hash_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/uart_tx.v:14]
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/uart_tx.v:14]
INFO: [Synth 8-6155] done synthesizing module 'hash_top' (2#1) [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/hash_top.v:22]
WARNING: [Synth 8-3331] design hash_top has unconnected port UART_TXD_IN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.020 ; gain = 100.383 ; free physical = 806 ; free virtual = 12623
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.020 ; gain = 100.383 ; free physical = 806 ; free virtual = 12624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1256.020 ; gain = 100.383 ; free physical = 806 ; free virtual = 12624
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hash_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hash_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1614.832 ; gain = 0.000 ; free physical = 550 ; free virtual = 12369
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 628 ; free virtual = 12447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 627 ; free virtual = 12446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 629 ; free virtual = 12448
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "o_Tx_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 618 ; free virtual = 12438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element tx_inst/r_Tx_Active_reg was removed.  [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/uart_tx.v:51]
WARNING: [Synth 8-6014] Unused sequential element tx_inst/r_Tx_Done_reg was removed.  [/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/uart_tx.v:45]
WARNING: [Synth 8-3331] design hash_top has unconnected port UART_TXD_IN
INFO: [Synth 8-3886] merging instance 'tx_inst/r_Tx_Data_reg[7]' (FDE) to 'tx_inst/r_Tx_Data_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx_inst/r_Tx_Data_reg[6]' (FDE) to 'tx_inst/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx_inst/r_Tx_Data_reg[5]' (FDE) to 'tx_inst/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx_inst/r_Tx_Data_reg[4]' (FDE) to 'tx_inst/r_Tx_Data_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx_inst/r_Tx_Data_reg[3]' (FDE) to 'tx_inst/r_Tx_Data_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx_inst/r_Tx_Data_reg[2]' (FDE) to 'tx_inst/r_Tx_Data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_inst/r_Tx_Data_reg[1] )
WARNING: [Synth 8-3332] Sequential element (tx_inst/r_Tx_Data_reg[1]) is unused and will be removed from module hash_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 608 ; free virtual = 12429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 481 ; free virtual = 12303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 479 ; free virtual = 12301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 479 ; free virtual = 12301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 478 ; free virtual = 12301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 478 ; free virtual = 12301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 478 ; free virtual = 12301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 478 ; free virtual = 12301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 478 ; free virtual = 12301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 478 ; free virtual = 12301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     2|
|4     |LUT3 |     3|
|5     |LUT4 |     6|
|6     |LUT5 |     5|
|7     |LUT6 |     8|
|8     |FDRE |    18|
|9     |IBUF |     2|
|10    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |    48|
|2     |  tx_inst |uart_tx |    44|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 478 ; free virtual = 12300
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1614.832 ; gain = 100.383 ; free physical = 532 ; free virtual = 12355
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.832 ; gain = 459.195 ; free physical = 532 ; free virtual = 12355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1622.840 ; gain = 467.445 ; free physical = 524 ; free virtual = 12347
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.runs/synth_1/hash_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hash_top_utilization_synth.rpt -pb hash_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1646.852 ; gain = 0.000 ; free physical = 522 ; free virtual = 12345
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 18:25:15 2018...
