cscope 15 X:\GRBL-Advanced-F446ZE"               0001551326
	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\misc.h

30 #ide
__MISC_H


31 
	#__MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut8_t
 
NVIC_IRQChl
;

61 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

66 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

71 
FuniڮS
 
NVIC_IRQChlCmd
;

74 } 
	tNVIC_InTyDef
;

86 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

87 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
) || \

89 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

	)

98 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

102 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

112 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

114 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

116 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

118 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

120 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
) || \

124 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

125 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

126 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

127 ((
GROUP
=
NVIC_PriܙyGroup_4
))

	)

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

146 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

158 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

159 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

160 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

161 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

162 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

164 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_adc.h

30 #ide
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
ADC_Resuti
;

57 
FuniڮS
 
ADC_SnCvMode
;

61 
FuniڮS
 
ADC_CtuousCvMode
;

64 
ut32_t
 
ADC_ExTrigCvEdge
;

68 
ut32_t
 
ADC_ExTrigCv
;

72 
ut32_t
 
ADC_DaAlign
;

75 
ut8_t
 
ADC_NbrOfCvsi
;

79 }
	tADC_InTyDef
;

86 
ut32_t
 
ADC_Mode
;

89 
ut32_t
 
ADC_Psr
;

92 
ut32_t
 
ADC_DMAAcssMode
;

96 
ut32_t
 
ADC_TwoSamgDay
;

100 }
	tADC_CommInTyDef
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

109 ((
PERIPH
=
ADC2
) || \

110 ((
PERIPH
=
ADC3
))

	)

115 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

116 
	#ADC_DuMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000001)

	)

117 
	#ADC_DuMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000002)

	)

118 
	#ADC_DuMode_InjecSimu
 ((
ut32_t
)0x00000005)

	)

119 
	#ADC_DuMode_RegSimu
 ((
ut32_t
)0x00000006)

	)

120 
	#ADC_DuMode_Il
 ((
ut32_t
)0x00000007)

	)

121 
	#ADC_DuMode_AɔTrig
 ((
ut32_t
)0x00000009)

	)

122 
	#ADC_TrMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000011)

	)

123 
	#ADC_TrMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000012)

	)

124 
	#ADC_TrMode_InjecSimu
 ((
ut32_t
)0x00000015)

	)

125 
	#ADC_TrMode_RegSimu
 ((
ut32_t
)0x00000016)

	)

126 
	#ADC_TrMode_Il
 ((
ut32_t
)0x00000017)

	)

127 
	#ADC_TrMode_AɔTrig
 ((
ut32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
) || \

129 ((
MODE
=
ADC_DuMode_RegSimu_InjecSimu
) || \

130 ((
MODE
=
ADC_DuMode_RegSimu_AɔTrig
) || \

131 ((
MODE
=
ADC_DuMode_InjecSimu
) || \

132 ((
MODE
=
ADC_DuMode_RegSimu
) || \

133 ((
MODE
=
ADC_DuMode_Il
) || \

134 ((
MODE
=
ADC_DuMode_AɔTrig
) || \

135 ((
MODE
=
ADC_TrMode_RegSimu_InjecSimu
) || \

136 ((
MODE
=
ADC_TrMode_RegSimu_AɔTrig
) || \

137 ((
MODE
=
ADC_TrMode_InjecSimu
) || \

138 ((
MODE
=
ADC_TrMode_RegSimu
) || \

139 ((
MODE
=
ADC_TrMode_Il
) || \

140 ((
MODE
=
ADC_TrMode_AɔTrig
))

	)

149 
	#ADC_Psr_Div2
 ((
ut32_t
)0x00000000)

	)

150 
	#ADC_Psr_Div4
 ((
ut32_t
)0x00010000)

	)

151 
	#ADC_Psr_Div6
 ((
ut32_t
)0x00020000)

	)

152 
	#ADC_Psr_Div8
 ((
ut32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
(((PRESCALER=
ADC_Psr_Div2
) || \

154 ((
PRESCALER
=
ADC_Psr_Div4
) || \

155 ((
PRESCALER
=
ADC_Psr_Div6
) || \

156 ((
PRESCALER
=
ADC_Psr_Div8
))

	)

165 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

166 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00004000

	)

167 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x00008000

	)

168 
	#ADC_DMAAcssMode_3
 ((
ut32_t
)0x0000C000

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
) || \

170 ((
MODE
=
ADC_DMAAcssMode_1
) || \

171 ((
MODE
=
ADC_DMAAcssMode_2
) || \

172 ((
MODE
=
ADC_DMAAcssMode_3
))

	)

182 
	#ADC_TwoSamgDay_5Cyes
 ((
ut32_t
)0x00000000)

	)

183 
	#ADC_TwoSamgDay_6Cyes
 ((
ut32_t
)0x00000100)

	)

184 
	#ADC_TwoSamgDay_7Cyes
 ((
ut32_t
)0x00000200)

	)

185 
	#ADC_TwoSamgDay_8Cyes
 ((
ut32_t
)0x00000300)

	)

186 
	#ADC_TwoSamgDay_9Cyes
 ((
ut32_t
)0x00000400)

	)

187 
	#ADC_TwoSamgDay_10Cyes
 ((
ut32_t
)0x00000500)

	)

188 
	#ADC_TwoSamgDay_11Cyes
 ((
ut32_t
)0x00000600)

	)

189 
	#ADC_TwoSamgDay_12Cyes
 ((
ut32_t
)0x00000700)

	)

190 
	#ADC_TwoSamgDay_13Cyes
 ((
ut32_t
)0x00000800)

	)

191 
	#ADC_TwoSamgDay_14Cyes
 ((
ut32_t
)0x00000900)

	)

192 
	#ADC_TwoSamgDay_15Cyes
 ((
ut32_t
)0x00000A00)

	)

193 
	#ADC_TwoSamgDay_16Cyes
 ((
ut32_t
)0x00000B00)

	)

194 
	#ADC_TwoSamgDay_17Cyes
 ((
ut32_t
)0x00000C00)

	)

195 
	#ADC_TwoSamgDay_18Cyes
 ((
ut32_t
)0x00000D00)

	)

196 
	#ADC_TwoSamgDay_19Cyes
 ((
ut32_t
)0x00000E00)

	)

197 
	#ADC_TwoSamgDay_20Cyes
 ((
ut32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
(((DELAY=
ADC_TwoSamgDay_5Cyes
) || \

199 ((
DELAY
=
ADC_TwoSamgDay_6Cyes
) || \

200 ((
DELAY
=
ADC_TwoSamgDay_7Cyes
) || \

201 ((
DELAY
=
ADC_TwoSamgDay_8Cyes
) || \

202 ((
DELAY
=
ADC_TwoSamgDay_9Cyes
) || \

203 ((
DELAY
=
ADC_TwoSamgDay_10Cyes
) || \

204 ((
DELAY
=
ADC_TwoSamgDay_11Cyes
) || \

205 ((
DELAY
=
ADC_TwoSamgDay_12Cyes
) || \

206 ((
DELAY
=
ADC_TwoSamgDay_13Cyes
) || \

207 ((
DELAY
=
ADC_TwoSamgDay_14Cyes
) || \

208 ((
DELAY
=
ADC_TwoSamgDay_15Cyes
) || \

209 ((
DELAY
=
ADC_TwoSamgDay_16Cyes
) || \

210 ((
DELAY
=
ADC_TwoSamgDay_17Cyes
) || \

211 ((
DELAY
=
ADC_TwoSamgDay_18Cyes
) || \

212 ((
DELAY
=
ADC_TwoSamgDay_19Cyes
) || \

213 ((
DELAY
=
ADC_TwoSamgDay_20Cyes
))

	)

223 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

224 
	#ADC_Resuti_10b
 ((
ut32_t
)0x01000000)

	)

225 
	#ADC_Resuti_8b
 ((
ut32_t
)0x02000000)

	)

226 
	#ADC_Resuti_6b
 ((
ut32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
) || \

228 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

229 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

230 ((
RESOLUTION
=
ADC_Resuti_6b
))

	)

240 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

241 
	#ADC_ExTrigCvEdge_Risg
 ((
ut32_t
)0x10000000)

	)

242 
	#ADC_ExTrigCvEdge_Flg
 ((
ut32_t
)0x20000000)

	)

243 
	#ADC_ExTrigCvEdge_RisgFlg
 ((
ut32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
) || \

245 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

246 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

247 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

	)

256 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000)

	)

257 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x01000000)

	)

258 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x02000000)

	)

259 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x03000000)

	)

260 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x04000000)

	)

261 
	#ADC_ExTrigCv_T2_CC4
 ((
ut32_t
)0x05000000)

	)

262 
	#ADC_ExTrigCv_T2_TRGO
 ((
ut32_t
)0x06000000)

	)

263 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x07000000)

	)

264 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x08000000)

	)

265 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x09000000)

	)

266 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x0A000000)

	)

267 
	#ADC_ExTrigCv_T5_CC2
 ((
ut32_t
)0x0B000000)

	)

268 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x0C000000)

	)

269 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x0D000000)

	)

270 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x0E000000)

	)

271 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
) || \

273 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

274 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

275 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

276 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

277 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC4
) || \

278 ((
REGTRIG
=
ADC_ExTrigCv_T2_TRGO
) || \

279 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

280 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

281 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

282 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

283 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC2
) || \

284 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
) || \

285 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

286 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

287 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
))

	)

296 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

297 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

299 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

308 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

309 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

310 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

311 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

312 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

313 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

314 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

315 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

316 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

317 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

318 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

319 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

320 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

321 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

322 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

323 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

324 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

325 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

326 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

328 #i
defed
 (
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

329 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

332 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
|| defed (
STM32F410xx
|| defed (
STM32F411xE
)

333 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_18
)

	)

336 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

337 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
) || \

340 ((
CHANNEL
=
ADC_Chl_1
) || \

341 ((
CHANNEL
=
ADC_Chl_2
) || \

342 ((
CHANNEL
=
ADC_Chl_3
) || \

343 ((
CHANNEL
=
ADC_Chl_4
) || \

344 ((
CHANNEL
=
ADC_Chl_5
) || \

345 ((
CHANNEL
=
ADC_Chl_6
) || \

346 ((
CHANNEL
=
ADC_Chl_7
) || \

347 ((
CHANNEL
=
ADC_Chl_8
) || \

348 ((
CHANNEL
=
ADC_Chl_9
) || \

349 ((
CHANNEL
=
ADC_Chl_10
) || \

350 ((
CHANNEL
=
ADC_Chl_11
) || \

351 ((
CHANNEL
=
ADC_Chl_12
) || \

352 ((
CHANNEL
=
ADC_Chl_13
) || \

353 ((
CHANNEL
=
ADC_Chl_14
) || \

354 ((
CHANNEL
=
ADC_Chl_15
) || \

355 ((
CHANNEL
=
ADC_Chl_16
) || \

356 ((
CHANNEL
=
ADC_Chl_17
) || \

357 ((
CHANNEL
=
ADC_Chl_18
))

	)

366 
	#ADC_SameTime_3Cyes
 ((
ut8_t
)0x00)

	)

367 
	#ADC_SameTime_15Cyes
 ((
ut8_t
)0x01)

	)

368 
	#ADC_SameTime_28Cyes
 ((
ut8_t
)0x02)

	)

369 
	#ADC_SameTime_56Cyes
 ((
ut8_t
)0x03)

	)

370 
	#ADC_SameTime_84Cyes
 ((
ut8_t
)0x04)

	)

371 
	#ADC_SameTime_112Cyes
 ((
ut8_t
)0x05)

	)

372 
	#ADC_SameTime_144Cyes
 ((
ut8_t
)0x06)

	)

373 
	#ADC_SameTime_480Cyes
 ((
ut8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_3Cyes
) || \

375 ((
TIME
=
ADC_SameTime_15Cyes
) || \

376 ((
TIME
=
ADC_SameTime_28Cyes
) || \

377 ((
TIME
=
ADC_SameTime_56Cyes
) || \

378 ((
TIME
=
ADC_SameTime_84Cyes
) || \

379 ((
TIME
=
ADC_SameTime_112Cyes
) || \

380 ((
TIME
=
ADC_SameTime_144Cyes
) || \

381 ((
TIME
=
ADC_SameTime_480Cyes
))

	)

390 
	#ADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

391 
	#ADC_ExTrigInjecCvEdge_Risg
 ((
ut32_t
)0x00100000)

	)

392 
	#ADC_ExTrigInjecCvEdge_Flg
 ((
ut32_t
)0x00200000)

	)

393 
	#ADC_ExTrigInjecCvEdge_RisgFlg
 ((
ut32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecCvEdge_Ne
) || \

395 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Risg
) || \

396 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Flg
) || \

397 ((
EDGE
=
ADC_ExTrigInjecCvEdge_RisgFlg
))

	)

407 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00000000)

	)

408 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00010000)

	)

409 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00020000)

	)

410 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00030000)

	)

411 
	#ADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00040000)

	)

412 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00050000)

	)

413 
	#ADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00060000)

	)

414 
	#ADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00070000)

	)

415 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00080000)

	)

416 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00090000)

	)

417 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x000A0000)

	)

418 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x000B0000)

	)

419 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x000C0000)

	)

420 
	#ADC_ExTrigInjecCv_T8_CC3
 ((
ut32_t
)0x000D0000)

	)

421 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x000E0000)

	)

422 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_CC4
) || \

424 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_TRGO
) || \

425 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

426 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

427 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC2
) || \

428 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

429 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC1
) || \

430 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC2
) || \

431 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

432 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

433 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
) || \

434 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

435 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

436 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC3
) || \

437 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

438 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
))

	)

447 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

448 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

449 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

450 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
) || \

452 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

453 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

454 ((
CHANNEL
=
ADC_InjeedChl_4
))

	)

463 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

464 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

465 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

466 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

467 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

468 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

469 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
) || \

471 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

472 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

473 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

474 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

475 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

476 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

	)

485 
	#ADC_IT_EOC
 ((
ut16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
ut16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
ut16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
) || \

490 ((
IT
=
ADC_IT_JEOC
)|| ((IT=
ADC_IT_OVR
))

	)

499 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
ut8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xC0=0x00&& ((FLAG!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
) || \

508 ((
FLAG
=
ADC_FLAG_EOC
) || \

509 ((
FLAG
=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

	)

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

589 
ADC_DeIn
();

592 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

593 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

594 
ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

595 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

596 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

599 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

600 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

601 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

604 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

605 
ADC_VBATCmd
(
FuniڮS
 
NewS
);

608 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

609 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

610 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

611 
ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

612 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

613 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

614 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

615 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

616 
ut32_t
 
ADC_GMuiModeCvsiVue
();

619 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

620 
ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

621 
ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
);

624 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

625 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

626 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

627 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

628 
ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
);

629 
ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
);

630 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

631 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

632 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

633 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

636 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

637 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

638 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

639 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

640 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

642 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_can.h

30 #ide
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

49 #i
defed
(
STM32F413_423xx
)

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
) || \

51 ((
PERIPH
=
CAN2
) || \

52 ((
PERIPH
=
CAN3
))

	)

54 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
) || \

55 ((
PERIPH
=
CAN2
))

	)

63 
ut16_t
 
CAN_Psr
;

66 
ut8_t
 
CAN_Mode
;

69 
ut8_t
 
CAN_SJW
;

74 
ut8_t
 
CAN_BS1
;

78 
ut8_t
 
CAN_BS2
;

81 
FuniڮS
 
CAN_TTCM
;

84 
FuniڮS
 
CAN_ABOM
;

87 
FuniڮS
 
CAN_AWUM
;

90 
FuniڮS
 
CAN_NART
;

93 
FuniڮS
 
CAN_RFLM
;

96 
FuniڮS
 
CAN_TXFP
;

98 } 
	tCAN_InTyDef
;

105 
ut16_t
 
CAN_FrIdHigh
;

109 
ut16_t
 
CAN_FrIdLow
;

113 
ut16_t
 
CAN_FrMaskIdHigh
;

118 
ut16_t
 
CAN_FrMaskIdLow
;

123 
ut16_t
 
CAN_FrFIFOAssignmt
;

126 
ut8_t
 
CAN_FrNumb
;

128 
ut8_t
 
CAN_FrMode
;

131 
ut8_t
 
CAN_FrS
;

134 
FuniڮS
 
CAN_FrAivi
;

136 } 
	tCAN_FrInTyDef
;

143 
ut32_t
 
StdId
;

146 
ut32_t
 
ExtId
;

149 
ut8_t
 
IDE
;

153 
ut8_t
 
RTR
;

157 
ut8_t
 
DLC
;

161 
ut8_t
 
Da
[8];

163 } 
	tCTxMsg
;

170 
ut32_t
 
StdId
;

173 
ut32_t
 
ExtId
;

176 
ut8_t
 
IDE
;

180 
ut8_t
 
RTR
;

184 
ut8_t
 
DLC
;

187 
ut8_t
 
Da
[8];

190 
ut8_t
 
FMI
;

193 } 
	tCRxMsg
;

205 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

206 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

210 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

211 
	#CANINITOK
 
CAN_InStus_Sucss


	)

220 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

221 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

222 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

223 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

225 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

226 ((
MODE
=
CAN_Mode_LoBack
)|| \

227 ((
MODE
=
CAN_Mode_St
) || \

228 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

238 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

239 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

240 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

243 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

244 ((
MODE
=
CAN_OtgMode_Nm
)|| \

245 ((
MODE
=
CAN_OtgMode_S˕
))

	)

255 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

256 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

264 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

265 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

266 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

267 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

269 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

270 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

278 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

279 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

280 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

281 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

282 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

283 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

284 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

285 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

286 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

287 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

288 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

289 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

290 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

291 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

292 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

293 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

295 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

303 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

304 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

305 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

306 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

307 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

308 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

309 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

310 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

312 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

320 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

328 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

336 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

337 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

339 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

340 ((
MODE
=
CAN_FrMode_IdLi
))

	)

348 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

349 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

351 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

352 ((
SCALE
=
CAN_FrS_32b
))

	)

360 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

361 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

362 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

363 ((
FIFO
=
CAN_FrFIFO1
))

	)

366 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

367 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

375 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

383 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

384 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

385 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

386 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

394 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

395 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

396 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

397 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

400 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

401 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

409 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

410 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

411 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

414 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

415 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

423 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

424 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

425 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

426 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

429 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

430 
	#CANTXOK
 
CAN_TxStus_Ok


	)

431 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

432 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

440 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

441 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

443 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

451 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

452 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

455 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

456 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

464 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

465 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

468 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

469 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

478 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

479 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

480 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

481 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

482 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

483 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

484 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

485 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

499 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

500 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

501 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

504 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

505 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

506 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

507 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

508 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

509 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

512 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

513 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

518 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

519 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

520 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

521 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

523 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

524 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

525 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

526 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

527 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

528 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

529 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

530 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

532 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

533 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

534 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

535 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

536 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

545 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

548 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

549 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

550 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

551 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

552 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

553 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

556 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

557 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

560 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

561 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

562 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

563 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

564 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

567 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

568 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

569 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

572 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

573 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

574 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

575 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

576 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

577 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

578 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

580 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

581 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

582 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

583 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

584 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

585 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

598 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

601 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

602 #i
defed
(
STM32F413_423xx
)

603 
CAN_FrIn
(
CAN_TyDef
* 
CANx
, 
CAN_FrInTyDef
* 
CAN_FrInSu
);

605 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

607 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

608 #i
defed
(
STM32F413_423xx
)

609 
CAN_SveSBk
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_BkNumb
);

611 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

613 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

614 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

617 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

618 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

619 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

622 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

623 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

624 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

627 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

628 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

629 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

632 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

633 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

634 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

637 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

638 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

639 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

640 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

641 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

643 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_crc.h

30 #ide
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

62 
CRC_RetDR
();

63 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

64 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

65 
ut32_t
 
CRC_GCRC
();

66 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

67 
ut8_t
 
CRC_GIDRegi
();

69 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_cryp.h

30 #ide
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
CRYP_AlgoD
;

57 
ut32_t
 
CRYP_AlgoMode
;

60 
ut32_t
 
CRYP_DaTy
;

62 
ut32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InTyDef
;

72 
ut32_t
 
CRYP_Key0Le
;

73 
ut32_t
 
CRYP_Key0Right
;

74 
ut32_t
 
CRYP_Key1Le
;

75 
ut32_t
 
CRYP_Key1Right
;

76 
ut32_t
 
CRYP_Key2Le
;

77 
ut32_t
 
CRYP_Key2Right
;

78 
ut32_t
 
CRYP_Key3Le
;

79 
ut32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInTyDef
;

86 
ut32_t
 
CRYP_IV0Le
;

87 
ut32_t
 
CRYP_IV0Right
;

88 
ut32_t
 
CRYP_IV1Le
;

89 
ut32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInTyDef
;

98 
ut32_t
 
CR_CutCfig
;

100 
ut32_t
 
CRYP_IV0LR
;

101 
ut32_t
 
CRYP_IV0RR
;

102 
ut32_t
 
CRYP_IV1LR
;

103 
ut32_t
 
CRYP_IV1RR
;

105 
ut32_t
 
CRYP_K0LR
;

106 
ut32_t
 
CRYP_K0RR
;

107 
ut32_t
 
CRYP_K1LR
;

108 
ut32_t
 
CRYP_K1RR
;

109 
ut32_t
 
CRYP_K2LR
;

110 
ut32_t
 
CRYP_K2RR
;

111 
ut32_t
 
CRYP_K3LR
;

112 
ut32_t
 
CRYP_K3RR
;

113 
ut32_t
 
CRYP_CSGCMCCMR
[8];

114 
ut32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_Cڋxt
;

127 
	#CRYP_AlgoD_Eny
 ((
ut16_t
)0x0000)

	)

128 
	#CRYP_AlgoD_Dey
 ((
ut16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
(((ALGODIR=
CRYP_AlgoD_Eny
) || \

130 ((
ALGODIR
=
CRYP_AlgoD_Dey
))

	)

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
ut32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
ut32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
ut32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
ut32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
ut32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
ut32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
ut32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
ut32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
CRYP_AlgoMode_TDES_ECB
) || \

157 ((
ALGOMODE
=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CCM
))

	)

175 
	#CRYP_Pha_In
 ((
ut32_t
)0x00000000)

	)

176 
	#CRYP_Pha_Hd
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha_Payld
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha_F
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
(((PHASE=
CRYP_Pha_In
) || \

181 ((
PHASE
=
CRYP_Pha_Hd
) || \

182 ((
PHASE
=
CRYP_Pha_Payld
) || \

183 ((
PHASE
=
CRYP_Pha_F
))

	)

192 
	#CRYP_DaTy_32b
 ((
ut16_t
)0x0000)

	)

193 
	#CRYP_DaTy_16b
 ((
ut16_t
)0x0040)

	)

194 
	#CRYP_DaTy_8b
 ((
ut16_t
)0x0080)

	)

195 
	#CRYP_DaTy_1b
 ((
ut16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
(((DATATYPE=
CRYP_DaTy_32b
) || \

197 ((
DATATYPE
=
CRYP_DaTy_16b
)|| \

198 ((
DATATYPE
=
CRYP_DaTy_8b
)|| \

199 ((
DATATYPE
=
CRYP_DaTy_1b
))

	)

207 
	#CRYP_KeySize_128b
 ((
ut16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
ut16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
ut16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
(((KEYSIZE=
CRYP_KeySize_128b
)|| \

211 ((
KEYSIZE
=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
=
CRYP_KeySize_256b
))

	)

220 
	#CRYP_FLAG_BUSY
 ((
ut8_t
)0x10

	)

224 
	#CRYP_FLAG_IFEM
 ((
ut8_t
)0x01

	)

225 
	#CRYP_FLAG_IFNF
 ((
ut8_t
)0x02

	)

226 
	#CRYP_FLAG_INRIS
 ((
ut8_t
)0x22

	)

227 
	#CRYP_FLAG_OFNE
 ((
ut8_t
)0x04

	)

229 
	#CRYP_FLAG_OFFU
 ((
ut8_t
)0x08

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
ut8_t
)0x21

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
(((FLAG=
CRYP_FLAG_IFEM
) || \

234 ((
FLAG
=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
=
CRYP_FLAG_INRIS
))

	)

247 
	#CRYP_IT_INI
 ((
ut8_t
)0x01

	)

248 
	#CRYP_IT_OUTI
 ((
ut8_t
)0x02

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
(((IT=
CRYP_IT_INI
|| ((IT=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
ut8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
ut8_t
)0x00)

	)

269 
	#CRYP_DMAReq_DaIN
 ((
ut8_t
)0x01)

	)

270 
	#CRYP_DMAReq_DaOUT
 ((
ut8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut8_t
)0xFC=0x00&& ((DMAREQ!0x00))

	)

284 
CRYP_DeIn
();

287 
CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
);

288 
CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
);

289 
CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

290 
CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

291 
CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

292 
CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

293 
CRYP_Cmd
(
FuniڮS
 
NewS
);

294 
CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
);

295 
CRYP_FIFOFlush
();

297 
CRYP_DaIn
(
ut32_t
 
Da
);

298 
ut32_t
 
CRYP_DaOut
();

301 
EStus
 
CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

302 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

303 
CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
);

306 
CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
);

309 
CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
);

310 
ITStus
 
CRYP_GITStus
(
ut8_t
 
CRYP_IT
);

311 
FuniڮS
 
CRYP_GCmdStus
();

312 
FgStus
 
CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
);

315 
EStus
 
CRYP_AES_ECB
(
ut8_t
 
Mode
,

316 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

317 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

318 
ut8_t
 *
Ouut
);

320 
EStus
 
CRYP_AES_CBC
(
ut8_t
 
Mode
,

321 
ut8_t
 
InVes
[16],

322 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

323 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

324 
ut8_t
 *
Ouut
);

326 
EStus
 
CRYP_AES_CTR
(
ut8_t
 
Mode
,

327 
ut8_t
 
InVes
[16],

328 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

329 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

330 
ut8_t
 *
Ouut
);

332 
EStus
 
CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

333 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

334 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

335 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

336 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
);

338 
EStus
 
CRYP_AES_CCM
(
ut8_t
 
Mode
,

339 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

340 
ut8_t
* 
Key
, 
ut16_t
 
Keysize
,

341 
ut8_t
* 
Iut
, 
ut32_t
 
ILgth
,

342 
ut8_t
* 
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

343 
ut8_t
* 
Ouut
,

344 
ut8_t
* 
AuthTAG
, 
ut32_t
 
TAGSize
);

347 
EStus
 
CRYP_TDES_ECB
(
ut8_t
 
Mode
,

348 
ut8_t
 
Key
[24],

349 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

350 
ut8_t
 *
Ouut
);

352 
EStus
 
CRYP_TDES_CBC
(
ut8_t
 
Mode
,

353 
ut8_t
 
Key
[24],

354 
ut8_t
 
InVes
[8],

355 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

356 
ut8_t
 *
Ouut
);

359 
EStus
 
CRYP_DES_ECB
(
ut8_t
 
Mode
,

360 
ut8_t
 
Key
[8],

361 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

362 
ut8_t
 *
Ouut
);

364 
EStus
 
CRYP_DES_CBC
(
ut8_t
 
Mode
,

365 
ut8_t
 
Key
[8],

366 
ut8_t
 
InVes
[8],

367 
ut8_t
 *
Iut
,
ut32_t
 
Ingth
,

368 
ut8_t
 *
Ouut
);

370 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_dac.h

30 #ide
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DAC_Trigg
;

59 
ut32_t
 
DAC_WaveGi
;

63 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

67 
ut32_t
 
DAC_OuutBufr
;

69 }
	tDAC_InTyDef
;

81 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

83 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

84 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

85 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

86 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

87 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

88 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

91 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

94 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

95 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

96 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

101 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

111 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

112 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

113 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

115 ((
WAVE
=
DAC_WaveGi_Noi
) || \

116 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

125 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

126 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

127 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

128 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

129 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

130 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

131 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

132 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

133 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

134 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

135 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

136 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

137 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

138 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

139 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

140 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

141 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

142 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

143 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

144 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

145 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

146 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

147 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

148 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

151 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

152 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

162 ((
VALUE
=
DAC_TrngAmude_1
) || \

163 ((
VALUE
=
DAC_TrngAmude_3
) || \

164 ((
VALUE
=
DAC_TrngAmude_7
) || \

165 ((
VALUE
=
DAC_TrngAmude_15
) || \

166 ((
VALUE
=
DAC_TrngAmude_31
) || \

167 ((
VALUE
=
DAC_TrngAmude_63
) || \

168 ((
VALUE
=
DAC_TrngAmude_127
) || \

169 ((
VALUE
=
DAC_TrngAmude_255
) || \

170 ((
VALUE
=
DAC_TrngAmude_511
) || \

171 ((
VALUE
=
DAC_TrngAmude_1023
) || \

172 ((
VALUE
=
DAC_TrngAmude_2047
) || \

173 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

182 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

183 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

185 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

194 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

195 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

197 ((
CHANNEL
=
DAC_Chl_2
))

	)

206 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

210 ((
ALIGN
=
DAC_Align_12b_L
) || \

211 ((
ALIGN
=
DAC_Align_8b_R
))

	)

220 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

221 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

223 ((
WAVE
=
DAC_Wave_Trng
))

	)

232 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeIn
();

269 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

270 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

271 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

272 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

273 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

274 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

275 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

276 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

277 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

278 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

281 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

284 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

285 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

286 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

287 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

288 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

290 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_dbgmcu.h

29 #ide
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xF91FE200=0x00&& ((PERIPH!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8FFFC=0x00&& ((PERIPH!0x00))

	)

89 
ut32_t
 
DBGMCU_GREVID
();

90 
ut32_t
 
DBGMCU_GDEVID
();

91 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

92 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

93 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

95 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_dcmi.h

29 #ide
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
ut16_t
 
DCMI_CtuMode
;

56 
ut16_t
 
DCMI_SynchroMode
;

59 
ut16_t
 
DCMI_PCKPެy
;

62 
ut16_t
 
DCMI_VSPެy
;

65 
ut16_t
 
DCMI_HSPެy
;

68 
ut16_t
 
DCMI_CtuRe
;

71 
ut16_t
 
DCMI_ExndedDaMode
;

73 } 
	tDCMI_InTyDef
;

80 
ut16_t
 
DCMI_VtilSLe
;

83 
ut16_t
 
DCMI_HizڏlOfftCou
;

86 
ut16_t
 
DCMI_VtilLeCou
;

89 
ut16_t
 
DCMI_CtuCou
;

92 } 
	tDCMI_CROPInTyDef
;

99 
ut8_t
 
DCMI_FmeSCode
;

100 
ut8_t
 
DCMI_LeSCode
;

101 
ut8_t
 
DCMI_LeEndCode
;

102 
ut8_t
 
DCMI_FmeEndCode
;

103 } 
	tDCMI_CodesInTyDef
;

114 
	#DCMI_CtuMode_Ctuous
 ((
ut16_t
)0x0000

	)

116 
	#DCMI_CtuMode_SpSh
 ((
ut16_t
)0x0002

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODE=
DCMI_CtuMode_Ctuous
) || \

119 ((
MODE
=
DCMI_CtuMode_SpSh
))

	)

128 
	#DCMI_SynchroMode_Hdwe
 ((
ut16_t
)0x0000

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
ut16_t
)0x0010

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODE=
DCMI_SynchroMode_Hdwe
) || \

133 ((
MODE
=
DCMI_SynchroMode_Embedded
))

	)

142 
	#DCMI_PCKPެy_Flg
 ((
ut16_t
)0x0000

	)

143 
	#DCMI_PCKPެy_Risg
 ((
ut16_t
)0x0020

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_PCKPެy_Flg
) || \

145 ((
POLARITY
=
DCMI_PCKPެy_Risg
))

	)

154 
	#DCMI_VSPެy_Low
 ((
ut16_t
)0x0000

	)

155 
	#DCMI_VSPެy_High
 ((
ut16_t
)0x0080

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_VSPެy_Low
) || \

157 ((
POLARITY
=
DCMI_VSPެy_High
))

	)

166 
	#DCMI_HSPެy_Low
 ((
ut16_t
)0x0000

	)

167 
	#DCMI_HSPެy_High
 ((
ut16_t
)0x0040

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_HSPެy_Low
) || \

169 ((
POLARITY
=
DCMI_HSPެy_High
))

	)

178 
	#DCMI_CtuRe_A_Fme
 ((
ut16_t
)0x0000

	)

179 
	#DCMI_CtuRe_1of2_Fme
 ((
ut16_t
)0x0100

	)

180 
	#DCMI_CtuRe_1of4_Fme
 ((
ut16_t
)0x0200

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
(((RATE=
DCMI_CtuRe_A_Fme
) || \

182 ((
RATE
=
DCMI_CtuRe_1of2_Fme
) ||\

183 ((
RATE
=
DCMI_CtuRe_1of4_Fme
))

	)

192 
	#DCMI_ExndedDaMode_8b
 ((
ut16_t
)0x0000

	)

193 
	#DCMI_ExndedDaMode_10b
 ((
ut16_t
)0x0400

	)

194 
	#DCMI_ExndedDaMode_12b
 ((
ut16_t
)0x0800

	)

195 
	#DCMI_ExndedDaMode_14b
 ((
ut16_t
)0x0C00

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATA=
DCMI_ExndedDaMode_8b
) || \

197 ((
DATA
=
DCMI_ExndedDaMode_10b
) ||\

198 ((
DATA
=
DCMI_ExndedDaMode_12b
) ||\

199 ((
DATA
=
DCMI_ExndedDaMode_14b
))

	)

208 
	#DCMI_IT_FRAME
 ((
ut16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
ut16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
ut16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
ut16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
ut16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xFFE0=0x0000&& ((IT!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
(((IT=
DCMI_IT_FRAME
) || \

215 ((
IT
=
DCMI_IT_OVF
) || \

216 ((
IT
=
DCMI_IT_ERR
) || \

217 ((
IT
=
DCMI_IT_VSYNC
) || \

218 ((
IT
=
DCMI_IT_LINE
))

	)

230 
	#DCMI_FLAG_HSYNC
 ((
ut16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
ut16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
ut16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
ut16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
ut16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
ut16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
ut16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
ut16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
ut16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
ut16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
ut16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
ut16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
ut16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
(((FLAG=
DCMI_FLAG_HSYNC
) || \

250 ((
FLAG
=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
=
DCMI_FLAG_LINEMI
))

	)

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFE0=0x0000&& ((FLAG!0x0000))

	)

276 
DCMI_DeIn
();

279 
DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
);

280 
DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
);

281 
DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
);

282 
DCMI_CROPCmd
(
FuniڮS
 
NewS
);

283 
DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
);

284 
DCMI_JPEGCmd
(
FuniڮS
 
NewS
);

287 
DCMI_Cmd
(
FuniڮS
 
NewS
);

288 
DCMI_CtuCmd
(
FuniڮS
 
NewS
);

289 
ut32_t
 
DCMI_RdDa
();

292 
DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
);

293 
FgStus
 
DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
);

294 
DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
);

295 
ITStus
 
DCMI_GITStus
(
ut16_t
 
DCMI_IT
);

296 
DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
);

298 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_dma.h

30 #ide
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA_Chl
;

59 
ut32_t
 
DMA_PhBaAddr
;

61 
ut32_t
 
DMA_Memy0BaAddr
;

65 
ut32_t
 
DMA_DIR
;

69 
ut32_t
 
DMA_BufrSize
;

73 
ut32_t
 
DMA_PhInc
;

76 
ut32_t
 
DMA_MemyInc
;

79 
ut32_t
 
DMA_PhDaSize
;

82 
ut32_t
 
DMA_MemyDaSize
;

85 
ut32_t
 
DMA_Mode
;

90 
ut32_t
 
DMA_Priܙy
;

93 
ut32_t
 
DMA_FIFOMode
;

98 
ut32_t
 
DMA_FIFOThshd
;

101 
ut32_t
 
DMA_MemyBur
;

106 
ut32_t
 
DMA_PhBur
;

110 }
	tDMA_InTyDef
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Sm0
) || \

119 ((
PERIPH
=
DMA1_Sm1
) || \

120 ((
PERIPH
=
DMA1_Sm2
) || \

121 ((
PERIPH
=
DMA1_Sm3
) || \

122 ((
PERIPH
=
DMA1_Sm4
) || \

123 ((
PERIPH
=
DMA1_Sm5
) || \

124 ((
PERIPH
=
DMA1_Sm6
) || \

125 ((
PERIPH
=
DMA1_Sm7
) || \

126 ((
PERIPH
=
DMA2_Sm0
) || \

127 ((
PERIPH
=
DMA2_Sm1
) || \

128 ((
PERIPH
=
DMA2_Sm2
) || \

129 ((
PERIPH
=
DMA2_Sm3
) || \

130 ((
PERIPH
=
DMA2_Sm4
) || \

131 ((
PERIPH
=
DMA2_Sm5
) || \

132 ((
PERIPH
=
DMA2_Sm6
) || \

133 ((
PERIPH
=
DMA2_Sm7
))

	)

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
(((CONTROLLER=
DMA1
) || \

136 ((
CONTROLLER
=
DMA2
))

	)

141 
	#DMA_Chl_0
 ((
ut32_t
)0x00000000)

	)

142 
	#DMA_Chl_1
 ((
ut32_t
)0x02000000)

	)

143 
	#DMA_Chl_2
 ((
ut32_t
)0x04000000)

	)

144 
	#DMA_Chl_3
 ((
ut32_t
)0x06000000)

	)

145 
	#DMA_Chl_4
 ((
ut32_t
)0x08000000)

	)

146 
	#DMA_Chl_5
 ((
ut32_t
)0x0A000000)

	)

147 
	#DMA_Chl_6
 ((
ut32_t
)0x0C000000)

	)

148 
	#DMA_Chl_7
 ((
ut32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
(((CHANNEL=
DMA_Chl_0
) || \

151 ((
CHANNEL
=
DMA_Chl_1
) || \

152 ((
CHANNEL
=
DMA_Chl_2
) || \

153 ((
CHANNEL
=
DMA_Chl_3
) || \

154 ((
CHANNEL
=
DMA_Chl_4
) || \

155 ((
CHANNEL
=
DMA_Chl_5
) || \

156 ((
CHANNEL
=
DMA_Chl_6
) || \

157 ((
CHANNEL
=
DMA_Chl_7
))

	)

166 
	#DMA_DIR_PhToMemy
 ((
ut32_t
)0x00000000)

	)

167 
	#DMA_DIR_MemyToPh
 ((
ut32_t
)0x00000040)

	)

168 
	#DMA_DIR_MemyToMemy
 ((
ut32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
(((DIRECTION=
DMA_DIR_PhToMemy
 ) || \

171 ((
DIRECTION
=
DMA_DIR_MemyToPh
) || \

172 ((
DIRECTION
=
DMA_DIR_MemyToMemy
))

	)

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

190 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000200)

	)

191 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
) || \

194 ((
STATE
=
DMA_PhInc_Dib
))

	)

203 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000400)

	)

204 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
) || \

207 ((
STATE
=
DMA_MemyInc_Dib
))

	)

216 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

217 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000800)

	)

218 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

221 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

222 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

231 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

232 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00002000)

	)

233 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

236 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

237 ((
SIZE
=
DMA_MemyDaSize_Wd
 ))

	)

246 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

247 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
 ) || \

250 ((
MODE
=
DMA_Mode_Ccur
))

	)

259 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

260 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00010000)

	)

261 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00020000)

	)

262 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_Low
 ) || \

265 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

266 ((
PRIORITY
=
DMA_Priܙy_High
) || \

267 ((
PRIORITY
=
DMA_Priܙy_VyHigh
))

	)

276 
	#DMA_FIFOMode_Dib
 ((
ut32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_Eb
 ((
ut32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
(((STATE=
DMA_FIFOMode_Dib
 ) || \

280 ((
STATE
=
DMA_FIFOMode_Eb
))

	)

289 
	#DMA_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000000)

	)

290 
	#DMA_FIFOThshd_HfFu
 ((
ut32_t
)0x00000001)

	)

291 
	#DMA_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000002)

	)

292 
	#DMA_FIFOThshd_Fu
 ((
ut32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
DMA_FIFOThshd_1QurFu
 ) || \

295 ((
THRESHOLD
=
DMA_FIFOThshd_HfFu
) || \

296 ((
THRESHOLD
=
DMA_FIFOThshd_3QursFu
) || \

297 ((
THRESHOLD
=
DMA_FIFOThshd_Fu
))

	)

306 
	#DMA_MemyBur_Sg
 ((
ut32_t
)0x00000000)

	)

307 
	#DMA_MemyBur_INC4
 ((
ut32_t
)0x00800000)

	)

308 
	#DMA_MemyBur_INC8
 ((
ut32_t
)0x01000000)

	)

309 
	#DMA_MemyBur_INC16
 ((
ut32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
(((BURST=
DMA_MemyBur_Sg
) || \

312 ((
BURST
=
DMA_MemyBur_INC4
) || \

313 ((
BURST
=
DMA_MemyBur_INC8
) || \

314 ((
BURST
=
DMA_MemyBur_INC16
))

	)

323 
	#DMA_PhBur_Sg
 ((
ut32_t
)0x00000000)

	)

324 
	#DMA_PhBur_INC4
 ((
ut32_t
)0x00200000)

	)

325 
	#DMA_PhBur_INC8
 ((
ut32_t
)0x00400000)

	)

326 
	#DMA_PhBur_INC16
 ((
ut32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
(((BURST=
DMA_PhBur_Sg
) || \

329 ((
BURST
=
DMA_PhBur_INC4
) || \

330 ((
BURST
=
DMA_PhBur_INC8
) || \

331 ((
BURST
=
DMA_PhBur_INC16
))

	)

340 
	#DMA_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOStus_1QurFu
 ((
ut32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOStus_HfFu
 ((
ut32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOStus_3QursFu
 ((
ut32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOStus_Emy
 ((
ut32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOStus_Fu
 ((
ut32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
(((STATUS=
DMA_FIFOStus_Less1QurFu
 ) || \

348 ((
STATUS
=
DMA_FIFOStus_HfFu
) || \

349 ((
STATUS
=
DMA_FIFOStus_1QurFu
) || \

350 ((
STATUS
=
DMA_FIFOStus_3QursFu
) || \

351 ((
STATUS
=
DMA_FIFOStus_Fu
) || \

352 ((
STATUS
=
DMA_FIFOStus_Emy
))

	)

360 
	#DMA_FLAG_FEIF0
 ((
ut32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
ut32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
ut32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
ut32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
ut32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
ut32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
ut32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
ut32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
ut32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
ut32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
ut32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
ut32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
ut32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
ut32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
ut32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
ut32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
ut32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
ut32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
ut32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
ut32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
ut32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
ut32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
ut32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
ut32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
ut32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
ut32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
ut32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
ut32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
ut32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
ut32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
ut32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
ut32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
ut32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
ut32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
ut32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
ut32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
ut32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
ut32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
ut32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
ut32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \

402 (((
FLAG
& 0xC002F082=0x00&& ((FLAG!0x00))

	)

404 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA_FLAG_TCIF0
|| ((FLAG=
DMA_FLAG_HTIF0
) || \

405 ((
FLAG
=
DMA_FLAG_TEIF0
|| ((FLAG=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
=
DMA_FLAG_FEIF0
|| ((FLAG=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
=
DMA_FLAG_HTIF1
|| ((FLAG=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
=
DMA_FLAG_DMEIF1
|| ((FLAG=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
=
DMA_FLAG_TCIF2
|| ((FLAG=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
=
DMA_FLAG_TEIF2
|| ((FLAG=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
=
DMA_FLAG_FEIF2
|| ((FLAG=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
=
DMA_FLAG_HTIF3
|| ((FLAG=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
=
DMA_FLAG_DMEIF3
|| ((FLAG=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
=
DMA_FLAG_TCIF4
|| ((FLAG=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
=
DMA_FLAG_TEIF4
|| ((FLAG=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
=
DMA_FLAG_FEIF4
|| ((FLAG=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
=
DMA_FLAG_HTIF5
|| ((FLAG=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
=
DMA_FLAG_DMEIF5
|| ((FLAG=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
=
DMA_FLAG_TCIF6
|| ((FLAG=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
=
DMA_FLAG_TEIF6
|| ((FLAG=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
=
DMA_FLAG_FEIF6
|| ((FLAG=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
=
DMA_FLAG_HTIF7
|| ((FLAG=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
=
DMA_FLAG_DMEIF7
|| ((FLAG=
DMA_FLAG_FEIF7
))

	)

432 
	#DMA_IT_TC
 ((
ut32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
ut32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
ut32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
ut32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
ut32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFF61=0x00&& ((IT!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
ut32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
ut32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
ut32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
ut32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
ut32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
ut32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
ut32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
ut32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
ut32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
ut32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
ut32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
ut32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
ut32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
ut32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
ut32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
ut32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
ut32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
ut32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
ut32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
ut32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
ut32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
ut32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
ut32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
ut32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
ut32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
ut32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
ut32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
ut32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
ut32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
ut32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
ut32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
ut32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
ut32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
ut32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
ut32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
ut32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
ut32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
ut32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
ut32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
ut32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
) ((((IT) & 0x30000000) != 0x30000000) && \

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
& 0x40820082=0x00))

	)

492 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA_IT_TCIF0
|| ((IT=
DMA_IT_HTIF0
) || \

493 ((
IT
=
DMA_IT_TEIF0
|| ((IT=
DMA_IT_DMEIF0
) || \

494 ((
IT
=
DMA_IT_FEIF0
|| ((IT=
DMA_IT_TCIF1
) || \

495 ((
IT
=
DMA_IT_HTIF1
|| ((IT=
DMA_IT_TEIF1
) || \

496 ((
IT
=
DMA_IT_DMEIF1
)|| ((IT=
DMA_IT_FEIF1
) || \

497 ((
IT
=
DMA_IT_TCIF2
|| ((IT=
DMA_IT_HTIF2
) || \

498 ((
IT
=
DMA_IT_TEIF2
|| ((IT=
DMA_IT_DMEIF2
) || \

499 ((
IT
=
DMA_IT_FEIF2
|| ((IT=
DMA_IT_TCIF3
) || \

500 ((
IT
=
DMA_IT_HTIF3
|| ((IT=
DMA_IT_TEIF3
) || \

501 ((
IT
=
DMA_IT_DMEIF3
)|| ((IT=
DMA_IT_FEIF3
) || \

502 ((
IT
=
DMA_IT_TCIF4
|| ((IT=
DMA_IT_HTIF4
) || \

503 ((
IT
=
DMA_IT_TEIF4
|| ((IT=
DMA_IT_DMEIF4
) || \

504 ((
IT
=
DMA_IT_FEIF4
|| ((IT=
DMA_IT_TCIF5
) || \

505 ((
IT
=
DMA_IT_HTIF5
|| ((IT=
DMA_IT_TEIF5
) || \

506 ((
IT
=
DMA_IT_DMEIF5
)|| ((IT=
DMA_IT_FEIF5
) || \

507 ((
IT
=
DMA_IT_TCIF6
|| ((IT=
DMA_IT_HTIF6
) || \

508 ((
IT
=
DMA_IT_TEIF6
|| ((IT=
DMA_IT_DMEIF6
) || \

509 ((
IT
=
DMA_IT_FEIF6
|| ((IT=
DMA_IT_TCIF7
) || \

510 ((
IT
=
DMA_IT_HTIF7
|| ((IT=
DMA_IT_TEIF7
) || \

511 ((
IT
=
DMA_IT_DMEIF7
)|| ((IT=
DMA_IT_FEIF7
))

	)

520 
	#DMA_PINCOS_Psize
 ((
ut32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_WdAligd
 ((
ut32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
(((SIZE=
DMA_PINCOS_Psize
) || \

524 ((
SIZE
=
DMA_PINCOS_WdAligd
))

	)

533 
	#DMA_FlowCl_Memy
 ((
ut32_t
)0x00000000)

	)

534 
	#DMA_FlowCl_Ph
 ((
ut32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
(((CTRL=
DMA_FlowCl_Memy
) || \

537 ((
CTRL
=
DMA_FlowCl_Ph
))

	)

546 
	#DMA_Memy_0
 ((
ut32_t
)0x00000000)

	)

547 
	#DMA_Memy_1
 ((
ut32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
(((MEM=
DMA_Memy_0
|| ((MEM=
DMA_Memy_1
))

	)

562 
DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

565 
DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
);

566 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

567 
DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

570 
DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
);

571 
DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
);

574 
DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
);

575 
ut16_t
 
DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

578 
DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

579 
ut32_t
 
DMA_CutMemy
);

580 
DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

581 
DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

582 
ut32_t
 
DMA_MemyTg
);

583 
ut32_t
 
DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

586 
FuniڮS
 
DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

587 
ut32_t
 
DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

588 
FgStus
 
DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

589 
DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

590 
DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

591 
ITStus
 
DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

592 
DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

594 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_exti.h

30 #ide
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
EXTI_Mode_Iru
 = 0x00,

57 
EXTI_Mode_Evt
 = 0x04

58 }
	tEXTIMode_TyDef
;

60 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

68 
EXTI_Trigg_Risg
 = 0x08,

69 
EXTI_Trigg_Flg
 = 0x0C,

70 
EXTI_Trigg_Risg_Flg
 = 0x10

71 }
	tEXTITrigg_TyDef
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

74 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

75 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

82 
ut32_t
 
EXTI_Le
;

85 
EXTIMode_TyDef
 
EXTI_Mode
;

88 
EXTITrigg_TyDef
 
EXTI_Trigg
;

91 
FuniڮS
 
EXTI_LeCmd
;

93 }
	tEXTI_InTyDef
;

105 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

106 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

107 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

108 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

109 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

110 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

111 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

112 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

113 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

114 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

115 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

116 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

117 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

118 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

119 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

120 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

121 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

123 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

124 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

125 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

126 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

127 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

128 
	#EXTI_Le23
 ((
ut32_t
)0x00800000

	)

131 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFF800000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

133 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

134 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

135 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

136 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

137 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

138 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

139 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

140 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

141 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

142 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

143 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) ||\

144 ((
LINE
=
EXTI_Le22
|| ((LINE=
EXTI_Le23
))

	)

158 
EXTI_DeIn
();

161 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

162 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

163 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

166 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

167 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

168 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

169 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

171 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_flash.h

30 #ide
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Stus
;

74 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

75 
	#FLASH_Lcy_1
 ((
ut8_t
)0x0001

	)

76 
	#FLASH_Lcy_2
 ((
ut8_t
)0x0002

	)

77 
	#FLASH_Lcy_3
 ((
ut8_t
)0x0003

	)

78 
	#FLASH_Lcy_4
 ((
ut8_t
)0x0004

	)

79 
	#FLASH_Lcy_5
 ((
ut8_t
)0x0005

	)

80 
	#FLASH_Lcy_6
 ((
ut8_t
)0x0006

	)

81 
	#FLASH_Lcy_7
 ((
ut8_t
)0x0007

	)

82 
	#FLASH_Lcy_8
 ((
ut8_t
)0x0008

	)

83 
	#FLASH_Lcy_9
 ((
ut8_t
)0x0009

	)

84 
	#FLASH_Lcy_10
 ((
ut8_t
)0x000A

	)

85 
	#FLASH_Lcy_11
 ((
ut8_t
)0x000B

	)

86 
	#FLASH_Lcy_12
 ((
ut8_t
)0x000C

	)

87 
	#FLASH_Lcy_13
 ((
ut8_t
)0x000D

	)

88 
	#FLASH_Lcy_14
 ((
ut8_t
)0x000E

	)

89 
	#FLASH_Lcy_15
 ((
ut8_t
)0x000F

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

93 ((
LATENCY
=
FLASH_Lcy_1
) || \

94 ((
LATENCY
=
FLASH_Lcy_2
) || \

95 ((
LATENCY
=
FLASH_Lcy_3
) || \

96 ((
LATENCY
=
FLASH_Lcy_4
) || \

97 ((
LATENCY
=
FLASH_Lcy_5
) || \

98 ((
LATENCY
=
FLASH_Lcy_6
) || \

99 ((
LATENCY
=
FLASH_Lcy_7
) || \

100 ((
LATENCY
=
FLASH_Lcy_8
) || \

101 ((
LATENCY
=
FLASH_Lcy_9
) || \

102 ((
LATENCY
=
FLASH_Lcy_10
) || \

103 ((
LATENCY
=
FLASH_Lcy_11
) || \

104 ((
LATENCY
=
FLASH_Lcy_12
) || \

105 ((
LATENCY
=
FLASH_Lcy_13
) || \

106 ((
LATENCY
=
FLASH_Lcy_14
) || \

107 ((
LATENCY
=
FLASH_Lcy_15
))

	)

115 
	#VޏgeRge_1
 ((
ut8_t
)0x00

	)

116 
	#VޏgeRge_2
 ((
ut8_t
)0x01

	)

117 
	#VޏgeRge_3
 ((
ut8_t
)0x02

	)

118 
	#VޏgeRge_4
 ((
ut8_t
)0x03

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGE=
VޏgeRge_1
) || \

121 ((
RANGE
=
VޏgeRge_2
) || \

122 ((
RANGE
=
VޏgeRge_3
) || \

123 ((
RANGE
=
VޏgeRge_4
))

	)

131 
	#FLASH_Se_0
 ((
ut16_t
)0x0000

	)

132 
	#FLASH_Se_1
 ((
ut16_t
)0x0008

	)

133 
	#FLASH_Se_2
 ((
ut16_t
)0x0010

	)

134 
	#FLASH_Se_3
 ((
ut16_t
)0x0018

	)

135 
	#FLASH_Se_4
 ((
ut16_t
)0x0020

	)

136 
	#FLASH_Se_5
 ((
ut16_t
)0x0028

	)

137 
	#FLASH_Se_6
 ((
ut16_t
)0x0030

	)

138 
	#FLASH_Se_7
 ((
ut16_t
)0x0038

	)

139 
	#FLASH_Se_8
 ((
ut16_t
)0x0040

	)

140 
	#FLASH_Se_9
 ((
ut16_t
)0x0048

	)

141 
	#FLASH_Se_10
 ((
ut16_t
)0x0050

	)

142 
	#FLASH_Se_11
 ((
ut16_t
)0x0058

	)

143 
	#FLASH_Se_12
 ((
ut16_t
)0x0080

	)

144 
	#FLASH_Se_13
 ((
ut16_t
)0x0088

	)

145 
	#FLASH_Se_14
 ((
ut16_t
)0x0090

	)

146 
	#FLASH_Se_15
 ((
ut16_t
)0x0098

	)

147 
	#FLASH_Se_16
 ((
ut16_t
)0x00A0

	)

148 
	#FLASH_Se_17
 ((
ut16_t
)0x00A8

	)

149 
	#FLASH_Se_18
 ((
ut16_t
)0x00B0

	)

150 
	#FLASH_Se_19
 ((
ut16_t
)0x00B8

	)

151 
	#FLASH_Se_20
 ((
ut16_t
)0x00C0

	)

152 
	#FLASH_Se_21
 ((
ut16_t
)0x00C8

	)

153 
	#FLASH_Se_22
 ((
ut16_t
)0x00D0

	)

154 
	#FLASH_Se_23
 ((
ut16_t
)0x00D8

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
(((SECTOR=
FLASH_Se_0
|| ((SECTOR=
FLASH_Se_1
) ||\

157 ((
SECTOR
=
FLASH_Se_2
|| ((SECTOR=
FLASH_Se_3
) ||\

158 ((
SECTOR
=
FLASH_Se_4
|| ((SECTOR=
FLASH_Se_5
) ||\

159 ((
SECTOR
=
FLASH_Se_6
|| ((SECTOR=
FLASH_Se_7
) ||\

160 ((
SECTOR
=
FLASH_Se_8
|| ((SECTOR=
FLASH_Se_9
) ||\

161 ((
SECTOR
=
FLASH_Se_10
|| ((SECTOR=
FLASH_Se_11
) ||\

162 ((
SECTOR
=
FLASH_Se_12
|| ((SECTOR=
FLASH_Se_13
) ||\

163 ((
SECTOR
=
FLASH_Se_14
|| ((SECTOR=
FLASH_Se_15
) ||\

164 ((
SECTOR
=
FLASH_Se_16
|| ((SECTOR=
FLASH_Se_17
) ||\

165 ((
SECTOR
=
FLASH_Se_18
|| ((SECTOR=
FLASH_Se_19
) ||\

166 ((
SECTOR
=
FLASH_Se_20
|| ((SECTOR=
FLASH_Se_21
) ||\

167 ((
SECTOR
=
FLASH_Se_22
|| ((SECTOR=
FLASH_Se_23
))

	)

169 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F469_479xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x081FFFFF)) ||\

171 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

174 #i
defed
 (
STM32F40_41xxx
|| defed(
STM32F412xG
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x080FFFFF)) ||\

176 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

179 #i
defed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0803FFFF)) ||\

181 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

184 #i
defed
 (
STM32F411xE
|| defed (
STM32F446xx
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0807FFFF)) ||\

186 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

189 #i
defed
 (
STM32F410xx
)

190 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0801FFFF)) ||\

191 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

194 #i
defed
(
STM32F413_423xx
)

195 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0817FFFF)) ||\

196 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7BDF)))

	)

205 
	#OB_WRP_Se_0
 ((
ut32_t
)0x00000001

	)

206 
	#OB_WRP_Se_1
 ((
ut32_t
)0x00000002

	)

207 
	#OB_WRP_Se_2
 ((
ut32_t
)0x00000004

	)

208 
	#OB_WRP_Se_3
 ((
ut32_t
)0x00000008

	)

209 
	#OB_WRP_Se_4
 ((
ut32_t
)0x00000010

	)

210 
	#OB_WRP_Se_5
 ((
ut32_t
)0x00000020

	)

211 
	#OB_WRP_Se_6
 ((
ut32_t
)0x00000040

	)

212 
	#OB_WRP_Se_7
 ((
ut32_t
)0x00000080

	)

213 
	#OB_WRP_Se_8
 ((
ut32_t
)0x00000100

	)

214 
	#OB_WRP_Se_9
 ((
ut32_t
)0x00000200

	)

215 
	#OB_WRP_Se_10
 ((
ut32_t
)0x00000400

	)

216 
	#OB_WRP_Se_11
 ((
ut32_t
)0x00000800

	)

217 
	#OB_WRP_Se_12
 ((
ut32_t
)0x00000001

	)

218 
	#OB_WRP_Se_13
 ((
ut32_t
)0x00000002

	)

219 
	#OB_WRP_Se_14
 ((
ut32_t
)0x00000004

	)

220 
	#OB_WRP_Se_15
 ((
ut32_t
)0x00000008

	)

221 
	#OB_WRP_Se_16
 ((
ut32_t
)0x00000010

	)

222 
	#OB_WRP_Se_17
 ((
ut32_t
)0x00000020

	)

223 
	#OB_WRP_Se_18
 ((
ut32_t
)0x00000040

	)

224 
	#OB_WRP_Se_19
 ((
ut32_t
)0x00000080

	)

225 
	#OB_WRP_Se_20
 ((
ut32_t
)0x00000100

	)

226 
	#OB_WRP_Se_21
 ((
ut32_t
)0x00000200

	)

227 
	#OB_WRP_Se_22
 ((
ut32_t
)0x00000400

	)

228 
	#OB_WRP_Se_23
 ((
ut32_t
)0x00000800

	)

229 
	#OB_WRP_Se_A
 ((
ut32_t
)0x00000FFF

	)

231 
	#IS_OB_WRP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

239 
	#OB_PcROP_Dib
 ((
ut8_t
)0x00

	)

240 
	#OB_PcROP_Eb
 ((
ut8_t
)0x80

	)

241 
	#IS_OB_PCROP_SELECT
(
PCROP
(((PCROP=
OB_PcROP_Dib
|| ((PCROP=
OB_PcROP_Eb
))

	)

249 
	#OB_PCROP_Se_0
 ((
ut32_t
)0x00000001

	)

250 
	#OB_PCROP_Se_1
 ((
ut32_t
)0x00000002

	)

251 
	#OB_PCROP_Se_2
 ((
ut32_t
)0x00000004

	)

252 
	#OB_PCROP_Se_3
 ((
ut32_t
)0x00000008

	)

253 
	#OB_PCROP_Se_4
 ((
ut32_t
)0x00000010

	)

254 
	#OB_PCROP_Se_5
 ((
ut32_t
)0x00000020

	)

255 
	#OB_PCROP_Se_6
 ((
ut32_t
)0x00000040

	)

256 
	#OB_PCROP_Se_7
 ((
ut32_t
)0x00000080

	)

257 
	#OB_PCROP_Se_8
 ((
ut32_t
)0x00000100

	)

258 
	#OB_PCROP_Se_9
 ((
ut32_t
)0x00000200

	)

259 
	#OB_PCROP_Se_10
 ((
ut32_t
)0x00000400

	)

260 
	#OB_PCROP_Se_11
 ((
ut32_t
)0x00000800

	)

261 
	#OB_PCROP_Se_12
 ((
ut32_t
)0x00000001

	)

262 
	#OB_PCROP_Se_13
 ((
ut32_t
)0x00000002

	)

263 
	#OB_PCROP_Se_14
 ((
ut32_t
)0x00000004

	)

264 
	#OB_PCROP_Se_15
 ((
ut32_t
)0x00000008

	)

265 
	#OB_PCROP_Se_16
 ((
ut32_t
)0x00000010

	)

266 
	#OB_PCROP_Se_17
 ((
ut32_t
)0x00000020

	)

267 
	#OB_PCROP_Se_18
 ((
ut32_t
)0x00000040

	)

268 
	#OB_PCROP_Se_19
 ((
ut32_t
)0x00000080

	)

269 
	#OB_PCROP_Se_20
 ((
ut32_t
)0x00000100

	)

270 
	#OB_PCROP_Se_21
 ((
ut32_t
)0x00000200

	)

271 
	#OB_PCROP_Se_22
 ((
ut32_t
)0x00000400

	)

272 
	#OB_PCROP_Se_23
 ((
ut32_t
)0x00000800

	)

273 
	#OB_PCROP_Se_A
 ((
ut32_t
)0x00000FFF

	)

275 
	#IS_OB_PCROP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

283 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

284 
	#OB_RDP_Lev_1
 ((
ut8_t
)0x55)

	)

287 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

288 ((
LEVEL
=
OB_RDP_Lev_1
))

	)

297 
	#OB_IWDG_SW
 ((
ut8_t
)0x20

	)

298 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

299 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

307 
	#OB_STOP_NoRST
 ((
ut8_t
)0x40

	)

308 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

309 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

318 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x80

	)

319 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

320 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

328 
	#OB_BOR_LEVEL3
 ((
ut8_t
)0x00

	)

329 
	#OB_BOR_LEVEL2
 ((
ut8_t
)0x04

	)

330 
	#OB_BOR_LEVEL1
 ((
ut8_t
)0x08

	)

331 
	#OB_BOR_OFF
 ((
ut8_t
)0x0C

	)

332 
	#IS_OB_BOR
(
LEVEL
(((LEVEL=
OB_BOR_LEVEL1
|| ((LEVEL=
OB_BOR_LEVEL2
) ||\

333 ((
LEVEL
=
OB_BOR_LEVEL3
|| ((LEVEL=
OB_BOR_OFF
))

	)

341 
	#OB_Du_BoEbd
 ((
ut8_t
)0x10

	)

342 
	#OB_Du_BoDibd
 ((
ut8_t
)0x00

	)

343 
	#IS_OB_BOOT
(
BOOT
(((BOOT=
OB_Du_BoEbd
|| ((BOOT=
OB_Du_BoDibd
))

	)

351 
	#FLASH_IT_EOP
 ((
ut32_t
)0x01000000

	)

352 
	#FLASH_IT_ERR
 ((
ut32_t
)0x02000000

	)

353 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFCFFFFFF=0x00000000&& ((IT!0x00000000))

	)

361 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000001

	)

362 
	#FLASH_FLAG_OPERR
 ((
ut32_t
)0x00000002

	)

363 
	#FLASH_FLAG_WRPERR
 ((
ut32_t
)0x00000010

	)

364 
	#FLASH_FLAG_PGAERR
 ((
ut32_t
)0x00000020

	)

365 
	#FLASH_FLAG_PGPERR
 ((
ut32_t
)0x00000040

	)

366 
	#FLASH_FLAG_PGSERR
 ((
ut32_t
)0x00000080

	)

367 
	#FLASH_FLAG_RDERR
 ((
ut32_t
)0x00000100

	)

368 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00010000

	)

369 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFE0C=0x00000000&& ((FLAG!0x00000000))

	)

370 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_EOP
|| ((FLAG=
FLASH_FLAG_OPERR
) || \

371 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_PGAERR
) || \

372 ((
FLAG
=
FLASH_FLAG_PGPERR
|| ((FLAG=
FLASH_FLAG_PGSERR
) || \

373 ((
FLAG
=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_RDERR
))

	)

381 
	#FLASH_PSIZE_BYTE
 ((
ut32_t
)0x00000000)

	)

382 
	#FLASH_PSIZE_HALF_WORD
 ((
ut32_t
)0x00000100)

	)

383 
	#FLASH_PSIZE_WORD
 ((
ut32_t
)0x00000200)

	)

384 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ut32_t
)0x00000300)

	)

385 
	#CR_PSIZE_MASK
 ((
ut32_t
)0xFFFFFCFF)

	)

393 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

394 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

395 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

396 
	#FLASH_OPT_KEY1
 ((
ut32_t
)0x08192A3B)

	)

397 
	#FLASH_OPT_KEY2
 ((
ut32_t
)0x4C5D6E7F)

	)

405 
	#ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

409 
	#OPTCR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C14)

	)

413 
	#OPTCR_BYTE1_ADDRESS
 ((
ut32_t
)0x40023C15)

	)

417 
	#OPTCR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C16)

	)

421 
	#OPTCR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023C17)

	)

426 
	#OPTCR1_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C1A)

	)

436 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

437 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

438 
FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
);

439 
FLASH_DaCacheCmd
(
FuniڮS
 
NewS
);

440 
FLASH_InruiCacheRet
();

441 
FLASH_DaCacheRet
();

444 
FLASH_Uock
();

445 
FLASH_Lock
();

446 
FLASH_Stus
 
FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
);

447 
FLASH_Stus
 
FLASH_EASes
(
ut8_t
 
VޏgeRge
);

448 
FLASH_Stus
 
FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
);

449 
FLASH_Stus
 
FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
);

450 
FLASH_Stus
 
FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
);

451 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

452 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

453 
FLASH_Stus
 
FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

456 
FLASH_OB_Uock
();

457 
FLASH_OB_Lock
();

458 
FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

459 
FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

460 
FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
);

461 
FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

462 
FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

463 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

464 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

465 
FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
);

466 
FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
);

467 
FLASH_Stus
 
FLASH_OB_Launch
();

468 
ut8_t
 
FLASH_OB_GUr
();

469 
ut16_t
 
FLASH_OB_GWRP
();

470 
ut16_t
 
FLASH_OB_GWRP1
();

471 
ut16_t
 
FLASH_OB_GPCROP
();

472 
ut16_t
 
FLASH_OB_GPCROP1
();

473 
FgStus
 
FLASH_OB_GRDP
();

474 
ut8_t
 
FLASH_OB_GBOR
();

477 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

478 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

479 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

480 
FLASH_Stus
 
FLASH_GStus
();

481 
FLASH_Stus
 
FLASH_WaFLaOti
();

483 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_gpio.h

30 #ide
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

51 ((
PERIPH
=
GPIOB
) || \

52 ((
PERIPH
=
GPIOC
) || \

53 ((
PERIPH
=
GPIOD
) || \

54 ((
PERIPH
=
GPIOE
) || \

55 ((
PERIPH
=
GPIOF
) || \

56 ((
PERIPH
=
GPIOG
) || \

57 ((
PERIPH
=
GPIOH
) || \

58 ((
PERIPH
=
GPIOI
) || \

59 ((
PERIPH
=
GPIOJ
) || \

60 ((
PERIPH
=
GPIOK
))

	)

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_TyDef
;

72 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
|| ((MODE=
GPIO_Mode_OUT
) || \

73 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

	)

80 
GPIO_OTy_PP
 = 0x00,

81 
GPIO_OTy_OD
 = 0x01

82 }
	tGPIOOTy_TyDef
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

91 
GPIO_Low_Sed
 = 0x00,

92 
GPIO_Medium_Sed
 = 0x01,

93 
GPIO_Fa_Sed
 = 0x02,

94 
GPIO_High_Sed
 = 0x03

95 }
	tGPIOSed_TyDef
;

98 
	#GPIO_Sed_2MHz
 
GPIO_Low_Sed


	)

99 
	#GPIO_Sed_25MHz
 
GPIO_Medium_Sed


	)

100 
	#GPIO_Sed_50MHz
 
GPIO_Fa_Sed


	)

101 
	#GPIO_Sed_100MHz
 
GPIO_High_Sed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Low_Sed
|| ((SPEED=
GPIO_Medium_Sed
) || \

104 ((
SPEED
=
GPIO_Fa_Sed
)|| ((SPEED=
GPIO_High_Sed
))

	)

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_TyDef
;

115 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
) || \

116 ((
PUPD
=
GPIO_PuPd_DOWN
))

	)

123 
B_RESET
 = 0,

124 
B_SET


125 }
	tBAi
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

134 
ut32_t
 
GPIO_P
;

137 
GPIOMode_TyDef
 
GPIO_Mode
;

140 
GPIOSed_TyDef
 
GPIO_Sed
;

143 
GPIOOTy_TyDef
 
GPIO_OTy
;

146 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

148 }
	tGPIO_InTyDef
;

159 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

160 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

161 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

162 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

163 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

164 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

165 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

166 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

167 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

168 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

169 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

170 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

171 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

172 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

173 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

174 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

175 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

177 
	#GPIO_PIN_MASK
 ((
ut32_t
)0x0000FFFF

	)

178 
	#IS_GPIO_PIN
(
PIN
(((PIN& 
GPIO_PIN_MASK
 ) !(
ut32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

180 ((
PIN
=
GPIO_P_1
) || \

181 ((
PIN
=
GPIO_P_2
) || \

182 ((
PIN
=
GPIO_P_3
) || \

183 ((
PIN
=
GPIO_P_4
) || \

184 ((
PIN
=
GPIO_P_5
) || \

185 ((
PIN
=
GPIO_P_6
) || \

186 ((
PIN
=
GPIO_P_7
) || \

187 ((
PIN
=
GPIO_P_8
) || \

188 ((
PIN
=
GPIO_P_9
) || \

189 ((
PIN
=
GPIO_P_10
) || \

190 ((
PIN
=
GPIO_P_11
) || \

191 ((
PIN
=
GPIO_P_12
) || \

192 ((
PIN
=
GPIO_P_13
) || \

193 ((
PIN
=
GPIO_P_14
) || \

194 ((
PIN
=
GPIO_P_15
))

	)

203 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

204 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

205 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

206 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

207 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

208 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

209 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

210 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

211 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

212 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

213 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

214 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

215 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

216 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

217 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

218 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

221 ((
PINSOURCE
=
GPIO_PSour1
) || \

222 ((
PINSOURCE
=
GPIO_PSour2
) || \

223 ((
PINSOURCE
=
GPIO_PSour3
) || \

224 ((
PINSOURCE
=
GPIO_PSour4
) || \

225 ((
PINSOURCE
=
GPIO_PSour5
) || \

226 ((
PINSOURCE
=
GPIO_PSour6
) || \

227 ((
PINSOURCE
=
GPIO_PSour7
) || \

228 ((
PINSOURCE
=
GPIO_PSour8
) || \

229 ((
PINSOURCE
=
GPIO_PSour9
) || \

230 ((
PINSOURCE
=
GPIO_PSour10
) || \

231 ((
PINSOURCE
=
GPIO_PSour11
) || \

232 ((
PINSOURCE
=
GPIO_PSour12
) || \

233 ((
PINSOURCE
=
GPIO_PSour13
) || \

234 ((
PINSOURCE
=
GPIO_PSour14
) || \

235 ((
PINSOURCE
=
GPIO_PSour15
))

	)

246 
	#GPIO_AF_RTC_50Hz
 ((
ut8_t
)0x00

	)

247 
	#GPIO_AF_MCO
 ((
ut8_t
)0x00

	)

248 
	#GPIO_AF_TAMPER
 ((
ut8_t
)0x00

	)

249 
	#GPIO_AF_SWJ
 ((
ut8_t
)0x00

	)

250 
	#GPIO_AF_TRACE
 ((
ut8_t
)0x00

	)

251 #i
defed
(
STM32F446xx
)

252 
	#GPIO_AF0_TIM2
 ((
ut8_t
)0x00

	)

258 
	#GPIO_AF_TIM1
 ((
ut8_t
)0x01

	)

259 
	#GPIO_AF_TIM2
 ((
ut8_t
)0x01

	)

260 #i
defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

261 
	#GPIO_AF_LPTIM
 ((
ut8_t
)0x01

	)

266 
	#GPIO_AF_TIM3
 ((
ut8_t
)0x02

	)

267 
	#GPIO_AF_TIM4
 ((
ut8_t
)0x02

	)

268 
	#GPIO_AF_TIM5
 ((
ut8_t
)0x02

	)

273 
	#GPIO_AF_TIM8
 ((
ut8_t
)0x03

	)

274 
	#GPIO_AF_TIM9
 ((
ut8_t
)0x03

	)

275 
	#GPIO_AF_TIM10
 ((
ut8_t
)0x03

	)

276 
	#GPIO_AF_TIM11
 ((
ut8_t
)0x03

	)

277 #i
defed
(
STM32F446xx
)

278 
	#GPIO_AF3_CEC
 ((
ut8_t
)0x03

	)

280 #i
defed
(
STM32F413_423xx
)

281 
	#GPIO_AF3_DFSDM2
 ((
ut8_t
)0x03

	)

286 
	#GPIO_AF_I2C1
 ((
ut8_t
)0x04

	)

287 
	#GPIO_AF_I2C2
 ((
ut8_t
)0x04

	)

288 
	#GPIO_AF_I2C3
 ((
ut8_t
)0x04

	)

289 #i
defed
(
STM32F446xx
)

290 
	#GPIO_AF4_CEC
 ((
ut8_t
)0x04

	)

292 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

293 
	#GPIO_AF_FMPI2C
 ((
ut8_t
)0x04

	)

299 
	#GPIO_AF_SPI1
 ((
ut8_t
)0x05

	)

300 
	#GPIO_AF_SPI2
 ((
ut8_t
)0x05

	)

301 
	#GPIO_AF5_SPI3
 ((
ut8_t
)0x05

	)

302 
	#GPIO_AF_SPI4
 ((
ut8_t
)0x05

	)

303 
	#GPIO_AF_SPI5
 ((
ut8_t
)0x05

	)

304 
	#GPIO_AF_SPI6
 ((
ut8_t
)0x05

	)

309 
	#GPIO_AF_SPI3
 ((
ut8_t
)0x06

	)

310 
	#GPIO_AF6_SPI1
 ((
ut8_t
)0x06

	)

311 
	#GPIO_AF6_SPI2
 ((
ut8_t
)0x06

	)

312 
	#GPIO_AF6_SPI4
 ((
ut8_t
)0x06

	)

313 
	#GPIO_AF6_SPI5
 ((
ut8_t
)0x06

	)

314 
	#GPIO_AF_SAI1
 ((
ut8_t
)0x06

	)

315 
	#GPIO_AF_I2S2ext
 ((
ut8_t
)0x06

	)

316 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

317 
	#GPIO_AF6_DFSDM1
 ((
ut8_t
)0x06

	)

319 #i
defed
(
STM32F413_423xx
)

320 
	#GPIO_AF6_DFSDM2
 ((
ut8_t
)0x06

	)

326 
	#GPIO_AF_USART1
 ((
ut8_t
)0x07

	)

327 
	#GPIO_AF_USART2
 ((
ut8_t
)0x07

	)

328 
	#GPIO_AF_USART3
 ((
ut8_t
)0x07

	)

329 
	#GPIO_AF7_SPI3
 ((
ut8_t
)0x07

	)

330 #i
defed
(
STM32F413_423xx
)

331 
	#GPIO_AF7_DFSDM2
 ((
ut8_t
)0x07

	)

332 
	#GPIO_AF7_SAI1
 ((
ut8_t
)0x07

	)

338 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

343 
	#GPIO_AF_UART4
 ((
ut8_t
)0x08

	)

344 
	#GPIO_AF_UART5
 ((
ut8_t
)0x08

	)

345 
	#GPIO_AF_USART6
 ((
ut8_t
)0x08

	)

346 
	#GPIO_AF_UART7
 ((
ut8_t
)0x08

	)

347 
	#GPIO_AF_UART8
 ((
ut8_t
)0x08

	)

348 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

349 
	#GPIO_AF8_USART3
 ((
ut8_t
)0x08

	)

350 
	#GPIO_AF8_DFSDM1
 ((
ut8_t
)0x08

	)

351 
	#GPIO_AF8_CAN1
 ((
ut8_t
)0x08

	)

353 #i
defed
(
STM32F446xx
)

354 
	#GPIO_AF8_SAI2
 ((
ut8_t
)0x08

	)

355 
	#GPIO_AF_SPDIF
 ((
ut8_t
)0x08

	)

361 
	#GPIO_AF_CAN1
 ((
ut8_t
)0x09

	)

362 
	#GPIO_AF_CAN2
 ((
ut8_t
)0x09

	)

363 
	#GPIO_AF_TIM12
 ((
ut8_t
)0x09

	)

364 
	#GPIO_AF_TIM13
 ((
ut8_t
)0x09

	)

365 
	#GPIO_AF_TIM14
 ((
ut8_t
)0x09

	)

366 
	#GPIO_AF9_I2C2
 ((
ut8_t
)0x09

	)

367 
	#GPIO_AF9_I2C3
 ((
ut8_t
)0x09

	)

368 #i
defed
(
STM32F446xx
)

369 
	#GPIO_AF9_SAI2
 ((
ut8_t
)0x09

	)

371 
	#GPIO_AF9_LTDC
 ((
ut8_t
)0x09

	)

372 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

373 
	#GPIO_AF9_QUADSPI
 ((
ut8_t
)0x09

	)

375 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

376 
	#GPIO_AF9_FMPI2C
 ((
ut8_t
)0x09

	)

382 
	#GPIO_AF_OTG_FS
 ((
ut8_t
)0xA

	)

383 
	#GPIO_AF_OTG_HS
 ((
ut8_t
)0xA

	)

384 #i
defed
(
STM32F446xx
)

385 
	#GPIO_AF10_SAI2
 ((
ut8_t
)0x0A

	)

387 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

388 
	#GPIO_AF10_QUADSPI
 ((
ut8_t
)0x0A

	)

390 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

391 
	#GPIO_AF10_FMC
 ((
ut8_t
)0xA

	)

392 
	#GPIO_AF10_DFSDM1
 ((
ut8_t
)0xA

	)

394 #i
defed
(
STM32F413_423xx
)

395 
	#GPIO_AF10_DFSDM2
 ((
ut8_t
)0x0A

	)

396 
	#GPIO_AF10_SAI1
 ((
ut8_t
)0x0A

	)

401 
	#GPIO_AF_ETH
 ((
ut8_t
)0x0B

	)

402 #i
defed
(
STM32F413_423xx
)

403 
	#GPIO_AF11_UART4
 ((
ut8_t
)0x0B

	)

404 
	#GPIO_AF11_UART5
 ((
ut8_t
)0x0B

	)

405 
	#GPIO_AF11_UART9
 ((
ut8_t
)0x0B

	)

406 
	#GPIO_AF11_UART10
 ((
ut8_t
)0x0B

	)

407 
	#GPIO_AF11_CAN3
 ((
ut8_t
)0x0B

	)

413 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

414 
	#GPIO_AF_FSMC
 ((
ut8_t
)0xC

	)

417 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

418 
	#GPIO_AF_FMC
 ((
ut8_t
)0xC

	)

421 
	#GPIO_AF_OTG_HS_FS
 ((
ut8_t
)0xC

	)

422 
	#GPIO_AF_SDIO
 ((
ut8_t
)0xC

	)

427 
	#GPIO_AF_DCMI
 ((
ut8_t
)0x0D

	)

428 #i
defed
(
STM32F469_479xx
)

429 
	#GPIO_AF_DSI
 ((
ut8_t
)0x0D

	)

434 
	#GPIO_AF_LTDC
 ((
ut8_t
)0x0E

	)

435 #i
defed
(
STM32F413_423xx
)

436 
	#GPIO_AF14_RNG
 ((
ut8_t
)0x0E

	)

442 
	#GPIO_AF_EVENTOUT
 ((
ut8_t
)0x0F

	)

444 #i
defed
(
STM32F40_41xxx
)

445 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

446 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

447 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

448 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

449 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

450 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

451 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

452 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

453 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

454 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

455 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

456 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

457 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

458 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

459 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

460 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

461 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

462 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_FSMC
))

	)

465 #i
defed
(
STM32F401xx
)

466 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

467 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

468 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

469 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

470 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

471 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

472 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

473 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

474 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

475 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

476 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

477 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_USART6
) || \

478 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

479 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
))

	)

482 #i
defed
(
STM32F411xE
)

483 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!13&& ((AF!14))

	)

486 #i
defed
(
STM32F410xx
)

487 
	#IS_GPIO_AF
(
AF
(((AF< 10|| ((AF=15))

	)

490 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
)

491 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

492 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

493 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

494 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

495 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

496 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

497 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

498 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

499 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

500 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

501 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

502 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

503 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

504 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

505 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

506 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

507 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

508 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
) || \

509 ((
AF
=
GPIO_AF_SPI5
|| ((AF=
GPIO_AF_SPI6
) || \

510 ((
AF
=
GPIO_AF_UART7
|| ((AF=
GPIO_AF_UART8
) || \

511 ((
AF
=
GPIO_AF_FMC
|| ((AF=
GPIO_AF_SAI1
) || \

512 ((
AF
=
GPIO_AF_LTDC
))

	)

515 #i
defed
(
STM32F412xG
)

516 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!14))

	)

519 #i
defed
(
STM32F413_423xx
)

520 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!13))

	)

523 #i
defed
(
STM32F446xx
)

524 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!14))

	)

527 #i
defed
(
STM32F469_479xx
)

528 
	#IS_GPIO_AF
(
AF
((AF< 16)

	)

539 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

541 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

542 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

543 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

557 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

560 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

561 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

562 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

565 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

566 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

567 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

568 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

569 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

570 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

571 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

572 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

573 
GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

576 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

578 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_hash.h

30 #ide
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
HASH_AlgoSei
;

57 
ut32_t
 
HASH_AlgoMode
;

59 
ut32_t
 
HASH_DaTy
;

62 
ut32_t
 
HASH_HMACKeyTy
;

64 }
	tHASH_InTyDef
;

71 
ut32_t
 
Da
[8];

75 } 
	tHASH_MsgDige
;

82 
ut32_t
 
HASH_IMR
;

83 
ut32_t
 
HASH_STR
;

84 
ut32_t
 
HASH_CR
;

85 
ut32_t
 
HASH_CSR
[54];

86 }
	tHASH_Cڋxt
;

97 
	#HASH_AlgoSei_SHA1
 ((
ut32_t
)0x0000

	)

98 
	#HASH_AlgoSei_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSei_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSei_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
(((ALGOSELECTION=
HASH_AlgoSei_SHA1
) || \

103 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA224
) || \

104 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA256
) || \

105 ((
ALGOSELECTION
=
HASH_AlgoSei_MD5
))

	)

113 
	#HASH_AlgoMode_HASH
 ((
ut32_t
)0x00000000

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
HASH_AlgoMode_HASH
) || \

117 ((
ALGOMODE
=
HASH_AlgoMode_HMAC
))

	)

125 
	#HASH_DaTy_32b
 ((
ut32_t
)0x0000

	)

126 
	#HASH_DaTy_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_DaTy_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_DaTy_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
(((DATATYPE=
HASH_DaTy_32b
)|| \

131 ((
DATATYPE
=
HASH_DaTy_16b
)|| \

132 ((
DATATYPE
=
HASH_DaTy_8b
) || \

133 ((
DATATYPE
=
HASH_DaTy_1b
))

	)

141 
	#HASH_HMACKeyTy_ShtKey
 ((
ut32_t
)0x00000000

	)

142 
	#HASH_HMACKeyTy_LgKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
(((KEYTYPE=
HASH_HMACKeyTy_ShtKey
) || \

145 ((
KEYTYPE
=
HASH_HMACKeyTy_LgKey
))

	)

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
((VALIDBITS<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFFC=0x00000000&& ((IT!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
(((IT=
HASH_IT_DINI
|| ((IT=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
(((FLAG=
HASH_FLAG_DINIS
) || \

182 ((
FLAG
=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
=
HASH_FLAG_DINNE
))

	)

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAG=
HASH_FLAG_DINIS
) || \

188 ((
FLAG
=
HASH_FLAG_DCIS
))

	)

202 
HASH_DeIn
();

205 
HASH_In
(
HASH_InTyDef
* 
HASH_InSu
);

206 
HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
);

207 
HASH_Ret
();

210 
HASH_DaIn
(
ut32_t
 
Da
);

211 
ut8_t
 
HASH_GInFIFOWdsNbr
();

212 
HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
);

213 
HASH_SDige
();

214 
HASH_AutoSDige
(
FuniڮS
 
NewS
);

215 
HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
);

218 
HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
);

219 
HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
);

222 
HASH_DMACmd
(
FuniڮS
 
NewS
);

225 
HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
);

226 
FgStus
 
HASH_GFgStus
(
ut32_t
 
HASH_FLAG
);

227 
HASH_CˬFg
(
ut32_t
 
HASH_FLAG
);

228 
ITStus
 
HASH_GITStus
(
ut32_t
 
HASH_IT
);

229 
HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
);

232 
EStus
 
HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20]);

233 
EStus
 
HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

234 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

235 
ut8_t
 
Ouut
[20]);

238 
EStus
 
HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16]);

239 
EStus
 
HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

240 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

241 
ut8_t
 
Ouut
[16]);

243 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_i2c.h

30 #ide
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
I2C_ClockSed
;

59 
ut16_t
 
I2C_Mode
;

62 
ut16_t
 
I2C_DutyCye
;

65 
ut16_t
 
I2C_OwnAddss1
;

68 
ut16_t
 
I2C_Ack
;

71 
ut16_t
 
I2C_AcknowdgedAddss
;

73 }
	tI2C_InTyDef
;

81 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

82 ((
PERIPH
=
I2C2
) || \

83 ((
PERIPH
=
I2C3
))

	)

88 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

98 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

99 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

100 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

101 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

102 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

103 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

112 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

113 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

114 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
) || \

115 ((
CYCLE
=
I2C_DutyCye_2
))

	)

124 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

125 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

126 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
) || \

127 ((
STATE
=
I2C_Ack_Dib
))

	)

136 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

137 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

138 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

139 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

148 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

149 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

150 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

151 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

160 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

161 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

162 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

163 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

164 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

165 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

166 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

167 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

168 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

169 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

170 ((
REGISTER
=
I2C_Regi_CR2
) || \

171 ((
REGISTER
=
I2C_Regi_OAR1
) || \

172 ((
REGISTER
=
I2C_Regi_OAR2
) || \

173 ((
REGISTER
=
I2C_Regi_DR
) || \

174 ((
REGISTER
=
I2C_Regi_SR1
) || \

175 ((
REGISTER
=
I2C_Regi_SR2
) || \

176 ((
REGISTER
=
I2C_Regi_CCR
) || \

177 ((
REGISTER
=
I2C_Regi_TRISE
))

	)

186 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

187 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

188 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
) || \

189 ((
POSITION
=
I2C_NACKPosi_Cut
))

	)

198 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

199 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

200 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
) || \

201 ((
ALERT
=
I2C_SMBusA˹_High
))

	)

210 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

211 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

212 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
) || \

213 ((
POSITION
=
I2C_PECPosi_Cut
))

	)

222 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

223 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

224 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

225 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

234 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

235 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

236 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

237 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

238 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

239 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

240 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

241 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

242 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

243 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

244 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

245 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

246 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

247 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

249 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

251 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
) || \

252 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

253 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

254 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

255 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

256 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

257 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

	)

270 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

271 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

272 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

273 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

274 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

275 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

276 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

282 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

283 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

284 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

285 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

286 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

287 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

288 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

289 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

290 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

291 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

292 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

293 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

294 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

295 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

297 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

299 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
) || \

300 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

301 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

302 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

303 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

304 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

305 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

306 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

307 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

308 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

309 ((
FLAG
=
I2C_FLAG_SB
))

	)

333 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

361 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

362 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

364 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

397 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

401 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

440 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

441 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

444 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

445 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

448 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

479 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

481 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

485 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

486 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

488 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

496 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

497 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

498 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

499 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

500 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

501 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

502 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

503 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

504 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

505 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

506 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

507 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

508 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

509 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

510 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

511 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

512 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

513 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

514 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

515 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

524 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

533 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

546 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

549 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

550 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

551 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

552 
I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
);

553 
I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

554 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

555 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

556 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

557 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

558 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

559 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

560 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

561 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

562 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

564 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

565 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

566 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

569 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

570 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

573 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

574 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

575 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

576 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

579 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

580 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

583 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

584 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

676 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

682 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

688 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

691 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

692 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

693 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

695 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_iwdg.h

30 #ide
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

59 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

61 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

69 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

70 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

71 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

72 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

73 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

74 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

75 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

77 ((
PRESCALER
=
IWDG_Psr_8
) || \

78 ((
PRESCALER
=
IWDG_Psr_16
) || \

79 ((
PRESCALER
=
IWDG_Psr_32
) || \

80 ((
PRESCALER
=
IWDG_Psr_64
) || \

81 ((
PRESCALER
=
IWDG_Psr_128
)|| \

82 ((
PRESCALER
=
IWDG_Psr_256
))

	)

90 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

106 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

107 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

108 
IWDG_SRd
(
ut16_t
 
Rd
);

109 
IWDG_RdCou
();

112 
IWDG_Eb
();

115 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

117 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_pwr.h

30 #ide
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

68 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

69 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

70 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

	)

79 
	#PWR_MaRegut_ON
 ((
ut32_t
)0x00000000)

	)

80 
	#PWR_LowPowRegut_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Regut_ON
 
PWR_MaRegut_ON


	)

84 
	#PWR_Regut_LowPow
 
PWR_LowPowRegut_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_ON
) || \

87 ((
REGULATOR
=
PWR_LowPowRegut_ON
))

	)

96 
	#PWR_MaRegut_UndDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowRegut_UndDrive_ON
 ((
ut32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_UndDrive_ON
) || \

100 ((
REGULATOR
=
PWR_LowPowRegut_UndDrive_ON
))

	)

105 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

109 
	#PWR_WakeUp_P1
 ((
ut32_t
)0x00)

	)

110 
	#PWR_WakeUp_P2
 ((
ut32_t
)0x01)

	)

111 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

112 
	#PWR_WakeUp_P3
 ((
ut32_t
)0x02)

	)

115 #i
defed
(
STM32F446xx
)

116 
	#IS_PWR_WAKEUP_PIN
(
PIN
(((PIN=
PWR_WakeUp_P1
) || \

117 ((
PIN
=
PWR_WakeUp_P2
))

	)

119 
	#IS_PWR_WAKEUP_PIN
(
PIN
(((PIN=
PWR_WakeUp_P1
|| ((PIN=
PWR_WakeUp_P2
) || \

120 ((
PIN
=
PWR_WakeUp_P3
))

	)

130 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

131 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

132 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

140 
	#PWR_Regut_Vޏge_S1
 ((
ut32_t
)0x0000C000)

	)

141 
	#PWR_Regut_Vޏge_S2
 ((
ut32_t
)0x00008000)

	)

142 
	#PWR_Regut_Vޏge_S3
 ((
ut32_t
)0x00004000)

	)

143 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
(((VOLTAGE=
PWR_Regut_Vޏge_S1
) || \

144 ((
VOLTAGE
=
PWR_Regut_Vޏge_S2
) || \

145 ((
VOLTAGE
=
PWR_Regut_Vޏge_S3
))

	)

153 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

154 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

155 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

156 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

157 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

158 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

159 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

160 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

163 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

165 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

166 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_BRR
) || \

167 ((
FLAG
=
PWR_FLAG_VOSRDY
|| ((FLAG=
PWR_FLAG_ODRDY
) || \

168 ((
FLAG
=
PWR_FLAG_ODSWRDY
|| ((FLAG=
PWR_FLAG_UDRDY
))

	)

171 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

172 ((
FLAG
=
PWR_FLAG_UDRDY
))

	)

186 
PWR_DeIn
();

189 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

192 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

193 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

196 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

197 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

199 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
||defed(
STM32F446xx
)

200 
PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpPx
, 
FuniڮS
 
NewS
);

203 
PWR_BackupRegutCmd
(
FuniڮS
 
NewS
);

204 
PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
);

205 
PWR_OvDriveCmd
(
FuniڮS
 
NewS
);

206 
PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
);

207 
PWR_UndDriveCmd
(
FuniڮS
 
NewS
);

209 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

210 
PWR_MaRegutUndDriveCmd
(
FuniڮS
 
NewS
);

211 
PWR_LowRegutUndDriveCmd
(
FuniڮS
 
NewS
);

214 #i
defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

215 
PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

216 
PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

220 
PWR_FshPowDownCmd
(
FuniڮS
 
NewS
);

223 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

224 
PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

225 
PWR_ESTANDBYMode
();

228 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

229 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

231 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_rcc.h

29 #ide
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

50 
ut32_t
 
SYSCLK_Fqucy
;

51 
ut32_t
 
HCLK_Fqucy
;

52 
ut32_t
 
PCLK1_Fqucy
;

53 
ut32_t
 
PCLK2_Fqucy
;

54 }
	tRCC_ClocksTyDef
;

65 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

67 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

69 ((
HSE
=
RCC_HSE_Byss
))

	)

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
ut8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ut8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
(((MODE=
RCC_LSE_LOWPOWER_MODE
) || \

80 ((
MODE
=
RCC_LSE_HIGHDRIVE_MODE
))

	)

88 
	#RCC_PLLSAIDivR_Div2
 ((
ut32_t
)0x00000000)

	)

89 
	#RCC_PLLSAIDivR_Div4
 ((
ut32_t
)0x00010000)

	)

90 
	#RCC_PLLSAIDivR_Div8
 ((
ut32_t
)0x00020000)

	)

91 
	#RCC_PLLSAIDivR_Div16
 ((
ut32_t
)0x00030000)

	)

92 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
(((VALUE=
RCC_PLLSAIDivR_Div2
) ||\

93 ((
VALUE
=
RCC_PLLSAIDivR_Div4
) ||\

94 ((
VALUE
=
RCC_PLLSAIDivR_Div8
) ||\

95 ((
VALUE
=
RCC_PLLSAIDivR_Div16
))

	)

103 
	#RCC_PLLSour_HSI
 ((
ut32_t
)0x00000000)

	)

104 
	#RCC_PLLSour_HSE
 ((
ut32_t
)0x00400000)

	)

105 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI
) || \

106 ((
SOURCE
=
RCC_PLLSour_HSE
))

	)

107 
	#IS_RCC_PLLM_VALUE
(
VALUE
((VALUE<63)

	)

108 
	#IS_RCC_PLLN_VALUE
(
VALUE
((50 <(VALUE)&& ((VALUE<432))

	)

109 
	#IS_RCC_PLLP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

110 
	#IS_RCC_PLLQ_VALUE
(
VALUE
((4 <(VALUE)&& ((VALUE<15))

	)

111 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

112 
	#IS_RCC_PLLR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

115 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
((50 <(VALUE)&& ((VALUE<432))

	)

116 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

117 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<63))

	)

118 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

119 #i
defed
(
STM32F446xx
)

120 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

121 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
((VALUE<63)

	)

122 #i 
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

123 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

126 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
((50 <(VALUE)&& ((VALUE<432))

	)

127 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

128 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

130 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

131 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

133 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

134 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

136 #i
defed
(
STM32F413_423xx
)

137 
	#IS_RCC_PLLI2S_DIVR_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

138 
	#IS_RCC_PLL_DIVR_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

148 #i 
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

149 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

150 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

151 
	#RCC_SYSCLKSour_PLLPCLK
 ((
ut32_t
)0x00000002)

	)

152 
	#RCC_SYSCLKSour_PLLRCLK
 ((
ut32_t
)0x00000003)

	)

153 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

154 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

155 ((
SOURCE
=
RCC_SYSCLKSour_PLLPCLK
) || \

156 ((
SOURCE
=
RCC_SYSCLKSour_PLLRCLK
))

	)

158 
	#RCC_SYSCLKSour_PLLCLK
 
RCC_SYSCLKSour_PLLPCLK


	)

161 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

162 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

163 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

164 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

165 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

166 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

167 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

176 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

177 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

178 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

179 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

180 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

181 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

182 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

183 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

184 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

185 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

186 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

187 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

188 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

189 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

197 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

198 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00001000)

	)

199 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00001400)

	)

200 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00001800)

	)

201 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00001C00)

	)

202 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

203 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

204 ((
PCLK
=
RCC_HCLK_Div16
))

	)

212 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

213 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

214 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

215 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

216 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

217 
	#RCC_IT_PLLI2SRDY
 ((
ut8_t
)0x20)

	)

218 
	#RCC_IT_PLLSAIRDY
 ((
ut8_t
)0x40)

	)

219 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

221 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

222 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

223 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

224 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

225 ((
IT
=
RCC_IT_PLLSAIRDY
|| ((IT=
RCC_IT_PLLI2SRDY
))

	)

226 
	#IS_RCC_CLEAR_IT
(
IT
)((IT!0x00)

	)

235 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

236 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

237 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

238 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

239 ((
LSE
=
RCC_LSE_Byss
))

	)

247 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

248 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

249 
	#RCC_RTCCLKSour_HSE_Div2
 ((
ut32_t
)0x00020300)

	)

250 
	#RCC_RTCCLKSour_HSE_Div3
 ((
ut32_t
)0x00030300)

	)

251 
	#RCC_RTCCLKSour_HSE_Div4
 ((
ut32_t
)0x00040300)

	)

252 
	#RCC_RTCCLKSour_HSE_Div5
 ((
ut32_t
)0x00050300)

	)

253 
	#RCC_RTCCLKSour_HSE_Div6
 ((
ut32_t
)0x00060300)

	)

254 
	#RCC_RTCCLKSour_HSE_Div7
 ((
ut32_t
)0x00070300)

	)

255 
	#RCC_RTCCLKSour_HSE_Div8
 ((
ut32_t
)0x00080300)

	)

256 
	#RCC_RTCCLKSour_HSE_Div9
 ((
ut32_t
)0x00090300)

	)

257 
	#RCC_RTCCLKSour_HSE_Div10
 ((
ut32_t
)0x000A0300)

	)

258 
	#RCC_RTCCLKSour_HSE_Div11
 ((
ut32_t
)0x000B0300)

	)

259 
	#RCC_RTCCLKSour_HSE_Div12
 ((
ut32_t
)0x000C0300)

	)

260 
	#RCC_RTCCLKSour_HSE_Div13
 ((
ut32_t
)0x000D0300)

	)

261 
	#RCC_RTCCLKSour_HSE_Div14
 ((
ut32_t
)0x000E0300)

	)

262 
	#RCC_RTCCLKSour_HSE_Div15
 ((
ut32_t
)0x000F0300)

	)

263 
	#RCC_RTCCLKSour_HSE_Div16
 ((
ut32_t
)0x00100300)

	)

264 
	#RCC_RTCCLKSour_HSE_Div17
 ((
ut32_t
)0x00110300)

	)

265 
	#RCC_RTCCLKSour_HSE_Div18
 ((
ut32_t
)0x00120300)

	)

266 
	#RCC_RTCCLKSour_HSE_Div19
 ((
ut32_t
)0x00130300)

	)

267 
	#RCC_RTCCLKSour_HSE_Div20
 ((
ut32_t
)0x00140300)

	)

268 
	#RCC_RTCCLKSour_HSE_Div21
 ((
ut32_t
)0x00150300)

	)

269 
	#RCC_RTCCLKSour_HSE_Div22
 ((
ut32_t
)0x00160300)

	)

270 
	#RCC_RTCCLKSour_HSE_Div23
 ((
ut32_t
)0x00170300)

	)

271 
	#RCC_RTCCLKSour_HSE_Div24
 ((
ut32_t
)0x00180300)

	)

272 
	#RCC_RTCCLKSour_HSE_Div25
 ((
ut32_t
)0x00190300)

	)

273 
	#RCC_RTCCLKSour_HSE_Div26
 ((
ut32_t
)0x001A0300)

	)

274 
	#RCC_RTCCLKSour_HSE_Div27
 ((
ut32_t
)0x001B0300)

	)

275 
	#RCC_RTCCLKSour_HSE_Div28
 ((
ut32_t
)0x001C0300)

	)

276 
	#RCC_RTCCLKSour_HSE_Div29
 ((
ut32_t
)0x001D0300)

	)

277 
	#RCC_RTCCLKSour_HSE_Div30
 ((
ut32_t
)0x001E0300)

	)

278 
	#RCC_RTCCLKSour_HSE_Div31
 ((
ut32_t
)0x001F0300)

	)

279 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

280 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

281 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div2
) || \

282 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div3
) || \

283 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div4
) || \

284 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div5
) || \

285 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div6
) || \

286 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div7
) || \

287 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div8
) || \

288 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div9
) || \

289 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div10
) || \

290 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div11
) || \

291 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div12
) || \

292 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div13
) || \

293 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div14
) || \

294 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div15
) || \

295 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div16
) || \

296 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div17
) || \

297 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div18
) || \

298 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div19
) || \

299 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div20
) || \

300 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div21
) || \

301 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div22
) || \

302 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div23
) || \

303 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div24
) || \

304 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div25
) || \

305 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div26
) || \

306 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div27
) || \

307 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div28
) || \

308 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div29
) || \

309 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div30
) || \

310 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div31
))

	)

315 #i
defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

319 
	#RCC_LPTIM1CLKSOURCE_PCLK
 ((
ut32_t
)0x00000000)

	)

320 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ut32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

321 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ut32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

322 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ut32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

324 
	#IS_RCC_LPTIM1_CLOCKSOURCE
(
SOURCE
(((SOURCE=
RCC_LPTIM1CLKSOURCE_PCLK
|| ((SOURCE=
RCC_LPTIM1CLKSOURCE_HSI
) || \

325 ((
SOURCE
=
RCC_LPTIM1CLKSOURCE_LSI
|| ((SOURCE=
RCC_LPTIM1CLKSOURCE_LSE
))

	)

327 
	#IS_RCC_LPTIM1_SOURCE
 
IS_RCC_LPTIM1_CLOCKSOURCE


	)

329 #i
defed
(
STM32F410xx
)

337 
	#RCC_I2SAPBCLKSOURCE_PLLR
 ((
ut32_t
)0x00000000)

	)

338 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
ut32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

339 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
ut32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

340 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2SAPBCLKSOURCE_PLLR
|| ((SOURCE=
RCC_I2SAPBCLKSOURCE_EXT
) || \

341 ((
SOURCE
=
RCC_I2SAPBCLKSOURCE_PLLSRC
))

	)

348 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

352 
	#RCC_I2SCLKSour_PLLI2S
 ((
ut32_t
)0x00)

	)

353 
	#RCC_I2SCLKSour_Ext
 ((
ut32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

354 
	#RCC_I2SCLKSour_PLL
 ((
ut32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

355 
	#RCC_I2SCLKSour_HSI_HSE
 ((
ut32_t
)
RCC_DCKCFGR_I2S1SRC_0
 | 
RCC_DCKCFGR_I2S1SRC_1
)

	)

357 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2SCLKSour_PLLI2S
|| ((SOURCE=
RCC_I2SCLKSour_Ext
) || \

358 ((
SOURCE
=
RCC_I2SCLKSour_PLL
|| ((SOURCE=
RCC_I2SCLKSour_HSI_HSE
))

	)

366 
	#RCC_I2SBus_APB1
 ((
ut8_t
)0x00)

	)

367 
	#RCC_I2SBus_APB2
 ((
ut8_t
)0x01)

	)

368 
	#IS_RCC_I2S_APBx
(
BUS
(((BUS=
RCC_I2SBus_APB1
|| ((BUS=
RCC_I2SBus_APB2
))

	)

372 #i
defed
(
STM32F446xx
)

376 
	#RCC_SAICLKSour_PLLSAI
 ((
ut32_t
)0x00)

	)

377 
	#RCC_SAICLKSour_PLLI2S
 ((
ut32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

378 
	#RCC_SAICLKSour_PLL
 ((
ut32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

379 
	#RCC_SAICLKSour_HSI_HSE
 ((
ut32_t
)
RCC_DCKCFGR_SAI1SRC_0
 | 
RCC_DCKCFGR_SAI1SRC_1
)

	)

381 
	#IS_RCC_SAICLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAICLKSour_PLLSAI
|| ((SOURCE=
RCC_SAICLKSour_PLLI2S
) || \

382 ((
SOURCE
=
RCC_SAICLKSour_PLL
|| ((SOURCE=
RCC_SAICLKSour_HSI_HSE
))

	)

390 
	#RCC_SAIIn_SAI1
 ((
ut8_t
)0x00)

	)

391 
	#RCC_SAIIn_SAI2
 ((
ut8_t
)0x01)

	)

392 
	#IS_RCC_SAI_INSTANCE
(
BUS
(((BUS=
RCC_SAIIn_SAI1
|| ((BUS=
RCC_SAIIn_SAI2
))

	)

397 #i
defed
(
STM32F413_423xx
)

402 
	#RCC_SAIACLKSour_PLLI2S_R
 ((
ut32_t
)0x00000000)

	)

403 
	#RCC_SAIACLKSour_I2SCKIN
 ((
ut32_t
)
RCC_DCKCFGR_SAI1ASRC_0
)

	)

404 
	#RCC_SAIACLKSour_PLLR
 ((
ut32_t
)
RCC_DCKCFGR_SAI1ASRC_1
)

	)

405 
	#RCC_SAIACLKSour_HSI_HSE
 ((
ut32_t
)
RCC_DCKCFGR_SAI1ASRC_0
 | 
RCC_DCKCFGR_SAI1ASRC_1
)

	)

407 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIACLKSour_PLLI2S_R
|| ((SOURCE=
RCC_SAIACLKSour_I2SCKIN
) || \

408 ((
SOURCE
=
RCC_SAIACLKSour_PLLR
|| ((SOURCE=
RCC_SAIACLKSour_HSI_HSE
))

	)

416 
	#RCC_SAIBCLKSour_PLLI2S_R
 ((
ut32_t
)0x00000000)

	)

417 
	#RCC_SAIBCLKSour_I2SCKIN
 ((
ut32_t
)
RCC_DCKCFGR_SAI1BSRC_0
)

	)

418 
	#RCC_SAIBCLKSour_PLLR
 ((
ut32_t
)
RCC_DCKCFGR_SAI1BSRC_1
)

	)

419 
	#RCC_SAIBCLKSour_HSI_HSE
 ((
ut32_t
)
RCC_DCKCFGR_SAI1BSRC_0
 | 
RCC_DCKCFGR_SAI1BSRC_1
)

	)

421 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIBCLKSour_PLLI2S_R
|| ((SOURCE=
RCC_SAIBCLKSour_I2SCKIN
) || \

422 ((
SOURCE
=
RCC_SAIBCLKSour_PLLR
|| ((SOURCE=
RCC_SAIBCLKSour_HSI_HSE
))

	)

429 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

433 
	#RCC_I2S2CLKSour_PLLI2S
 ((
ut8_t
)0x00)

	)

434 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

436 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_PLLI2S
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

444 
	#RCC_SAIACLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

445 
	#RCC_SAIACLKSour_PLLI2S
 ((
ut32_t
)0x00100000)

	)

446 
	#RCC_SAIACLKSour_Ext
 ((
ut32_t
)0x00200000)

	)

448 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIACLKSour_PLLI2S
) ||\

449 ((
SOURCE
=
RCC_SAIACLKSour_PLLSAI
) ||\

450 ((
SOURCE
=
RCC_SAIACLKSour_Ext
))

	)

458 
	#RCC_SAIBCLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

459 
	#RCC_SAIBCLKSour_PLLI2S
 ((
ut32_t
)0x00400000)

	)

460 
	#RCC_SAIBCLKSour_Ext
 ((
ut32_t
)0x00800000)

	)

462 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIBCLKSour_PLLI2S
) ||\

463 ((
SOURCE
=
RCC_SAIBCLKSour_PLLSAI
) ||\

464 ((
SOURCE
=
RCC_SAIBCLKSour_Ext
))

	)

473 
	#RCC_TIMPscDeived
 ((
ut8_t
)0x00)

	)

474 
	#RCC_TIMPscAived
 ((
ut8_t
)0x01)

	)

476 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
(((VALUE=
RCC_TIMPscDeived
|| ((VALUE=
RCC_TIMPscAived
))

	)

481 #i
defed
(
STM32F469_479xx
)

485 
	#RCC_DSICLKSour_PHY
 ((
ut8_t
)0x00)

	)

486 
	#RCC_DSICLKSour_PLLR
 ((
ut8_t
)0x01)

	)

487 
	#IS_RCC_DSI_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_DSICLKSour_PHY
) || \

488 ((
CLKSOURCE
=
RCC_DSICLKSour_PLLR
))

	)

494 #i 
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

498 
	#RCC_SDIOCLKSour_48MHZ
 ((
ut8_t
)0x00)

	)

499 
	#RCC_SDIOCLKSour_SYSCLK
 ((
ut8_t
)0x01)

	)

500 
	#IS_RCC_SDIO_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_SDIOCLKSour_48MHZ
) || \

501 ((
CLKSOURCE
=
RCC_SDIOCLKSour_SYSCLK
))

	)

510 #i 
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

511 
	#RCC_48MHZCLKSour_PLL
 ((
ut8_t
)0x00)

	)

512 
	#RCC_48MHZCLKSour_PLLSAI
 ((
ut8_t
)0x01)

	)

513 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_48MHZCLKSour_PLL
) || \

514 ((
CLKSOURCE
=
RCC_48MHZCLKSour_PLLSAI
))

	)

516 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

517 
	#RCC_CK48CLKSOURCE_PLLQ
 ((
ut8_t
)0x00)

	)

518 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 ((
ut8_t
)0x01

	)

519 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_CK48CLKSOURCE_PLLQ
) || \

520 ((
CLKSOURCE
=
RCC_CK48CLKSOURCE_PLLI2SQ
))

	)

527 #i
defed
(
STM32F446xx
)

531 
	#RCC_SPDIFRXCLKSour_PLLR
 ((
ut8_t
)0x00)

	)

532 
	#RCC_SPDIFRXCLKSour_PLLI2SP
 ((
ut8_t
)0x01)

	)

533 
	#IS_RCC_SPDIFRX_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_SPDIFRXCLKSour_PLLR
) || \

534 ((
CLKSOURCE
=
RCC_SPDIFRXCLKSour_PLLI2SP
))

	)

542 
	#RCC_CECCLKSour_HSIDiv488
 ((
ut8_t
)0x00)

	)

543 
	#RCC_CECCLKSour_LSE
 ((
ut8_t
)0x01)

	)

544 
	#IS_RCC_CEC_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_CECCLKSour_HSIDiv488
) || \

545 ((
CLKSOURCE
=
RCC_CECCLKSour_LSE
))

	)

553 
	#RCC_AHB1ClockGg_APB1Bridge
 ((
ut32_t
)0x00000001)

	)

554 
	#RCC_AHB1ClockGg_APB2Bridge
 ((
ut32_t
)0x00000002)

	)

555 
	#RCC_AHB1ClockGg_CM4DBG
 ((
ut32_t
)0x00000004)

	)

556 
	#RCC_AHB1ClockGg_SPARE
 ((
ut32_t
)0x00000008)

	)

557 
	#RCC_AHB1ClockGg_SRAM
 ((
ut32_t
)0x00000010)

	)

558 
	#RCC_AHB1ClockGg_FLITF
 ((
ut32_t
)0x00000020)

	)

559 
	#RCC_AHB1ClockGg_RCC
 ((
ut32_t
)0x00000040)

	)

561 
	#IS_RCC_AHB1_CLOCKGATING
(
PERIPH
((((PERIPH& 0xFFFFFF80=0x00&& ((PERIPH!0x00))

	)

568 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

572 
	#RCC_FMPI2C1CLKSour_APB1
 ((
ut32_t
)0x00)

	)

573 
	#RCC_FMPI2C1CLKSour_SYSCLK
 ((
ut32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

574 
	#RCC_FMPI2C1CLKSour_HSI
 ((
ut32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

576 
	#IS_RCC_FMPI2C1_CLOCKSOURCE
(
SOURCE
(((SOURCE=
RCC_FMPI2C1CLKSour_APB1
|| ((SOURCE=
RCC_FMPI2C1CLKSour_SYSCLK
) || \

577 ((
SOURCE
=
RCC_FMPI2C1CLKSour_HSI
))

	)

583 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

587 
	#RCC_DFSDMCLKSour_APB
 ((
ut8_t
)0x00)

	)

588 
	#RCC_DFSDMCLKSour_SYS
 ((
ut8_t
)0x01)

	)

589 
	#IS_RCC_DFSDMCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_DFSDMCLKSour_APB
|| ((SOURCE=
RCC_DFSDMCLKSour_SYS
))

	)

592 
	#RCC_DFSDM1CLKSour_APB
 
RCC_DFSDMCLKSour_APB


	)

593 
	#RCC_DFSDM1CLKSour_SYS
 
RCC_DFSDMCLKSour_SYS


	)

594 
	#IS_RCC_DFSDM1CLK_SOURCE
 
IS_RCC_DFSDMCLK_SOURCE


	)

602 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
 ((
ut32_t
)0x00000000)

	)

603 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
 ((
ut32_t
)
RCC_DCKCFGR_CKDFSDM1ASEL
)

	)

604 
	#IS_RCC_DFSDM1ACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
|| ((SOURCE=
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
))

	)

607 
	#IS_RCC_DFSDMACLK_SOURCE
 
IS_RCC_DFSDM1ACLK_SOURCE


	)

612 #i
defed
(
STM32F413_423xx
)

616 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
 ((
ut32_t
)0x00000000)

	)

617 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
 ((
ut32_t
)
RCC_DCKCFGR_CKDFSDM2ASEL
)

	)

618 
	#IS_RCC_DFSDM2ACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
|| ((SOURCE=
RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
))

	)

628 
	#RCC_AHB1Ph_GPIOA
 ((
ut32_t
)0x00000001)

	)

629 
	#RCC_AHB1Ph_GPIOB
 ((
ut32_t
)0x00000002)

	)

630 
	#RCC_AHB1Ph_GPIOC
 ((
ut32_t
)0x00000004)

	)

631 
	#RCC_AHB1Ph_GPIOD
 ((
ut32_t
)0x00000008)

	)

632 
	#RCC_AHB1Ph_GPIOE
 ((
ut32_t
)0x00000010)

	)

633 
	#RCC_AHB1Ph_GPIOF
 ((
ut32_t
)0x00000020)

	)

634 
	#RCC_AHB1Ph_GPIOG
 ((
ut32_t
)0x00000040)

	)

635 
	#RCC_AHB1Ph_GPIOH
 ((
ut32_t
)0x00000080)

	)

636 
	#RCC_AHB1Ph_GPIOI
 ((
ut32_t
)0x00000100)

	)

637 
	#RCC_AHB1Ph_GPIOJ
 ((
ut32_t
)0x00000200)

	)

638 
	#RCC_AHB1Ph_GPIOK
 ((
ut32_t
)0x00000400)

	)

639 
	#RCC_AHB1Ph_CRC
 ((
ut32_t
)0x00001000)

	)

640 
	#RCC_AHB1Ph_FLITF
 ((
ut32_t
)0x00008000)

	)

641 
	#RCC_AHB1Ph_SRAM1
 ((
ut32_t
)0x00010000)

	)

642 
	#RCC_AHB1Ph_SRAM2
 ((
ut32_t
)0x00020000)

	)

643 
	#RCC_AHB1Ph_BKPSRAM
 ((
ut32_t
)0x00040000)

	)

644 
	#RCC_AHB1Ph_SRAM3
 ((
ut32_t
)0x00080000)

	)

645 
	#RCC_AHB1Ph_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

646 
	#RCC_AHB1Ph_DMA1
 ((
ut32_t
)0x00200000)

	)

647 
	#RCC_AHB1Ph_DMA2
 ((
ut32_t
)0x00400000)

	)

648 
	#RCC_AHB1Ph_DMA2D
 ((
ut32_t
)0x00800000)

	)

649 
	#RCC_AHB1Ph_ETH_MAC
 ((
ut32_t
)0x02000000)

	)

650 
	#RCC_AHB1Ph_ETH_MAC_Tx
 ((
ut32_t
)0x04000000)

	)

651 
	#RCC_AHB1Ph_ETH_MAC_Rx
 ((
ut32_t
)0x08000000)

	)

652 
	#RCC_AHB1Ph_ETH_MAC_PTP
 ((
ut32_t
)0x10000000)

	)

653 
	#RCC_AHB1Ph_OTG_HS
 ((
ut32_t
)0x20000000)

	)

654 
	#RCC_AHB1Ph_OTG_HS_ULPI
 ((
ut32_t
)0x40000000)

	)

655 #i
defed
(
STM32F410xx
)

656 
	#RCC_AHB1Ph_RNG
 ((
ut32_t
)0x80000000)

	)

658 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
((((PERIPH& 0x010BE800=0x00&& ((PERIPH!0x00))

	)

659 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
((((PERIPH& 0x51FE800=0x00&& ((PERIPH!0x00))

	)

660 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
((((PERIPH& 0x01106800=0x00&& ((PERIPH!0x00))

	)

669 
	#RCC_AHB2Ph_DCMI
 ((
ut32_t
)0x00000001)

	)

670 
	#RCC_AHB2Ph_CRYP
 ((
ut32_t
)0x00000010)

	)

671 
	#RCC_AHB2Ph_HASH
 ((
ut32_t
)0x00000020)

	)

672 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

673 
	#RCC_AHB2Ph_RNG
 ((
ut32_t
)0x00000040)

	)

675 
	#RCC_AHB2Ph_OTG_FS
 ((
ut32_t
)0x00000080)

	)

676 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFF0E=0x00&& ((PERIPH!0x00))

	)

684 #i
defed
(
STM32F40_41xxx
)

685 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

686 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

689 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
)

690 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

691 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

694 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

695 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

696 
	#RCC_AHB3Ph_QSPI
 ((
ut32_t
)0x00000002)

	)

697 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFC=0x00&& ((PERIPH!0x00))

	)

700 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

701 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

702 
	#RCC_AHB3Ph_QSPI
 ((
ut32_t
)0x00000002)

	)

703 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFC=0x00&& ((PERIPH!0x00))

	)

713 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

714 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

715 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

716 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

717 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

718 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

719 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

720 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

721 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

722 #i
defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

723 
	#RCC_APB1Ph_LPTIM1
 ((
ut32_t
)0x00000200)

	)

725 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

726 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

727 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

728 #i
defed
(
STM32F446xx
)

729 
	#RCC_APB1Ph_SPDIFRX
 ((
ut32_t
)0x00010000)

	)

731 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

732 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

733 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

734 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

735 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

736 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

737 
	#RCC_APB1Ph_I2C3
 ((
ut32_t
)0x00800000)

	)

738 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

739 
	#RCC_APB1Ph_FMPI2C1
 ((
ut32_t
)0x01000000)

	)

741 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

742 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

743 #i
defed
(
STM32F413_423xx
)

744 
	#RCC_APB1Ph_CAN3
 ((
ut32_t
)0x08000000)

	)

746 #i
defed
(
STM32F446xx
)

747 
	#RCC_APB1Ph_CEC
 ((
ut32_t
)0x08000000)

	)

749 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

750 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

751 
	#RCC_APB1Ph_UART7
 ((
ut32_t
)0x40000000)

	)

752 
	#RCC_APB1Ph_UART8
 ((
ut32_t
)0x80000000)

	)

753 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x00003600=0x00&& ((PERIPH!0x00))

	)

761 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000001)

	)

762 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00000002)

	)

763 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00000010)

	)

764 
	#RCC_APB2Ph_USART6
 ((
ut32_t
)0x00000020)

	)

765 
	#RCC_APB2Ph_ADC
 ((
ut32_t
)0x00000100)

	)

766 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000100)

	)

767 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000200)

	)

768 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00000400)

	)

769 
	#RCC_APB2Ph_SDIO
 ((
ut32_t
)0x00000800)

	)

770 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

771 
	#RCC_APB2Ph_SPI4
 ((
ut32_t
)0x00002000)

	)

772 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00004000)

	)

773 
	#RCC_APB2Ph_EXTIT
 ((
ut32_t
)0x00008000)

	)

774 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00010000)

	)

775 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00020000)

	)

776 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00040000)

	)

777 
	#RCC_APB2Ph_SPI5
 ((
ut32_t
)0x00100000)

	)

778 
	#RCC_APB2Ph_SPI6
 ((
ut32_t
)0x00200000)

	)

779 
	#RCC_APB2Ph_SAI1
 ((
ut32_t
)0x00400000)

	)

780 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

781 
	#RCC_APB2Ph_SAI2
 ((
ut32_t
)0x00800000)

	)

783 
	#RCC_APB2Ph_LTDC
 ((
ut32_t
)0x04000000)

	)

784 #i
defed
(
STM32F469_479xx
)

785 
	#RCC_APB2Ph_DSI
 ((
ut32_t
)0x08000000)

	)

787 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

788 
	#RCC_APB2Ph_DFSDM1
 ((
ut32_t
)0x01000000)

	)

790 #i
defed
(
STM32F413_423xx
)

791 
	#RCC_APB2Ph_DFSDM2
 ((
ut32_t
)0x02000000)

	)

792 
	#RCC_APB2Ph_UART9
 ((
ut32_t
)0x02000040)

	)

793 
	#RCC_APB2Ph_UART10
 ((
ut32_t
)0x00000080)

	)

797 
	#RCC_APB2Ph_DFSDM
 
RCC_APB2Ph_DFSDM1


	)

799 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xF008000C=0x00&& ((PERIPH!0x00))

	)

800 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xF208860C=0x00&& ((PERIPH!0x00))

	)

809 
	#RCC_MCO1Sour_HSI
 ((
ut32_t
)0x00000000)

	)

810 
	#RCC_MCO1Sour_LSE
 ((
ut32_t
)0x00200000)

	)

811 
	#RCC_MCO1Sour_HSE
 ((
ut32_t
)0x00400000)

	)

812 
	#RCC_MCO1Sour_PLLCLK
 ((
ut32_t
)0x00600000)

	)

813 
	#RCC_MCO1Div_1
 ((
ut32_t
)0x00000000)

	)

814 
	#RCC_MCO1Div_2
 ((
ut32_t
)0x04000000)

	)

815 
	#RCC_MCO1Div_3
 ((
ut32_t
)0x05000000)

	)

816 
	#RCC_MCO1Div_4
 ((
ut32_t
)0x06000000)

	)

817 
	#RCC_MCO1Div_5
 ((
ut32_t
)0x07000000)

	)

818 
	#IS_RCC_MCO1SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO1Sour_HSI
|| ((SOURCE=
RCC_MCO1Sour_LSE
) || \

819 ((
SOURCE
=
RCC_MCO1Sour_HSE
|| ((SOURCE=
RCC_MCO1Sour_PLLCLK
))

	)

821 
	#IS_RCC_MCO1DIV
(
DIV
(((DIV=
RCC_MCO1Div_1
|| ((DIV=
RCC_MCO1Div_2
) || \

822 ((
DIV
=
RCC_MCO1Div_3
|| ((DIV=
RCC_MCO1Div_4
) || \

823 ((
DIV
=
RCC_MCO1Div_5
))

	)

831 
	#RCC_MCO2Sour_SYSCLK
 ((
ut32_t
)0x00000000)

	)

832 
	#RCC_MCO2Sour_PLLI2SCLK
 ((
ut32_t
)0x40000000)

	)

833 
	#RCC_MCO2Sour_HSE
 ((
ut32_t
)0x80000000)

	)

834 
	#RCC_MCO2Sour_PLLCLK
 ((
ut32_t
)0xC0000000)

	)

835 
	#RCC_MCO2Div_1
 ((
ut32_t
)0x00000000)

	)

836 
	#RCC_MCO2Div_2
 ((
ut32_t
)0x20000000)

	)

837 
	#RCC_MCO2Div_3
 ((
ut32_t
)0x28000000)

	)

838 
	#RCC_MCO2Div_4
 ((
ut32_t
)0x30000000)

	)

839 
	#RCC_MCO2Div_5
 ((
ut32_t
)0x38000000)

	)

840 
	#IS_RCC_MCO2SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO2Sour_SYSCLK
|| ((SOURCE=
RCC_MCO2Sour_PLLI2SCLK
)|| \

841 ((
SOURCE
=
RCC_MCO2Sour_HSE
|| ((SOURCE=
RCC_MCO2Sour_PLLCLK
))

	)

843 
	#IS_RCC_MCO2DIV
(
DIV
(((DIV=
RCC_MCO2Div_1
|| ((DIV=
RCC_MCO2Div_2
) || \

844 ((
DIV
=
RCC_MCO2Div_3
|| ((DIV=
RCC_MCO2Div_4
) || \

845 ((
DIV
=
RCC_MCO2Div_5
))

	)

853 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

854 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

855 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

856 
	#RCC_FLAG_PLLI2SRDY
 ((
ut8_t
)0x3B)

	)

857 
	#RCC_FLAG_PLLSAIRDY
 ((
ut8_t
)0x3D)

	)

858 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

859 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

860 
	#RCC_FLAG_BORRST
 ((
ut8_t
)0x79)

	)

861 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

862 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

863 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

864 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

865 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

866 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

868 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

869 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

870 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_BORRST
) || \

871 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

872 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

873 ((
FLAG
=
RCC_FLAG_WWDGRST
|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

874 ((
FLAG
=
RCC_FLAG_PLLI2SRDY
)|| ((FLAG=
RCC_FLAG_PLLSAIRDY
))

	)

876 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

889 
RCC_DeIn
();

892 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

893 
EStus
 
RCC_WaFHSESUp
();

894 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

895 
RCC_HSICmd
(
FuniڮS
 
NewS
);

896 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

897 
RCC_LSICmd
(
FuniڮS
 
NewS
);

899 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

901 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

902 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
, ut32_
PLLR
);

905 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

906 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
);

909 
RCC_PLLI2SCmd
(
FuniڮS
 
NewS
);

911 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
)

912 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
);

914 #i
defed
(
STM32F411xE
)

915 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
);

917 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

918 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

920 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

921 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SM
, ut32_
PLLI2SN
, ut32_
PLLI2SP
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

924 
RCC_PLLSAICmd
(
FuniڮS
 
NewS
);

925 #i
defed
(
STM32F469_479xx
)

926 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

928 #i
defed
(
STM32F446xx
)

929 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIM
, ut32_
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
);

931 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

932 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

935 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

936 
RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
);

937 
RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
);

940 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

941 
ut8_t
 
RCC_GSYSCLKSour
();

942 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

943 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

944 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

945 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

948 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

949 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

950 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

952 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

953 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SAPBx
, ut32_
RCC_I2SCLKSour
);

954 #i
defed
(
STM32F446xx
)

955 
RCC_SAICLKCfig
(
ut32_t
 
RCC_SAIIn
, ut32_
RCC_SAICLKSour
);

957 #i
defed
(
STM32F413_423xx
)

958 
RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
);

959 
RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
);

963 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

964 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

967 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

968 
RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
);

969 
RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
);

972 
RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
);

973 
RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
);

975 #i
defed
(
STM32F413_423xx
)

976 
RCC_SAIPLLI2SRClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivR
);

977 
RCC_SAIPLLRClkDivCfig
(
ut32_t
 
RCC_PLLDivR
);

980 
RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
);

981 
RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
);

983 
RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

984 
RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

985 
RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

986 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

987 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

989 
RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

990 
RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

991 
RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

992 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

993 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

995 
RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

996 
RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

997 
RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

998 
RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

999 
RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

1002 
RCC_LSEModeCfig
(
ut8_t
 
RCC_Mode
);

1005 #i
defed
(
STM32F469_479xx
)

1006 
RCC_DSIClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

1010 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1011 
RCC_48MHzClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

1012 
RCC_SDIOClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

1016 #i
defed
(
STM32F446xx
)

1017 
RCC_AHB1ClockGgCmd
(
ut32_t
 
RCC_AHB1ClockGg
, 
FuniڮS
 
NewS
);

1018 
RCC_SPDIFRXClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

1019 
RCC_CECClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

1023 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

1024 
RCC_FMPI2C1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
);

1028 #i
defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

1029 
RCC_LPTIM1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
);

1030 #i
defed
(
STM32F410xx
)

1031 
RCC_MCO1Cmd
(
FuniڮS
 
NewS
);

1032 
RCC_MCO2Cmd
(
FuniڮS
 
NewS
);

1036 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

1037 
RCC_DFSDMCLKCfig
(
ut32_t
 
RCC_DFSDMCLKSour
);

1038 
RCC_DFSDM1ACLKCfig
(
ut32_t
 
RCC_DFSDM1ACLKSour
);

1039 #i
defed
(
STM32F413_423xx
)

1040 
RCC_DFSDM2ACLKCfig
(
ut32_t
 
RCC_DFSDMACLKSour
);

1043 
	#RCC_DFSDM1CLKCfig
 
RCC_DFSDMCLKCfig


	)

1046 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

1047 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

1048 
RCC_CˬFg
();

1049 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

1050 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

1052 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_rng.h

30 #ide
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

47 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

58 
	#RNG_FLAG_DRDY
 ((
ut8_t
)0x0001

	)

59 
	#RNG_FLAG_CECS
 ((
ut8_t
)0x0002

	)

60 
	#RNG_FLAG_SECS
 ((
ut8_t
)0x0004

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_DRDY
) || \

63 ((
RNG_FLAG
=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

	)

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_CECS
) || \

66 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

	)

74 
	#RNG_IT_CEI
 ((
ut8_t
)0x20

	)

75 
	#RNG_IT_SEI
 ((
ut8_t
)0x40

	)

77 
	#IS_RNG_IT
(
IT
((((IT& (
ut8_t
)0x9F=0x00&& ((IT!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
(((RNG_IT=
RNG_IT_CEI
|| ((RNG_IT=
RNG_IT_SEI
))

	)

91 
RNG_DeIn
();

94 
RNG_Cmd
(
FuniڮS
 
NewS
);

97 
ut32_t
 
RNG_GRdomNumb
();

100 
RNG_ITCfig
(
FuniڮS
 
NewS
);

101 
FgStus
 
RNG_GFgStus
(
ut8_t
 
RNG_FLAG
);

102 
RNG_CˬFg
(
ut8_t
 
RNG_FLAG
);

103 
ITStus
 
RNG_GITStus
(
ut8_t
 
RNG_IT
);

104 
RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
);

107 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_rtc.h

30 #ide
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
) || \

136 ((
FORMAT
=
RTC_HourFm_24
))

	)

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

197 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

198 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

199 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

200 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

201 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

202 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

203 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

204 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

205 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

206 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

207 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

208 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

210 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

220 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

221 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

222 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

223 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

224 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

225 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

226 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

228 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

232 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

233 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

244 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

248 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

249 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

259 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

260 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
) || \

263 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

	)

273 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

274 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

275 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

276 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

277 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

278 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

288 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

289 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

300 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

323 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

325 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

327 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

329 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

331 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
) || \

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

346 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

347 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

348 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

	)

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
) || \

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

377 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

	)

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
) || \

389 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

	)

397 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

398 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

399 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
) || \

403 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

404 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

405 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

	)

414 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

415 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
) || \

417 ((
POL
=
RTC_OuutPެy_Low
))

	)

426 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

427 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
) || \

429 ((
SIGN
=
RTC_CibSign_Negive
))

	)

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

439 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

440 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
) || \

442 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

	)

450 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

452 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

454 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
) || \

457 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

458 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

	)

467 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

470 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
) || \

473 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

	)

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

491 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
) || \

494 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

	)

496 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

497 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
) || \

499 ((
OPERATION
=
RTC_SteOti_S
))

	)

507 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

508 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

509 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

510 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
) || \

512 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

513 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

514 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

	)

523 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

525 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

527 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

529 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
) || \

532 ((
FILTER
=
RTC_TamrFr_2Same
) || \

533 ((
FILTER
=
RTC_TamrFr_4Same
) || \

534 ((
FILTER
=
RTC_TamrFr_8Same
))

	)

542 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

544 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

546 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

548 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

550 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

552 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

554 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

556 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
) || \

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

560 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

561 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

562 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

563 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

564 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

565 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

	)

574 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

576 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

578 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

580 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
) || \

584 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

585 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

586 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

	)

594 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#RTC_Tamr_2
 
RTC_TAFCR_TAMP2E


	)

596 
	#IS_RTC_TAMPER
(
TAMPER
(((TAMPER=
RTC_Tamr_1
|| ((TAMPER=
RTC_Tamr_2
))

	)

605 
	#RTC_TamrP_Deu
 ((
ut32_t
)0x00000000)

	)

606 
	#RTC_TamrP_Pos1
 ((
ut32_t
)0x00010000)

	)

607 
	#IS_RTC_TAMPER_PIN
(
PIN
(((PIN=
RTC_TamrP_Deu
) || \

608 ((
PIN
=
RTC_TamrP_Pos1
))

	)

610 
	#RTC_TamrP_PC13
 
RTC_TamrP_Deu


	)

611 
	#RTC_TamrP_PI8
 
RTC_TamrP_Pos1


	)

619 
	#RTC_TimeSmpP_PC13
 ((
ut32_t
)0x00000000)

	)

620 
	#RTC_TimeSmpP_PI8
 ((
ut32_t
)0x00020000)

	)

621 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
(((PIN=
RTC_TimeSmpP_PC13
) || \

622 ((
PIN
=
RTC_TimeSmpP_PI8
))

	)

631 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

632 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

633 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
) || \

634 ((
TYPE
=
RTC_OuutTy_PushPu
))

	)

643 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

644 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

645 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
) || \

646 ((
SEL
=
RTC_ShiAdd1S_S
))

	)

654 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

664 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

665 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

666 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

667 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

668 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

669 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

670 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

671 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

672 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

673 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

674 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

675 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

676 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

677 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

678 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

679 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

680 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

681 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

682 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

683 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

684 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
) || \

685 ((
BKP
=
RTC_BKP_DR1
) || \

686 ((
BKP
=
RTC_BKP_DR2
) || \

687 ((
BKP
=
RTC_BKP_DR3
) || \

688 ((
BKP
=
RTC_BKP_DR4
) || \

689 ((
BKP
=
RTC_BKP_DR5
) || \

690 ((
BKP
=
RTC_BKP_DR6
) || \

691 ((
BKP
=
RTC_BKP_DR7
) || \

692 ((
BKP
=
RTC_BKP_DR8
) || \

693 ((
BKP
=
RTC_BKP_DR9
) || \

694 ((
BKP
=
RTC_BKP_DR10
) || \

695 ((
BKP
=
RTC_BKP_DR11
) || \

696 ((
BKP
=
RTC_BKP_DR12
) || \

697 ((
BKP
=
RTC_BKP_DR13
) || \

698 ((
BKP
=
RTC_BKP_DR14
) || \

699 ((
BKP
=
RTC_BKP_DR15
) || \

700 ((
BKP
=
RTC_BKP_DR16
) || \

701 ((
BKP
=
RTC_BKP_DR17
) || \

702 ((
BKP
=
RTC_BKP_DR18
) || \

703 ((
BKP
=
RTC_BKP_DR19
))

	)

711 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

712 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

713 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

722 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

723 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

724 
	#RTC_FLAG_TAMP2F
 ((
ut32_t
)0x00004000)

	)

725 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

726 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

727 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

728 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

729 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

730 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

731 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

732 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

733 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

734 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

735 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

736 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

737 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
) || \

738 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

739 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

740 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

741 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

742 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

743 ((
FLAG
=
RTC_FLAG_TAMP2F
||((FLAG=
RTC_FLAG_SHPF
))

	)

744 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

752 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

753 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

754 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

755 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

756 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

757 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

758 
	#RTC_IT_TAMP2
 ((
ut32_t
)0x00040000)

	)

760 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

761 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
) || \

762 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

763 ((
IT
=
RTC_IT_TAMP1
|| ((IT=
RTC_IT_TAMP2
))

	)

764 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFF90FFF=(ut32_t)RESET))

	)

773 
	#RTC_DigCibCfig
 
RTC_CrCibCfig


	)

774 
	#RTC_DigCibCmd
 
RTC_CrCibCmd


	)

788 
EStus
 
RTC_DeIn
();

791 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

792 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

793 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

794 
EStus
 
RTC_EInMode
();

795 
RTC_ExInMode
();

796 
EStus
 
RTC_WaFSynchro
();

797 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

798 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

801 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

802 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

803 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

804 
ut32_t
 
RTC_GSubSecd
();

805 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

806 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

807 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

810 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

811 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

812 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

813 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

814 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

815 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

818 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

819 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

820 
ut32_t
 
RTC_GWakeUpCou
();

821 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

824 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

825 
ut32_t
 
RTC_GSteOti
();

828 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

831 
EStus
 
RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
);

832 
EStus
 
RTC_CrCibCmd
(
FuniڮS
 
NewS
);

833 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

834 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

835 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

836 
ut32_t
 
RTC_SmohCibPlusPuls
,

837 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

840 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

841 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

842 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

843 
ut32_t
 
RTC_GTimeSmpSubSecd
();

846 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

847 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

848 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

849 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

850 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

851 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

852 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

855 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

856 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

860 
RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
);

861 
RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
);

862 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

865 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

868 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

869 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

870 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

871 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

872 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

874 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_sdio.h

30 #ide
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

52 
ut32_t
 
SDIO_ClockEdge
;

55 
ut32_t
 
SDIO_ClockByss
;

59 
ut32_t
 
SDIO_ClockPowSave
;

63 
ut32_t
 
SDIO_BusWide
;

66 
ut32_t
 
SDIO_HdweFlowCڌ
;

69 
ut8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InTyDef
;

76 
ut32_t
 
SDIO_Argumt
;

81 
ut32_t
 
SDIO_CmdIndex
;

83 
ut32_t
 
SDIO_Reڣ
;

86 
ut32_t
 
SDIO_Wa
;

89 
ut32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInTyDef
;

96 
ut32_t
 
SDIO_DaTimeOut
;

98 
ut32_t
 
SDIO_DaLgth
;

100 
ut32_t
 
SDIO_DaBlockSize
;

103 
ut32_t
 
SDIO_TnsrD
;

107 
ut32_t
 
SDIO_TnsrMode
;

110 
ut32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_DaInTyDef
;

126 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
) || \

129 ((
EDGE
=
SDIO_ClockEdge_Flg
))

	)

138 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

139 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
) || \

141 ((
BYPASS
=
SDIO_ClockByss_Eb
))

	)

150 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
) || \

153 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

	)

162 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
) || \

166 ((
WIDE
=
SDIO_BusWide_8b
))

	)

176 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

177 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
) || \

179 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

	)

188 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

189 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

242 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

243 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

244 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
) || \

246 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

247 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

	)

256 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

257 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

258 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

259 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
) || \

260 ((
WAIT
=
SDIO_Wa_Pd
))

	)

269 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

280 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
) || \

285 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

	)

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

303 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

304 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

305 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

306 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

307 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

308 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

309 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

310 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

311 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

312 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

313 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

314 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

315 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

316 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

317 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
) || \

319 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

330 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

331 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

332 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

	)

341 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

342 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
) || \

344 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

	)

353 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

354 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
) || \

356 ((
MODE
=
SDIO_TnsrMode_Block
))

	)

365 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
) || \

401 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

	)

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
) || \

428 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
=
SDIO_IT_RXOVERR
) || \

433 ((
IT
=
SDIO_IT_CMDREND
) || \

434 ((
IT
=
SDIO_IT_CMDSENT
) || \

435 ((
IT
=
SDIO_IT_DATAEND
) || \

436 ((
IT
=
SDIO_IT_STBITERR
) || \

437 ((
IT
=
SDIO_IT_DBCKEND
) || \

438 ((
IT
=
SDIO_IT_CMDACT
) || \

439 ((
IT
=
SDIO_IT_TXACT
) || \

440 ((
IT
=
SDIO_IT_RXACT
) || \

441 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
=
SDIO_IT_TXDAVL
) || \

448 ((
IT
=
SDIO_IT_RXDAVL
) || \

449 ((
IT
=
SDIO_IT_SDIOIT
) || \

450 ((
IT
=
SDIO_IT_CEATAEND
))

	)

452 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

462 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

463 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
) || \

465 ((
MODE
=
SDIO_RdWaMode_DATA2
))

	)

477 
SDIO_DeIn
();

480 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

481 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

482 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

483 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

484 
ut32_t
 
SDIO_GPowS
();

487 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

488 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

489 
ut8_t
 
SDIO_GCommdReڣ
();

490 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

493 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

494 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

495 
ut32_t
 
SDIO_GDaCou
();

496 
ut32_t
 
SDIO_RdDa
();

497 
SDIO_WreDa
(
ut32_t
 
Da
);

498 
ut32_t
 
SDIO_GFIFOCou
();

501 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

502 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

503 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

504 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

505 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

508 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

509 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

510 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

513 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

516 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

517 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

518 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

519 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

520 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

522 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_spi.h

30 #ide
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

94 
ut16_t
 
I2S_Mode
;

97 
ut16_t
 
I2S_Sndd
;

100 
ut16_t
 
I2S_DaFm
;

103 
ut16_t
 
I2S_MCLKOuut
;

106 
ut32_t
 
I2S_AudioFq
;

109 
ut16_t
 
I2S_CPOL
;

111 }
	tI2S_InTyDef
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

120 ((
PERIPH
=
SPI2
) || \

121 ((
PERIPH
=
SPI3
) || \

122 ((
PERIPH
=
SPI4
) || \

123 ((
PERIPH
=
SPI5
) || \

124 ((
PERIPH
=
SPI6
))

	)

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
) || \

127 ((
PERIPH
=
SPI2
) || \

128 ((
PERIPH
=
SPI3
) || \

129 ((
PERIPH
=
SPI4
) || \

130 ((
PERIPH
=
SPI5
) || \

131 ((
PERIPH
=
SPI6
) || \

132 ((
PERIPH
=
I2S2ext
) || \

133 ((
PERIPH
=
I2S3ext
))

	)

135 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
) || \

136 ((
PERIPH
=
SPI3
))

	)

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
) || \

139 ((
PERIPH
=
SPI3
) || \

140 ((
PERIPH
=
I2S2ext
) || \

141 ((
PERIPH
=
I2S3ext
))

	)

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
) || \

144 ((
PERIPH
=
I2S3ext
))

	)

151 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

152 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

153 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

154 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

156 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

157 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

158 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

167 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

168 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

170 ((
MODE
=
SPI_Mode_Sve
))

	)

179 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

180 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
) || \

182 ((
DATASIZE
=
SPI_DaSize_8b
))

	)

191 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

194 ((
CPOL
=
SPI_CPOL_High
))

	)

203 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

206 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

215 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

216 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

218 ((
NSS
=
SPI_NSS_Hd
))

	)

227 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

228 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

229 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

230 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

231 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

232 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

233 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

234 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

236 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

237 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

238 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

239 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

240 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

241 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

242 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

251 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

252 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

254 ((
BIT
=
SPI_FB_LSB
))

	)

263 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

264 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

265 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

266 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

268 ((
MODE
=
I2S_Mode_SveRx
) || \

269 ((
MODE
=
I2S_Mode_MaTx
)|| \

270 ((
MODE
=
I2S_Mode_MaRx
))

	)

280 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

281 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

282 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

283 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

284 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

286 ((
STANDARD
=
I2S_Sndd_MSB
) || \

287 ((
STANDARD
=
I2S_Sndd_LSB
) || \

288 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

289 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

298 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

299 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

300 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

301 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

303 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

304 ((
FORMAT
=
I2S_DaFm_24b
) || \

305 ((
FORMAT
=
I2S_DaFm_32b
))

	)

314 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

315 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

317 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

326 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

327 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

328 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

329 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

330 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

331 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

332 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

333 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

334 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

335 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

338 ((
FREQ
<
I2S_AudioFq_192k
)) || \

339 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

348 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

351 ((
CPOL
=
I2S_CPOL_High
))

	)

360 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

371 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

372 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

374 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

383 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

395 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

397 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

406 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
ut8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

413 ((
IT
=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
=
SPI_I2S_IT_ERR
))

	)

416 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
)|| ((IT=
SPI_I2S_IT_TXE
) || \

423 ((
IT
=
SPI_IT_CRCERR
|| ((IT=
SPI_IT_MODF
) || \

424 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
I2S_IT_UDR
) ||\

425 ((
IT
=
SPI_I2S_IT_TIFRFE
))

	)

434 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
ut16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

446 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
=
SPI_I2S_FLAG_TIFRFE
))

	)

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeIn
 
SPI_I2S_DeIn


	)

478 
	#SPI_ITCfig
 
SPI_I2S_ITCfig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SdDa
 
SPI_I2S_SdDa


	)

481 
	#SPI_ReiveDa
 
SPI_I2S_ReiveDa


	)

482 
	#SPI_GFgStus
 
SPI_I2S_GFgStus


	)

483 
	#SPI_CˬFg
 
SPI_I2S_CˬFg


	)

484 
	#SPI_GITStus
 
SPI_I2S_GITStus


	)

485 
	#SPI_CˬITPdgB
 
SPI_I2S_CˬITPdgB


	)

498 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

501 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

502 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

503 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

504 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

505 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

506 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

507 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

508 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

509 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

510 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

511 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

513 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

516 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

517 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

520 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

521 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

522 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

523 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

529 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

530 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

532 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

535 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_syscfg.h

30 #ide
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

53 #i
defed
(
STM32F413_423xx
)

57 
	#BITSTREAM_CLOCK_DFSDM2
 
SYSCFG_MCHDLYCR_BSCKSEL


	)

58 
	#BITSTREAM_CLOCK_TIM2OC1
 (
ut32_t
)0x00000000

	)

66 
	#MCHDLY_CLOCK_DFSDM2
 
SYSCFG_MCHDLYCR_MCHDLY2EN


	)

67 
	#MCHDLY_CLOCK_DFSDM1
 
SYSCFG_MCHDLYCR_MCHDLY1EN


	)

75 
	#DFSDM2_CKIN_PAD
 (
ut32_t
)0x00000000

	)

76 
	#DFSDM2_CKIN_DM
 
SYSCFG_MCHDLYCR_DFSDM2CFG


	)

77 
	#DFSDM1_CKIN_PAD
 (
ut32_t
)0x00000000

	)

78 
	#DFSDM1_CKIN_DM
 
SYSCFG_MCHDLYCR_DFSDM1CFG


	)

86 
	#DFSDM2_CKOUT_DFSDM2
 (
ut32_t
)0x00000000

	)

87 
	#DFSDM2_CKOUT_M27
 
SYSCFG_MCHDLYCR_DFSDM2CKOSEL


	)

88 
	#DFSDM1_CKOUT_DFSDM1
 (
ut32_t
)0x00000000U

	)

89 
	#DFSDM1_CKOUT_M27
 
SYSCFG_MCHDLYCR_DFSDM1CKOSEL


	)

97 
	#DATAIN0_DFSDM2_PAD
 (
ut32_t
)0x00000000

	)

98 
	#DATAIN0_DFSDM2_DATAIN1
 
SYSCFG_MCHDLYCR_DFSDM2D0SEL


	)

99 
	#DATAIN0_DFSDM1_PAD
 (
ut32_t
)0x00000000

	)

100 
	#DATAIN0_DFSDM1_DATAIN1
 
SYSCFG_MCHDLYCR_DFSDM1D0SEL


	)

108 
	#DATAIN2_DFSDM2_PAD
 (
ut32_t
)0x00000000

	)

109 
	#DATAIN2_DFSDM2_DATAIN3
 
SYSCFG_MCHDLYCR_DFSDM2D2SEL


	)

110 
	#DATAIN2_DFSDM1_PAD
 (
ut32_t
)0x00000000

	)

111 
	#DATAIN2_DFSDM1_DATAIN3
 
SYSCFG_MCHDLYCR_DFSDM1D2SEL


	)

119 
	#DATAIN4_DFSDM2_PAD
 (
ut32_t
)0x00000000

	)

120 
	#DATAIN4_DFSDM2_DATAIN5
 
SYSCFG_MCHDLYCR_DFSDM2D4SEL


	)

128 
	#DATAIN6_DFSDM2_PAD
 (
ut32_t
)0x00000000

	)

129 
	#DATAIN6_DFSDM2_DATAIN7
 
SYSCFG_MCHDLYCR_DFSDM2D6SEL


	)

137 
	#DFSDM1_CLKIN0_TIM4OC2
 (
ut32_t
)0x00000000

	)

138 
	#DFSDM1_CLKIN2_TIM4OC2
 
SYSCFG_MCHDLYCR_DFSDM1CK02SEL


	)

139 
	#DFSDM1_CLKIN1_TIM4OC1
 (
ut32_t
)0x00000000

	)

140 
	#DFSDM1_CLKIN3_TIM4OC1
 
SYSCFG_MCHDLYCR_DFSDM1CK13SEL


	)

148 
	#DFSDM2_CLKIN0_TIM3OC4
 (
ut32_t
)0x00000000

	)

149 
	#DFSDM2_CLKIN4_TIM3OC4
 
SYSCFG_MCHDLYCR_DFSDM2CK04SEL


	)

150 
	#DFSDM2_CLKIN1_TIM3OC3
 (
ut32_t
)0x00000000

	)

151 
	#DFSDM2_CLKIN5_TIM3OC3
 
SYSCFG_MCHDLYCR_DFSDM2CK15SEL


	)

152 
	#DFSDM2_CLKIN2_TIM3OC2
 (
ut32_t
)0x00000000

	)

153 
	#DFSDM2_CLKIN6_TIM3OC2
 
SYSCFG_MCHDLYCR_DFSDM2CK26SEL


	)

154 
	#DFSDM2_CLKIN3_TIM3OC1
 (
ut32_t
)0x00000000

	)

155 
	#DFSDM2_CLKIN7_TIM3OC1
 
SYSCFG_MCHDLYCR_DFSDM2CK37SEL


	)

164 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

165 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

166 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

167 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

168 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

169 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

170 
	#EXTI_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

171 
	#EXTI_PtSourGPIOH
 ((
ut8_t
)0x07)

	)

172 
	#EXTI_PtSourGPIOI
 ((
ut8_t
)0x08)

	)

173 
	#EXTI_PtSourGPIOJ
 ((
ut8_t
)0x09)

	)

174 
	#EXTI_PtSourGPIOK
 ((
ut8_t
)0x0A)

	)

176 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
) || \

177 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

178 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

179 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

180 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

181 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
) || \

182 ((
PORTSOURCE
=
EXTI_PtSourGPIOG
) || \

183 ((
PORTSOURCE
=
EXTI_PtSourGPIOH
) || \

184 ((
PORTSOURCE
=
EXTI_PtSourGPIOI
) || \

185 ((
PORTSOURCE
=
EXTI_PtSourGPIOJ
) || \

186 ((
PORTSOURCE
=
EXTI_PtSourGPIOK
))

	)

196 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

197 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

198 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

199 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

200 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

201 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

202 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

203 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

204 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

205 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

206 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

207 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

208 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

209 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

210 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

211 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

212 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
) || \

213 ((
PINSOURCE
=
EXTI_PSour1
) || \

214 ((
PINSOURCE
=
EXTI_PSour2
) || \

215 ((
PINSOURCE
=
EXTI_PSour3
) || \

216 ((
PINSOURCE
=
EXTI_PSour4
) || \

217 ((
PINSOURCE
=
EXTI_PSour5
) || \

218 ((
PINSOURCE
=
EXTI_PSour6
) || \

219 ((
PINSOURCE
=
EXTI_PSour7
) || \

220 ((
PINSOURCE
=
EXTI_PSour8
) || \

221 ((
PINSOURCE
=
EXTI_PSour9
) || \

222 ((
PINSOURCE
=
EXTI_PSour10
) || \

223 ((
PINSOURCE
=
EXTI_PSour11
) || \

224 ((
PINSOURCE
=
EXTI_PSour12
) || \

225 ((
PINSOURCE
=
EXTI_PSour13
) || \

226 ((
PINSOURCE
=
EXTI_PSour14
) || \

227 ((
PINSOURCE
=
EXTI_PSour15
))

	)

236 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

237 
	#SYSCFG_MemyRem_SyemFsh
 ((
ut8_t
)0x01)

	)

238 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

239 
	#SYSCFG_MemyRem_SDRAM
 ((
ut8_t
)0x04)

	)

241 #i
defed
 (
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

242 
	#SYSCFG_MemyRem_FSMC
 ((
ut8_t
)0x02)

	)

245 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

246 
	#SYSCFG_MemyRem_FMC
 ((
ut8_t
)0x02)

	)

249 #i
defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

250 
	#SYSCFG_MemyRem_ExtMEM
 ((
ut8_t
)0x02)

	)

253 #i
defed
 (
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

254 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

255 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

256 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

257 ((
REMAP
=
SYSCFG_MemyRem_FSMC
))

	)

260 #i
defed
 (
STM32F401xx
|| defed (
STM32F410xx
|| defed (
STM32F411xE
)

261 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

262 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

263 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

	)

266 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

267 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

268 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

269 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

270 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
) || \

271 ((
REMAP
=
SYSCFG_MemyRem_FMC
))

	)

274 #i
defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

275 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

276 ((
REMAP
=
SYSCFG_MemyRem_ExtMEM
) || \

277 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

278 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

279 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
))

	)

282 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

283 
	#SYSCFG_Bak_PVD
 
SYSCFG_CFGR2_PVDL


	)

284 
	#SYSCFG_Bak_HdFau
 
SYSCFG_CFGR2_CLL


	)

286 
	#IS_SYSCFG_LOCK_CONFIG
(
BREAK
(((BREAK=
SYSCFG_Bak_PVD
) || \

287 ((
BREAK
=
SYSCFG_Bak_HdFau
))

	)

297 
	#SYSCFG_ETH_MedI_MII
 ((
ut32_t
)0x00000000)

	)

298 
	#SYSCFG_ETH_MedI_RMII
 ((
ut32_t
)0x00000001)

	)

300 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
SYSCFG_ETH_MedI_MII
) || \

301 ((
INTERFACE
=
SYSCFG_ETH_MedI_RMII
))

	)

313 
SYSCFG_DeIn
();

314 
SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
);

315 
SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
);

316 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

317 
SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
);

318 
SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
);

319 
FgStus
 
SYSCFG_GComntiClStus
();

320 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

321 
SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
);

323 #i
defed
(
STM32F413_423xx
)

324 
DFSDM_BamClock_SourSei
(
ut32_t
 
sour
);

325 
DFSDM_DibDayClock
(
ut32_t
 
MCHDLY
);

326 
DFSDM_EbDayClock
(
ut32_t
 
MCHDLY
);

327 
DFSDM_ClockIn_SourSei
(
ut32_t
 
sour
);

328 
DFSDM_ClockOut_SourSei
(
ut32_t
 
sour
);

329 
DFSDM_DaIn0_SourSei
(
ut32_t
 
sour
);

330 
DFSDM_DaIn2_SourSei
(
ut32_t
 
sour
);

331 
DFSDM_DaIn4_SourSei
(
ut32_t
 
sour
);

332 
DFSDM_DaIn6_SourSei
(
ut32_t
 
sour
);

333 
DFSDM1_BSmClk_Cfig
(
ut32_t
 
sour
);

334 
DFSDM2_BSmClk_Cfig
(
ut32_t
 
sour
);

336 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_tim.h

30 #ide
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

67 
ut16_t
 
TIM_ClockDivisi
;

70 
ut8_t
 
TIM_RiCou
;

78 } 
	tTIM_TimeBaInTyDef
;

86 
ut16_t
 
TIM_OCMode
;

89 
ut16_t
 
TIM_OuutS
;

92 
ut16_t
 
TIM_OuutNS
;

96 
ut32_t
 
TIM_Pul
;

99 
ut16_t
 
TIM_OCPެy
;

102 
ut16_t
 
TIM_OCNPެy
;

106 
ut16_t
 
TIM_OCIdS
;

110 
ut16_t
 
TIM_OCNIdS
;

113 } 
	tTIM_OCInTyDef
;

122 
ut16_t
 
TIM_Chl
;

125 
ut16_t
 
TIM_ICPެy
;

128 
ut16_t
 
TIM_ICSei
;

131 
ut16_t
 
TIM_ICPsr
;

134 
ut16_t
 
TIM_ICFr
;

136 } 
	tTIM_ICInTyDef
;

146 
ut16_t
 
TIM_OSSRS
;

149 
ut16_t
 
TIM_OSSIS
;

152 
ut16_t
 
TIM_LOCKLev
;

155 
ut16_t
 
TIM_DdTime
;

159 
ut16_t
 
TIM_Bak
;

162 
ut16_t
 
TIM_BakPެy
;

165 
ut16_t
 
TIM_AutomicOuut
;

167 } 
	tTIM_BDTRInTyDef
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

176 ((
PERIPH
=
TIM2
) || \

177 ((
PERIPH
=
TIM3
) || \

178 ((
PERIPH
=
TIM4
) || \

179 ((
PERIPH
=
TIM5
) || \

180 ((
PERIPH
=
TIM6
) || \

181 ((
PERIPH
=
TIM7
) || \

182 ((
PERIPH
=
TIM8
) || \

183 ((
PERIPH
=
TIM9
) || \

184 ((
PERIPH
=
TIM10
) || \

185 ((
PERIPH
=
TIM11
) || \

186 ((
PERIPH
=
TIM12
) || \

187 (((
PERIPH
=
TIM13
) || \

188 ((
PERIPH
=
TIM14
)))

	)

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

191 ((
PERIPH
=
TIM2
) || \

192 ((
PERIPH
=
TIM3
) || \

193 ((
PERIPH
=
TIM4
) || \

194 ((
PERIPH
=
TIM5
) || \

195 ((
PERIPH
=
TIM8
) || \

196 ((
PERIPH
=
TIM9
) || \

197 ((
PERIPH
=
TIM10
) || \

198 ((
PERIPH
=
TIM11
) || \

199 ((
PERIPH
=
TIM12
) || \

200 ((
PERIPH
=
TIM13
) || \

201 ((
PERIPH
=
TIM14
))

	)

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

205 ((
PERIPH
=
TIM2
) || \

206 ((
PERIPH
=
TIM3
) || \

207 ((
PERIPH
=
TIM4
) || \

208 ((
PERIPH
=
TIM5
) || \

209 ((
PERIPH
=
TIM8
) || \

210 ((
PERIPH
=
TIM9
) || \

211 ((
PERIPH
=
TIM12
))

	)

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

214 ((
PERIPH
=
TIM2
) || \

215 ((
PERIPH
=
TIM3
) || \

216 ((
PERIPH
=
TIM4
) || \

217 ((
PERIPH
=
TIM5
) || \

218 ((
PERIPH
=
TIM8
))

	)

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

221 ((
PERIPH
=
TIM8
))

	)

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

224 ((
PERIPH
=
TIM2
) || \

225 ((
PERIPH
=
TIM3
) || \

226 ((
PERIPH
=
TIM4
) || \

227 ((
PERIPH
=
TIM5
) || \

228 ((
PERIPH
=
TIM6
) || \

229 ((
PERIPH
=
TIM7
) || \

230 ((
PERIPH
=
TIM8
))

	)

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMx=
TIM2
) || \

233 ((
TIMx
=
TIM5
) || \

234 ((
TIMx
=
TIM11
))

	)

240 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

241 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

242 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

243 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

247 ((
MODE
=
TIM_OCMode_Aive
) || \

248 ((
MODE
=
TIM_OCMode_Iive
) || \

249 ((
MODE
=
TIM_OCMode_Togg
)|| \

250 ((
MODE
=
TIM_OCMode_PWM1
) || \

251 ((
MODE
=
TIM_OCMode_PWM2
))

	)

252 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

253 ((
MODE
=
TIM_OCMode_Aive
) || \

254 ((
MODE
=
TIM_OCMode_Iive
) || \

255 ((
MODE
=
TIM_OCMode_Togg
)|| \

256 ((
MODE
=
TIM_OCMode_PWM1
) || \

257 ((
MODE
=
TIM_OCMode_PWM2
) || \

258 ((
MODE
=
TIM_FdAi_Aive
) || \

259 ((
MODE
=
TIM_FdAi_InAive
))

	)

268 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

271 ((
MODE
=
TIM_OPMode_Rive
))

	)

280 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

281 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

282 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

283 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

286 ((
CHANNEL
=
TIM_Chl_2
) || \

287 ((
CHANNEL
=
TIM_Chl_3
) || \

288 ((
CHANNEL
=
TIM_Chl_4
))

	)

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

291 ((
CHANNEL
=
TIM_Chl_2
))

	)

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

293 ((
CHANNEL
=
TIM_Chl_2
) || \

294 ((
CHANNEL
=
TIM_Chl_3
))

	)

303 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

307 ((
DIV
=
TIM_CKD_DIV2
) || \

308 ((
DIV
=
TIM_CKD_DIV4
))

	)

317 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

318 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

319 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

320 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

321 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

323 ((
MODE
=
TIM_CouMode_Down
) || \

324 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

325 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

326 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

335 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

336 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

338 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

347 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

348 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

350 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

359 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

360 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

362 ((
STATE
=
TIM_OuutS_Eb
))

	)

371 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

372 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

374 ((
STATE
=
TIM_OuutNS_Eb
))

	)

383 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

384 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

386 ((
CCX
=
TIM_CCx_Dib
))

	)

395 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

396 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

398 ((
CCXN
=
TIM_CCxN_Dib
))

	)

407 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

408 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

410 ((
STATE
=
TIM_Bak_Dib
))

	)

419 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

420 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

422 ((
POLARITY
=
TIM_BakPެy_High
))

	)

431 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

432 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

434 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

443 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

444 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

445 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

446 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

448 ((
LEVEL
=
TIM_LOCKLev_1
) || \

449 ((
LEVEL
=
TIM_LOCKLev_2
) || \

450 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

459 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

460 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

462 ((
STATE
=
TIM_OSSIS_Dib
))

	)

471 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

472 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

474 ((
STATE
=
TIM_OSSRS_Dib
))

	)

483 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

484 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

486 ((
STATE
=
TIM_OCIdS_Ret
))

	)

495 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

496 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

498 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

507 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

508 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

509 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

511 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

512 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

521 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

523 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

525 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

527 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

528 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

537 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

538 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

539 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

540 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

542 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

553 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

559 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

560 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

564 ((
IT
=
TIM_IT_CC1
) || \

565 ((
IT
=
TIM_IT_CC2
) || \

566 ((
IT
=
TIM_IT_CC3
) || \

567 ((
IT
=
TIM_IT_CC4
) || \

568 ((
IT
=
TIM_IT_COM
) || \

569 ((
IT
=
TIM_IT_Trigg
) || \

570 ((
IT
=
TIM_IT_Bak
))

	)

579 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

580 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

581 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

582 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

583 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

584 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

585 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

586 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

587 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

588 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

589 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

590 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

591 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

592 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

593 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

594 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

595 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

596 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

597 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

598 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

600 ((
BASE
=
TIM_DMABa_CR2
) || \

601 ((
BASE
=
TIM_DMABa_SMCR
) || \

602 ((
BASE
=
TIM_DMABa_DIER
) || \

603 ((
BASE
=
TIM_DMABa_SR
) || \

604 ((
BASE
=
TIM_DMABa_EGR
) || \

605 ((
BASE
=
TIM_DMABa_CCMR1
) || \

606 ((
BASE
=
TIM_DMABa_CCMR2
) || \

607 ((
BASE
=
TIM_DMABa_CCER
) || \

608 ((
BASE
=
TIM_DMABa_CNT
) || \

609 ((
BASE
=
TIM_DMABa_PSC
) || \

610 ((
BASE
=
TIM_DMABa_ARR
) || \

611 ((
BASE
=
TIM_DMABa_RCR
) || \

612 ((
BASE
=
TIM_DMABa_CCR1
) || \

613 ((
BASE
=
TIM_DMABa_CCR2
) || \

614 ((
BASE
=
TIM_DMABa_CCR3
) || \

615 ((
BASE
=
TIM_DMABa_CCR4
) || \

616 ((
BASE
=
TIM_DMABa_BDTR
) || \

617 ((
BASE
=
TIM_DMABa_DCR
) || \

618 ((
BASE
=
TIM_DMABa_OR
))

	)

627 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

628 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

629 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

630 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

631 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

632 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

633 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

634 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

635 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

636 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

637 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

638 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

639 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

640 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

641 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

642 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

643 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

644 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

646 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

647 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

648 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

649 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

650 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

651 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

652 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

653 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

654 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

655 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

656 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

657 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

658 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

659 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

660 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

661 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

662 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

671 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

677 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

693 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

704 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

713 ((
SELECTION
=
TIM_TS_ITR1
) || \

714 ((
SELECTION
=
TIM_TS_ITR2
) || \

715 ((
SELECTION
=
TIM_TS_ITR3
) || \

716 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
=
TIM_TS_ETRF
))

	)

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

721 ((
SELECTION
=
TIM_TS_ITR1
) || \

722 ((
SELECTION
=
TIM_TS_ITR2
) || \

723 ((
SELECTION
=
TIM_TS_ITR3
))

	)

732 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

733 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

734 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

746 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

755 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

756 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

758 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

767 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

768 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

770 ((
ACTION
=
TIM_FdAi_InAive
))

	)

779 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

780 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

781 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

783 ((
MODE
=
TIM_EncodMode_TI2
) || \

784 ((
MODE
=
TIM_EncodMode_TI12
))

	)

794 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

795 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

796 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

797 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

798 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

799 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

800 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

801 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

812 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

815 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

817 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

826 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

827 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

829 ((
STATE
=
TIM_OCPld_Dib
))

	)

838 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

839 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

841 ((
STATE
=
TIM_OCFa_Dib
))

	)

851 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

852 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

854 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

863 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

864 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

865 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

866 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

867 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

868 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

869 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

870 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

872 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

873 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

874 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

875 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

876 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

877 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

878 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

887 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

888 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

889 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

890 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

892 ((
MODE
=
TIM_SveMode_Ged
) || \

893 ((
MODE
=
TIM_SveMode_Trigg
) || \

894 ((
MODE
=
TIM_SveMode_Ex1
))

	)

903 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

904 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

906 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

914 
	#TIM2_TIM8_TRGO
 ((
ut16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
ut16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
ut16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
ut16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
ut16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
ut16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
ut16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
ut16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
ut16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
ut16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM2_TIM8_TRGO
)||\

928 ((
TIM_REMAP
=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
=
TIM5_LSI
)||\

933 ((
TIM_REMAP
=
TIM5_LSE
)||\

934 ((
TIM_REMAP
=
TIM5_RTC
)||\

935 ((
TIM_REMAP
=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
=
TIM11_HSE
))

	)

945 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

951 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

958 ((
FLAG
=
TIM_FLAG_CC1
) || \

959 ((
FLAG
=
TIM_FLAG_CC2
) || \

960 ((
FLAG
=
TIM_FLAG_CC3
) || \

961 ((
FLAG
=
TIM_FLAG_CC4
) || \

962 ((
FLAG
=
TIM_FLAG_COM
) || \

963 ((
FLAG
=
TIM_FLAG_Trigg
) || \

964 ((
FLAG
=
TIM_FLAG_Bak
) || \

965 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
=
TIM_FLAG_CC4OF
))

	)

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

996 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

997 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

998 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

999 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1000 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1001 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1002 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1003 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1004 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1005 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1006 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1007 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1008 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1009 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1010 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1011 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1012 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1013 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1026 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1027 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1028 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1029 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1030 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1031 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1032 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1033 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1034 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1035 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1036 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1037 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1038 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1039 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1043 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1044 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1045 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1046 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1047 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1048 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1049 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1050 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1051 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1052 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1053 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1054 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1055 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1056 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1057 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1058 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1059 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1060 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1061 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1062 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1063 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1064 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1065 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1066 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1067 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1068 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1069 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1070 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1071 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1072 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1073 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1074 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1075 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1076 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1080 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1081 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1082 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1083 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1084 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1085 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1086 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1087 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1088 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1089 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1090 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1094 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1095 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1096 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1097 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1100 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1101 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1102 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1103 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1104 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1105 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1106 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1107 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1108 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1111 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1112 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1113 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1114 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1115 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1116 
ut16_t
 
ExtTRGFr
);

1117 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1118 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1121 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1122 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1123 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1124 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1125 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1126 
ut16_t
 
ExtTRGFr
);

1129 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1130 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1131 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1134 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1136 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_usart.h

30 #ide
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
USART_BaudRe
;

62 
ut16_t
 
USART_WdLgth
;

65 
ut16_t
 
USART_StBs
;

68 
ut16_t
 
USART_Py
;

75 
ut16_t
 
USART_Mode
;

78 
ut16_t
 
USART_HdweFlowCڌ
;

81 } 
	tUSART_InTyDef
;

90 
ut16_t
 
USART_Clock
;

93 
ut16_t
 
USART_CPOL
;

96 
ut16_t
 
USART_CPHA
;

99 
ut16_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
) || \

113 ((
PERIPH
=
UART4
) || \

114 ((
PERIPH
=
UART5
) || \

115 ((
PERIPH
=
USART6
) || \

116 ((
PERIPH
=
UART7
) || \

117 ((
PERIPH
=
UART8
) || \

118 ((
PERIPH
=
UART9
) || \

119 ((
PERIPH
=
UART10
))

	)

121 
	#IS_USART_1236_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

122 ((
PERIPH
=
USART2
) || \

123 ((
PERIPH
=
USART3
) || \

124 ((
PERIPH
=
USART6
))

	)

130 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

131 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

133 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

134 ((
LENGTH
=
USART_WdLgth_9b
))

	)

143 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

144 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

145 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

146 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

147 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

148 ((
STOPBITS
=
USART_StBs_0_5
) || \

149 ((
STOPBITS
=
USART_StBs_2
) || \

150 ((
STOPBITS
=
USART_StBs_1_5
))

	)

159 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

160 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

161 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

162 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

163 ((
PARITY
=
USART_Py_Ev
) || \

164 ((
PARITY
=
USART_Py_Odd
))

	)

173 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

174 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

175 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

183 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

184 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

185 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

186 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

187 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

188 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

189 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

190 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

191 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

199 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

200 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

201 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

202 ((
CLOCK
=
USART_Clock_Eb
))

	)

211 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

212 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

213 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

223 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

224 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

225 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

235 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

236 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

237 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

238 ((
LASTBIT
=
USART_LaB_Eb
))

	)

247 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

248 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

249 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

250 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

251 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

252 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

253 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

254 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

255 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

256 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

257 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

258 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

263 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

268 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

269 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

270 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

271 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

	)

272 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

273 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

274 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

275 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

276 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

277 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

	)

278 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

279 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

	)

288 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

289 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

290 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

300 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

301 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

302 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

303 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

312 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

313 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

314 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

315 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

316 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

325 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

326 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

327 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

328 ((
MODE
=
USART_IrDAMode_Nm
))

	)

337 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

338 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

339 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

340 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

341 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

342 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

343 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

344 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

345 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

346 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

347 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

348 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

349 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

350 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

351 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

	)

353 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

355 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 7500001))

	)

356 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

357 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

371 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

374 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

375 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

376 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

377 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

378 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

379 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

380 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

381 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

384 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

385 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

388 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

389 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

390 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

394 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

395 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

398 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

401 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

402 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

403 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

406 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

407 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

410 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

413 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

414 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

415 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

416 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

417 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

419 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_wwdg.h

30 #ide
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

59 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

60 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

61 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

62 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

64 ((
PRESCALER
=
WWDG_Psr_2
) || \

65 ((
PRESCALER
=
WWDG_Psr_4
) || \

66 ((
PRESCALER
=
WWDG_Psr_8
))

	)

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

82 
WWDG_DeIn
();

85 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

86 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

87 
WWDG_EbIT
();

88 
WWDG_SCou
(
ut8_t
 
Cou
);

91 
WWDG_Eb
(
ut8_t
 
Cou
);

94 
FgStus
 
WWDG_GFgStus
();

95 
WWDG_CˬFg
();

97 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

118 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

121 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

125 
	}
}

136 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

138 
ut8_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

142 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

143 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

145 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

148 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

149 
tm
 = (0x4 - 
tmriܙy
);

150 
tmpsub
 =mpsub >> 
tmriܙy
;

152 
tmriܙy
 = 
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

153 
tmriܙy
 |(
ut8_t
)(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
);

155 
tmriܙy
 =mppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

160 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

161 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

167 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

183 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

184 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

186 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

202 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 i(
NewS
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowMode
;

211 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

213 
	}
}

223 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

226 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

227 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

235 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_adc.c

106 
	~"m32f4xx_adc.h
"

107 
	~"m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
ut32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
ut32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
ut32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
ut32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
ut32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
ut32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
ut32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
ut32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
ut32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
ut32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
ut8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
ut32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
ut32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeIn
()

216 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
ENABLE
);

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

237 
ut32_t
 
tmeg1
 = 0;

238 
ut8_t
 
tmeg2
 = 0;

240 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

243 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

244 
	`as_m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigCvEdge
));

245 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

246 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

247 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfCvsi
));

251 
tmeg1
 = 
ADCx
->
CR1
;

254 
tmeg1
 &
CR1_CLEAR_MASK
;

259 
tmeg1
 |(
ut32_t
)(((ut32_t)
ADC_InSu
->
ADC_SnCvMode
 << 8) | \

260 
ADC_InSu
->
ADC_Resuti
);

262 
ADCx
->
CR1
 = 
tmeg1
;

265 
tmeg1
 = 
ADCx
->
CR2
;

268 
tmeg1
 &
CR2_CLEAR_MASK
;

276 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | \

277 
ADC_InSu
->
ADC_ExTrigCv
 |

278 
ADC_InSu
->
ADC_ExTrigCvEdge
 | \

279 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

282 
ADCx
->
CR2
 = 
tmeg1
;

285 
tmeg1
 = 
ADCx
->
SQR1
;

288 
tmeg1
 &
SQR1_L_RESET
;

292 
tmeg2
 |(
ut8_t
)(
ADC_InSu
->
ADC_NbrOfCvsi
 - (uint8_t)1);

293 
tmeg1
 |((
ut32_t
)
tmeg2
 << 20);

296 
ADCx
->
SQR1
 = 
tmeg1
;

297 
	}
}

310 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

313 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

316 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

319 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

322 
ADC_InSu
->
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

325 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

328 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

331 
ADC_InSu
->
ADC_NbrOfCvsi
 = 1;

332 
	}
}

341 
	$ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

343 
ut32_t
 
tmeg1
 = 0;

345 
	`as_m
(
	`IS_ADC_MODE
(
ADC_CommInSu
->
ADC_Mode
));

346 
	`as_m
(
	`IS_ADC_PRESCALER
(
ADC_CommInSu
->
ADC_Psr
));

347 
	`as_m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommInSu
->
ADC_DMAAcssMode
));

348 
	`as_m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommInSu
->
ADC_TwoSamgDay
));

351 
tmeg1
 = 
ADC
->
CCR
;

354 
tmeg1
 &
CR_CLEAR_MASK
;

362 
tmeg1
 |(
ut32_t
)(
ADC_CommInSu
->
ADC_Mode
 |

363 
ADC_CommInSu
->
ADC_Psr
 |

364 
ADC_CommInSu
->
ADC_DMAAcssMode
 |

365 
ADC_CommInSu
->
ADC_TwoSamgDay
);

368 
ADC
->
CCR
 = 
tmeg1
;

369 
	}
}

377 
	$ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

380 
ADC_CommInSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

383 
ADC_CommInSu
->
ADC_Psr
 = 
ADC_Psr_Div2
;

386 
ADC_CommInSu
->
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

389 
ADC_CommInSu
->
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

457 
ut32_t
 
tmeg
 = 0;

459 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

463 
tmeg
 = 
ADCx
->
CR1
;

466 
tmeg
 &
CR1_AWDMode_RESET
;

469 
tmeg
 |
ADC_AlogWchdog
;

472 
ADCx
->
CR1
 = 
tmeg
;

473 
	}
}

484 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

485 
ut16_t
 
LowThshd
)

488 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

490 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

493 
ADCx
->
HTR
 = 
HighThshd
;

496 
ADCx
->
LTR
 = 
LowThshd
;

497 
	}
}

525 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

527 
ut32_t
 
tmeg
 = 0;

529 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

533 
tmeg
 = 
ADCx
->
CR1
;

536 
tmeg
 &
CR1_AWDCH_RESET
;

539 
tmeg
 |
ADC_Chl
;

542 
ADCx
->
CR1
 = 
tmeg
;

543 
	}
}

589 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

592 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

593 i(
NewS
 !
DISABLE
)

596 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
FuniڮS
 
NewS
)

618 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

619 i(
NewS
 !
DISABLE
)

622 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

717 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

719 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

721 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

722 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

725 i(
ADC_Chl
 > 
ADC_Chl_9
)

728 
tmeg1
 = 
ADCx
->
SMPR1
;

731 
tmeg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Chl
 - 10));

734 
tmeg1
 &~
tmeg2
;

737 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

740 
tmeg1
 |
tmeg2
;

743 
ADCx
->
SMPR1
 = 
tmeg1
;

748 
tmeg1
 = 
ADCx
->
SMPR2
;

751 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

754 
tmeg1
 &~
tmeg2
;

757 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

760 
tmeg1
 |
tmeg2
;

763 
ADCx
->
SMPR2
 = 
tmeg1
;

766 i(
Rk
 < 7)

769 
tmeg1
 = 
ADCx
->
SQR3
;

772 
tmeg2
 = 
SQR3_SQ_SET
 << (5 * (
Rk
 - 1));

775 
tmeg1
 &~
tmeg2
;

778 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

781 
tmeg1
 |
tmeg2
;

784 
ADCx
->
SQR3
 = 
tmeg1
;

787 i(
Rk
 < 13)

790 
tmeg1
 = 
ADCx
->
SQR2
;

793 
tmeg2
 = 
SQR2_SQ_SET
 << (5 * (
Rk
 - 7));

796 
tmeg1
 &~
tmeg2
;

799 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

802 
tmeg1
 |
tmeg2
;

805 
ADCx
->
SQR2
 = 
tmeg1
;

811 
tmeg1
 = 
ADCx
->
SQR1
;

814 
tmeg2
 = 
SQR1_SQ_SET
 << (5 * (
Rk
 - 13));

817 
tmeg1
 &~
tmeg2
;

820 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

823 
tmeg1
 |
tmeg2
;

826 
ADCx
->
SQR1
 = 
tmeg1
;

828 
	}
}

835 
	$ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
)

838 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

851 
FgStus
 
bus
 = 
RESET
;

853 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 i((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
!(
ut32_t
)
RESET
)

859 
bus
 = 
SET
;

864 
bus
 = 
RESET
;

868  
bus
;

869 
	}
}

879 
	$ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

882 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

885 i(
NewS
 !
DISABLE
)

888 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

907 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

910 i(
NewS
 !
DISABLE
)

913 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

932 
ut32_t
 
tmeg1
 = 0;

933 
ut32_t
 
tmeg2
 = 0;

936 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

940 
tmeg1
 = 
ADCx
->
CR1
;

943 
tmeg1
 &
CR1_DISCNUM_RESET
;

946 
tmeg2
 = 
Numb
 - 1;

947 
tmeg1
 |
tmeg2
 << 13;

950 
ADCx
->
CR1
 = 
tmeg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

965 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

968 i(
NewS
 !
DISABLE
)

971 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

988 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
ut16_t

ADCx
->
DR
;

992 
	}
}

1006 
ut32_t
 
	$ADC_GMuiModeCvsiVue
()

1009  (*(
__IO
 
ut32_t
 *
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1055 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1057 i(
NewS
 !
DISABLE
)

1060 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1079 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1081 i(
NewS
 !
DISABLE
)

1084 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
)

1106 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1107 i(
NewS
 !
DISABLE
)

1110 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

1192 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

1194 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1196 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

1197 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1199 i(
ADC_Chl
 > 
ADC_Chl_9
)

1202 
tmeg1
 = 
ADCx
->
SMPR1
;

1204 
tmeg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Chl
 - 10));

1206 
tmeg1
 &~
tmeg2
;

1208 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

1210 
tmeg1
 |
tmeg2
;

1212 
ADCx
->
SMPR1
 = 
tmeg1
;

1217 
tmeg1
 = 
ADCx
->
SMPR2
;

1219 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

1221 
tmeg1
 &~
tmeg2
;

1223 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

1225 
tmeg1
 |
tmeg2
;

1227 
ADCx
->
SMPR2
 = 
tmeg1
;

1231 
tmeg1
 = 
ADCx
->
JSQR
;

1233 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tmeg2
 = 
JSQR_JSQ_SET
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1237 
tmeg1
 &~
tmeg2
;

1239 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1241 
tmeg1
 |
tmeg2
;

1243 
ADCx
->
JSQR
 = 
tmeg1
;

1244 
	}
}

1253 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

1255 
ut32_t
 
tmeg1
 = 0;

1256 
ut32_t
 
tmeg2
 = 0;

1258 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1262 
tmeg1
 = 
ADCx
->
JSQR
;

1265 
tmeg1
 &
JSQR_JL_RESET
;

1268 
tmeg2
 = 
Lgth
 - 1;

1269 
tmeg1
 |
tmeg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tmeg1
;

1273 
	}
}

1288 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1290 
__IO
 
ut32_t
 
tmp
 = 0;

1292 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1294 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1296 
tmp
 = (
ut32_t
)
ADCx
;

1297 
tmp
 +
ADC_InjeedChl
;

1300 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1301 
	}
}

1326 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

1328 
ut32_t
 
tmeg
 = 0;

1330 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

1334 
tmeg
 = 
ADCx
->
CR2
;

1337 
tmeg
 &
CR2_JEXTSEL_RESET
;

1340 
tmeg
 |
ADC_ExTrigInjecCv
;

1343 
ADCx
->
CR2
 = 
tmeg
;

1344 
	}
}

1360 
	$ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
)

1362 
ut32_t
 
tmeg
 = 0;

1364 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_ExTrigInjecCvEdge
));

1367 
tmeg
 = 
ADCx
->
CR2
;

1369 
tmeg
 &
CR2_JEXTEN_RESET
;

1371 
tmeg
 |
ADC_ExTrigInjecCvEdge
;

1373 
ADCx
->
CR2
 = 
tmeg
;

1374 
	}
}

1381 
	$ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
)

1384 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

1396 
FgStus
 
bus
 = 
RESET
;

1398 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

1404 
bus
 = 
SET
;

1409 
bus
 = 
RESET
;

1412  
bus
;

1413 
	}
}

1423 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1426 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1428 i(
NewS
 !
DISABLE
)

1431 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1452 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1454 i(
NewS
 !
DISABLE
)

1457 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1479 
__IO
 
ut32_t
 
tmp
 = 0;

1482 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1485 
tmp
 = (
ut32_t
)
ADCx
;

1486 
tmp
 +
ADC_InjeedChl
 + 
JDR_OFFSET
;

1489  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1490 
	}
}

1584 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1586 
ut32_t
 
mask
 = 0;

1588 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1590 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
mask
 = (
ut8_t
)
ADC_IT
;

1594 
mask
 = (
ut32_t
)0x01 << itmask;

1596 i(
NewS
 !
DISABLE
)

1599 
ADCx
->
CR1
 |
mask
;

1604 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

1606 
	}
}

1621 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1623 
FgStus
 
bus
 = 
RESET
;

1625 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1632 
bus
 = 
SET
;

1637 
bus
 = 
RESET
;

1640  
bus
;

1641 
	}
}

1656 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1659 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1679 
ITStus
 
bus
 = 
RESET
;

1680 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1683 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
mask
 = 
ADC_IT
 >> 8;

1690 
abˡus
 = (
ADCx
->
CR1
 & ((
ut32_t
)0x01 << (
ut8_t
)
ADC_IT
)) ;

1693 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1696 
bus
 = 
SET
;

1701 
bus
 = 
RESET
;

1704  
bus
;

1705 
	}
}

1718 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1720 
ut8_t
 
mask
 = 0;

1722 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1728 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_can.c

84 
	~"m32f4xx_n.h
"

85 
	~"m32f4xx_rcc.h
"

99 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

102 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

105 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

108 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

110 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

113 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

115 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

117 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

119 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

121 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

124 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

125 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

126 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

128 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

134 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

167 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

170 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

172 i(
CANx
 =
CAN1
)

175 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

177 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

179 #i
	`defed
(
STM32F413_423xx
)

180 if(
CANx
 =
CAN2
)

183 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

185 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

191 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN3
, 
ENABLE
);

193 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN3
, 
DISABLE
);

199 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

201 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

204 
	}
}

216 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

218 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

219 
ut32_t
 
wa_ack
 = 0x00000000;

221 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

222 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

223 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

224 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

225 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

227 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

228 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

229 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

230 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

231 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

232 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

235 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

238 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

241 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

243 
wa_ack
++;

247 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

249 
InStus
 = 
CAN_InStus_Faed
;

254 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

256 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

260 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

264 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

266 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

270 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

274 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

276 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

280 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

284 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

286 
CANx
->
MCR
 |
CAN_MCR_NART
;

290 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

294 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

296 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

300 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

304 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

306 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

310 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

314 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

315 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

316 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

317 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

318 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

321 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

324 
wa_ack
 = 0;

326 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

328 
wa_ack
++;

332 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

334 
InStus
 = 
CAN_InStus_Faed
;

338 
InStus
 = 
CAN_InStus_Sucss
 ;

343  
InStus
;

344 
	}
}

346 #i
defed
(
STM32F413_423xx
)

355 
	$CAN_FrIn
(
CAN_TyDef
* 
CANx
, 
CAN_FrInTyDef
* 
CAN_FrInSu
)

357 
ut32_t
 
fr_numb_b_pos
 = 0;

359 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

360 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

361 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

362 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

363 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

365 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

368 
CANx
->
FMR
 |
FMR_FINIT
;

371 
CANx
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

374 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

377 
CANx
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

381 
CANx
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

382 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

383 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

387 
CANx
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

388 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

389 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

392 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

395 
CANx
->
FS1R
 |
fr_numb_b_pos
;

397 
CANx
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

398 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

399 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

401 
CANx
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

402 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

403 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

407 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

410 
CANx
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

415 
CANx
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

419 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

422 
CANx
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

425 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

428 
CANx
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

432 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

434 
CANx
->
FA1R
 |
fr_numb_b_pos
;

438 
CANx
->
FMR
 &~
FMR_FINIT
;

439 
	}
}

448 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

450 
ut32_t
 
fr_numb_b_pos
 = 0;

452 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

453 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

454 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

455 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

456 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

458 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

461 
CAN1
->
FMR
 |
FMR_FINIT
;

464 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

467 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

470 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

474 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

475 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

476 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

480 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

481 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

482 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

485 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

488 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

490 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

491 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

492 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

494 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

495 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

496 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

500 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

503 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

508 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

512 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

515 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

518 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

521 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

525 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

527 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

531 
CAN1
->
FMR
 &~
FMR_FINIT
;

532 
	}
}

540 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

545 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

548 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

551 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

554 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

557 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

560 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

563 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

566 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

569 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

572 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

575 
CAN_InSu
->
CAN_Psr
 = 1;

576 
	}
}

578 #i
defed
(
STM32F413_423xx
)

585 
	$CAN_SveSBk
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_BkNumb
)

588 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

591 
CANx
->
FMR
 |
FMR_FINIT
;

594 
CANx
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

595 
CANx
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

598 
CANx
->
FMR
 &~
FMR_FINIT
;

599 
	}
}

606 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

609 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

612 
CAN1
->
FMR
 |
FMR_FINIT
;

615 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

616 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

619 
CAN1
->
FMR
 &~
FMR_FINIT
;

620 
	}
}

632 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

635 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 i(
NewS
 !
DISABLE
)

641 
CANx
->
MCR
 |
MCR_DBF
;

646 
CANx
->
MCR
 &~
MCR_DBF
;

648 
	}
}

663 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

668 i(
NewS
 !
DISABLE
)

671 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

674 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

675 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

676 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

681 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

684 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

685 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

686 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

688 
	}
}

718 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

720 
ut8_t
 
sm_mabox
 = 0;

722 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

723 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

724 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

725 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

728 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

730 
sm_mabox
 = 0;

732 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

734 
sm_mabox
 = 1;

736 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

738 
sm_mabox
 = 2;

742 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

745 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

748 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

749 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

751 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

752 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

753 
TxMesge
->
RTR
);

757 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

758 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

759 
TxMesge
->
IDE
 | \

760 
TxMesge
->
RTR
);

764 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

765 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

766 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

769 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

770 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

771 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

772 ((
ut32_t
)
TxMesge
->
Da
[0]));

773 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

774 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

775 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

776 ((
ut32_t
)
TxMesge
->
Da
[4]));

778 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

780  
sm_mabox
;

781 
	}
}

791 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

793 
ut32_t
 
e
 = 0;

796 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

797 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

799 
TnsmMabox
)

801 (
CAN_TXMAILBOX_0
):

802 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

804 (
CAN_TXMAILBOX_1
):

805 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

807 (
CAN_TXMAILBOX_2
):

808 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

811 
e
 = 
CAN_TxStus_Faed
;

814 
e
)

817 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

820 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

822 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

824 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

827 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

829 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

831 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

833 : 
e
 = 
CAN_TxStus_Faed
;

836  (
ut8_t

e
;

837 
	}
}

846 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

849 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

850 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

852 
Mabox
)

854 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

856 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

858 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

863 
	}
}

894 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

897 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

898 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

900 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

901 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

903 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

907 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

910 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

912 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

914 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

916 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

917 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

918 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

919 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

920 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

921 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

922 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

923 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

926 i(
FIFONumb
 =
CAN_FIFO0
)

928 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

933 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

935 
	}
}

944 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

947 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

948 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

950 i(
FIFONumb
 =
CAN_FIFO0
)

952 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

957 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

959 
	}
}

968 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

970 
ut8_t
 
mesge_ndg
=0;

972 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

973 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

974 i(
FIFONumb
 =
CAN_FIFO0
)

976 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

978 i(
FIFONumb
 =
CAN_FIFO1
)

980 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

984 
mesge_ndg
 = 0;

986  
mesge_ndg
;

987 
	}
}

1018 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

1020 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

1023 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

1026 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1027 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

1029 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

1032 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

1035 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

1037 
timeout
--;

1039 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

1041 
us
 = 
CAN_ModeStus_Faed
;

1045 
us
 = 
CAN_ModeStus_Sucss
;

1048 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

1051 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

1054 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

1056 
timeout
--;

1058 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

1060 
us
 = 
CAN_ModeStus_Faed
;

1064 
us
 = 
CAN_ModeStus_Sucss
;

1067 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

1070 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

1073 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

1075 
timeout
--;

1077 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

1079 
us
 = 
CAN_ModeStus_Faed
;

1083 
us
 = 
CAN_ModeStus_Sucss
;

1088 
us
 = 
CAN_ModeStus_Faed
;

1091  (
ut8_t

us
;

1092 
	}
}

1100 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

1102 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

1105 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1108 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

1111 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

1114 
pus
 = 
CAN_S˕_Ok
;

1117  (
ut8_t
)
pus
;

1118 
	}
}

1126 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

1128 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

1129 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

1132 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1135 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

1138 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

1140 
wa_ak
--;

1142 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

1145 
wakeupus
 = 
CAN_WakeUp_Ok
;

1148  (
ut8_t
)
wakeupus
;

1149 
	}
}

1188 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1190 
ut8_t
 
rcode
=0;

1193 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1196 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1199  
rcode
;

1200 
	}
}

1214 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1216 
ut8_t
 
cou
=0;

1219 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1222 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1225  
cou
;

1226 
	}
}

1235 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1237 
ut8_t
 
cou
=0;

1240 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1243 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1246  
cou
;

1247 
	}
}

1441 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1444 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1445 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1446 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1448 i(
NewS
 !
DISABLE
)

1451 
CANx
->
IER
 |
CAN_IT
;

1456 
CANx
->
IER
 &~
CAN_IT
;

1458 
	}
}

1482 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1484 
FgStus
 
bus
 = 
RESET
;

1487 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1488 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1491 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1494 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1497 
bus
 = 
SET
;

1502 
bus
 = 
RESET
;

1505 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1508 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1511 
bus
 = 
SET
;

1516 
bus
 = 
RESET
;

1519 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1522 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1525 
bus
 = 
SET
;

1530 
bus
 = 
RESET
;

1533 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1536 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1539 
bus
 = 
SET
;

1544 
bus
 = 
RESET
;

1550 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1553 
bus
 = 
SET
;

1558 
bus
 = 
RESET
;

1562  
bus
;

1563 
	}
}

1583 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1585 
ut32_t
 
agtmp
=0;

1587 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1588 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1590 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1593 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1597 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1599 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1602 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1604 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1607 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1609 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1612 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1617 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1620 
	}
}

1644 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1646 
ITStus
 
us
 = 
RESET
;

1648 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1649 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1652 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1655 
CAN_IT
)

1657 
CAN_IT_TME
:

1659 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1661 
CAN_IT_FMP0
:

1663 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1665 
CAN_IT_FF0
:

1667 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1669 
CAN_IT_FOV0
:

1671 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1673 
CAN_IT_FMP1
:

1675 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1677 
CAN_IT_FF1
:

1679 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1681 
CAN_IT_FOV1
:

1683 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1685 
CAN_IT_WKU
:

1687 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1689 
CAN_IT_SLK
:

1691 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1693 
CAN_IT_EWG
:

1695 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1697 
CAN_IT_EPV
:

1699 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1701 
CAN_IT_BOF
:

1703 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1705 
CAN_IT_LEC
:

1707 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1709 
CAN_IT_ERR
:

1711 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1715 
us
 = 
RESET
;

1722 
us
 = 
RESET
;

1726  
us
;

1727 
	}
}

1749 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1752 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1753 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1755 
CAN_IT
)

1757 
CAN_IT_TME
:

1759 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1761 
CAN_IT_FF0
:

1763 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1765 
CAN_IT_FOV0
:

1767 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1769 
CAN_IT_FF1
:

1771 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1773 
CAN_IT_FOV1
:

1775 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1777 
CAN_IT_WKU
:

1779 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1781 
CAN_IT_SLK
:

1783 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1785 
CAN_IT_EWG
:

1787 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1790 
CAN_IT_EPV
:

1792 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1795 
CAN_IT_BOF
:

1797 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1800 
CAN_IT_LEC
:

1802 
CANx
->
ESR
 = 
RESET
;

1804 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1806 
CAN_IT_ERR
:

1808 
CANx
->
ESR
 = 
RESET
;

1810 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1816 
	}
}

1827 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1829 
ITStus
 
ndgbus
 = 
RESET
;

1831 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1834 
ndgbus
 = 
SET
;

1839 
ndgbus
 = 
RESET
;

1841  
ndgbus
;

1842 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_crc.c

29 
	~"m32f4xx_c.h
"

56 
	$CRC_RetDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

69 
CRC
->
DR
 = 
Da
;

71  (
CRC
->
DR
);

72 
	}
}

80 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

82 
ut32_t
 
dex
 = 0;

84 
dex
 = 0; index < 
BufrLgth
; index++)

86 
CRC
->
DR
 = 
pBufr
[
dex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
ut32_t
 
	$CRC_GCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

108 
CRC
->
IDR
 = 
IDVue
;

109 
	}
}

116 
ut8_t
 
	$CRC_GIDRegi
()

118  (
CRC
->
IDR
);

119 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_cryp.c

164 
	~"m32f4xx_yp.h
"

165 
	~"m32f4xx_rcc.h
"

178 
	#FLAG_MASK
 ((
ut8_t
)0x20)

	)

179 
	#MAX_TIMEOUT
 ((
ut16_t
)0xFFFF)

	)

219 
	$CRYP_DeIn
()

222 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
ENABLE
);

225 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
DISABLE
);

226 
	}
}

235 
	$CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
)

238 
	`as_m
(
	`IS_CRYP_ALGOMODE
(
CRYP_InSu
->
CRYP_AlgoMode
));

239 
	`as_m
(
	`IS_CRYP_DATATYPE
(
CRYP_InSu
->
CRYP_DaTy
));

240 
	`as_m
(
	`IS_CRYP_ALGODIR
(
CRYP_InSu
->
CRYP_AlgoD
));

243 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

244 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoMode
;

247 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

248 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_DaTy
;

251 i((
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_ECB
) &&

252 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_CBC
) &&

253 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_ECB
) &&

254 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_CBC
))

256 
	`as_m
(
	`IS_CRYP_KEYSIZE
(
CRYP_InSu
->
CRYP_KeySize
));

257 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

258 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_KeySize
;

264 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

265 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoD
;

266 
	}
}

274 
	$CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
)

277 
CRYP_InSu
->
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

280 
CRYP_InSu
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

283 
CRYP_InSu
->
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

286 
CRYP_InSu
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

287 
	}
}

296 
	$CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

299 
CRYP
->
K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

300 
CRYP
->
K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

301 
CRYP
->
K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

302 
CRYP
->
K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

303 
CRYP
->
K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

304 
CRYP
->
K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

305 
CRYP
->
K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

306 
CRYP
->
K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

307 
	}
}

315 
	$CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

317 
CRYP_KeyInSu
->
CRYP_Key0Le
 = 0;

318 
CRYP_KeyInSu
->
CRYP_Key0Right
 = 0;

319 
CRYP_KeyInSu
->
CRYP_Key1Le
 = 0;

320 
CRYP_KeyInSu
->
CRYP_Key1Right
 = 0;

321 
CRYP_KeyInSu
->
CRYP_Key2Le
 = 0;

322 
CRYP_KeyInSu
->
CRYP_Key2Right
 = 0;

323 
CRYP_KeyInSu
->
CRYP_Key3Le
 = 0;

324 
CRYP_KeyInSu
->
CRYP_Key3Right
 = 0;

325 
	}
}

333 
	$CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

335 
CRYP
->
IV0LR
 = 
CRYP_IVInSu
->
CRYP_IV0Le
;

336 
CRYP
->
IV0RR
 = 
CRYP_IVInSu
->
CRYP_IV0Right
;

337 
CRYP
->
IV1LR
 = 
CRYP_IVInSu
->
CRYP_IV1Le
;

338 
CRYP
->
IV1RR
 = 
CRYP_IVInSu
->
CRYP_IV1Right
;

339 
	}
}

347 
	$CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

349 
CRYP_IVInSu
->
CRYP_IV0Le
 = 0;

350 
CRYP_IVInSu
->
CRYP_IV0Right
 = 0;

351 
CRYP_IVInSu
->
CRYP_IV1Le
 = 0;

352 
CRYP_IVInSu
->
CRYP_IV1Right
 = 0;

353 
	}
}

366 
	$CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
)

367 { 
ut32_t
 
mp
 = 0;

370 
	`as_m
(
	`IS_CRYP_PHASE
(
CRYP_Pha
));

373 
mp
 = 
CRYP
->
CR
;

376 
mp
 &(
ut32_t
)(~
CRYP_CR_GCM_CCMPH
);

378 
mp
 |(
ut32_t
)
CRYP_Pha
;

381 
CRYP
->
CR
 = 
mp
;

382 
	}
}

391 
	$CRYP_FIFOFlush
()

394 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

395 
	}
}

403 
	$CRYP_Cmd
(
FuniڮS
 
NewS
)

406 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

408 i(
NewS
 !
DISABLE
)

411 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

416 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

418 
	}
}

446 
	$CRYP_DaIn
(
ut32_t
 
Da
)

448 
CRYP
->
DR
 = 
Da
;

449 
	}
}

456 
ut32_t
 
	$CRYP_DaOut
()

458  
CRYP
->
DOUT
;

459 
	}
}

497 
EStus
 
	$CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

498 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

500 
__IO
 
ut32_t
 
timeout
 = 0;

501 
ut32_t
 
ckeckmask
 = 0, 
bus
;

502 
EStus
 
us
 = 
ERROR
;

505 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DIEN
;

511 i((
CRYP
->
CR
 & (
ut32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

513 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

517 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

522 
bus
 = 
CRYP
->
SR
 & 
ckeckmask
;

523 
timeout
++;

525 (
timeout
 !
MAX_TIMEOUT
&& (
bus
 !
CRYP_SR_IFEM
));

527 i((
CRYP
->
SR
 & 
ckeckmask
!
CRYP_SR_IFEM
)

529 
us
 = 
ERROR
;

537 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DOEN
;

538 
CRYP
->
CR
 &~(
ut32_t
)
CRYP_CR_CRYPEN
;

541 
CRYP_CڋxtSave
->
CR_CutCfig
 = 
CRYP
->
CR
 & (
CRYP_CR_GCM_CCMPH
 |

542 
CRYP_CR_KEYSIZE
 |

543 
CRYP_CR_DATATYPE
 |

544 
CRYP_CR_ALGOMODE
 |

545 
CRYP_CR_ALGODIR
);

548 
CRYP_CڋxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

549 
CRYP_CڋxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

550 
CRYP_CڋxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

551 
CRYP_CڋxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

554 
CRYP_CڋxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

555 
CRYP_CڋxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

556 
CRYP_CڋxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

557 
CRYP_CڋxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

558 
CRYP_CڋxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

559 
CRYP_CڋxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

560 
CRYP_CڋxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

561 
CRYP_CڋxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

564 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[0] = 
CRYP
->
CSGCMCCM0R
;

565 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[1] = 
CRYP
->
CSGCMCCM1R
;

566 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[2] = 
CRYP
->
CSGCMCCM2R
;

567 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[3] = 
CRYP
->
CSGCMCCM3R
;

568 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[4] = 
CRYP
->
CSGCMCCM4R
;

569 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[5] = 
CRYP
->
CSGCMCCM5R
;

570 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[6] = 
CRYP
->
CSGCMCCM6R
;

571 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[7] = 
CRYP
->
CSGCMCCM7R
;

573 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[0] = 
CRYP
->
CSGCM0R
;

574 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[1] = 
CRYP
->
CSGCM1R
;

575 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[2] = 
CRYP
->
CSGCM2R
;

576 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[3] = 
CRYP
->
CSGCM3R
;

577 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[4] = 
CRYP
->
CSGCM4R
;

578 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[5] = 
CRYP
->
CSGCM5R
;

579 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[6] = 
CRYP
->
CSGCM6R
;

580 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[7] = 
CRYP
->
CSGCM7R
;

585 
us
 = 
SUCCESS
;

588  
us
;

589 
	}
}

602 
	$CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
)

606 
CRYP
->
CR
 = 
CRYP_CڋxtRee
->
CR_CutCfig
;

609 
CRYP
->
K0LR
 = 
CRYP_CڋxtRee
->
CRYP_K0LR
;

610 
CRYP
->
K0RR
 = 
CRYP_CڋxtRee
->
CRYP_K0RR
;

611 
CRYP
->
K1LR
 = 
CRYP_CڋxtRee
->
CRYP_K1LR
;

612 
CRYP
->
K1RR
 = 
CRYP_CڋxtRee
->
CRYP_K1RR
;

613 
CRYP
->
K2LR
 = 
CRYP_CڋxtRee
->
CRYP_K2LR
;

614 
CRYP
->
K2RR
 = 
CRYP_CڋxtRee
->
CRYP_K2RR
;

615 
CRYP
->
K3LR
 = 
CRYP_CڋxtRee
->
CRYP_K3LR
;

616 
CRYP
->
K3RR
 = 
CRYP_CڋxtRee
->
CRYP_K3RR
;

619 
CRYP
->
IV0LR
 = 
CRYP_CڋxtRee
->
CRYP_IV0LR
;

620 
CRYP
->
IV0RR
 = 
CRYP_CڋxtRee
->
CRYP_IV0RR
;

621 
CRYP
->
IV1LR
 = 
CRYP_CڋxtRee
->
CRYP_IV1LR
;

622 
CRYP
->
IV1RR
 = 
CRYP_CڋxtRee
->
CRYP_IV1RR
;

625 
CRYP
->
CSGCMCCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[0];

626 
CRYP
->
CSGCMCCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[1];

627 
CRYP
->
CSGCMCCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[2];

628 
CRYP
->
CSGCMCCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[3];

629 
CRYP
->
CSGCMCCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[4];

630 
CRYP
->
CSGCMCCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[5];

631 
CRYP
->
CSGCMCCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[6];

632 
CRYP
->
CSGCMCCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[7];

634 
CRYP
->
CSGCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[0];

635 
CRYP
->
CSGCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[1];

636 
CRYP
->
CSGCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[2];

637 
CRYP
->
CSGCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[3];

638 
CRYP
->
CSGCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[4];

639 
CRYP
->
CSGCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[5];

640 
CRYP
->
CSGCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[6];

641 
CRYP
->
CSGCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[7];

644 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

645 
	}
}

681 
	$CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
)

684 
	`as_m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

685 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

687 i(
NewS
 !
DISABLE
)

690 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

695 
CRYP
->
DMACR
 &(
ut8_t
)~
CRYP_DMAReq
;

697 
	}
}

799 
	$CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
CRYP
->
IMSCR
 |
CRYP_IT
;

813 
CRYP
->
IMSCR
 &(
ut8_t
)~
CRYP_IT
;

815 
	}
}

827 
ITStus
 
	$CRYP_GITStus
(
ut8_t
 
CRYP_IT
)

829 
ITStus
 
bus
 = 
RESET
;

831 
	`as_m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

834 i((
CRYP
->
MISR
 & 
CRYP_IT
!(
ut8_t
)
RESET
)

837 
bus
 = 
SET
;

842 
bus
 = 
RESET
;

845  
bus
;

846 
	}
}

853 
FuniڮS
 
	$CRYP_GCmdStus
()

855 
FuniڮS
 
e
 = 
DISABLE
;

857 i((
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) != 0)

860 
e
 = 
ENABLE
;

865 
e
 = 
DISABLE
;

867  
e
;

868 
	}
}

883 
FgStus
 
	$CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
)

885 
FgStus
 
bus
 = 
RESET
;

886 
ut32_t
 
meg
 = 0;

889 
	`as_m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

892 i((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

894 
meg
 = 
CRYP
->
RISR
;

898 
meg
 = 
CRYP
->
SR
;

903 i((
meg
 & 
CRYP_FLAG
 ) !(
ut8_t
)
RESET
)

906 
bus
 = 
SET
;

911 
bus
 = 
RESET
;

915  
bus
;

916 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_cryp_aes.c

55 
	~"m32f4xx_yp.h
"

68 
	#AESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

106 
EStus
 
	$CRYP_AES_ECB
(
ut8_t
 
Mode
, ut8_t* 
Key
, 
ut16_t
 
Keysize
,

107 
ut8_t
* 
Iut
, 
ut32_t
 
Ingth
, ut8_t* 
Ouut
)

109 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

110 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

111 
__IO
 
ut32_t
 
cou
 = 0;

112 
ut32_t
 
busyus
 = 0;

113 
EStus
 
us
 = 
SUCCESS
;

114 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

115 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

116 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

117 
ut32_t
 
i
 = 0;

120 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

122 
Keysize
)

125 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

126 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

135 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

136 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

149 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

150 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

163 
keyaddr
+=4;

164 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

171 if(
Mode
 =
MODE_DECRYPT
)

174 
	`CRYP_FIFOFlush
();

177 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

178 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

179 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

180 
	`CRYP_In
(&
AES_CRYP_InSuu
);

183 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

186 
	`CRYP_Cmd
(
ENABLE
);

191 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

192 
cou
++;

193 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

195 i(
busyus
 !
RESET
)

197 
us
 = 
ERROR
;

202 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

209 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

212 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

215 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

216 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

217 
	`CRYP_In
(&
AES_CRYP_InSuu
);

220 
	`CRYP_FIFOFlush
();

223 
	`CRYP_Cmd
(
ENABLE
);

225 if(
	`CRYP_GCmdStus
(=
DISABLE
)

229 (
ERROR
);

232 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

236 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

237 
puddr
+=4;

238 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

239 
puddr
+=4;

240 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

241 
puddr
+=4;

242 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

243 
puddr
+=4;

246 
cou
 = 0;

249 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

250 
cou
++;

251 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

253 i(
busyus
 !
RESET
)

255 
us
 = 
ERROR
;

261 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

262 
ouuddr
+=4;

263 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

264 
ouuddr
+=4;

265 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

266 
ouuddr
+=4;

267 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

268 
ouuddr
+=4;

273 
	`CRYP_Cmd
(
DISABLE
);

275  
us
;

276 
	}
}

294 
EStus
 
	$CRYP_AES_CBC
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

295 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

296 
ut8_t
 *
Ouut
)

298 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

299 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

300 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

301 
__IO
 
ut32_t
 
cou
 = 0;

302 
ut32_t
 
busyus
 = 0;

303 
EStus
 
us
 = 
SUCCESS
;

304 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

305 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

306 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

307 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

308 
ut32_t
 
i
 = 0;

311 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

313 
Keysize
)

316 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

317 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

318 
keyaddr
+=4;

319 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

320 
keyaddr
+=4;

321 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

322 
keyaddr
+=4;

323 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

326 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

327 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

328 
keyaddr
+=4;

329 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

330 
keyaddr
+=4;

331 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

332 
keyaddr
+=4;

333 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

334 
keyaddr
+=4;

335 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

336 
keyaddr
+=4;

337 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

340 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

341 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

342 
keyaddr
+=4;

343 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

344 
keyaddr
+=4;

345 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

346 
keyaddr
+=4;

347 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

348 
keyaddr
+=4;

349 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

350 
keyaddr
+=4;

351 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

352 
keyaddr
+=4;

353 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

354 
keyaddr
+=4;

355 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

362 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

363 
ivaddr
+=4;

364 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

365 
ivaddr
+=4;

366 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

367 
ivaddr
+=4;

368 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

372 if(
Mode
 =
MODE_DECRYPT
)

375 
	`CRYP_FIFOFlush
();

378 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

379 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

380 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

382 
	`CRYP_In
(&
AES_CRYP_InSuu
);

385 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

388 
	`CRYP_Cmd
(
ENABLE
);

393 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

394 
cou
++;

395 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

397 i(
busyus
 !
RESET
)

399 
us
 = 
ERROR
;

404 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

410 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

413 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

415 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

416 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

417 
	`CRYP_In
(&
AES_CRYP_InSuu
);

420 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

423 
	`CRYP_FIFOFlush
();

426 
	`CRYP_Cmd
(
ENABLE
);

428 if(
	`CRYP_GCmdStus
(=
DISABLE
)

432 (
ERROR
);

435 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

439 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

440 
puddr
+=4;

441 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

442 
puddr
+=4;

443 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

444 
puddr
+=4;

445 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

446 
puddr
+=4;

448 
cou
 = 0;

451 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

452 
cou
++;

453 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

455 i(
busyus
 !
RESET
)

457 
us
 = 
ERROR
;

463 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

464 
ouuddr
+=4;

465 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

466 
ouuddr
+=4;

467 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

468 
ouuddr
+=4;

469 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

470 
ouuddr
+=4;

475 
	`CRYP_Cmd
(
DISABLE
);

477  
us
;

478 
	}
}

496 
EStus
 
	$CRYP_AES_CTR
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

497 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

498 
ut8_t
 *
Ouut
)

500 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

501 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

502 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

503 
__IO
 
ut32_t
 
cou
 = 0;

504 
ut32_t
 
busyus
 = 0;

505 
EStus
 
us
 = 
SUCCESS
;

506 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

507 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

508 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

509 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

510 
ut32_t
 
i
 = 0;

513 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

515 
Keysize
)

518 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

519 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

520 
keyaddr
+=4;

521 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

522 
keyaddr
+=4;

523 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

524 
keyaddr
+=4;

525 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

528 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

529 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

530 
keyaddr
+=4;

531 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

532 
keyaddr
+=4;

533 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

534 
keyaddr
+=4;

535 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

536 
keyaddr
+=4;

537 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

538 
keyaddr
+=4;

539 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

542 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

543 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

544 
keyaddr
+=4;

545 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

546 
keyaddr
+=4;

547 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

548 
keyaddr
+=4;

549 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

550 
keyaddr
+=4;

551 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

552 
keyaddr
+=4;

553 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

554 
keyaddr
+=4;

555 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

556 
keyaddr
+=4;

557 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

563 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

564 
ivaddr
+=4;

565 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

566 
ivaddr
+=4;

567 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

568 
ivaddr
+=4;

569 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

572 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

575 if(
Mode
 =
MODE_DECRYPT
)

578 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

584 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

586 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

587 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

588 
	`CRYP_In
(&
AES_CRYP_InSuu
);

591 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

594 
	`CRYP_FIFOFlush
();

597 
	`CRYP_Cmd
(
ENABLE
);

599 if(
	`CRYP_GCmdStus
(=
DISABLE
)

603 (
ERROR
);

606 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

610 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

611 
puddr
+=4;

612 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

613 
puddr
+=4;

614 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

615 
puddr
+=4;

616 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

617 
puddr
+=4;

619 
cou
 = 0;

622 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

623 
cou
++;

624 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

626 i(
busyus
 !
RESET
)

628 
us
 = 
ERROR
;

634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

635 
ouuddr
+=4;

636 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

637 
ouuddr
+=4;

638 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

639 
ouuddr
+=4;

640 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

641 
ouuddr
+=4;

645 
	`CRYP_Cmd
(
DISABLE
);

647  
us
;

648 
	}
}

670 
EStus
 
	$CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

671 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

672 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

673 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

674 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
)

676 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

677 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

678 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

679 
__IO
 
ut32_t
 
cou
 = 0;

680 
ut32_t
 
busyus
 = 0;

681 
EStus
 
us
 = 
SUCCESS
;

682 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

683 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

684 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

685 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

686 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

687 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

688 
ut64_t
 
hdngth
 = 
HLgth
 * 8;

689 
ut64_t
 
pugth
 = 
ILgth
 * 8;

690 
ut32_t
 
locou
 = 0;

693 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

695 
Keysize
)

698 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

699 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

700 
keyaddr
+=4;

701 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

702 
keyaddr
+=4;

703 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

704 
keyaddr
+=4;

705 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

708 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

709 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

710 
keyaddr
+=4;

711 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

712 
keyaddr
+=4;

713 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

714 
keyaddr
+=4;

715 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

716 
keyaddr
+=4;

717 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

718 
keyaddr
+=4;

719 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

722 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

723 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

724 
keyaddr
+=4;

725 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

726 
keyaddr
+=4;

727 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

728 
keyaddr
+=4;

729 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

730 
keyaddr
+=4;

731 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

732 
keyaddr
+=4;

733 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

734 
keyaddr
+=4;

735 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

736 
keyaddr
+=4;

737 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

744 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

745 
ivaddr
+=4;

746 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

747 
ivaddr
+=4;

748 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

749 
ivaddr
+=4;

750 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

753 if(
Mode
 =
MODE_ENCRYPT
)

756 
	`CRYP_FIFOFlush
();

759 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

762 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

765 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

766 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

767 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

768 
	`CRYP_In
(&
AES_CRYP_InSuu
);

772 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

775 
	`CRYP_Cmd
(
ENABLE
);

778 
	`CRYP_GCmdStus
(=
ENABLE
)

783 if(
HLgth
 != 0)

786 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

789 
	`CRYP_Cmd
(
ENABLE
);

791 if(
	`CRYP_GCmdStus
(=
DISABLE
)

795 (
ERROR
);

798 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

801 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

806 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

807 
hdaddr
+=4;

808 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

809 
hdaddr
+=4;

810 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

811 
hdaddr
+=4;

812 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

813 
hdaddr
+=4;

817 
cou
 = 0;

820 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

821 
cou
++;

822 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

824 i(
busyus
 !
RESET
)

826 
us
 = 
ERROR
;

831 if(
ILgth
 != 0)

834 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

837 
	`CRYP_Cmd
(
ENABLE
);

839 if(
	`CRYP_GCmdStus
(=
DISABLE
)

843 (
ERROR
);

846 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

849 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

853 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

854 
puddr
+=4;

855 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

856 
puddr
+=4;

857 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

858 
puddr
+=4;

859 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

860 
puddr
+=4;

863 
cou
 = 0;

866 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

867 
cou
++;

868 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

870 i(
busyus
 !
RESET
)

872 
us
 = 
ERROR
;

877 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

882 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

883 
ouuddr
+=4;

884 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

885 
ouuddr
+=4;

886 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

887 
ouuddr
+=4;

888 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

889 
ouuddr
+=4;

896 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

899 
	`CRYP_Cmd
(
ENABLE
);

901 if(
	`CRYP_GCmdStus
(=
DISABLE
)

905 (
ERROR
);

909 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

910 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

911 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

912 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

914 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

918 
gaddr
 = (
ut32_t
)
AuthTAG
;

920 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

921 
gaddr
+=4;

922 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

923 
gaddr
+=4;

924 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

925 
gaddr
+=4;

926 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

927 
gaddr
+=4;

933 
	`CRYP_FIFOFlush
();

936 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

939 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

942 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

943 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

944 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

945 
	`CRYP_In
(&
AES_CRYP_InSuu
);

949 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

952 
	`CRYP_Cmd
(
ENABLE
);

955 
	`CRYP_GCmdStus
(=
ENABLE
)

960 if(
HLgth
 != 0)

963 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

966 
	`CRYP_Cmd
(
ENABLE
);

968 if(
	`CRYP_GCmdStus
(=
DISABLE
)

972 (
ERROR
);

975 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

978 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

983 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

984 
hdaddr
+=4;

985 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

986 
hdaddr
+=4;

987 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

988 
hdaddr
+=4;

989 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

990 
hdaddr
+=4;

994 
cou
 = 0;

997 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

998 
cou
++;

999 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1001 i(
busyus
 !
RESET
)

1003 
us
 = 
ERROR
;

1008 if(
ILgth
 != 0)

1011 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1014 
	`CRYP_Cmd
(
ENABLE
);

1016 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1020 (
ERROR
);

1023 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1026 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1030 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1031 
puddr
+=4;

1032 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1033 
puddr
+=4;

1034 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1035 
puddr
+=4;

1036 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1037 
puddr
+=4;

1040 
cou
 = 0;

1043 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1044 
cou
++;

1045 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1047 i(
busyus
 !
RESET
)

1049 
us
 = 
ERROR
;

1054 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1059 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1060 
ouuddr
+=4;

1061 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1062 
ouuddr
+=4;

1063 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1064 
ouuddr
+=4;

1065 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1066 
ouuddr
+=4;

1073 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1076 
	`CRYP_Cmd
(
ENABLE
);

1078 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1082 (
ERROR
);

1086 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

1087 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

1088 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

1089 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

1091 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1095 
gaddr
 = (
ut32_t
)
AuthTAG
;

1097 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1098 
gaddr
+=4;

1099 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1100 
gaddr
+=4;

1101 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1102 
gaddr
+=4;

1103 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1104 
gaddr
+=4;

1107 
	`CRYP_Cmd
(
DISABLE
);

1109  
us
;

1110 
	}
}

1135 
EStus
 
	$CRYP_AES_CCM
(
ut8_t
 
Mode
,

1136 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

1137 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

1138 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

1139 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

1140 
ut8_t
 *
Ouut
,

1141 
ut8_t
 *
AuthTAG
, 
ut32_t
 
TAGSize
)

1143 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

1144 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

1145 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

1146 
__IO
 
ut32_t
 
cou
 = 0;

1147 
ut32_t
 
busyus
 = 0;

1148 
EStus
 
us
 = 
SUCCESS
;

1149 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

1150 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

1151 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

1152 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

1153 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

1154 
ut32_t
 
hdsize
 = 
HLgth
;

1155 
ut32_t
 
locou
 = 0;

1156 
ut32_t
 
bufridx
 = 0;

1157 
ut8_t
 
blockb0
[16] = {0};

1158 
ut8_t
 
r
[16] = {0};

1159 
ut32_t
 
mag
[4] = {0};

1160 
ut32_t
 
ddr
 = (ut32_t)
r
;

1161 
ut32_t
 
b0addr
 = (ut32_t)
blockb0
;

1164 if(
hdsize
 != 0)

1167 if(
hdsize
 < 65280)

1169 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
 >> 8) & 0xFF);

1170 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
) & 0xFF);

1171 
hdsize
 += 2;

1176 
HBufr
[
bufridx
++] = 0xFF;

1177 
HBufr
[
bufridx
++] = 0xFE;

1178 
HBufr
[
bufridx
++] = 
hdsize
 & 0xff000000;

1179 
HBufr
[
bufridx
++] = 
hdsize
 & 0x00ff0000;

1180 
HBufr
[
bufridx
++] = 
hdsize
 & 0x0000ff00;

1181 
HBufr
[
bufridx
++] = 
hdsize
 & 0x000000ff;

1182 
hdsize
 += 6;

1185 
locou
 = 0;ocou < 
hdsize
;oopcounter++)

1187 
HBufr
[
bufridx
++] = 
Hd
[
locou
];

1190 i((
hdsize
 % 16) != 0)

1193 
locou
 = 
hdsize
;oopcounter <= ((headersize/16) + 1) * 16;oopcounter++)

1195 
HBufr
[
locou
] = 0;

1198 
hdsize
 = ((headersize/16) + 1) * 16;

1201 
hdaddr
 = (
ut32_t
)
HBufr
;

1204 if(
hdsize
 != 0)

1206 
blockb0
[0] = 0x40;

1209 
blockb0
[0] |0u | ((((
ut8_t

TAGSize
 - 2/ 2& 0x07 ) << 3 ) | ( ( (ut8_t(15 - 
NSize
) - 1) & 0x07);

1211 
locou
 = 0;ocou < 
NSize
;oopcounter++)

1213 
blockb0
[
locou
+1] = 
N
[loopcounter];

1215  ; 
locou
 < 13;oopcounter++)

1217 
blockb0
[
locou
+1] = 0;

1220 
blockb0
[14] = ((
ILgth
 >> 8) & 0xFF);

1221 
blockb0
[15] = (
ILgth
 & 0xFF);

1230 
r
[0] = 
blockb0
[0] & 0x07;

1232 
locou
 = 1;ocou < 
NSize
 + 1;oopcounter++)

1234 
r
[
locou
] = 
blockb0
[loopcounter];

1237 
r
[15] |= 0x01;

1240 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

1242 
Keysize
)

1245 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

1246 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1247 
keyaddr
+=4;

1248 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1249 
keyaddr
+=4;

1250 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1251 
keyaddr
+=4;

1252 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1255 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

1256 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1257 
keyaddr
+=4;

1258 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1259 
keyaddr
+=4;

1260 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1261 
keyaddr
+=4;

1262 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1263 
keyaddr
+=4;

1264 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1265 
keyaddr
+=4;

1266 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1269 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

1270 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1271 
keyaddr
+=4;

1272 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1273 
keyaddr
+=4;

1274 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1275 
keyaddr
+=4;

1276 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1277 
keyaddr
+=4;

1278 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1279 
keyaddr
+=4;

1280 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1281 
keyaddr
+=4;

1282 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1283 
keyaddr
+=4;

1284 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1291 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1292 
ddr
+=4;

1293 
AES_CRYP_IVInSuu
.
CRYP_IV0Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1294 
ddr
+=4;

1295 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1296 
ddr
+=4;

1297 
AES_CRYP_IVInSuu
.
CRYP_IV1Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1300 if(
Mode
 =
MODE_ENCRYPT
)

1303 
	`CRYP_FIFOFlush
();

1306 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1309 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1312 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

1313 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1314 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1315 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1319 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1321 
b0addr
 = (
ut32_t
)
blockb0
;

1323 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1324 
b0addr
+=4;

1325 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1326 
b0addr
+=4;

1327 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1328 
b0addr
+=4;

1329 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1332 
	`CRYP_Cmd
(
ENABLE
);

1335 
	`CRYP_GCmdStus
(=
ENABLE
)

1339 if(
hdsize
 != 0)

1342 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1345 
	`CRYP_Cmd
(
ENABLE
);

1347 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1351 (
ERROR
);

1354 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1357 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1362 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1363 
hdaddr
+=4;

1364 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1365 
hdaddr
+=4;

1366 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1367 
hdaddr
+=4;

1368 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1369 
hdaddr
+=4;

1373 
cou
 = 0;

1376 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1377 
cou
++;

1378 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1380 i(
busyus
 !
RESET
)

1382 
us
 = 
ERROR
;

1387 if(
ILgth
 != 0)

1390 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1393 
	`CRYP_Cmd
(
ENABLE
);

1395 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1399 (
ERROR
);

1402 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1405 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1410 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1411 
puddr
+=4;

1412 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1413 
puddr
+=4;

1414 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1415 
puddr
+=4;

1416 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1417 
puddr
+=4;

1420 
cou
 = 0;

1423 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1424 
cou
++;

1425 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1427 i(
busyus
 !
RESET
)

1429 
us
 = 
ERROR
;

1434 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1439 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1440 
ouuddr
+=4;

1441 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1442 
ouuddr
+=4;

1443 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1444 
ouuddr
+=4;

1445 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1446 
ouuddr
+=4;

1453 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1456 
	`CRYP_Cmd
(
ENABLE
);

1458 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1462 (
ERROR
);

1465 
ddr
 = (
ut32_t
)
r
;

1467 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1468 
ddr
+=4;

1469 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1470 
ddr
+=4;

1471 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1472 
ddr
+=4;

1474 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1477 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1482 
mag
[0] = 
	`CRYP_DaOut
();

1483 
mag
[1] = 
	`CRYP_DaOut
();

1484 
mag
[2] = 
	`CRYP_DaOut
();

1485 
mag
[3] = 
	`CRYP_DaOut
();

1491 
	`CRYP_FIFOFlush
();

1494 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1497 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1500 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

1501 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1502 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1503 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1507 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1509 
b0addr
 = (
ut32_t
)
blockb0
;

1511 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1512 
b0addr
+=4;

1513 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1514 
b0addr
+=4;

1515 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1516 
b0addr
+=4;

1517 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1520 
	`CRYP_Cmd
(
ENABLE
);

1523 
	`CRYP_GCmdStus
(=
ENABLE
)

1528 if(
hdsize
 != 0)

1531 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1534 
	`CRYP_Cmd
(
ENABLE
);

1536 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1540 (
ERROR
);

1543 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1546 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1551 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1552 
hdaddr
+=4;

1553 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1554 
hdaddr
+=4;

1555 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1556 
hdaddr
+=4;

1557 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1558 
hdaddr
+=4;

1562 
cou
 = 0;

1565 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1566 
cou
++;

1567 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1569 i(
busyus
 !
RESET
)

1571 
us
 = 
ERROR
;

1576 if(
ILgth
 != 0)

1579 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1582 
	`CRYP_Cmd
(
ENABLE
);

1584 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1588 (
ERROR
);

1591 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1594 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1599 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1600 
puddr
+=4;

1601 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1602 
puddr
+=4;

1603 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1604 
puddr
+=4;

1605 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1606 
puddr
+=4;

1609 
cou
 = 0;

1612 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1613 
cou
++;

1614 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1616 i(
busyus
 !
RESET
)

1618 
us
 = 
ERROR
;

1623 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1628 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1629 
ouuddr
+=4;

1630 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1631 
ouuddr
+=4;

1632 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1633 
ouuddr
+=4;

1634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1635 
ouuddr
+=4;

1642 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1645 
	`CRYP_Cmd
(
ENABLE
);

1647 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1651 (
ERROR
);

1654 
ddr
 = (
ut32_t
)
r
;

1656 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1657 
ddr
+=4;

1658 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1659 
ddr
+=4;

1660 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1661 
ddr
+=4;

1663 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1666 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1671 
mag
[0] = 
	`CRYP_DaOut
();

1672 
mag
[1] = 
	`CRYP_DaOut
();

1673 
mag
[2] = 
	`CRYP_DaOut
();

1674 
mag
[3] = 
	`CRYP_DaOut
();

1678 
locou
 = 0; (locou < 
TAGSize
);oopcounter++)

1681 *((
ut8_t
*)
gaddr
+
locou
*((ut8_t*)
mag
+loopcounter);

1685 
	`CRYP_Cmd
(
DISABLE
);

1687  
us
;

1688 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_cryp_des.c

48 
	~"m32f4xx_yp.h
"

62 
	#DESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

99 
EStus
 
	$CRYP_DES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_*
Iut
,

100 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

102 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

103 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

104 
__IO
 
ut32_t
 
cou
 = 0;

105 
ut32_t
 
busyus
 = 0;

106 
EStus
 
us
 = 
SUCCESS
;

107 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

108 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

109 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

110 
ut32_t
 
i
 = 0;

113 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

116 if
Mode
 =
MODE_ENCRYPT
 )

118 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

122 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

125 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

126 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

127 
	`CRYP_In
(&
DES_CRYP_InSuu
);

130 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

133 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

136 
	`CRYP_FIFOFlush
();

139 
	`CRYP_Cmd
(
ENABLE
);

141 if(
	`CRYP_GCmdStus
(=
DISABLE
)

145 
us
 = 
ERROR
;

149 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

153 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

154 
puddr
+=4;

155 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

156 
puddr
+=4;

159 
cou
 = 0;

162 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

163 
cou
++;

164 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

166 i(
busyus
 !
RESET
)

168 
us
 = 
ERROR
;

174 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

175 
ouuddr
+=4;

176 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

177 
ouuddr
+=4;

182 
	`CRYP_Cmd
(
DISABLE
);

184  
us
;

185 
	}
}

202 
EStus
 
	$CRYP_DES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_
InVes
[8],

203 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

205 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

206 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

207 
CRYP_IVInTyDef
 
DES_CRYP_IVInSuu
;

208 
__IO
 
ut32_t
 
cou
 = 0;

209 
ut32_t
 
busyus
 = 0;

210 
EStus
 
us
 = 
SUCCESS
;

211 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

212 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

213 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

214 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

215 
ut32_t
 
i
 = 0;

218 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

221 if(
Mode
 =
MODE_ENCRYPT
)

223 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

227 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

230 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

231 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

232 
	`CRYP_In
(&
DES_CRYP_InSuu
);

235 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

236 
keyaddr
+=4;

237 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

238 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

241 
DES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

242 
ivaddr
+=4;

243 
DES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

244 
	`CRYP_IVIn
(&
DES_CRYP_IVInSuu
);

247 
	`CRYP_FIFOFlush
();

250 
	`CRYP_Cmd
(
ENABLE
);

252 if(
	`CRYP_GCmdStus
(=
DISABLE
)

256 
us
 = 
ERROR
;

260 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

263 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

264 
puddr
+=4;

265 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

266 
puddr
+=4;

269 
cou
 = 0;

272 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

273 
cou
++;

274 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

276 i(
busyus
 !
RESET
)

278 
us
 = 
ERROR
;

283 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

284 
ouuddr
+=4;

285 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

286 
ouuddr
+=4;

291 
	`CRYP_Cmd
(
DISABLE
);

293  
us
;

294 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_cryp_tdes.c

48 
	~"m32f4xx_yp.h
"

62 
	#TDESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

100 
EStus
 
	$CRYP_TDES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_*
Iut
,

101 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

103 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

104 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

105 
__IO
 
ut32_t
 
cou
 = 0;

106 
ut32_t
 
busyus
 = 0;

107 
EStus
 
us
 = 
SUCCESS
;

108 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

109 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

110 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

111 
ut32_t
 
i
 = 0;

114 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

117 if(
Mode
 =
MODE_ENCRYPT
)

119 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

123 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

126 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

127 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

128 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

131 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

142 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

145 
	`CRYP_FIFOFlush
();

148 
	`CRYP_Cmd
(
ENABLE
);

150 if(
	`CRYP_GCmdStus
(=
DISABLE
)

154 
us
 = 
ERROR
;

158 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

161 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

162 
puddr
+=4;

163 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

164 
puddr
+=4;

167 
cou
 = 0;

170 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

171 
cou
++;

172 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

174 i(
busyus
 !
RESET
)

176 
us
 = 
ERROR
;

182 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

183 
ouuddr
+=4;

184 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

185 
ouuddr
+=4;

190 
	`CRYP_Cmd
(
DISABLE
);

192  
us
;

193 
	}
}

210 
EStus
 
	$CRYP_TDES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_
InVes
[8],

211 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

213 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

214 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

215 
CRYP_IVInTyDef
 
TDES_CRYP_IVInSuu
;

216 
__IO
 
ut32_t
 
cou
 = 0;

217 
ut32_t
 
busyus
 = 0;

218 
EStus
 
us
 = 
SUCCESS
;

219 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

220 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

221 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

222 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

223 
ut32_t
 
i
 = 0;

226 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

229 if(
Mode
 =
MODE_ENCRYPT
)

231 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

235 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

237 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

238 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

240 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

243 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

252 
keyaddr
+=4;

253 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

254 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

257 
TDES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

258 
ivaddr
+=4;

259 
TDES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

260 
	`CRYP_IVIn
(&
TDES_CRYP_IVInSuu
);

263 
	`CRYP_FIFOFlush
();

266 
	`CRYP_Cmd
(
ENABLE
);

268 if(
	`CRYP_GCmdStus
(=
DISABLE
)

272 
us
 = 
ERROR
;

276 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

279 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

280 
puddr
+=4;

281 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

282 
puddr
+=4;

285 
cou
 = 0;

288 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

289 
cou
++;

290 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

292 i(
busyus
 !
RESET
)

294 
us
 = 
ERROR
;

300 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

301 
ouuddr
+=4;

302 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

303 
ouuddr
+=4;

308 
	`CRYP_Cmd
(
DISABLE
);

310  
us
;

311 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_dac.c

131 
	~"m32f4xx_dac.h
"

132 
	~"m32f4xx_rcc.h
"

147 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

150 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

151 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

154 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

155 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

156 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

159 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

187 
	$DAC_DeIn
()

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

192 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

193 
	}
}

206 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

208 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

211 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

212 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

213 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

214 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

218 
tmeg1
 = 
DAC
->
CR
;

220 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

227 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

228 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

229 
DAC_InSu
->
DAC_OuutBufr
);

231 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

233 
DAC
->
CR
 = 
tmeg1
;

234 
	}
}

242 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

246 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

248 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

250 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

252 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

253 
	}
}

266 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

280 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

282 
	}
}

294 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

308 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

310 
	}
}

318 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

321 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

323 i(
NewS
 !
DISABLE
)

326 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

331 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

333 
	}
}

349 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

352 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

353 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

354 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

356 i(
NewS
 !
DISABLE
)

359 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

364 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

366 
	}
}

378 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

380 
__IO
 
ut32_t
 
tmp
 = 0;

383 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

384 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

386 
tmp
 = (
ut32_t
)
DAC_BASE
;

387 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

390 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

391 
	}
}

403 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

405 
__IO
 
ut32_t
 
tmp
 = 0;

408 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

409 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

411 
tmp
 = (
ut32_t
)
DAC_BASE
;

412 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

415 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

416 
	}
}

431 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

433 
ut32_t
 
da
 = 0, 
tmp
 = 0;

436 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

437 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

438 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

441 i(
DAC_Align
 =
DAC_Align_8b_R
)

443 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

447 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

450 
tmp
 = (
ut32_t
)
DAC_BASE
;

451 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

454 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

455 
	}
}

465 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

472 
tmp
 = (
ut32_t

DAC_BASE
 ;

473 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

476  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

477 
	}
}

510 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

513 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 i(
NewS
 !
DISABLE
)

519 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

524 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

526 
	}
}

558 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

561 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

562 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

563 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

565 i(
NewS
 !
DISABLE
)

568 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

573 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

575 
	}
}

590 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

592 
FgStus
 
bus
 = 
RESET
;

594 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

595 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

598 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

601 
bus
 = 
SET
;

606 
bus
 = 
RESET
;

609  
bus
;

610 
	}
}

625 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

628 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

629 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

632 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

633 
	}
}

648 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

650 
ITStus
 
bus
 = 
RESET
;

651 
ut32_t
 
abˡus
 = 0;

654 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

655 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

658 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

661 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

664 
bus
 = 
SET
;

669 
bus
 = 
RESET
;

672  
bus
;

673 
	}
}

688 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

691 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

692 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

695 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

696 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_dbgmcu.c

29 
	~"m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

58 
ut32_t
 
	$DBGMCU_GREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
ut32_t
 
	$DBGMCU_GDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

87 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

88 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

89 i(
NewS
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

97 
	}
}

123 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

126 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

129 i(
NewS
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

137 
	}
}

152 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

155 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

156 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

158 i(
NewS
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

166 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_dcmi.c

86 
	~"m32f4xx_dcmi.h
"

87 
	~"m32f4xx_rcc.h
"

126 
	$DCMI_DeIn
()

128 
DCMI
->
CR
 = 0x0;

129 
DCMI
->
IER
 = 0x0;

130 
DCMI
->
ICR
 = 0x1F;

131 
DCMI
->
ESCR
 = 0x0;

132 
DCMI
->
ESUR
 = 0x0;

133 
DCMI
->
CWSTRTR
 = 0x0;

134 
DCMI
->
CWSIZER
 = 0x0;

135 
	}
}

143 
	$DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
)

145 
ut32_t
 
mp
 = 0x0;

148 
	`as_m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InSu
->
DCMI_CtuMode
));

149 
	`as_m
(
	`IS_DCMI_SYNCHRO
(
DCMI_InSu
->
DCMI_SynchroMode
));

150 
	`as_m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InSu
->
DCMI_PCKPެy
));

151 
	`as_m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InSu
->
DCMI_VSPެy
));

152 
	`as_m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InSu
->
DCMI_HSPެy
));

153 
	`as_m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InSu
->
DCMI_CtuRe
));

154 
	`as_m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InSu
->
DCMI_ExndedDaMode
));

158 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

161 
mp
 = 
DCMI
->
CR
;

163 
mp
 &~((
ut32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

164 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

165 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

168 
mp
 |((
ut32_t
)
DCMI_InSu
->
DCMI_CtuMode
 |

169 
DCMI_InSu
->
DCMI_SynchroMode
 |

170 
DCMI_InSu
->
DCMI_PCKPެy
 |

171 
DCMI_InSu
->
DCMI_VSPެy
 |

172 
DCMI_InSu
->
DCMI_HSPެy
 |

173 
DCMI_InSu
->
DCMI_CtuRe
 |

174 
DCMI_InSu
->
DCMI_ExndedDaMode
);

176 
DCMI
->
CR
 = 
mp
;

177 
	}
}

185 
	$DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
)

188 
DCMI_InSu
->
DCMI_CtuMode
 = 
DCMI_CtuMode_Ctuous
;

189 
DCMI_InSu
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_Hdwe
;

190 
DCMI_InSu
->
DCMI_PCKPެy
 = 
DCMI_PCKPެy_Flg
;

191 
DCMI_InSu
->
DCMI_VSPެy
 = 
DCMI_VSPެy_Low
;

192 
DCMI_InSu
->
DCMI_HSPެy
 = 
DCMI_HSPެy_Low
;

193 
DCMI_InSu
->
DCMI_CtuRe
 = 
DCMI_CtuRe_A_Fme
;

194 
DCMI_InSu
->
DCMI_ExndedDaMode
 = 
DCMI_ExndedDaMode_8b
;

195 
	}
}

205 
	$DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
)

208 
DCMI
->
CWSTRTR
 = (
ut32_t
)((ut32_t)
DCMI_CROPInSu
->
DCMI_HizڏlOfftCou
 |

209 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilSLe
 << 16));

212 
DCMI
->
CWSIZER
 = (
ut32_t
)(
DCMI_CROPInSu
->
DCMI_CtuCou
 |

213 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilLeCou
 << 16));

214 
	}
}

223 
	$DCMI_CROPCmd
(
FuniڮS
 
NewS
)

226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

228 i(
NewS
 !
DISABLE
)

231 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CROP
;

236 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CROP
;

238 
	}
}

246 
	$DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
)

248 
DCMI
->
ESCR
 = (
ut32_t
)(
DCMI_CodesInSu
->
DCMI_FmeSCode
 |

249 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeSCode
 << 8)|

250 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeEndCode
 << 16)|

251 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_FmeEndCode
 << 24));

252 
	}
}

261 
	$DCMI_JPEGCmd
(
FuniڮS
 
NewS
)

264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

266 i(
NewS
 !
DISABLE
)

269 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_JPEG
;

274 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_JPEG
;

276 
	}
}

299 
	$DCMI_Cmd
(
FuniڮS
 
NewS
)

302 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

304 i(
NewS
 !
DISABLE
)

307 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_ENABLE
;

312 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_ENABLE
;

314 
	}
}

322 
	$DCMI_CtuCmd
(
FuniڮS
 
NewS
)

325 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CAPTURE
;

335 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CAPTURE
;

337 
	}
}

344 
ut32_t
 
	$DCMI_RdDa
()

346  
DCMI
->
DR
;

347 
	}
}

377 
	$DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
)

380 
	`as_m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

381 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

383 i(
NewS
 !
DISABLE
)

386 
DCMI
->
IER
 |
DCMI_IT
;

391 
DCMI
->
IER
 &(
ut16_t
)(~
DCMI_IT
);

393 
	}
}

414 
FgStus
 
	$DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
)

416 
FgStus
 
bus
 = 
RESET
;

417 
ut32_t
 
dcmeg
, 
meg
 = 0;

420 
	`as_m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

423 
dcmeg
 = (((
ut16_t
)
DCMI_FLAG
) >> 12);

425 i(
dcmeg
 == 0x00)

427 
meg

DCMI
->
RISR
;

429 i(
dcmeg
 == 0x02)

431 
meg
 = 
DCMI
->
SR
;

435 
meg
 = 
DCMI
->
MISR
;

438 i((
meg
 & 
DCMI_FLAG
!(
ut16_t
)
RESET
 )

440 
bus
 = 
SET
;

444 
bus
 = 
RESET
;

447  
bus
;

448 
	}
}

461 
	$DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
)

464 
	`as_m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

469 
DCMI
->
ICR
 = 
DCMI_FLAG
;

470 
	}
}

483 
ITStus
 
	$DCMI_GITStus
(
ut16_t
 
DCMI_IT
)

485 
ITStus
 
bus
 = 
RESET
;

486 
ut32_t
 
us
 = 0;

489 
	`as_m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

491 
us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

493 i((
us
 !(
ut16_t
)
RESET
))

495 
bus
 = 
SET
;

499 
bus
 = 
RESET
;

501  
bus
;

502 
	}
}

515 
	$DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
)

520 
DCMI
->
ICR
 = 
DCMI_IT
;

521 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_dma.c

124 
	~"m32f4xx_dma.h
"

125 
	~"m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
ut32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

141 
DMA_SxCR_TEIE
 | 
DMA_SxCR_DMEIE
)

	)

143 
	#DMA_Sm0_IT_MASK
 (
ut32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

144 
DMA_LISR_TEIF0
 | 
DMA_LISR_HTIF0
 | \

145 
DMA_LISR_TCIF0
)

	)

147 
	#DMA_Sm1_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 6)

	)

148 
	#DMA_Sm2_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 16)

	)

149 
	#DMA_Sm3_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 22)

	)

150 
	#DMA_Sm4_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 | (ut32_t)0x20000000)

	)

151 
	#DMA_Sm5_IT_MASK
 (
ut32_t
)(
DMA_Sm1_IT_MASK
 | (ut32_t)0x20000000)

	)

152 
	#DMA_Sm6_IT_MASK
 (
ut32_t
)(
DMA_Sm2_IT_MASK
 | (ut32_t)0x20000000)

	)

153 
	#DMA_Sm7_IT_MASK
 (
ut32_t
)(
DMA_Sm3_IT_MASK
 | (ut32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
ut32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
ut32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
ut32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

199 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

202 
DMAy_Smx
->
CR
 &~((
ut32_t
)
DMA_SxCR_EN
);

205 
DMAy_Smx
->
CR
 = 0;

208 
DMAy_Smx
->
NDTR
 = 0;

211 
DMAy_Smx
->
PAR
 = 0;

214 
DMAy_Smx
->
M0AR
 = 0;

217 
DMAy_Smx
->
M1AR
 = 0;

220 
DMAy_Smx
->
FCR
 = (
ut32_t
)0x00000021;

223 i(
DMAy_Smx
 =
DMA1_Sm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

228 i(
DMAy_Smx
 =
DMA1_Sm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

233 i(
DMAy_Smx
 =
DMA1_Sm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

238 i(
DMAy_Smx
 =
DMA1_Sm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

243 i(
DMAy_Smx
 =
DMA1_Sm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

248 i(
DMAy_Smx
 =
DMA1_Sm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

253 i(
DMAy_Smx
 =
DMA1_Sm6
)

256 
DMA1
->
HIFCR
 = (
ut32_t
)
DMA_Sm6_IT_MASK
;

258 i(
DMAy_Smx
 =
DMA1_Sm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

263 i(
DMAy_Smx
 =
DMA2_Sm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

268 i(
DMAy_Smx
 =
DMA2_Sm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

273 i(
DMAy_Smx
 =
DMA2_Sm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

278 i(
DMAy_Smx
 =
DMA2_Sm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

283 i(
DMAy_Smx
 =
DMA2_Sm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

288 i(
DMAy_Smx
 =
DMA2_Sm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

293 i(
DMAy_Smx
 =
DMA2_Sm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Sm6_IT_MASK
;

300 i(
DMAy_Smx
 =
DMA2_Sm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

306 
	}
}

319 
	$DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
)

321 
ut32_t
 
tmeg
 = 0;

324 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

325 
	`as_m
(
	`IS_DMA_CHANNEL
(
DMA_InSu
->
DMA_Chl
));

326 
	`as_m
(
	`IS_DMA_DIRECTION
(
DMA_InSu
->
DMA_DIR
));

327 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

328 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

329 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

330 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

331 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

332 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

333 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

334 
	`as_m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InSu
->
DMA_FIFOMode
));

335 
	`as_m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InSu
->
DMA_FIFOThshd
));

336 
	`as_m
(
	`IS_DMA_MEMORY_BURST
(
DMA_InSu
->
DMA_MemyBur
));

337 
	`as_m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InSu
->
DMA_PhBur
));

341 
tmeg
 = 
DMAy_Smx
->
CR
;

344 
tmeg
 &((
ut32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tmeg
 |
DMA_InSu
->
DMA_Chl
 | DMA_InSu->
DMA_DIR
 |

361 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

362 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

363 
DMA_InSu
->
DMA_Mode
 | DMA_InSu->
DMA_Priܙy
 |

364 
DMA_InSu
->
DMA_MemyBur
 | DMA_InSu->
DMA_PhBur
;

367 
DMAy_Smx
->
CR
 = 
tmeg
;

371 
tmeg
 = 
DMAy_Smx
->
FCR
;

374 
tmeg
 &(
ut32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tmeg
 |
DMA_InSu
->
DMA_FIFOMode
 | DMA_InSu->
DMA_FIFOThshd
;

382 
DMAy_Smx
->
FCR
 = 
tmeg
;

386 
DMAy_Smx
->
NDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

390 
DMAy_Smx
->
PAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

394 
DMAy_Smx
->
M0AR
 = 
DMA_InSu
->
DMA_Memy0BaAddr
;

395 
	}
}

403 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

407 
DMA_InSu
->
DMA_Chl
 = 0;

410 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

413 
DMA_InSu
->
DMA_Memy0BaAddr
 = 0;

416 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

419 
DMA_InSu
->
DMA_BufrSize
 = 0;

422 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

425 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

428 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

431 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

434 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

437 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

440 
DMA_InSu
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

443 
DMA_InSu
->
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

446 
DMA_InSu
->
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

449 
DMA_InSu
->
DMA_PhBur
 = 
DMA_PhBur_Sg
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

484 i(
NewS
 !
DISABLE
)

487 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_EN
;

492 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
)

517 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

518 
	`as_m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pcos
));

521 if(
DMA_Pcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
)

553 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

554 
	`as_m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCl
));

557 if(
DMA_FlowCl
 !
DMA_FlowCl_Memy
)

560 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
)

635 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

638 
DMAy_Smx
->
NDTR
 = (
ut16_t
)
Cou
;

639 
	}
}

647 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

650 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

653  ((
ut16_t
)(
DMAy_Smx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

731 
ut32_t
 
DMA_CutMemy
)

734 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

735 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_CutMemy
));

737 i(
DMA_CutMemy
 !
DMA_Memy_0
)

740 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Smx
->
M1AR
 = 
Memy1BaAddr
;

750 
	}
}

761 
	$DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

764 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

765 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

768 i(
NewS
 !
DISABLE
)

771 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

803 
ut32_t
 
DMA_MemyTg
)

806 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

807 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemyTg
));

810 i(
DMA_MemyTg
 !
DMA_Memy_0
)

813 
DMAy_Smx
->
M1AR
 = 
MemyBaAddr
;

818 
DMAy_Smx
->
M0AR
 = 
MemyBaAddr
;

820 
	}
}

828 
ut32_t
 
	$DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

830 
ut32_t
 
tmp
 = 0;

833 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

836 i((
DMAy_Smx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
FuniڮS
 
	$DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

945 
FuniڮS
 
e
 = 
DISABLE
;

948 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

950 i((
DMAy_Smx
->
CR
 & (
ut32_t
)
DMA_SxCR_EN
) != 0)

953 
e
 = 
ENABLE
;

959 
e
 = 
DISABLE
;

961  
e
;

962 
	}
}

977 
ut32_t
 
	$DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

979 
ut32_t
 
tmeg
 = 0;

982 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

985 
tmeg
 = (
ut32_t
)((
DMAy_Smx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tmeg
;

988 
	}
}

1004 
FgStus
 
	$DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1006 
FgStus
 
bus
 = 
RESET
;

1007 
DMA_TyDef
* 
DMAy
;

1008 
ut32_t
 
tmeg
 = 0;

1011 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1012 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1030 
tmeg
 = 
DMAy
->
HISR
;

1035 
tmeg
 = 
DMAy
->
LISR
;

1039 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1042 i((
tmeg
 & 
DMA_FLAG
!(
ut32_t
)
RESET
)

1045 
bus
 = 
SET
;

1050 
bus
 = 
RESET
;

1054  
bus
;

1055 
	}
}

1071 
	$DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1073 
DMA_TyDef
* 
DMAy
;

1076 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1077 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

1121 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1122 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1126 i((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i(
NewS
 !
DISABLE
)

1131 
DMAy_Smx
->
FCR
 |(
ut32_t
)
DMA_IT_FE
;

1136 
DMAy_Smx
->
FCR
 &~(
ut32_t
)
DMA_IT_FE
;

1141 i(
DMA_IT
 !
DMA_IT_FE
)

1143 i(
NewS
 !
DISABLE
)

1146 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITStus
 
	$DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1172 
ITStus
 
bus
 = 
RESET
;

1173 
DMA_TyDef
* 
DMAy
;

1174 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

1177 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1178 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i((
DMA_IT
 & 
TRANSFER_IT_MASK
!(
ut32_t
)
RESET
)

1196 
tmeg
 = (
ut32_t
)((
DMA_IT
 >> 11& 
TRANSFER_IT_ENABLE_MASK
);

1199 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
CR
 & 
tmeg
);

1204 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
FCR
 & 
DMA_IT_FE
);

1208 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1211 
tmeg
 = 
DMAy
->
HISR
 ;

1216 
tmeg
 = 
DMAy
->
LISR
 ;

1220 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1223 i(((
tmeg
 & 
DMA_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1226 
bus
 = 
SET
;

1231 
bus
 = 
RESET
;

1235  
bus
;

1236 
	}
}

1252 
	$DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1254 
DMA_TyDef
* 
DMAy
;

1257 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1258 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_exti.c

68 
	~"m32f4xx_exti.h
"

82 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

110 
	$EXTI_DeIn
()

112 
EXTI
->
IMR
 = 0x00000000;

113 
EXTI
->
EMR
 = 0x00000000;

114 
EXTI
->
RTSR
 = 0x00000000;

115 
EXTI
->
FTSR
 = 0x00000000;

116 
EXTI
->
PR
 = 0x007FFFFF;

117 
	}
}

126 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

128 
ut32_t
 
tmp
 = 0;

131 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

132 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

133 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

134 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

136 
tmp
 = (
ut32_t
)
EXTI_BASE
;

138 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

141 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

142 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

144 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

146 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

149 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

150 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

153 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

156 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

157 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

161 
tmp
 = (
ut32_t
)
EXTI_BASE
;

162 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

164 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

169 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

172 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

174 
	}
}

182 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

184 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

185 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

186 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

187 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

188 
	}
}

197 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

200 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

202 
EXTI
->
SWIER
 |
EXTI_Le
;

203 
	}
}

227 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

229 
FgStus
 
bus
 = 
RESET
;

231 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

233 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

235 
bus
 = 
SET
;

239 
bus
 = 
RESET
;

241  
bus
;

242 
	}
}

250 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

253 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

255 
EXTI
->
PR
 = 
EXTI_Le
;

256 
	}
}

264 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

266 
FgStus
 
bus
 = 
RESET
;

268 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

270 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

280 
	}
}

288 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

291 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

293 
EXTI
->
PR
 = 
EXTI_Le
;

294 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_flash.c

72 
	~"m32f4xx_ash.h
"

85 
	#SECTOR_MASK
 ((
ut32_t
)0xFFFFFF07)

	)

277 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

280 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

283 *(
__IO
 
ut8_t
 *)
ACR_BYTE0_ADDRESS
 = (ut8_t)
FLASH_Lcy
;

284 
	}
}

292 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

295 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

298 if(
NewS
 !
DISABLE
)

300 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

304 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

306 
	}
}

314 
	$FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
)

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

319 if(
NewS
 !
DISABLE
)

321 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

325 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

327 
	}
}

335 
	$FLASH_DaCacheCmd
(
FuniڮS
 
NewS
)

338 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

340 if(
NewS
 !
DISABLE
)

342 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

346 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

348 
	}
}

356 
	$FLASH_InruiCacheRet
()

358 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

359 
	}
}

367 
	$FLASH_DaCacheRet
()

369 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

370 
	}
}

414 
	$FLASH_Uock
()

416 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

419 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

420 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

422 
	}
}

429 
	$FLASH_Lock
()

432 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

433 
	}
}

475 
FLASH_Stus
 
	$FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
)

477 
ut32_t
 
tmp_psize
 = 0x0;

478 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

481 
	`as_m
(
	`IS_FLASH_SECTOR
(
FLASH_Se
));

482 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

484 if(
VޏgeRge
 =
VޏgeRge_1
)

486 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

488 if(
VޏgeRge
 =
VޏgeRge_2
)

490 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

492 if(
VޏgeRge
 =
VޏgeRge_3
)

494 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

498 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

501 
us
 = 
	`FLASH_WaFLaOti
();

503 if(
us
 =
FLASH_COMPLETE
)

506 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

507 
FLASH
->
CR
 |
tmp_psize
;

508 
FLASH
->
CR
 &
SECTOR_MASK
;

509 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se
;

510 
FLASH
->
CR
 |
FLASH_CR_STRT
;

513 
us
 = 
	`FLASH_WaFLaOti
();

516 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

517 
FLASH
->
CR
 &
SECTOR_MASK
;

520  
us
;

521 
	}
}

543 
FLASH_Stus
 
	$FLASH_EASes
(
ut8_t
 
VޏgeRge
)

545 
ut32_t
 
tmp_psize
 = 0x0;

546 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

549 
us
 = 
	`FLASH_WaFLaOti
();

550 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

552 if(
VޏgeRge
 =
VޏgeRge_1
)

554 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

556 if(
VޏgeRge
 =
VޏgeRge_2
)

558 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

560 if(
VޏgeRge
 =
VޏgeRge_3
)

562 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

566 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

568 if(
us
 =
FLASH_COMPLETE
)

571 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

572 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

573 
FLASH
->
CR
 |
tmp_psize
;

574 
FLASH
->
CR
 |(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

575 
FLASH
->
CR
 |
FLASH_CR_STRT
;

578 
us
 = 
	`FLASH_WaFLaOti
();

581 
FLASH
->
CR
 &~(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

584 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

585 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

586 
FLASH
->
CR
 |
tmp_psize
;

587 
FLASH
->
CR
 |
FLASH_CR_MER
;

588 
FLASH
->
CR
 |
FLASH_CR_STRT
;

591 
us
 = 
	`FLASH_WaFLaOti
();

594 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

599  
us
;

600 
	}
}

624 
FLASH_Stus
 
	$FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
)

626 
ut32_t
 
tmp_psize
 = 0x0;

627 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

630 
us
 = 
	`FLASH_WaFLaOti
();

631 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

633 if(
VޏgeRge
 =
VޏgeRge_1
)

635 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

637 if(
VޏgeRge
 =
VޏgeRge_2
)

639 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

641 if(
VޏgeRge
 =
VޏgeRge_3
)

643 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

647 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

649 if(
us
 =
FLASH_COMPLETE
)

652 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

653 
FLASH
->
CR
 |
tmp_psize
;

654 
FLASH
->
CR
 |
FLASH_CR_MER1
;

655 
FLASH
->
CR
 |
FLASH_CR_STRT
;

658 
us
 = 
	`FLASH_WaFLaOti
();

661 
FLASH
->
CR
 &(~
FLASH_CR_MER1
);

665  
us
;

666 
	}
}

691 
FLASH_Stus
 
	$FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
)

693 
ut32_t
 
tmp_psize
 = 0x0;

694 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

697 
us
 = 
	`FLASH_WaFLaOti
();

698 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

700 if(
VޏgeRge
 =
VޏgeRge_1
)

702 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

704 if(
VޏgeRge
 =
VޏgeRge_2
)

706 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

708 if(
VޏgeRge
 =
VޏgeRge_3
)

710 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

714 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

716 if(
us
 =
FLASH_COMPLETE
)

719 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

720 
FLASH
->
CR
 |
tmp_psize
;

721 
FLASH
->
CR
 |
FLASH_CR_MER2
;

722 
FLASH
->
CR
 |
FLASH_CR_STRT
;

725 
us
 = 
	`FLASH_WaFLaOti
();

728 
FLASH
->
CR
 &(~
FLASH_CR_MER2
);

732  
us
;

733 
	}
}

748 
FLASH_Stus
 
	$FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
)

750 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

753 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

756 
us
 = 
	`FLASH_WaFLaOti
();

758 if(
us
 =
FLASH_COMPLETE
)

761 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

762 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

763 
FLASH
->
CR
 |
FLASH_CR_PG
;

765 *(
__IO
 
ut64_t
*)
Addss
 = 
Da
;

768 
us
 = 
	`FLASH_WaFLaOti
();

771 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

774  
us
;

775 
	}
}

791 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

793 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

796 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

799 
us
 = 
	`FLASH_WaFLaOti
();

801 if(
us
 =
FLASH_COMPLETE
)

804 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

805 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

806 
FLASH
->
CR
 |
FLASH_CR_PG
;

808 *(
__IO
 
ut32_t
*)
Addss
 = 
Da
;

811 
us
 = 
	`FLASH_WaFLaOti
();

814 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

817  
us
;

818 
	}
}

833 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

835 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

838 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

841 
us
 = 
	`FLASH_WaFLaOti
();

843 if(
us
 =
FLASH_COMPLETE
)

846 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

847 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

848 
FLASH
->
CR
 |
FLASH_CR_PG
;

850 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

853 
us
 = 
	`FLASH_WaFLaOti
();

856 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

859  
us
;

860 
	}
}

875 
FLASH_Stus
 
	$FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

877 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

880 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

883 
us
 = 
	`FLASH_WaFLaOti
();

885 if(
us
 =
FLASH_COMPLETE
)

888 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

889 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

890 
FLASH
->
CR
 |
FLASH_CR_PG
;

892 *(
__IO
 
ut8_t
*)
Addss
 = 
Da
;

895 
us
 = 
	`FLASH_WaFLaOti
();

898 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

902  
us
;

903 
	}
}

974 
	$FLASH_OB_Uock
()

976 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
!
RESET
)

979 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

980 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

982 
	}
}

989 
	$FLASH_OB_Lock
()

992 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

993 
	}
}

1012 
	$FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1014 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1017 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1018 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1020 
us
 = 
	`FLASH_WaFLaOti
();

1022 if(
us
 =
FLASH_COMPLETE
)

1024 if(
NewS
 !
DISABLE
)

1026 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

1030 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1033 
	}
}

1054 
	$FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1056 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1059 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1060 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1062 
us
 = 
	`FLASH_WaFLaOti
();

1064 if(
us
 =
FLASH_COMPLETE
)

1066 if(
NewS
 !
DISABLE
)

1068 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_WRP
);

1072 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1075 
	}
}

1104 
	$FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
)

1106 
ut8_t
 
titmp
 = 0xFF;

1109 
	`as_m
(
	`IS_OB_PCROP_SELECT
(
OB_PcROP
));

1112 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

1114 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ut8_t)(
OB_PcROP
 | 
titmp
);

1116 
	}
}

1135 
	$FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1137 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1140 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1141 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1143 
us
 = 
	`FLASH_WaFLaOti
();

1145 if(
us
 =
FLASH_COMPLETE
)

1147 if(
NewS
 !
DISABLE
)

1149 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1153 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1156 
	}
}

1172 
	$FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1174 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1177 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1178 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1180 
us
 = 
	`FLASH_WaFLaOti
();

1182 if(
us
 =
FLASH_COMPLETE
)

1184 if(
NewS
 !
DISABLE
)

1186 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1190 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1193 
	}
}

1208 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

1210 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1213 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

1215 
us
 = 
	`FLASH_WaFLaOti
();

1217 if(
us
 =
FLASH_COMPLETE
)

1219 *(
__IO
 
ut8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

1222 
	}
}

1240 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

1242 
ut8_t
 
titmp
 = 0xFF;

1243 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1246 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1247 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1248 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1251 
us
 = 
	`FLASH_WaFLaOti
();

1253 if(
us
 =
FLASH_COMPLETE
)

1255 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

1257 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1260 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F446xx
)

1262 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

1266 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (ut8_t)(
OB_STDBY
 | (ut8_t)(
OB_STOP
 | ((ut8_t)
titmp
)));

1268 
	}
}

1281 
	$FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
)

1284 
	`as_m
(
	`IS_OB_BOOT
(
OB_BOOT
));

1287 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BFB2
);

1288 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOOT
;

1290 
	}
}

1302 
	$FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
)

1305 
	`as_m
(
	`IS_OB_BOR
(
OB_BOR
));

1308 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

1309 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

1311 
	}
}

1319 
FLASH_Stus
 
	$FLASH_OB_Launch
()

1321 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1324 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

1327 
us
 = 
	`FLASH_WaFLaOti
();

1329  
us
;

1330 
	}
}

1338 
ut8_t
 
	$FLASH_OB_GUr
()

1341  (
ut8_t
)(
FLASH
->
OPTCR
 >> 5);

1342 
	}
}

1349 
ut16_t
 
	$FLASH_OB_GWRP
()

1352  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1353 
	}
}

1363 
ut16_t
 
	$FLASH_OB_GWRP1
()

1366  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1367 
	}
}

1377 
ut16_t
 
	$FLASH_OB_GPCROP
()

1380  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1381 
	}
}

1391 
ut16_t
 
	$FLASH_OB_GPCROP1
()

1394  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1395 
	}
}

1404 
FgStus
 
	$FLASH_OB_GRDP
()

1406 
FgStus
 
adus
 = 
RESET
;

1408 i((*(
__IO
 
ut8_t
*)(
OPTCR_BYTE1_ADDRESS
!(ut8_t)
OB_RDP_Lev_0
))

1410 
adus
 = 
SET
;

1414 
adus
 = 
RESET
;

1416  
adus
;

1417 
	}
}

1428 
ut8_t
 
	$FLASH_OB_GBOR
()

1431  (
ut8_t
)(*(
__IO
 ut8_*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1432 
	}
}

1457 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1460 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1461 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1463 if(
NewS
 !
DISABLE
)

1466 
FLASH
->
CR
 |
FLASH_IT
;

1471 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1473 
	}
}

1489 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1491 
FgStus
 
bus
 = 
RESET
;

1493 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1495 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1497 
bus
 = 
SET
;

1501 
bus
 = 
RESET
;

1504  
bus
;

1505 
	}
}

1520 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1523 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1526 
FLASH
->
SR
 = 
FLASH_FLAG
;

1527 
	}
}

1535 
FLASH_Stus
 
	$FLASH_GStus
()

1537 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1539 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1541 
ashus
 = 
FLASH_BUSY
;

1545 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
!(
ut32_t
)0x00)

1547 
ashus
 = 
FLASH_ERROR_WRP
;

1551 if((
FLASH
->
SR
 & 
FLASH_FLAG_RDERR
!(
ut32_t
)0x00)

1553 
ashus
 = 
FLASH_ERROR_RD
;

1557 if((
FLASH
->
SR
 & (
ut32_t
)0xE0) != (uint32_t)0x00)

1559 
ashus
 = 
FLASH_ERROR_PROGRAM
;

1563 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
!(
ut32_t
)0x00)

1565 
ashus
 = 
FLASH_ERROR_OPERATION
;

1569 
ashus
 = 
FLASH_COMPLETE
;

1576  
ashus
;

1577 
	}
}

1585 
FLASH_Stus
 
	$FLASH_WaFLaOti
()

1587 
__IO
 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1590 
us
 = 
	`FLASH_GStus
();

1595 
us
 =
FLASH_BUSY
)

1597 
us
 = 
	`FLASH_GStus
();

1600  
us
;

1601 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_gpio.c

84 
	~"m32f4xx_gpio.h
"

85 
	~"m32f4xx_rcc.h
"

127 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

130 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

132 i(
GPIOx
 =
GPIOA
)

134 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

135 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
DISABLE
);

137 i(
GPIOx
 =
GPIOB
)

139 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

140 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
DISABLE
);

142 i(
GPIOx
 =
GPIOC
)

144 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

145 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
DISABLE
);

147 i(
GPIOx
 =
GPIOD
)

149 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

150 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
DISABLE
);

152 i(
GPIOx
 =
GPIOE
)

154 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

155 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
DISABLE
);

157 i(
GPIOx
 =
GPIOF
)

159 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
ENABLE
);

160 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
DISABLE
);

162 i(
GPIOx
 =
GPIOG
)

164 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
ENABLE
);

165 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
DISABLE
);

167 i(
GPIOx
 =
GPIOH
)

169 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
ENABLE
);

170 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
DISABLE
);

173 i(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
DISABLE
);

178 i(
GPIOx
 =
GPIOJ
)

180 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
ENABLE
);

181 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
DISABLE
);

185 i(
GPIOx
 =
GPIOK
)

187 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
ENABLE
);

188 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
DISABLE
);

191 
	}
}

202 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

204 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

207 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

208 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

209 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

210 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

214 
ppos
 = 0x00;inpos < 0x10;inpos++)

216 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

218 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

220 i(
cu
 =
pos
)

222 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

223 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

225 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

228 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

231 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

232 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

235 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

238 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
)) ;

239 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

243 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

244 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

247 
	}
}

254 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

257 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

258 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

260 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

261 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

262 
	}
}

277 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

279 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

282 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

285 
tmp
 |
GPIO_P
;

287 
GPIOx
->
LCKR
 = 
tmp
;

289 
GPIOx
->
LCKR
 = 
GPIO_P
;

291 
GPIOx
->
LCKR
 = 
tmp
;

293 
tmp
 = 
GPIOx
->
LCKR
;

295 
tmp
 = 
GPIOx
->
LCKR
;

296 
	}
}

323 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

325 
ut8_t
 
bus
 = 0x00;

328 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

331 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

333 
bus
 = (
ut8_t
)
B_SET
;

337 
bus
 = (
ut8_t
)
B_RESET
;

339  
bus
;

340 
	}
}

349 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

352 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
ut16_t
)
GPIOx
->
IDR
);

355 
	}
}

366 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

368 
ut8_t
 
bus
 = 0x00;

371 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

372 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

374 i(((
GPIOx
->
ODR
& 
GPIO_P
!(
ut32_t
)
B_RESET
)

376 
bus
 = (
ut8_t
)
B_SET
;

380 
bus
 = (
ut8_t
)
B_RESET
;

382  
bus
;

383 
	}
}

392 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

395 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397  ((
ut16_t
)
GPIOx
->
ODR
);

398 
	}
}

412 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

415 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

416 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

418 
GPIOx
->
BSRRL
 = 
GPIO_P
;

419 
	}
}

433 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

436 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

437 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

439 
GPIOx
->
BSRRH
 = 
GPIO_P
;

440 
	}
}

455 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

458 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

459 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

460 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

462 i(
BV
 !
B_RESET
)

464 
GPIOx
->
BSRRL
 = 
GPIO_P
;

468 
GPIOx
->
BSRRH
 = 
GPIO_P
 ;

470 
	}
}

480 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

483 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

485 
GPIOx
->
ODR
 = 
PtV
;

486 
	}
}

496 
	$GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

499 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

501 
GPIOx
->
ODR
 ^
GPIO_P
;

502 
	}
}

579 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

581 
ut32_t
 
mp
 = 0x00;

582 
ut32_t
 
mp_2
 = 0x00;

585 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

586 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

587 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

589 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4)) ;

590 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

591 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

592 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

593 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_hash.c

123 
	~"m32f4xx_hash.h
"

124 
	~"m32f4xx_rcc.h
"

171 
	$HASH_DeIn
()

174 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In
(
HASH_InTyDef
* 
HASH_InSu
)

194 
	`as_m
(
	`IS_HASH_ALGOSELECTION
(
HASH_InSu
->
HASH_AlgoSei
));

195 
	`as_m
(
	`IS_HASH_DATATYPE
(
HASH_InSu
->
HASH_DaTy
));

196 
	`as_m
(
	`IS_HASH_ALGOMODE
(
HASH_InSu
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InSu
->
HASH_AlgoSei
 | \

201 
HASH_InSu
->
HASH_DaTy
 | \

202 
HASH_InSu
->
HASH_AlgoMode
);

205 if(
HASH_InSu
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as_m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InSu
->
HASH_HMACKeyTy
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InSu
->
HASH_HMACKeyTy
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
)

228 
HASH_InSu
->
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

231 
HASH_InSu
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InSu
->
HASH_DaTy
 = 
HASH_DaTy_32b
;

237 
HASH_InSu
->
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

238 
	}
}

249 
	$HASH_Ret
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
)

294 
	`as_m
(
	`IS_HASH_VALIDBITSNUMBER
(
VidNumb
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VidNumb
;

299 
	}
}

306 
	$HASH_DaIn
(
ut32_t
 
Da
)

309 
HASH
->
DIN
 = 
Da
;

310 
	}
}

317 
ut8_t
 
	$HASH_GInFIFOWdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

335 
	$HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
)

338 
HASH_MesgeDige
->
Da
[0] = 
HASH
->
HR
[0];

339 
HASH_MesgeDige
->
Da
[1] = 
HASH
->
HR
[1];

340 
HASH_MesgeDige
->
Da
[2] = 
HASH
->
HR
[2];

341 
HASH_MesgeDige
->
Da
[3] = 
HASH
->
HR
[3];

342 
HASH_MesgeDige
->
Da
[4] = 
HASH
->
HR
[4];

343 
HASH_MesgeDige
->
Da
[5] = 
HASH_DIGEST
->
HR
[5];

344 
HASH_MesgeDige
->
Da
[6] = 
HASH_DIGEST
->
HR
[6];

345 
HASH_MesgeDige
->
Da
[7] = 
HASH_DIGEST
->
HR
[7];

346 
	}
}

353 
	$HASH_SDige
()

356 
HASH
->
STR
 |
HASH_STR_DCAL
;

357 
	}
}

396 
	$HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
)

398 
ut8_t
 
i
 = 0;

401 
HASH_CڋxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

402 
HASH_CڋxtSave
->
HASH_STR
 = 
HASH
->
STR
;

403 
HASH_CڋxtSave
->
HASH_CR
 = 
HASH
->
CR
;

404 
i
=0; i<=53;i++)

406 
HASH_CڋxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

408 
	}
}

418 
	$HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
)

420 
ut8_t
 
i
 = 0;

423 
HASH
->
IMR
 = 
HASH_CڋxtRee
->
HASH_IMR
;

424 
HASH
->
STR
 = 
HASH_CڋxtRee
->
HASH_STR
;

425 
HASH
->
CR
 = 
HASH_CڋxtRee
->
HASH_CR
;

428 
HASH
->
CR
 |
HASH_CR_INIT
;

431 
i
=0; i<=53;i++)

433 
HASH
->
CSR
[
i
] = 
HASH_CڋxtRee
->
HASH_CSR
[i];

435 
	}
}

465 
	$HASH_AutoSDige
(
FuniڮS
 
NewS
)

468 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

470 i(
NewS
 !
DISABLE
)

473 
HASH
->
CR
 &~
HASH_CR_MDMAT
;

478 
HASH
->
CR
 |
HASH_CR_MDMAT
;

480 
	}
}

489 
	$HASH_DMACmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

497 
HASH
->
CR
 |
HASH_CR_DMAE
;

502 
HASH
->
CR
 &~
HASH_CR_DMAE
;

504 
	}
}

581 
	$HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
)

584 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

585 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

587 i(
NewS
 !
DISABLE
)

590 
HASH
->
IMR
 |
HASH_IT
;

595 
HASH
->
IMR
 &(
ut32_t
)(~
HASH_IT
);

597 
	}
}

610 
FgStus
 
	$HASH_GFgStus
(
ut32_t
 
HASH_FLAG
)

612 
FgStus
 
bus
 = 
RESET
;

613 
ut32_t
 
meg
 = 0;

616 
	`as_m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

619 i((
HASH_FLAG
 & 
HASH_FLAG_DINNE
!(
ut32_t
)
RESET
 )

621 
meg
 = 
HASH
->
CR
;

625 
meg
 = 
HASH
->
SR
;

629 i((
meg
 & 
HASH_FLAG
!(
ut32_t
)
RESET
)

632 
bus
 = 
SET
;

637 
bus
 = 
RESET
;

641  
bus
;

642 
	}
}

651 
	$HASH_CˬFg
(
ut32_t
 
HASH_FLAG
)

654 
	`as_m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

657 
HASH
->
SR
 = ~(
ut32_t
)
HASH_FLAG
;

658 
	}
}

667 
ITStus
 
	$HASH_GITStus
(
ut32_t
 
HASH_IT
)

669 
ITStus
 
bus
 = 
RESET
;

670 
ut32_t
 
tmeg
 = 0;

673 
	`as_m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

677 
tmeg
 = 
HASH
->
SR
;

679 i(((
HASH
->
IMR
 & 
tmeg
& 
HASH_IT
!
RESET
)

682 
bus
 = 
SET
;

687 
bus
 = 
RESET
;

690  
bus
;

691 
	}
}

701 
	$HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
)

704 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

707 
HASH
->
SR
 = (
ut32_t
)(~
HASH_IT
);

708 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_hash_md5.c

47 
	~"m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16])

95 
HASH_InTyDef
 
MD5_HASH_InSuu
;

96 
HASH_MsgDige
 
MD5_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

107 
nbvidbsda
 = 8 * (
In
 % 4);

110 
	`HASH_DeIn
();

113 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

114 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

116 
	`HASH_In
(&
MD5_HASH_InSuu
);

119 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

122 
i
=0; i<
In
; i+=4)

124 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

125 
puddr
+=4;

129 
	`HASH_SDige
();

134 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

135 
cou
++;

136 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

138 i(
busyus
 !
RESET
)

140 
us
 = 
ERROR
;

145 
	`HASH_GDige
(&
MD5_MesgeDige
);

146 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

147 
ouuddr
+=4;

148 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

149 
ouuddr
+=4;

150 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

151 
ouuddr
+=4;

152 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

154  
us
;

155 
	}
}

168 
EStus
 
	$HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

169 
ut32_t
 
In
, 
ut8_t
 
Ouut
[16])

171 
HASH_InTyDef
 
MD5_HASH_InSuu
;

172 
HASH_MsgDige
 
MD5_MesgeDige
;

173 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

174 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

175 
ut32_t
 
i
 = 0;

176 
__IO
 
ut32_t
 
cou
 = 0;

177 
ut32_t
 
busyus
 = 0;

178 
EStus
 
us
 = 
SUCCESS
;

179 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

180 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

181 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

184 
nbvidbsda
 = 8 * (
In
 % 4);

187 
nbvidbskey
 = 8 * (
Keyn
 % 4);

190 
	`HASH_DeIn
();

193 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

194 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

196 if(
Keyn
 > 64)

199 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

204 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

206 
	`HASH_In
(&
MD5_HASH_InSuu
);

209 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

212 
i
=0; i<
Keyn
; i+=4)

214 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SDige
();

224 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

225 
cou
++;

226 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

228 i(
busyus
 !
RESET
)

230 
us
 = 
ERROR
;

235 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

238 
i
=0; i<
In
; i+=4)

240 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

241 
puddr
+=4;

245 
	`HASH_SDige
();

248 
cou
 =0;

251 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

252 
cou
++;

253 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

255 i(
busyus
 !
RESET
)

257 
us
 = 
ERROR
;

262 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

265 
keyaddr
 = (
ut32_t
)
Key
;

266 
i
=0; i<
Keyn
; i+=4)

268 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SDige
();

276 
cou
 =0;

279 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

280 
cou
++;

281 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

283 i(
busyus
 !
RESET
)

285 
us
 = 
ERROR
;

290 
	`HASH_GDige
(&
MD5_MesgeDige
);

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

292 
ouuddr
+=4;

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

301  
us
;

302 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_hash_sha1.c

47 
	~"m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20])

95 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

96 
HASH_MsgDige
 
SHA1_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

106 
nbvidbsda
 = 8 * (
In
 % 4);

109 
	`HASH_DeIn
();

112 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

113 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

115 
	`HASH_In
(&
SHA1_HASH_InSuu
);

118 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

121 
i
=0; i<
In
; i+=4)

123 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

124 
puddr
+=4;

128 
	`HASH_SDige
();

133 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

134 
cou
++;

135 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

137 i(
busyus
 !
RESET
)

139 
us
 = 
ERROR
;

144 
	`HASH_GDige
(&
SHA1_MesgeDige
);

145 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

146 
ouuddr
+=4;

147 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

148 
ouuddr
+=4;

149 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

150 
ouuddr
+=4;

151 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

152 
ouuddr
+=4;

153 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

155  
us
;

156 
	}
}

169 
EStus
 
	$HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

170 
ut32_t
 
In
, 
ut8_t
 
Ouut
[20])

172 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

173 
HASH_MsgDige
 
SHA1_MesgeDige
;

174 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

175 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

176 
ut32_t
 
i
 = 0;

177 
__IO
 
ut32_t
 
cou
 = 0;

178 
ut32_t
 
busyus
 = 0;

179 
EStus
 
us
 = 
SUCCESS
;

180 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

181 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

182 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

185 
nbvidbsda
 = 8 * (
In
 % 4);

188 
nbvidbskey
 = 8 * (
Keyn
 % 4);

191 
	`HASH_DeIn
();

194 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

195 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

197 if(
Keyn
 > 64)

200 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

205 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

207 
	`HASH_In
(&
SHA1_HASH_InSuu
);

210 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

213 
i
=0; i<
Keyn
; i+=4)

215 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SDige
();

225 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

226 
cou
++;

227 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

229 i(
busyus
 !
RESET
)

231 
us
 = 
ERROR
;

236 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

239 
i
=0; i<
In
; i+=4)

241 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

242 
puddr
+=4;

246 
	`HASH_SDige
();

250 
cou
 =0;

253 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

254 
cou
++;

255 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

257 i(
busyus
 !
RESET
)

259 
us
 = 
ERROR
;

264 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

267 
keyaddr
 = (
ut32_t
)
Key
;

268 
i
=0; i<
Keyn
; i+=4)

270 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SDige
();

278 
cou
 =0;

281 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

282 
cou
++;

283 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

285 i(
busyus
 !
RESET
)

287 
us
 = 
ERROR
;

292 
	`HASH_GDige
(&
SHA1_MesgeDige
);

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

300 
ouuddr
+=4;

301 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

305  
us
;

306 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_i2c.c

92 
	~"m32f4xx_i2c.h
"

93 
	~"m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0xFBF5

	)

108 
	#FLAG_MASK
 ((
ut32_t
)0x00FFFFFF

	)

109 
	#ITEN_MASK
 ((
ut32_t
)0x07000000

	)

137 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

140 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

149 i(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

158 i(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

182 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

183 
ut16_t
 
su
 = 0x04;

184 
ut32_t
 
pk1
 = 8000000;

185 
RCC_ClocksTyDef
 
rcc_ocks
;

187 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

189 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

190 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

191 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

192 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

193 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

197 
tmeg
 = 
I2Cx
->
CR2
;

199 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GClocksFq
(&
rcc_ocks
);

202 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

204 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

205 
tmeg
 |
eqnge
;

207 
I2Cx
->
CR2
 = 
tmeg
;

211 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

214 
tmeg
 = 0;

217 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

220 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

222 i(
su
 < 0x04)

225 
su
 = 0x04;

228 
tmeg
 |
su
;

230 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

237 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

240 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

245 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

247 
su
 |
I2C_DutyCye_16_9
;

251 i((
su
 & 
I2C_CCR_CCR
) == 0)

254 
su
 |(
ut16_t
)0x0001;

257 
tmeg
 |(
ut16_t
)(
su
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tmeg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tmeg
 = 
I2Cx
->
CR1
;

271 
tmeg
 &
CR1_CLEAR_MASK
;

275 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tmeg
;

281 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

282 
	}
}

289 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

293 
I2C_InSu
->
I2C_ClockSed
 = 5000;

295 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

299 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

301 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

303 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

316 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

318 i(
NewS
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

345 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

347 i(
NewS
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
)

373 
ut16_t
 
tmeg
 = 0;

376 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as_m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigFr
));

380 
tmeg
 = 
I2Cx
->
FLTR
;

383 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_DNF
);

386 
tmeg
 |(
ut16_t
)((ut16_t)
I2C_DigFr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tmeg
;

390 
	}
}

399 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

426 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

428 i(
NewS
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

454 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

457 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

460 
Addss
 |
I2C_OAR1_ADD0
;

465 
Addss
 &(
ut8_t
)~((ut8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addss
;

469 
	}
}

478 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

483 i(
NewS
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

503 
ut16_t
 
tmeg
 = 0;

506 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tmeg
 = 
I2Cx
->
OAR2
;

512 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ADD2
);

515 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tmeg
;

519 
	}
}

528 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

531 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

533 i(
NewS
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

581 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

583 i(
NewS
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

631 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

633 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

643 
	}
}

666 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

669 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

673 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

683 
	}
}

694 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

697 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

699 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

721 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

723 i(
NewS
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

759 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
Da
;

762 
	}
}

769 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

772 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
ut8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

803 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

834 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

836 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

846 
	}
}

855 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

858 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

860 i(
NewS
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

880 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

913 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

915 i(
NewS
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

937 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

939 i(
NewS
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1074 
__IO
 
ut32_t
 
tmp
 = 0;

1077 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1080 
tmp
 = (
ut32_t

I2Cx
;

1081 
tmp
 +
I2C_Regi
;

1084  (*(
__IO
 
ut16_t
 *
tmp
);

1085 
	}
}

1099 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1104 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i(
NewS
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

1116 
	}
}

1158 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1160 
ut32_t
 
ϡevt
 = 0;

1161 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1162 
EStus
 
us
 = 
ERROR
;

1165 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
ag1
 = 
I2Cx
->
SR1
;

1170 
ag2
 = 
I2Cx
->
SR2
;

1171 
ag2
 = flag2 << 16;

1174 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1177 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
us
 = 
SUCCESS
;

1185 
us
 = 
ERROR
;

1188  
us
;

1189 
	}
}

1206 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1208 
ut32_t
 
ϡevt
 = 0;

1209 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1212 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
ag1
 = 
I2Cx
->
SR1
;

1216 
ag2
 = 
I2Cx
->
SR2
;

1217 
ag2
 = flag2 << 16;

1220 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1223  
ϡevt
;

1224 
	}
}

1261 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1263 
FgStus
 
bus
 = 
RESET
;

1264 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1267 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba
 = (
ut32_t
)
I2Cx
;

1274 
i2eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2eg
 != 0)

1282 
i2cxba
 += 0x14;

1287 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1289 
i2cxba
 += 0x18;

1292 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1295 
bus
 = 
SET
;

1300 
bus
 = 
RESET
;

1304  
bus
;

1305 
	}
}

1338 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1340 
ut32_t
 
agpos
 = 0;

1342 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
agpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1348 
	}
}

1372 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1374 
ITStus
 
bus
 = 
RESET
;

1375 
ut32_t
 
abˡus
 = 0;

1378 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_MASK
>> 16& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1391 
bus
 = 
SET
;

1396 
bus
 = 
RESET
;

1399  
bus
;

1400 
	}
}

1432 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1434 
ut32_t
 
agpos
 = 0;

1436 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
agpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1444 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_iwdg.c

85 
	~"m32f4xx_iwdg.h
"

100 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

101 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

132 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

135 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

136 
IWDG
->
KR
 = 
IWDG_WreAcss
;

137 
	}
}

152 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

155 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

156 
IWDG
->
PR
 = 
IWDG_Psr
;

157 
	}
}

165 
	$IWDG_SRd
(
ut16_t
 
Rd
)

168 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

169 
IWDG
->
RLR
 = 
Rd
;

170 
	}
}

178 
	$IWDG_RdCou
()

180 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

181 
	}
}

204 
	$IWDG_Eb
()

206 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

207 
	}
}

233 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

235 
FgStus
 
bus
 = 
RESET
;

237 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

238 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

240 
bus
 = 
SET
;

244 
bus
 = 
RESET
;

247  
bus
;

248 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_pwr.c

38 
	~"m32f4xx_pwr.h
"

39 
	~"m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BNumb
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

63 
	#PVDE_BNumb
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

67 
	#FPDS_BNumb
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
FPDS_BNumb
 * 4))

	)

71 
	#PMODE_BNumb
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PMODE_BNumb
 * 4))

	)

75 
	#ODEN_BNumb
 0x10

	)

76 
	#CR_ODEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODEN_BNumb
 * 4))

	)

79 
	#ODSWEN_BNumb
 0x11

	)

80 
	#CR_ODSWEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODSWEN_BNumb
 * 4))

	)

82 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

84 
	#MRUDS_BNumb
 0x0B

	)

85 
	#CR_MRUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
MRUDS_BNumb
 * 4))

	)

88 
	#LPUDS_BNumb
 0x0A

	)

89 
	#CR_LPUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
LPUDS_BNumb
 * 4))

	)

92 #i
defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

94 
	#MRLVDS_BNumb
 0x0B

	)

95 
	#CR_MRLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
MRLVDS_BNumb
 * 4))

	)

98 
	#LPLVDS_BNumb
 0x0A

	)

99 
	#CR_LPLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
LPLVDS_BNumb
 * 4))

	)

103 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

105 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

106 
	#EWUP_BNumb
 0x08

	)

107 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

110 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

112 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

113 
	#EWUP1_BNumb
 0x08

	)

114 
	#CSR_EWUP1_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP1_BNumb
 * 4))

	)

115 
	#EWUP2_BNumb
 0x07

	)

116 
	#CSR_EWUP2_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP2_BNumb
 * 4))

	)

117 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

118 
	#EWUP3_BNumb
 0x06

	)

119 
	#CSR_EWUP3_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP2_BNumb
 * 4))

	)

124 
	#BRE_BNumb
 0x09

	)

125 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
BRE_BNumb
 * 4))

	)

130 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFF3FC)

	)

131 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

132 
	#CR_VOS_MASK
 ((
ut32_t
)0xFFFF3FFF)

	)

168 
	$PWR_DeIn
()

170 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

171 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

172 
	}
}

183 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

186 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

188 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

189 
	}
}

231 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

233 
ut32_t
 
tmeg
 = 0;

236 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

238 
tmeg
 = 
PWR
->
CR
;

241 
tmeg
 &
CR_PLS_MASK
;

244 
tmeg
 |
PWR_PVDLev
;

247 
PWR
->
CR
 = 
tmeg
;

248 
	}
}

256 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

259 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

261 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

262 
	}
}

284 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

291 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

296 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

297 
	}
}

300 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

312 
	$PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpPx
, 
FuniڮS
 
NewS
)

315 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

316 
	`as_m
(
	`IS_PWR_WAKEUP_PIN
(
NewS
));

317 if(
PWR_WakeUpPx
 =
PWR_WakeUp_P1
)

319 *(
__IO
 
ut32_t
 *
CSR_EWUP1_BB
 = (ut32_t)
NewS
;

321 #i
	`defed
(
STM32F410xx
)|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

322 if(
PWR_WakeUpPx
 =
PWR_WakeUp_P3
)

324 *(
__IO
 
ut32_t
 *
CSR_EWUP3_BB
 = (ut32_t)
NewS
;

329 *(
__IO
 
ut32_t
 *
CSR_EWUP2_BB
 = (ut32_t)
NewS
;

331 
	}
}

423 
	$PWR_BackupRegutCmd
(
FuniڮS
 
NewS
)

426 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

428 *(
__IO
 
ut32_t
 *
CSR_BRE_BB
 = (ut32_t)
NewS
;

429 
	}
}

445 
	$PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
)

447 
ut32_t
 
tmeg
 = 0;

450 
	`as_m
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Regut_Vޏge
));

452 
tmeg
 = 
PWR
->
CR
;

455 
tmeg
 &
CR_VOS_MASK
;

458 
tmeg
 |
PWR_Regut_Vޏge
;

461 
PWR
->
CR
 = 
tmeg
;

462 
	}
}

480 
	$PWR_OvDriveCmd
(
FuniڮS
 
NewS
)

483 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

486 *(
__IO
 
ut32_t
 *
CR_ODEN_BB
 = (ut32_t)
NewS
;

487 
	}
}

498 
	$PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
)

501 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

504 *(
__IO
 
ut32_t
 *
CR_ODSWEN_BB
 = (ut32_t)
NewS
;

505 
	}
}

525 
	$PWR_UndDriveCmd
(
FuniڮS
 
NewS
)

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
PWR
->
CR
 |(
ut32_t
)
PWR_CR_UDEN
;

538 
PWR
->
CR
 &(
ut32_t
)(~
PWR_CR_UDEN
);

540 
	}
}

542 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

552 
	$PWR_MaRegutUndDriveCmd
(
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

559 *(
__IO
 
ut32_t
 *
CR_MRUDS_BB
 = (ut32_t)
ENABLE
;

563 *(
__IO
 
ut32_t
 *
CR_MRUDS_BB
 = (ut32_t)
DISABLE
;

565 
	}
}

576 
	$PWR_LowRegutUndDriveCmd
(
FuniڮS
 
NewS
)

579 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

581 i(
NewS
 !
DISABLE
)

583 *(
__IO
 
ut32_t
 *
CR_LPUDS_BB
 = (ut32_t)
ENABLE
;

587 *(
__IO
 
ut32_t
 *
CR_LPUDS_BB
 = (ut32_t)
DISABLE
;

589 
	}
}

592 #i
defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

602 
	$PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 !
DISABLE
)

609 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
ENABLE
;

613 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
DISABLE
;

615 
	}
}

626 
	$PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

629 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

631 i(
NewS
 !
DISABLE
)

633 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
ENABLE
;

637 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
DISABLE
;

639 
	}
}

669 
	$PWR_FshPowDownCmd
(
FuniڮS
 
NewS
)

672 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

674 *(
__IO
 
ut32_t
 *
CR_FPDS_BB
 = (ut32_t)
NewS
;

675 
	}
}

815 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

817 
ut32_t
 
tmeg
 = 0;

820 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

821 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

824 
tmeg
 = 
PWR
->
CR
;

826 
tmeg
 &
CR_DS_MASK
;

829 
tmeg
 |
PWR_Regut
;

832 
PWR
->
CR
 = 
tmeg
;

835 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

838 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

841 
	`__WFI
();

846 
	`__WFE
();

849 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

850 
	}
}

879 
	$PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

881 
ut32_t
 
tmeg
 = 0;

884 
	`as_m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
PWR_Regut
));

885 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

888 
tmeg
 = 
PWR
->
CR
;

890 
tmeg
 &
CR_DS_MASK
;

893 
tmeg
 |
PWR_Regut
;

896 
PWR
->
CR
 = 
tmeg
;

899 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

902 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

905 
	`__WFI
();

910 
	`__WFE
();

913 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

914 
	}
}

928 
	$PWR_ESTANDBYMode
()

931 
PWR
->
CR
 |
PWR_CR_PDDS
;

934 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

937 #i
	`defed
 ( 
__CC_ARM
 )

938 
	`__f_es
();

941 
	`__WFI
();

942 
	}
}

988 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

990 
FgStus
 
bus
 = 
RESET
;

993 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

995 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

997 
bus
 = 
SET
;

1001 
bus
 = 
RESET
;

1004  
bus
;

1005 
	}
}

1016 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

1019 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

1021 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1022 i(
PWR_FLAG
 !
PWR_FLAG_UDRDY
)

1024 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1028 
PWR
->
CSR
 |
PWR_FLAG_UDRDY
;

1031 ()
PWR_FLAG
;

1034 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F410xx
|| defed (
STM32F411xE
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

1035 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1037 ()
PWR_FLAG
;

1039 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_rcc.c

59 
	~"m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BNumb
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

80 
	#CSSON_BNumb
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

83 
	#PLLON_BNumb
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

86 
	#PLLI2SON_BNumb
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLI2SON_BNumb
 * 4))

	)

90 
	#PLLSAION_BNumb
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLSAION_BNumb
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BNumb
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
I2SSRC_BNumb
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BNumb
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

105 
	#BDRST_BNumb
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BNumb
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BNumb
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32+ (
TIMPRE_BNumb
 * 4))

	)

121 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

122 #i
defed
(
STM32F410xx
)

124 
	#RCC_MCO1EN_BIT_NUMBER
 0x8

	)

125 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32+ (
RCC_MCO1EN_BIT_NUMBER
 * 4))

	)

128 
	#RCC_MCO2EN_BIT_NUMBER
 0x9

	)

129 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32+ (
RCC_MCO2EN_BIT_NUMBER
 * 4))

	)

133 
	#CFGR_MCO2_RESET_MASK
 ((
ut32_t
)0x07FFFFFF)

	)

134 
	#CFGR_MCO1_RESET_MASK
 ((
ut32_t
)0xF89FFFFF)

	)

137 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

140 
	#CR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023802)

	)

143 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

146 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

149 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

153 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

225 
	$RCC_DeIn
()

228 
RCC
->
CR
 |(
ut32_t
)0x00000001;

231 
RCC
->
CFGR
 = 0x00000000;

234 
RCC
->
CR
 &(
ut32_t
)0xEAF6FFFF;

237 
RCC
->
PLLCFGR
 = 0x24003010;

239 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
|| defed(
STM32F446xx
|| defed(
STM32F413_423xx
|| defed(
STM32F469_479xx
)

241 
RCC
->
PLLI2SCFGR
 = 0x20003000;

244 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

246 
RCC
->
PLLSAICFGR
 = 0x24003000;

250 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

253 
RCC
->
CIR
 = 0x00000000;

256 
RCC
->
DCKCFGR
 = 0x00000000;

258 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

260 
RCC
->
DCKCFGR2
 = 0x00000000;

262 
	}
}

284 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

287 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

290 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

293 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

294 
	}
}

308 
EStus
 
	$RCC_WaFHSESUp
()

310 
__IO
 
ut32_t
 
tupcou
 = 0;

311 
EStus
 
us
 = 
ERROR
;

312 
FgStus
 
hus
 = 
RESET
;

316 
hus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

317 
tupcou
++;

318 } (
tupcou
 !
HSE_STARTUP_TIMEOUT
&& (
hus
 =
RESET
));

320 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

322 
us
 = 
SUCCESS
;

326 
us
 = 
ERROR
;

328  (
us
);

329 
	}
}

339 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

341 
ut32_t
 
tmeg
 = 0;

343 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

345 
tmeg
 = 
RCC
->
CR
;

348 
tmeg
 &~
RCC_CR_HSITRIM
;

351 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

354 
RCC
->
CR
 = 
tmeg
;

355 
	}
}

375 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

378 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

380 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

381 
	}
}

400 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

403 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

407 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

410 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

413 
RCC_LSE
)

415 
RCC_LSE_ON
:

417 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

419 
RCC_LSE_Byss
:

421 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

426 
	}
}

440 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

443 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

445 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

446 
	}
}

448 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

488 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
, ut32_
PLLR
)

491 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

492 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

493 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

494 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

495 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

496 
	`as_m
(
	`IS_RCC_PLLR_VALUE
(
PLLR
));

498 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

499 (
PLLQ
 << 24| (
PLLR
 << 28);

500 
	}
}

503 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

539 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
)

542 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

543 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

544 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

545 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

546 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

548 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

549 (
PLLQ
 << 24);

550 
	}
}

563 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

566 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

567 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

568 
	}
}

570 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
)

593 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
)

596 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

597 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

599 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28);

600 
	}
}

603 #i
defed
(
STM32F411xE
)

631 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
)

634 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

635 
	`as_m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

636 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

638 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28| 
PLLI2SM
;

639 
	}
}

642 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

667 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
)

670 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

671 
	`as_m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

672 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

674 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SQ
 << 24| (
PLLI2SR
 << 28);

675 
	}
}

678 #i
defed
(
STM32F412xG
 ) || defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

713 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SM
, ut32_
PLLI2SN
, ut32_
PLLI2SP
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
)

716 
	`as_m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

717 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

718 
	`as_m
(
	`IS_RCC_PLLI2SP_VALUE
(
PLLI2SP
));

719 
	`as_m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

720 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

722 
RCC
->
PLLI2SCFGR
 = 
PLLI2SM
 | (
PLLI2SN
 << 6| (((
PLLI2SP
 >> 1-1<< 16| (
PLLI2SQ
 << 24| (
PLLI2SR
 << 28);

723 
	}
}

732 
	$RCC_PLLI2SCmd
(
FuniڮS
 
NewS
)

735 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

736 *(
__IO
 
ut32_t
 *
CR_PLLI2SON_BB
 = (ut32_t)
NewS
;

737 
	}
}

739 #i
defed
(
STM32F469_479xx
)

765 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
)

768 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

769 
	`as_m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

770 
	`as_m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

771 
	`as_m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

773 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6| (((
PLLSAIP
 >> 1-1<< 16| (
PLLSAIQ
 << 24| (
PLLSAIR
 << 28);

774 
	}
}

777 #i
defed
(
STM32F446xx
)

806 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIM
, ut32_
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
)

809 
	`as_m
(
	`IS_RCC_PLLSAIM_VALUE
(
PLLSAIM
));

810 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

811 
	`as_m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

812 
	`as_m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

814 
RCC
->
PLLSAICFGR
 = 
PLLSAIM
 | (
PLLSAIN
 << 6| (((
PLLSAIP
 >> 1-1<< 16| (
PLLSAIQ
 << 24);

815 
	}
}

818 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

841 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
)

844 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

845 
	`as_m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

846 
	`as_m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

848 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6| (
PLLSAIQ
 << 24| (
PLLSAIR
 << 28);

849 
	}
}

861 
	$RCC_PLLSAICmd
(
FuniڮS
 
NewS
)

864 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

865 *(
__IO
 
ut32_t
 *
CR_PLLSAION_BB
 = (ut32_t)
NewS
;

866 
	}
}

879 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

882 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

883 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

884 
	}
}

904 
	$RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
)

906 
ut32_t
 
tmeg
 = 0;

909 
	`as_m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour
));

910 
	`as_m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

912 
tmeg
 = 
RCC
->
CFGR
;

915 
tmeg
 &
CFGR_MCO1_RESET_MASK
;

918 
tmeg
 |
RCC_MCO1Sour
 | 
RCC_MCO1Div
;

921 
RCC
->
CFGR
 = 
tmeg
;

923 #i
	`defed
(
STM32F410xx
)

924 
	`RCC_MCO1Cmd
(
ENABLE
);

926 
	}
}

949 
	$RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
)

951 
ut32_t
 
tmeg
 = 0;

954 
	`as_m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour
));

955 
	`as_m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

957 
tmeg
 = 
RCC
->
CFGR
;

960 
tmeg
 &
CFGR_MCO2_RESET_MASK
;

963 
tmeg
 |
RCC_MCO2Sour
 | 
RCC_MCO2Div
;

966 
RCC
->
CFGR
 = 
tmeg
;

968 #i
	`defed
(
STM32F410xx
)

969 
	`RCC_MCO2Cmd
(
ENABLE
);

971 
	}
}

1149 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

1151 
ut32_t
 
tmeg
 = 0;

1154 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

1156 
tmeg
 = 
RCC
->
CFGR
;

1159 
tmeg
 &~
RCC_CFGR_SW
;

1162 
tmeg
 |
RCC_SYSCLKSour
;

1165 
RCC
->
CFGR
 = 
tmeg
;

1166 
	}
}

1178 
ut8_t
 
	$RCC_GSYSCLKSour
()

1180  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

1181 
	}
}

1203 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

1205 
ut32_t
 
tmeg
 = 0;

1208 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

1210 
tmeg
 = 
RCC
->
CFGR
;

1213 
tmeg
 &~
RCC_CFGR_HPRE
;

1216 
tmeg
 |
RCC_SYSCLK
;

1219 
RCC
->
CFGR
 = 
tmeg
;

1220 
	}
}

1234 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

1236 
ut32_t
 
tmeg
 = 0;

1239 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1241 
tmeg
 = 
RCC
->
CFGR
;

1244 
tmeg
 &~
RCC_CFGR_PPRE1
;

1247 
tmeg
 |
RCC_HCLK
;

1250 
RCC
->
CFGR
 = 
tmeg
;

1251 
	}
}

1265 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

1267 
ut32_t
 
tmeg
 = 0;

1270 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1272 
tmeg
 = 
RCC
->
CFGR
;

1275 
tmeg
 &~
RCC_CFGR_PPRE2
;

1278 
tmeg
 |
RCC_HCLK
 << 3;

1281 
RCC
->
CFGR
 = 
tmeg
;

1282 
	}
}

1317 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

1319 
ut32_t
 
tmp
 = 0, 
esc
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

1320 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

1321 
ut32_t
 

 = 2;

1325 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1327 
tmp
)

1330 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1333 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

1340 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1341 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1343 i(
lsour
 != 0)

1346 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1351 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1354 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1355 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

1358 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

1363 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1364 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1366 i(
lsour
 != 0)

1369 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1374 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1377 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

1378 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

1383 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1389 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1390 
tmp
 =mp >> 4;

1391 
esc
 = 
APBAHBPscTab
[
tmp
];

1393 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1396 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1397 
tmp
 =mp >> 10;

1398 
esc
 = 
APBAHBPscTab
[
tmp
];

1400 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1403 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1404 
tmp
 =mp >> 13;

1405 
esc
 = 
APBAHBPscTab
[
tmp
];

1407 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1408 
	}
}

1470 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

1472 
ut32_t
 
tmeg
 = 0;

1475 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

1477 i((
RCC_RTCCLKSour
 & 0x00000300) == 0x00000300)

1479 
tmeg
 = 
RCC
->
CFGR
;

1482 
tmeg
 &~
RCC_CFGR_RTCPRE
;

1485 
tmeg
 |(
RCC_RTCCLKSour
 & 0xFFFFCFF);

1488 
RCC
->
CFGR
 = 
tmeg
;

1492 
RCC
->
BDCR
 |(
RCC_RTCCLKSour
 & 0x00000FFF);

1493 
	}
}

1502 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1505 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1507 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1508 
	}
}

1519 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1523 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1524 
	}
}

1526 #i
defed
 (
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

1545 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SAPBx
, ut32_
RCC_I2SCLKSour
)

1548 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1549 
	`as_m
(
	`IS_RCC_I2S_APBx
(
RCC_I2SAPBx
));

1551 if(
RCC_I2SAPBx
 =
RCC_I2SBus_APB1
)

1554 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S1SRC
;

1556 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour
;

1561 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S2SRC
;

1563 
RCC
->
DCKCFGR
 |(
RCC_I2SCLKSour
 << 2);

1565 
	}
}

1566 #i
defed
(
STM32F446xx
)

1584 
	$RCC_SAICLKCfig
(
ut32_t
 
RCC_SAIIn
, ut32_
RCC_SAICLKSour
)

1587 
	`as_m
(
	`IS_RCC_SAICLK_SOURCE
(
RCC_SAICLKSour
));

1588 
	`as_m
(
	`IS_RCC_SAI_INSTANCE
(
RCC_SAIIn
));

1590 if(
RCC_SAIIn
 =
RCC_SAIIn_SAI1
)

1593 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI1SRC
;

1595 
RCC
->
DCKCFGR
 |
RCC_SAICLKSour
;

1600 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI2SRC
;

1602 
RCC
->
DCKCFGR
 |(
RCC_SAICLKSour
 << 2);

1604 
	}
}

1607 #i
defed
(
STM32F413_423xx
)

1620 
	$RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
)

1622 
ut32_t
 
tmeg
 = 0;

1625 
	`as_m
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour
));

1627 
tmeg
 = 
RCC
->
DCKCFGR
;

1630 
tmeg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1633 
tmeg
 |
RCC_SAIBlockACLKSour
;

1636 
RCC
->
DCKCFGR
 = 
tmeg
;

1637 
	}
}

1651 
	$RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
)

1653 
ut32_t
 
tmeg
 = 0;

1656 
	`as_m
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour
));

1658 
tmeg
 = 
RCC
->
DCKCFGR
;

1661 
tmeg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1664 
tmeg
 |
RCC_SAIBlockBCLKSour
;

1667 
RCC
->
DCKCFGR
 = 
tmeg
;

1668 
	}
}

1672 #i
defed
(
STM32F410xx
)

1684 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1687 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1690 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2SSRC
;

1692 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour
;

1693 
	}
}

1696 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

1707 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1710 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1712 *(
__IO
 
ut32_t
 *
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour
;

1713 
	}
}

1716 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

1734 
	$RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
)

1736 
ut32_t
 
tmeg
 = 0;

1739 
	`as_m
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour
));

1741 
tmeg
 = 
RCC
->
DCKCFGR
;

1744 
tmeg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1747 
tmeg
 |
RCC_SAIBlockACLKSour
;

1750 
RCC
->
DCKCFGR
 = 
tmeg
;

1751 
	}
}

1770 
	$RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
)

1772 
ut32_t
 
tmeg
 = 0;

1775 
	`as_m
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour
));

1777 
tmeg
 = 
RCC
->
DCKCFGR
;

1780 
tmeg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1783 
tmeg
 |
RCC_SAIBlockBCLKSour
;

1786 
RCC
->
DCKCFGR
 = 
tmeg
;

1787 
	}
}

1803 
	$RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
)

1805 
ut32_t
 
tmeg
 = 0;

1808 
	`as_m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1810 
tmeg
 = 
RCC
->
DCKCFGR
;

1813 
tmeg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1816 
tmeg
 |(
RCC_PLLI2SDivQ
 - 1);

1819 
RCC
->
DCKCFGR
 = 
tmeg
;

1820 
	}
}

1835 
	$RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
)

1837 
ut32_t
 
tmeg
 = 0;

1840 
	`as_m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1842 
tmeg
 = 
RCC
->
DCKCFGR
;

1845 
tmeg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1848 
tmeg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1851 
RCC
->
DCKCFGR
 = 
tmeg
;

1852 
	}
}

1854 #i
defed
(
STM32F413_423xx
)

1865 
	$RCC_SAIPLLI2SRClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivR
)

1867 
ut32_t
 
tmeg
 = 0;

1870 
	`as_m
(
	`IS_RCC_PLLI2S_DIVR_VALUE
(
RCC_PLLI2SDivR
));

1872 
tmeg
 = 
RCC
->
DCKCFGR
;

1875 
tmeg
 &~(
RCC_DCKCFGR_PLLI2SDIVR
);

1878 
tmeg
 |(
RCC_PLLI2SDivR
-1);

1881 
RCC
->
DCKCFGR
 = 
tmeg
;

1882 
	}
}

1897 
	$RCC_SAIPLLRClkDivCfig
(
ut32_t
 
RCC_PLLDivR
)

1899 
ut32_t
 
tmeg
 = 0;

1902 
	`as_m
(
	`IS_RCC_PLL_DIVR_VALUE
(
RCC_PLLDivR
));

1904 
tmeg
 = 
RCC
->
DCKCFGR
;

1907 
tmeg
 &~(
RCC_DCKCFGR_PLLDIVR
);

1910 
tmeg
 |((
RCC_PLLDivR
 - 1 ) << 8);

1913 
RCC
->
DCKCFGR
 = 
tmeg
;

1914 
	}
}

1934 
	$RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
)

1936 
ut32_t
 
tmeg
 = 0;

1939 
	`as_m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1941 
tmeg
 = 
RCC
->
DCKCFGR
;

1944 
tmeg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1947 
tmeg
 |
RCC_PLLSAIDivR
;

1950 
RCC
->
DCKCFGR
 = 
tmeg
;

1951 
	}
}

1953 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

1964 
	$RCC_DFSDM1CLKCfig
(
ut32_t
 
RCC_DFSDMCLKSour
)

1966 
ut32_t
 
tmeg
 = 0;

1969 
	`as_m
(
	`IS_RCC_DFSDM1CLK_SOURCE
(
RCC_DFSDMCLKSour
));

1971 
tmeg
 = 
RCC
->
DCKCFGR
;

1974 
tmeg
 &~
RCC_DCKCFGR_CKDFSDM1SEL
;

1977 
tmeg
 |(
RCC_DFSDMCLKSour
 << 31) ;

1980 
RCC
->
DCKCFGR
 = 
tmeg
;

1981 
	}
}

1993 
	$RCC_DFSDM1ACLKCfig
(
ut32_t
 
RCC_DFSDM1ACLKSour
)

1995 
ut32_t
 
tmeg
 = 0;

1998 
	`as_m
(
	`IS_RCC_DFSDMACLK_SOURCE
(
RCC_DFSDM1ACLKSour
));

2000 
tmeg
 = 
RCC
->
DCKCFGR
;

2003 
tmeg
 &~
RCC_DCKCFGR_CKDFSDM1ASEL
;

2006 
tmeg
 |
RCC_DFSDM1ACLKSour
;

2009 
RCC
->
DCKCFGR
 = 
tmeg
;

2010 
	}
}

2012 #i
defed
(
STM32F413_423xx
)

2023 
	$RCC_DFSDM2ACLKCfig
(
ut32_t
 
RCC_DFSDMACLKSour
)

2025 
ut32_t
 
tmeg
 = 0;

2028 
	`as_m
(
	`IS_RCC_DFSDMCLK_SOURCE
(
RCC_DFSDMACLKSour
));

2030 
tmeg
 = 
RCC
->
DCKCFGR
;

2033 
tmeg
 &~
RCC_DCKCFGR_CKDFSDM1ASEL
;

2036 
tmeg
 |
RCC_DFSDMACLKSour
;

2039 
RCC
->
DCKCFGR
 = 
tmeg
;

2040 
	}
}

2062 
	$RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
)

2065 
	`as_m
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPsr
));

2067 *(
__IO
 
ut32_t
 *
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPsr
;

2068 
	}
}

2104 
	$RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

2107 
	`as_m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Ph
));

2109 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2110 i(
NewS
 !
DISABLE
)

2112 
RCC
->
AHB1ENR
 |
RCC_AHB1Ph
;

2116 
RCC
->
AHB1ENR
 &~
RCC_AHB1Ph
;

2118 
	}
}

2136 
	$RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

2139 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

2140 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2142 i(
NewS
 !
DISABLE
)

2144 
RCC
->
AHB2ENR
 |
RCC_AHB2Ph
;

2148 
RCC
->
AHB2ENR
 &~
RCC_AHB2Ph
;

2150 
	}
}

2152 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2166 
	$RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

2169 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

2170 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2172 i(
NewS
 !
DISABLE
)

2174 
RCC
->
AHB3ENR
 |
RCC_AHB3Ph
;

2178 
RCC
->
AHB3ENR
 &~
RCC_AHB3Ph
;

2180 
	}
}

2223 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2226 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2227 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2229 i(
NewS
 !
DISABLE
)

2231 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

2235 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

2237 
	}
}

2275 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2278 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

2279 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2281 i(
NewS
 !
DISABLE
)

2283 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

2287 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

2289 
	}
}

2317 
	$RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

2320 
	`as_m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Ph
));

2321 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2323 i(
NewS
 !
DISABLE
)

2325 
RCC
->
AHB1RSTR
 |
RCC_AHB1Ph
;

2329 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Ph
;

2331 
	}
}

2346 
	$RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

2349 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

2350 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2352 i(
NewS
 !
DISABLE
)

2354 
RCC
->
AHB2RSTR
 |
RCC_AHB2Ph
;

2358 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Ph
;

2360 
	}
}

2362 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2373 
	$RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

2376 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

2377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2379 i(
NewS
 !
DISABLE
)

2381 
RCC
->
AHB3RSTR
 |
RCC_AHB3Ph
;

2385 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Ph
;

2387 
	}
}

2427 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2430 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2431 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2432 i(
NewS
 !
DISABLE
)

2434 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

2438 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

2440 
	}
}

2474 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2477 
	`as_m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Ph
));

2478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2479 i(
NewS
 !
DISABLE
)

2481 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

2485 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

2487 
	}
}

2523 
	$RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

2526 
	`as_m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Ph
));

2527 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2528 i(
NewS
 !
DISABLE
)

2530 
RCC
->
AHB1LPENR
 |
RCC_AHB1Ph
;

2534 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Ph
;

2536 
	}
}

2555 
	$RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

2558 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

2559 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2560 i(
NewS
 !
DISABLE
)

2562 
RCC
->
AHB2LPENR
 |
RCC_AHB2Ph
;

2566 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Ph
;

2568 
	}
}

2570 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2585 
	$RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

2588 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

2589 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2590 i(
NewS
 !
DISABLE
)

2592 
RCC
->
AHB3LPENR
 |
RCC_AHB3Ph
;

2596 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Ph
;

2598 
	}
}

2642 
	$RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2645 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2646 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2647 i(
NewS
 !
DISABLE
)

2649 
RCC
->
APB1LPENR
 |
RCC_APB1Ph
;

2653 
RCC
->
APB1LPENR
 &~
RCC_APB1Ph
;

2655 
	}
}

2694 
	$RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2697 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

2698 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2699 i(
NewS
 !
DISABLE
)

2701 
RCC
->
APB2LPENR
 |
RCC_APB2Ph
;

2705 
RCC
->
APB2LPENR
 &~
RCC_APB2Ph
;

2707 
	}
}

2718 
	$RCC_LSEModeCfig
(
ut8_t
 
RCC_Mode
)

2721 
	`as_m
(
	`IS_RCC_LSE_MODE
(
RCC_Mode
));

2723 if(
RCC_Mode
 =
RCC_LSE_HIGHDRIVE_MODE
)

2725 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2729 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2731 
	}
}

2733 #i
defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

2745 
	$RCC_LPTIM1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
)

2748 
	`as_m
(
	`IS_RCC_LPTIM1_CLOCKSOURCE
(
RCC_ClockSour
));

2751 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_LPTIM1SEL
;

2753 
RCC
->
DCKCFGR2
 |
RCC_ClockSour
;

2754 
	}
}

2757 #i
defed
(
STM32F469_479xx
)

2767 
	$RCC_DSIClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2770 
	`as_m
(
	`IS_RCC_DSI_CLOCKSOURCE
(
RCC_ClockSour
));

2772 if(
RCC_ClockSour
 =
RCC_DSICLKSour_PLLR
)

2774 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2778 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2780 
	}
}

2783 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2794 
	$RCC_48MHzClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2797 
	`as_m
(
	`IS_RCC_48MHZ_CLOCKSOURCE
(
RCC_ClockSour
));

2798 #i
	`defed
(
STM32F469_479xx
)

2799 if(
RCC_ClockSour
 =
RCC_48MHZCLKSour_PLLSAI
)

2801 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2805 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2807 #i 
	`defed
(
STM32F446xx
)

2808 if(
RCC_ClockSour
 =
RCC_48MHZCLKSour_PLLSAI
)

2810 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2814 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2816 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

2817 if(
RCC_ClockSour
 =
RCC_CK48CLKSOURCE_PLLI2SQ
)

2819 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2823 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2827 
	}
}

2838 
	$RCC_SDIOClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2841 
	`as_m
(
	`IS_RCC_SDIO_CLOCKSOURCE
(
RCC_ClockSour
));

2842 #i
	`defed
(
STM32F469_479xx
)

2843 if(
RCC_ClockSour
 =
RCC_SDIOCLKSour_SYSCLK
)

2845 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2849 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2851 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

2852 if(
RCC_ClockSour
 =
RCC_SDIOCLKSour_SYSCLK
)

2854 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2858 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2862 
	}
}

2865 #i
defed
(
STM32F446xx
)

2882 
	$RCC_AHB1ClockGgCmd
(
ut32_t
 
RCC_AHB1ClockGg
, 
FuniڮS
 
NewS
)

2885 
	`as_m
(
	`IS_RCC_AHB1_CLOCKGATING
(
RCC_AHB1ClockGg
));

2887 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2888 i(
NewS
 !
DISABLE
)

2890 
RCC
->
CKGATENR
 &~
RCC_AHB1ClockGg
;

2894 
RCC
->
CKGATENR
 |
RCC_AHB1ClockGg
;

2896 
	}
}

2907 
	$RCC_SPDIFRXClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2910 
	`as_m
(
	`IS_RCC_SPDIFRX_CLOCKSOURCE
(
RCC_ClockSour
));

2912 if(
RCC_ClockSour
 =
RCC_SPDIFRXCLKSour_PLLI2SP
)

2914 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2918 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2920 
	}
}

2931 
	$RCC_CECClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2934 
	`as_m
(
	`IS_RCC_CEC_CLOCKSOURCE
(
RCC_ClockSour
));

2936 if(
RCC_ClockSour
 =
RCC_CECCLKSour_LSE
)

2938 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2942 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2944 
	}
}

2947 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

2958 
	$RCC_FMPI2C1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
)

2961 
	`as_m
(
	`IS_RCC_FMPI2C1_CLOCKSOURCE
(
RCC_ClockSour
));

2964 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_FMPI2C1SEL
;

2966 
RCC
->
DCKCFGR2
 |
RCC_ClockSour
;

2967 
	}
}

2973 #i
defed
(
STM32F410xx
)

2980 
	$RCC_MCO1Cmd
(
FuniڮS
 
NewS
)

2983 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2985 *(
__IO
 
ut32_t
 *
RCC_CFGR_MCO1EN_BB
 = (ut32_t)
NewS
;

2986 
	}
}

2994 
	$RCC_MCO2Cmd
(
FuniڮS
 
NewS
)

2997 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2999 *(
__IO
 
ut32_t
 *
RCC_CFGR_MCO2EN_BB
 = (ut32_t)
NewS
;

3000 
	}
}

3030 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

3033 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

3034 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3035 i(
NewS
 !
DISABLE
)

3038 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

3043 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

3045 
	}
}

3067 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

3069 
ut32_t
 
tmp
 = 0;

3070 
ut32_t
 
ueg
 = 0;

3071 
FgStus
 
bus
 = 
RESET
;

3074 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

3077 
tmp
 = 
RCC_FLAG
 >> 5;

3078 i(
tmp
 == 1)

3080 
ueg
 = 
RCC
->
CR
;

3082 i(
tmp
 == 2)

3084 
ueg
 = 
RCC
->
BDCR
;

3088 
ueg
 = 
RCC
->
CSR
;

3092 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

3093 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

3095 
bus
 = 
SET
;

3099 
bus
 = 
RESET
;

3102  
bus
;

3103 
	}
}

3112 
	$RCC_CˬFg
()

3115 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

3116 
	}
}

3132 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

3134 
ITStus
 
bus
 = 
RESET
;

3137 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

3140 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

3142 
bus
 = 
SET
;

3146 
bus
 = 
RESET
;

3149  
bus
;

3150 
	}
}

3166 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

3169 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

3173 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

3174 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_rng.c

56 
	~"m32f4xx_g.h
"

57 
	~"m32f4xx_rcc.h
"

67 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

99 
	$RNG_DeIn
()

101 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

103 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
ENABLE
);

106 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
DISABLE
);

108 #i
	`defed
(
STM32F410xx
)

110 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_RNG
, 
ENABLE
);

113 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_RNG
, 
DISABLE
);

115 
	}
}

123 
	$RNG_Cmd
(
FuniڮS
 
NewS
)

126 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

128 i(
NewS
 !
DISABLE
)

131 
RNG
->
CR
 |
RNG_CR_RNGEN
;

136 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

138 
	}
}

185 
ut32_t
 
	$RNG_GRdomNumb
()

188  
RNG
->
DR
;

189 
	}
}

276 
	$RNG_ITCfig
(
FuniڮS
 
NewS
)

279 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

281 i(
NewS
 !
DISABLE
)

284 
RNG
->
CR
 |
RNG_CR_IE
;

289 
RNG
->
CR
 &~
RNG_CR_IE
;

291 
	}
}

302 
FgStus
 
	$RNG_GFgStus
(
ut8_t
 
RNG_FLAG
)

304 
FgStus
 
bus
 = 
RESET
;

306 
	`as_m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

309 i((
RNG
->
SR
 & 
RNG_FLAG
!(
ut8_t
)
RESET
)

312 
bus
 = 
SET
;

317 
bus
 = 
RESET
;

320  
bus
;

321 
	}
}

335 
	$RNG_CˬFg
(
ut8_t
 
RNG_FLAG
)

338 
	`as_m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

340 
RNG
->
SR
 = ~(
ut32_t
)(((ut32_t)
RNG_FLAG
) << 4);

341 
	}
}

351 
ITStus
 
	$RNG_GITStus
(
ut8_t
 
RNG_IT
)

353 
ITStus
 
bus
 = 
RESET
;

355 
	`as_m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

358 i((
RNG
->
SR
 & 
RNG_IT
!(
ut8_t
)
RESET
)

361 
bus
 = 
SET
;

366 
bus
 = 
RESET
;

369  
bus
;

370 
	}
}

381 
	$RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
)

384 
	`as_m
(
	`IS_RNG_IT
(
RNG_IT
));

387 
RNG
->
SR
 = (
ut8_t
)~
RNG_IT
;

388 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_rtc.c

285 
	~"m32f4xx_c.h
"

300 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

301 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

302 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

303 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

304 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

305 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

306 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

307 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

308 
RTC_FLAG_TAMP2F
 | 
RTC_FLAG_RECALPF
 | 
RTC_FLAG_SHPF
))

	)

310 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00010000)

	)

311 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00020000)

	)

312 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00020000)

	)

313 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

318 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

319 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

375 
EStus
 
	$RTC_DeIn
()

377 
__IO
 
ut32_t
 
wutcou
 = 0x00;

378 
ut32_t
 
wutwfus
 = 0x00;

379 
EStus
 
us
 = 
ERROR
;

382 
RTC
->
WPR
 = 0xCA;

383 
RTC
->
WPR
 = 0x53;

386 i(
	`RTC_EInMode
(=
ERROR
)

388 
us
 = 
ERROR
;

393 
RTC
->
TR
 = (
ut32_t
)0x00000000;

394 
RTC
->
DR
 = (
ut32_t
)0x00002101;

396 
RTC
->
CR
 &(
ut32_t
)0x00000007;

401 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

402 
wutcou
++;

403 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

405 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

407 
us
 = 
ERROR
;

412 
RTC
->
CR
 &(
ut32_t
)0x00000000;

413 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

414 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

415 
RTC
->
CALIBR
 = (
ut32_t
)0x00000000;

416 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

417 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

418 
RTC
->
SHIFTR
 = (
ut32_t
)0x00000000;

419 
RTC
->
CALR
 = (
ut32_t
)0x00000000;

420 
RTC
->
ALRMASSR
 = (
ut32_t
)0x00000000;

421 
RTC
->
ALRMBSSR
 = (
ut32_t
)0x00000000;

424 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

427 
RTC
->
TAFCR
 = 0x00000000;

429 if(
	`RTC_WaFSynchro
(=
ERROR
)

431 
us
 = 
ERROR
;

435 
us
 = 
SUCCESS
;

441 
RTC
->
WPR
 = 0xFF;

443  
us
;

444 
	}
}

457 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

459 
EStus
 
us
 = 
ERROR
;

462 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

463 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

464 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

467 
RTC
->
WPR
 = 0xCA;

468 
RTC
->
WPR
 = 0x53;

471 i(
	`RTC_EInMode
(=
ERROR
)

473 
us
 = 
ERROR
;

478 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

480 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

483 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

484 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

487 
	`RTC_ExInMode
();

489 
us
 = 
SUCCESS
;

492 
RTC
->
WPR
 = 0xFF;

494  
us
;

495 
	}
}

503 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

506 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

509 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

512 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

513 
	}
}

525 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
RTC
->
WPR
 = 0xFF;

538 
RTC
->
WPR
 = 0xCA;

539 
RTC
->
WPR
 = 0x53;

541 
	}
}

552 
EStus
 
	$RTC_EInMode
()

554 
__IO
 
ut32_t
 
cou
 = 0x00;

555 
EStus
 
us
 = 
ERROR
;

556 
ut32_t
 
us
 = 0x00;

559 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

562 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

567 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

568 
cou
++;

569 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

571 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

573 
us
 = 
SUCCESS
;

577 
us
 = 
ERROR
;

582 
us
 = 
SUCCESS
;

585  (
us
);

586 
	}
}

597 
	$RTC_ExInMode
()

600 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

601 
	}
}

619 
EStus
 
	$RTC_WaFSynchro
()

621 
__IO
 
ut32_t
 
synchrocou
 = 0;

622 
EStus
 
us
 = 
ERROR
;

623 
ut32_t
 
synchrous
 = 0x00;

626 
RTC
->
WPR
 = 0xCA;

627 
RTC
->
WPR
 = 0x53;

630 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

635 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

636 
synchrocou
++;

637 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

639 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

641 
us
 = 
SUCCESS
;

645 
us
 = 
ERROR
;

649 
RTC
->
WPR
 = 0xFF;

651  (
us
);

652 
	}
}

662 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

664 
EStus
 
us
 = 
ERROR
;

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

670 
RTC
->
WPR
 = 0xCA;

671 
RTC
->
WPR
 = 0x53;

674 i(
	`RTC_EInMode
(=
ERROR
)

676 
us
 = 
ERROR
;

680 i(
NewS
 !
DISABLE
)

683 
RTC
->
CR
 |
RTC_CR_REFCKON
;

688 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

691 
	`RTC_ExInMode
();

693 
us
 = 
SUCCESS
;

697 
RTC
->
WPR
 = 0xFF;

699  
us
;

700 
	}
}

710 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

713 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

716 
RTC
->
WPR
 = 0xCA;

717 
RTC
->
WPR
 = 0x53;

719 i(
NewS
 !
DISABLE
)

722 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

727 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

731 
RTC
->
WPR
 = 0xFF;

732 
	}
}

765 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

767 
ut32_t
 
tmeg
 = 0;

768 
EStus
 
us
 = 
ERROR
;

771 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

773 i(
RTC_Fm
 =
RTC_Fm_BIN
)

775 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

777 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

778 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

782 
RTC_TimeSu
->
RTC_H12
 = 0x00;

783 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

785 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

786 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

790 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

792 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

793 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

794 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

798 
RTC_TimeSu
->
RTC_H12
 = 0x00;

799 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

801 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

802 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

806 i(
RTC_Fm
 !
RTC_Fm_BIN
)

808 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

809 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

810 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

811 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

815 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

816 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

817 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

818 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

822 
RTC
->
WPR
 = 0xCA;

823 
RTC
->
WPR
 = 0x53;

826 i(
	`RTC_EInMode
(=
ERROR
)

828 
us
 = 
ERROR
;

833 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

836 
	`RTC_ExInMode
();

839 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

841 if(
	`RTC_WaFSynchro
(=
ERROR
)

843 
us
 = 
ERROR
;

847 
us
 = 
SUCCESS
;

852 
us
 = 
SUCCESS
;

856 
RTC
->
WPR
 = 0xFF;

858  
us
;

859 
	}
}

868 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

871 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

872 
RTC_TimeSu
->
RTC_Hours
 = 0;

873 
RTC_TimeSu
->
RTC_Mus
 = 0;

874 
RTC_TimeSu
->
RTC_Secds
 = 0;

875 
	}
}

887 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

889 
ut32_t
 
tmeg
 = 0;

892 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

895 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

898 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

899 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

900 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

901 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

904 i(
RTC_Fm
 =
RTC_Fm_BIN
)

907 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

908 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

909 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

911 
	}
}

920 
ut32_t
 
	$RTC_GSubSecd
()

922 
ut32_t
 
tmeg
 = 0;

925 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

928 ((
RTC
->
DR
);

930  (
tmeg
);

931 
	}
}

945 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

947 
ut32_t
 
tmeg
 = 0;

948 
EStus
 
us
 = 
ERROR
;

951 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

953 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

955 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

957 i(
RTC_Fm
 =
RTC_Fm_BIN
)

959 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

960 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

961 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

965 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

966 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

967 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

968 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

969 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

971 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

974 i(
RTC_Fm
 !
RTC_Fm_BIN
)

976 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

977 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

978 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

979 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

983 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

984 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

985 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

986 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

990 
RTC
->
WPR
 = 0xCA;

991 
RTC
->
WPR
 = 0x53;

994 i(
	`RTC_EInMode
(=
ERROR
)

996 
us
 = 
ERROR
;

1001 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

1004 
	`RTC_ExInMode
();

1007 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

1009 if(
	`RTC_WaFSynchro
(=
ERROR
)

1011 
us
 = 
ERROR
;

1015 
us
 = 
SUCCESS
;

1020 
us
 = 
SUCCESS
;

1024 
RTC
->
WPR
 = 0xFF;

1026  
us
;

1027 
	}
}

1036 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

1039 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

1040 
RTC_DeSu
->
RTC_De
 = 1;

1041 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

1042 
RTC_DeSu
->
RTC_Yr
 = 0;

1043 
	}
}

1055 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1057 
ut32_t
 
tmeg
 = 0;

1060 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1063 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1066 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1067 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1068 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1069 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1072 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1075 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1076 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1077 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1079 
	}
}

1115 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1117 
ut32_t
 
tmeg
 = 0;

1120 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1121 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1122 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1123 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1125 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1127 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1129 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1130 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1134 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1135 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1137 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1138 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1140 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1142 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1146 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1151 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1153 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1154 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1155 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1159 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1160 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1163 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1164 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1166 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1168 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1169 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1173 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1174 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1179 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1181 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1182 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1183 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1184 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1185 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1186 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1187 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1191 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1192 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1193 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1194 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1195 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1196 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1197 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1201 
RTC
->
WPR
 = 0xCA;

1202 
RTC
->
WPR
 = 0x53;

1205 i(
RTC_Arm
 =
RTC_Arm_A
)

1207 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1211 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1215 
RTC
->
WPR
 = 0xFF;

1216 
	}
}

1226 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1229 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1230 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1231 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1232 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1235 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1236 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1239 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1240 
	}
}

1256 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1258 
ut32_t
 
tmeg
 = 0;

1261 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1262 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1265 i(
RTC_Arm
 =
RTC_Arm_A
)

1267 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1271 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1275 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1276 
RTC_ALRMAR_HU
)) >> 16);

1277 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1278 
RTC_ALRMAR_MNU
)) >> 8);

1279 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1280 
RTC_ALRMAR_SU
));

1281 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1282 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1283 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1284 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1286 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1288 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1289 
RTC_ArmTime
.
RTC_Hours
);

1290 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1291 
RTC_ArmTime
.
RTC_Mus
);

1292 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1293 
RTC_ArmTime
.
RTC_Secds
);

1294 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1296 
	}
}

1310 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1312 
__IO
 
ut32_t
 
mcou
 = 0x00;

1313 
ut32_t
 
mus
 = 0x00;

1314 
EStus
 
us
 = 
ERROR
;

1317 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1318 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1321 
RTC
->
WPR
 = 0xCA;

1322 
RTC
->
WPR
 = 0x53;

1325 i(
NewS
 !
DISABLE
)

1327 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1329 
us
 = 
SUCCESS
;

1334 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1339 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1340 
mcou
++;

1341 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1343 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1345 
us
 = 
ERROR
;

1349 
us
 = 
SUCCESS
;

1354 
RTC
->
WPR
 = 0xFF;

1356  
us
;

1357 
	}
}

1404 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1406 
ut32_t
 
tmeg
 = 0;

1409 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1410 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1411 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1414 
RTC
->
WPR
 = 0xCA;

1415 
RTC
->
WPR
 = 0x53;

1418 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1420 i(
RTC_Arm
 =
RTC_Arm_A
)

1423 
RTC
->
ALRMASSR
 = 
tmeg
;

1428 
RTC
->
ALRMBSSR
 = 
tmeg
;

1432 
RTC
->
WPR
 = 0xFF;

1434 
	}
}

1445 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1447 
ut32_t
 
tmeg
 = 0;

1450 i(
RTC_Arm
 =
RTC_Arm_A
)

1452 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1456 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1459  (
tmeg
);

1460 
	}
}

1494 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1497 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1507 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1510 
RTC
->
WPR
 = 0xFF;

1511 
	}
}

1521 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1524 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1527 
RTC
->
WPR
 = 0xCA;

1528 
RTC
->
WPR
 = 0x53;

1531 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1534 
RTC
->
WPR
 = 0xFF;

1535 
	}
}

1542 
ut32_t
 
	$RTC_GWakeUpCou
()

1545  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1546 
	}
}

1554 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1556 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1557 
ut32_t
 
wutwfus
 = 0x00;

1558 
EStus
 
us
 = 
ERROR
;

1561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1564 
RTC
->
WPR
 = 0xCA;

1565 
RTC
->
WPR
 = 0x53;

1567 i(
NewS
 !
DISABLE
)

1570 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1571 
us
 = 
SUCCESS
;

1576 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1580 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1581 
wutcou
++;

1582 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1584 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1586 
us
 = 
ERROR
;

1590 
us
 = 
SUCCESS
;

1595 
RTC
->
WPR
 = 0xFF;

1597  
us
;

1598 
	}
}

1631 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1634 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1635 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1638 
RTC
->
WPR
 = 0xCA;

1639 
RTC
->
WPR
 = 0x53;

1642 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1645 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1648 
RTC
->
WPR
 = 0xFF;

1649 
	}
}

1658 
ut32_t
 
	$RTC_GSteOti
()

1660  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1661 
	}
}

1697 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1700 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1701 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1704 
RTC
->
WPR
 = 0xCA;

1705 
RTC
->
WPR
 = 0x53;

1708 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1711 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1714 
RTC
->
WPR
 = 0xFF;

1715 
	}
}

1751 
EStus
 
	$RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
)

1753 
EStus
 
us
 = 
ERROR
;

1756 
	`as_m
(
	`IS_RTC_CALIB_SIGN
(
RTC_CibSign
));

1757 
	`as_m
(
	`IS_RTC_CALIB_VALUE
(
Vue
));

1760 
RTC
->
WPR
 = 0xCA;

1761 
RTC
->
WPR
 = 0x53;

1764 i(
	`RTC_EInMode
(=
ERROR
)

1766 
us
 = 
ERROR
;

1771 
RTC
->
CALIBR
 = (
ut32_t
)(
RTC_CibSign
 | 
Vue
);

1773 
	`RTC_ExInMode
();

1775 
us
 = 
SUCCESS
;

1779 
RTC
->
WPR
 = 0xFF;

1781  
us
;

1782 
	}
}

1792 
EStus
 
	$RTC_CrCibCmd
(
FuniڮS
 
NewS
)

1794 
EStus
 
us
 = 
ERROR
;

1797 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1800 
RTC
->
WPR
 = 0xCA;

1801 
RTC
->
WPR
 = 0x53;

1804 i(
	`RTC_EInMode
(=
ERROR
)

1806 
us
 = 
ERROR
;

1810 i(
NewS
 !
DISABLE
)

1813 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_DCE
;

1818 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_DCE
;

1821 
	`RTC_ExInMode
();

1823 
us
 = 
SUCCESS
;

1827 
RTC
->
WPR
 = 0xFF;

1829  
us
;

1830 
	}
}

1838 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1844 
RTC
->
WPR
 = 0xCA;

1845 
RTC
->
WPR
 = 0x53;

1847 i(
NewS
 !
DISABLE
)

1850 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1855 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1870 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1873 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1876 
RTC
->
WPR
 = 0xCA;

1877 
RTC
->
WPR
 = 0x53;

1880 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1883 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1886 
RTC
->
WPR
 = 0xFF;

1887 
	}
}

1906 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1907 
ut32_t
 
RTC_SmohCibPlusPuls
,

1908 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1910 
EStus
 
us
 = 
ERROR
;

1911 
ut32_t
 
fcou
 = 0;

1914 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1915 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1916 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1919 
RTC
->
WPR
 = 0xCA;

1920 
RTC
->
WPR
 = 0x53;

1923 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1926 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1928 
fcou
++;

1933 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1936 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1938 
us
 = 
SUCCESS
;

1942 
us
 = 
ERROR
;

1946 
RTC
->
WPR
 = 0xFF;

1948  (
EStus
)(
us
);

1949 
	}
}

1982 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1984 
ut32_t
 
tmeg
 = 0;

1987 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1988 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1991 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1994 i(
NewS
 !
DISABLE
)

1996 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

2000 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

2004 
RTC
->
WPR
 = 0xCA;

2005 
RTC
->
WPR
 = 0x53;

2008 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

2011 
RTC
->
WPR
 = 0xFF;

2012 
	}
}

2026 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

2027 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

2029 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

2032 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

2035 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2036 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2039 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2040 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2041 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2042 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

2045 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

2046 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2047 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2048 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

2051 i(
RTC_Fm
 =
RTC_Fm_BIN
)

2054 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

2055 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

2056 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

2059 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

2060 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

2061 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

2063 
	}
}

2070 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

2073  (
ut32_t
)(
RTC
->
TSSSR
);

2074 
	}
}

2105 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

2108 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2109 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

2111 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

2114 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

2119 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

2121 
	}
}

2131 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

2134 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2135 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2137 i(
NewS
 !
DISABLE
)

2140 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2145 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2147 
	}
}

2162 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2165 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2168 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2171 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2172 
	}
}

2196 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2199 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2202 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2205 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2206 
	}
}

2219 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2222 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2225 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2228 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2229 
	}
}

2239 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2244 i(
NewS
 !
DISABLE
)

2247 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2252 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2254 
	}
}

2262 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2267 i(
NewS
 !
DISABLE
)

2270 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2275 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2277 
	}
}

2303 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2305 
__IO
 
ut32_t
 
tmp
 = 0;

2308 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2310 
tmp
 = 
RTC_BASE
 + 0x50;

2311 
tmp
 +(
RTC_BKP_DR
 * 4);

2314 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2315 
	}
}

2324 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2326 
__IO
 
ut32_t
 
tmp
 = 0;

2329 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2331 
tmp
 = 
RTC_BASE
 + 0x50;

2332 
tmp
 +(
RTC_BKP_DR
 * 4);

2335  (*(
__IO
 
ut32_t
 *)
tmp
);

2336 
	}
}

2363 
	$RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
)

2366 
	`as_m
(
	`IS_RTC_TAMPER_PIN
(
RTC_TamrP
));

2368 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2369 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TamrP
);

2370 
	}
}

2380 
	$RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
)

2383 
	`as_m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpP
));

2385 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TSINSEL
);

2386 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TimeSmpP
);

2387 
	}
}

2399 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2402 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2404 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2405 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2406 
	}
}

2437 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2439 
EStus
 
us
 = 
ERROR
;

2440 
ut32_t
 
shpfcou
 = 0;

2443 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2444 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2447 
RTC
->
WPR
 = 0xCA;

2448 
RTC
->
WPR
 = 0x53;

2451 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2454 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2456 
shpfcou
++;

2461 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2464 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2467 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2469 if(
	`RTC_WaFSynchro
(=
ERROR
)

2471 
us
 = 
ERROR
;

2475 
us
 = 
SUCCESS
;

2480 
us
 = 
ERROR
;

2485 
us
 = 
ERROR
;

2489 
RTC
->
WPR
 = 0xFF;

2491  (
EStus
)(
us
);

2492 
	}
}

2557 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2560 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2564 
RTC
->
WPR
 = 0xCA;

2565 
RTC
->
WPR
 = 0x53;

2567 i(
NewS
 !
DISABLE
)

2570 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2572 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2579 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2582 
RTC
->
WPR
 = 0xFF;

2583 
	}
}

2606 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2608 
FgStus
 
bus
 = 
RESET
;

2609 
ut32_t
 
tmeg
 = 0;

2612 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2615 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2618 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2620 
bus
 = 
SET
;

2624 
bus
 = 
RESET
;

2626  
bus
;

2627 
	}
}

2643 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2646 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2649 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2650 
	}
}

2664 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2666 
ITStus
 
bus
 = 
RESET
;

2667 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2670 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2673 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2676 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & (RTC_IT >> 15)) | (tmpreg & (RTC_IT >> 16)));

2679 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2682 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2684 
bus
 = 
SET
;

2688 
bus
 = 
RESET
;

2690  
bus
;

2691 
	}
}

2705 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2707 
ut32_t
 
tmeg
 = 0;

2710 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2713 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2716 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2717 
	}
}

2728 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2730 
ut8_t
 
bcdhigh
 = 0;

2732 
Vue
 >= 10)

2734 
bcdhigh
++;

2735 
Vue
 -= 10;

2738  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2739 
	}
}

2746 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2748 
ut8_t
 
tmp
 = 0;

2749 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2750  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2751 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_sdio.c

156 
	~"m32f4xx_sdio.h
"

157 
	~"m32f4xx_rcc.h
"

172 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

176 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

177 
	#CLKEN_BNumb
 0x08

	)

178 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

182 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

183 
	#SDIOSUSPEND_BNumb
 0x0B

	)

184 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

187 
	#ENCMDCOMPL_BNumb
 0x0C

	)

188 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

191 
	#NIEN_BNumb
 0x0D

	)

192 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

195 
	#ATACMD_BNumb
 0x0E

	)

196 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

200 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

201 
	#DMAEN_BNumb
 0x03

	)

202 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

205 
	#RWSTART_BNumb
 0x08

	)

206 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

209 
	#RWSTOP_BNumb
 0x09

	)

210 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

213 
	#RWMOD_BNumb
 0x0A

	)

214 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

217 
	#SDIOEN_BNumb
 0x0B

	)

218 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

223 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

227 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

231 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

235 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

238 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

266 
	$SDIO_DeIn
()

268 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
ENABLE
);

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
DISABLE
);

270 
	}
}

279 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

281 
ut32_t
 
tmeg
 = 0;

284 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

285 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

286 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

287 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

288 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

292 
tmeg
 = 
SDIO
->
CLKCR
;

295 
tmeg
 &
CLKCR_CLEAR_MASK
;

303 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

304 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

305 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

308 
SDIO
->
CLKCR
 = 
tmeg
;

309 
	}
}

317 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

320 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

321 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

322 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

323 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

324 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

325 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

326 
	}
}

334 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

340 
	}
}

350 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

353 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

355 
SDIO
->
POWER
 = 
SDIO_PowS
;

356 
	}
}

367 
ut32_t
 
	$SDIO_GPowS
()

369  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

370 
	}
}

399 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

401 
ut32_t
 
tmeg
 = 0;

404 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

405 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

406 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

407 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

411 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

415 
tmeg
 = 
SDIO
->
CMD
;

417 
tmeg
 &
CMD_CLEAR_MASK
;

422 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


423 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

426 
SDIO
->
CMD
 = 
tmeg
;

427 
	}
}

435 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

438 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

439 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

440 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

441 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

442 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

443 
	}
}

450 
ut8_t
 
	$SDIO_GCommdReڣ
()

452  (
ut8_t
)(
SDIO
->
RESPCMD
);

453 
	}
}

465 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

472 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

474  (*(
__IO
 
ut32_t
 *
tmp
);

475 
	}
}

503 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

505 
ut32_t
 
tmeg
 = 0;

508 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

509 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

510 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

511 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

512 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

516 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

520 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

524 
tmeg
 = 
SDIO
->
DCTRL
;

526 
tmeg
 &
DCTRL_CLEAR_MASK
;

531 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


532 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

535 
SDIO
->
DCTRL
 = 
tmeg
;

536 
	}
}

544 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

547 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

548 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

549 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

550 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

551 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

552 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

553 
	}
}

560 
ut32_t
 
	$SDIO_GDaCou
()

562  
SDIO
->
DCOUNT
;

563 
	}
}

570 
ut32_t
 
	$SDIO_RdDa
()

572  
SDIO
->
FIFO
;

573 
	}
}

580 
	$SDIO_WreDa
(
ut32_t
 
Da
)

582 
SDIO
->
FIFO
 = 
Da
;

583 
	}
}

590 
ut32_t
 
	$SDIO_GFIFOCou
()

592  
SDIO
->
FIFOCNT
;

593 
	}
}

619 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

625 
	}
}

633 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

639 
	}
}

649 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

652 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

654 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

655 
	}
}

663 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

668 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

669 
	}
}

677 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

680 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

682 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

683 
	}
}

709 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

712 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

714 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

715 
	}
}

723 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

726 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

728 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

729 
	}
}

737 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

740 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

742 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

743 
	}
}

769 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

772 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

774 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

775 
	}
}

827 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

830 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

831 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

833 i(
NewS
 !
DISABLE
)

836 
SDIO
->
MASK
 |
SDIO_IT
;

841 
SDIO
->
MASK
 &~
SDIO_IT
;

843 
	}
}

875 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

877 
FgStus
 
bus
 = 
RESET
;

880 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

882 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

884 
bus
 = 
SET
;

888 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

912 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

915 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

917 
SDIO
->
ICR
 = 
SDIO_FLAG
;

918 
	}
}

951 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

953 
ITStus
 
bus
 = 
RESET
;

956 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

957 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

959 
bus
 = 
SET
;

963 
bus
 = 
RESET
;

965  
bus
;

966 
	}
}

987 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

990 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

992 
SDIO
->
ICR
 = 
SDIO_IT
;

993 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_spi.c

159 
	~"m32f4xx_i.h
"

160 
	~"m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
ut16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
ut32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
ut32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
ut16_t
)0x0100)

	)

224 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

227 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

236 i(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

243 i(
SPIx
 =
SPI3
)

246 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

248 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

250 i(
SPIx
 =
SPI4
)

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
ENABLE
);

255 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
DISABLE
);

257 i(
SPIx
 =
SPI5
)

260 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
ENABLE
);

262 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
DISABLE
);

266 i(
SPIx
 =
SPI6
)

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
ENABLE
);

271 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

286 
ut16_t
 
tmeg
 = 0;

289 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

293 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

294 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

295 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

296 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

297 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

298 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

299 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

300 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

304 
tmeg
 = 
SPIx
->
CR1
;

306 
tmeg
 &
CR1_CLEAR_MASK
;

315 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

316 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

317 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

318 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

320 
SPIx
->
CR1
 = 
tmeg
;

323 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

327 
	}
}

348 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

350 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

351 
ut32_t
 
tmp
 = 0, 
i2sk
 = 0;

352 #ide
I2S_EXTERNAL_CLOCK_VAL


353 
ut32_t
 
lm
 = 0, 

 = 0, 

 = 0;

357 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

359 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

360 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

361 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

362 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

363 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tmeg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

376 
i2sodd
 = (
ut16_t
)0;

377 
i2sdiv
 = (
ut16_t
)2;

383 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

386 
ckngth
 = 1;

391 
ckngth
 = 2;

398 #ifde
I2S_EXTERNAL_CLOCK_VAL


400 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_I2SSRC
;

406 
i2sk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &~(
ut32_t
)
RCC_CFGR_I2SSRC
;

416 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
lm
 = (
ut32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

426 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
=
RCC_PLLCFGR_PLLSRC_HSE
)

429 
i2sk
 = (
ut32_t
)(((
HSE_VALUE
 / 
lm
* 

/ 

);

433 
i2sk
 = (
ut32_t
)(((
HSI_VALUE
 / 
lm
* 

/ 

);

438 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

441 
tmp
 = (
ut16_t
)(((((
i2sk
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

446 
tmp
 = (
ut16_t
)(((((
i2sk
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

450 
tmp
 =mp / 10;

453 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

456 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

459 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

463 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

466 
i2sdiv
 = 2;

467 
i2sodd
 = 0;

471 
SPIx
->
I2SPR
 = (
ut16_t
)((ut16_t)
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

474 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

475 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

476 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

478 #i
	`defed
(
SPI_I2SCFGR_ASTRTEN
)

479 if((
I2S_InSu
->
I2S_Sndd
 =
I2S_Sndd_PCMSht
|| (I2S_InSu->I2S_Sndd =
I2S_Sndd_PCMLg
))

482 
SPIx
->
I2SCFGR
 = 
tmeg
 | 
SPI_I2SCFGR_ASTRTEN
;

486 
SPIx
->
I2SCFGR
 = 
tmeg
 ;

488 
	}
}

495 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

499 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

501 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

503 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

505 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

507 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

509 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

511 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

513 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

515 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

516 
	}
}

523 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

527 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

530 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

533 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

536 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

539 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

542 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

543 
	}
}

552 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

560 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

565 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

567 
	}
}

577 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

580 
	`as_m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

581 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

583 i(
NewS
 !
DISABLE
)

586 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

591 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

593 
	}
}

604 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

607 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

608 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

610 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

612 
SPIx
->
CR1
 |
SPI_DaSize
;

613 
	}
}

624 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

627 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

628 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

629 i(
SPI_Dei
 =
SPI_Dei_Tx
)

632 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

637 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

639 
	}
}

650 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

653 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

654 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

655 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

658 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

663 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

665 
	}
}

674 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

677 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

678 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

679 i(
NewS
 !
DISABLE
)

682 
SPIx
->
CR2
 |(
ut16_t
)
SPI_CR2_SSOE
;

687 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

689 
	}
}

705 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

708 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

709 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

711 i(
NewS
 !
DISABLE
)

714 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

719 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_CR2_FRF
;

721 
	}
}

742 
	$I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
)

744 
ut16_t
 
tmeg
 = 0, 
tmp
 = 0;

747 
	`as_m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

748 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

749 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

750 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

751 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

755 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

756 
I2Sxext
->
I2SPR
 = 0x0002;

759 
tmeg
 = 
I2Sxext
->
I2SCFGR
;

762 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaTx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveTx
))

764 
tmp
 = 
I2S_Mode_SveRx
;

768 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaRx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveRx
))

770 
tmp
 = 
I2S_Mode_SveTx
;

776 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
tmp
 | \

777 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

778 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

781 
I2Sxext
->
I2SCFGR
 = 
tmeg
;

782 
	}
}

816 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

819 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

822  
SPIx
->
DR
;

823 
	}
}

832 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

835 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

838 
SPIx
->
DR
 = 
Da
;

839 
	}
}

922 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

925 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

926 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

927 i(
NewS
 !
DISABLE
)

930 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

935 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

937 
	}
}

944 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

947 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

950 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

951 
	}
}

962 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

964 
ut16_t
 
eg
 = 0;

966 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

967 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

968 i(
SPI_CRC
 !
SPI_CRC_Rx
)

971 
eg
 = 
SPIx
->
TXCRCR
;

976 
eg
 = 
SPIx
->
RXCRCR
;

979  
eg
;

980 
	}
}

987 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

990 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

993  
SPIx
->
CRCPR
;

994 
	}
}

1024 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

1027 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1028 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1029 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1031 i(
NewS
 !
DISABLE
)

1034 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1039 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

1041 
	}
}

1132 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1134 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1137 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1138 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1139 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1142 
pos
 = 
SPI_I2S_IT
 >> 4;

1145 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1147 i(
NewS
 !
DISABLE
)

1150 
SPIx
->
CR2
 |
mask
;

1155 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1157 
	}
}

1176 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1178 
FgStus
 
bus
 = 
RESET
;

1180 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1181 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1184 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1187 
bus
 = 
SET
;

1192 
bus
 = 
RESET
;

1195  
bus
;

1196 
	}
}

1217 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1220 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1221 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1224 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1225 
	}
}

1242 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1244 
ITStus
 
bus
 = 
RESET
;

1245 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1248 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1249 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1252 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1255 
mask
 = 
SPI_I2S_IT
 >> 4;

1258 
mask
 = 0x01 << itmask;

1261 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1264 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1267 
bus
 = 
SET
;

1272 
bus
 = 
RESET
;

1275  
bus
;

1276 
	}
}

1297 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1299 
ut16_t
 
pos
 = 0;

1301 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1302 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1305 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1308 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

1309 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_syscfg.c

50 
	~"m32f4xx_syscfg.h
"

51 
	~"m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_BNumb
 ((
ut8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32+ (
UFB_MODE_BNumb
 * 4))

	)

74 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

75 
	#MII_RMII_SEL_BNumb
 ((
ut8_t
)0x17)

	)

76 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

80 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

81 
	#CMP_PD_BNumb
 ((
ut8_t
)0x00)

	)

82 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32+ (
CMP_PD_BNumb
 * 4))

	)

86 
	#MCHDLYCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x30)

	)

87 
	#BSCKSEL_BIT_NUMBER
 
	`POSITION_VAL
(
SYSCFG_MCHDLYCR_BSCKSEL
)

	)

88 
	#MCHDLYCR_BSCKSEL_BB
 (
ut32_t
)(
PERIPH_BB_BASE
 + (
MCHDLYCR_OFFSET
 * 32+ (
BSCKSEL_BIT_NUMBER
 * 4))

	)

105 
	$SYSCFG_DeIn
()

107 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

108 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
DISABLE
);

109 
	}
}

124 
	$SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
)

127 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemyRem
));

129 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemyRem
;

130 
	}
}

145 
	$SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
)

148 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

150 *(
__IO
 
ut32_t
 *
UFB_MODE_BB
 = (ut32_t)
NewS
;

151 
	}
}

168 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

170 
ut32_t
 
tmp
 = 0x00;

173 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

174 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

176 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

177 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

178 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

179 
	}
}

189 
	$SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
)

191 
	`as_m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedI
));

193 *(
__IO
 
ut32_t
 *
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedI
;

194 
	}
}

206 
	$SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
)

209 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

211 *(
__IO
 
ut32_t
 *
CMPCR_CMP_PD_BB
 = (ut32_t)
NewS
;

212 
	}
}

219 
FgStus
 
	$SYSCFG_GComntiClStus
()

221 
FgStus
 
bus
 = 
RESET
;

223 i((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
ut32_t
)
RESET
)

225 
bus
 = 
SET
;

229 
bus
 = 
RESET
;

231  
bus
;

232 
	}
}

234 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

245 
	$SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
)

248 
	`as_m
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_Bak
));

250 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_Bak
;

251 
	}
}

254 #i
defed
(
STM32F413_423xx
)

261 
	$DFSDM_BamClock_SourSei
(
ut32_t
 
sour
)

263 
ut32_t
 
tmp
 = 0;

265 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

266 
tmp
 = (tm&(~
SYSCFG_MCHDLYCR_BSCKSEL
));

268 
SYSCFG
->
MCHDLYCR
 = (
tmp
|
sour
);

269 
	}
}

277 
	$DFSDM_DibDayClock
(
ut32_t
 
MCHDLY
)

279 
ut32_t
 
tmp
 = 0;

281 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

282 if(
MCHDLY
 =
MCHDLY_CLOCK_DFSDM2
)

284 
tmp
 =tm&(~
SYSCFG_MCHDLYCR_MCHDLY2EN
);

288 
tmp
 =tm&(~
SYSCFG_MCHDLYCR_MCHDLY1EN
);

291 
SYSCFG
->
MCHDLYCR
 = 
tmp
;

292 
	}
}

300 
	$DFSDM_EbDayClock
(
ut32_t
 
MCHDLY
)

302 
ut32_t
 
tmp
 = 0;

304 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

305 
tmp
 =m& ~
MCHDLY
;

307 
SYSCFG
->
MCHDLYCR
 = (
tmp
|
MCHDLY
);

308 
	}
}

318 
	$DFSDM_ClockIn_SourSei
(
ut32_t
 
sour
)

320 
ut32_t
 
tmp
 = 0;

322 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

323 if((
sour
 =
DFSDM2_CKIN_PAD
|| (sour =
DFSDM2_CKIN_DM
))

325 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2CFG
);

329 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM1CFG
);

332 
SYSCFG
->
MCHDLYCR
 |(
sour
|
tmp
);

333 
	}
}

343 
	$DFSDM_ClockOut_SourSei
(
ut32_t
 
sour
)

345 
ut32_t
 
tmp
 = 0;

347 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

349 if((
sour
 =
DFSDM2_CKOUT_DFSDM2
|| (sour =
DFSDM2_CKOUT_M27
))

351 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2CKOSEL
);

355 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM1CKOSEL
);

358 
SYSCFG
->
MCHDLYCR
 |(
sour
|
tmp
);

359 
	}
}

369 
	$DFSDM_DaIn0_SourSei
(
ut32_t
 
sour
)

371 
ut32_t
 
tmp
 = 0;

373 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

375 if((
sour
 =
DATAIN0_DFSDM2_PAD
)|| (sour =
DATAIN0_DFSDM2_DATAIN1
))

377 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2D0SEL
);

381 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM1D0SEL
);

383 
SYSCFG
->
MCHDLYCR
 |(
sour
|
tmp
);

384 
	}
}

394 
	$DFSDM_DaIn2_SourSei
(
ut32_t
 
sour
)

396 
ut32_t
 
tmp
 = 0;

398 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

400 if((
sour
 =
DATAIN2_DFSDM2_PAD
)|| (sour =
DATAIN2_DFSDM2_DATAIN3
))

402 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2D2SEL
);

406 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM1D2SEL
);

408 
SYSCFG
->
MCHDLYCR
 |(
sour
|
tmp
);

409 
	}
}

417 
	$DFSDM_DaIn4_SourSei
(
ut32_t
 
sour
)

419 
ut32_t
 
tmp
 = 0;

421 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

422 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2D4SEL
);

424 
SYSCFG
->
MCHDLYCR
 |(
sour
|
tmp
);

425 
	}
}

433 
	$DFSDM_DaIn6_SourSei
(
ut32_t
 
sour
)

435 
ut32_t
 
tmp
 = 0;

437 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

439 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2D6SEL
);

441 
SYSCFG
->
MCHDLYCR
 |(
sour
|
tmp
);

442 
	}
}

452 
	$DFSDM1_BSmClk_Cfig
(
ut32_t
 
sour
)

454 
ut32_t
 
tmp
 = 0;

456 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

458 i((
sour
 =
DFSDM1_CLKIN0_TIM4OC2
|| (sour =
DFSDM1_CLKIN2_TIM4OC2
))

460 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM1CK02SEL
);

464 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM1CK13SEL
);

467 
SYSCFG
->
MCHDLYCR
 |(
sour
|
tmp
);

468 
	}
}

482 
	$DFSDM2_BSmClk_Cfig
(
ut32_t
 
sour
)

484 
ut32_t
 
tmp
 = 0;

486 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

488 i((
sour
 =
DFSDM2_CLKIN0_TIM3OC4
|| (sour =
DFSDM2_CLKIN4_TIM3OC4
))

490 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2CK04SEL
);

492 i((
sour
 =
DFSDM2_CLKIN1_TIM3OC3
|| (sour =
DFSDM2_CLKIN5_TIM3OC3
))

494 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2CK15SEL
);

496 }i((
sour
 =
DFSDM2_CLKIN2_TIM3OC2
|| (sour =
DFSDM2_CLKIN6_TIM3OC2
))

498 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2CK26SEL
);

502 
tmp
 = (tm& ~
SYSCFG_MCHDLYCR_DFSDM2CK37SEL
);

505 
SYSCFG
->
MCHDLYCR
 |(
sour
|
tmp
);

506 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_tim.c

119 
	~"m32f4xx_tim.h
"

120 
	~"m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
ut16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
ut16_t
)0x8FFF)

	)

145 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

146 
ut16_t
 
TIM_ICFr
);

147 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

148 
ut16_t
 
TIM_ICFr
);

149 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

150 
ut16_t
 
TIM_ICFr
);

151 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

152 
ut16_t
 
TIM_ICFr
);

200 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

203 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

210 i(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

215 i(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

220 i(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

225 i(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

230 i(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

235 i(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

240 i(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

245 i(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

250 i(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

255 i(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

260 i(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

265 i(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

272 i(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

290 
ut16_t
 
tmp1
 = 0;

293 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

295 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

297 
tmp1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

304 
tmp1
 &(
ut16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

308 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

311 
tmp1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

312 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

315 
TIMx
->
CR1
 = 
tmp1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

323 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

331 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

332 
	}
}

340 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

343 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

344 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

345 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

347 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

348 
	}
}

360 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

363 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

366 
TIMx
->
PSC
 = 
Psr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

369 
	}
}

383 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

385 
ut16_t
 
tmp1
 = 0;

388 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

391 
tmp1
 = 
TIMx
->
CR1
;

394 
tmp1
 &(
ut16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp1
 |
TIM_CouMode
;

400 
TIMx
->
CR1
 = 
tmp1
;

401 
	}
}

409 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

412 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou
;

416 
	}
}

424 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

427 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Autܖd
;

431 
	}
}

438 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

441 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

455 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

471 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

474 i(
NewS
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

500 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

503 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

528 i(
NewS
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

552 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

575 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

595 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

598 i(
NewS
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

675 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

678 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

680 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

681 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

684 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

687 
tmpcr
 = 
TIMx
->
CCER
;

689 
tmp2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

701 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1P
;

703 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

706 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

708 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

710 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

711 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

712 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

713 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

716 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

718 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

720 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NE
;

723 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

725 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1
;

726 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1N
;

728 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

730 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

733 
TIMx
->
CR2
 = 
tmp2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

742 
TIMx
->
CCER
 = 
tmpcr
;

743 
	}
}

754 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

756 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

759 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

761 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

762 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

765 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

768 
tmpcr
 = 
TIMx
->
CCER
;

770 
tmp2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

783 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2P
;

785 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

788 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

790 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

792 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

793 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

794 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

795 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

798 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

800 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

802 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NE
;

805 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

807 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2
;

808 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2N
;

810 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

812 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

815 
TIMx
->
CR2
 = 
tmp2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

824 
TIMx
->
CCER
 = 
tmpcr
;

825 
	}
}

835 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

837 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

840 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

842 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

843 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

846 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

849 
tmpcr
 = 
TIMx
->
CCER
;

851 
tmp2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

863 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

865 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

868 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

870 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

872 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

873 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

874 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

875 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

878 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

880 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

882 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NE
;

885 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

887 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3
;

888 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3N
;

890 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

892 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

895 
TIMx
->
CR2
 = 
tmp2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

904 
TIMx
->
CCER
 = 
tmpcr
;

905 
	}
}

915 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

917 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

920 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

922 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

923 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

926 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

929 
tmpcr
 = 
TIMx
->
CCER
;

931 
tmp2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

944 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

946 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

949 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

951 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

953 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

955 
tmp2
 &=(
ut16_t
~
TIM_CR2_OIS4
;

957 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

960 
TIMx
->
CR2
 = 
tmp2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

969 
TIMx
->
CCER
 = 
tmpcr
;

970 
	}
}

978 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

981 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

982 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

983 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

984 
TIM_OCInSu
->
TIM_Pul
 = 0x00000000;

985 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

986 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

987 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

988 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

989 
	}
}

1014 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1016 
ut32_t
 
tmp
 = 0;

1017 
ut16_t
 
tmp1
 = 0;

1020 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1022 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
ut32_t

TIMx
;

1025 
tmp
 +
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1030 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1032 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1034 
tmp
 +(
TIM_Chl
>>1);

1037 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC13M_MASK
;

1040 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1044 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC24M_MASK
;

1050 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1063 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com1
;

1067 
	}
}

1076 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1079 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com2
;

1083 
	}
}

1091 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1094 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com3
;

1098 
	}
}

1106 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1109 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com4
;

1113 
	}
}

1124 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1126 
ut16_t
 
tmpccmr1
 = 0;

1129 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |
TIM_FdAi
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1155 
ut16_t
 
tmpccmr1
 = 0;

1158 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1183 
ut16_t
 
tmpccmr2
 = 0;

1186 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |
TIM_FdAi
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1212 
ut16_t
 
tmpccmr2
 = 0;

1215 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1240 
ut16_t
 
tmpccmr1
 = 0;

1243 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |
TIM_OCPld
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1270 
ut16_t
 
tmpccmr1
 = 0;

1273 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1299 
ut16_t
 
tmpccmr2
 = 0;

1302 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |
TIM_OCPld
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1328 
ut16_t
 
tmpccmr2
 = 0;

1331 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1357 
ut16_t
 
tmpccmr1
 = 0;

1360 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |
TIM_OCFa
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1388 
ut16_t
 
tmpccmr1
 = 0;

1391 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1418 
ut16_t
 
tmpccmr2
 = 0;

1421 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |
TIM_OCFa
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1448 
ut16_t
 
tmpccmr2
 = 0;

1451 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1478 
ut16_t
 
tmpccmr1
 = 0;

1481 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |
TIM_OCCˬ
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1508 
ut16_t
 
tmpccmr1
 = 0;

1511 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1537 
ut16_t
 
tmpccmr2
 = 0;

1540 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |
TIM_OCCˬ
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1566 
ut16_t
 
tmpccmr2
 = 0;

1569 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1595 
ut16_t
 
tmpcr
 = 0;

1598 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1601 
tmpcr
 = 
TIMx
->
CCER
;

1604 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpcr
 |
TIM_OCPެy
;

1608 
TIMx
->
CCER
 = 
tmpcr
;

1609 
	}
}

1620 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1622 
ut16_t
 
tmpcr
 = 0;

1624 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1627 
tmpcr
 = 
TIMx
->
CCER
;

1630 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpcr
 |
TIM_OCNPެy
;

1634 
TIMx
->
CCER
 = 
tmpcr
;

1635 
	}
}

1647 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1649 
ut16_t
 
tmpcr
 = 0;

1652 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1655 
tmpcr
 = 
TIMx
->
CCER
;

1658 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1662 
TIMx
->
CCER
 = 
tmpcr
;

1663 
	}
}

1674 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1676 
ut16_t
 
tmpcr
 = 0;

1679 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1682 
tmpcr
 = 
TIMx
->
CCER
;

1685 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1689 
TIMx
->
CCER
 = 
tmpcr
;

1690 
	}
}

1701 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1703 
ut16_t
 
tmpcr
 = 0;

1706 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1709 
tmpcr
 = 
TIMx
->
CCER
;

1712 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

1713 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1716 
TIMx
->
CCER
 = 
tmpcr
;

1717 
	}
}

1728 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1730 
ut16_t
 
tmpcr
 = 0;

1733 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1736 
tmpcr
 = 
TIMx
->
CCER
;

1739 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1743 
TIMx
->
CCER
 = 
tmpcr
;

1744 
	}
}

1755 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1757 
ut16_t
 
tmpcr
 = 0;

1760 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1763 
tmpcr
 = 
TIMx
->
CCER
;

1766 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

1767 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1770 
TIMx
->
CCER
 = 
tmpcr
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1788 
ut16_t
 
tmp
 = 0;

1791 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1793 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1798 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1818 
ut16_t
 
tmp
 = 0;

1821 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1823 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1828 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1831 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1832 
	}
}

1900 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1903 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

1905 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

1906 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

1907 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

1909 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1912 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1913 
TIM_ICInSu
->
TIM_ICSei
,

1914 
TIM_ICInSu
->
TIM_ICFr
);

1916 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1918 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

1921 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1923 
TIM_ICInSu
->
TIM_ICSei
,

1924 
TIM_ICInSu
->
TIM_ICFr
);

1926 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1928 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

1931 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1933 
TIM_ICInSu
->
TIM_ICSei
,

1934 
TIM_ICInSu
->
TIM_ICFr
);

1936 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1941 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1943 
TIM_ICInSu
->
TIM_ICSei
,

1944 
TIM_ICInSu
->
TIM_ICFr
);

1946 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1948 
	}
}

1956 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

1959 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

1960 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

1961 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

1962 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1977 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

1978 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

1981 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

1986 
icposެy
 = 
TIM_ICPެy_Flg
;

1990 
icposެy
 = 
TIM_ICPެy_Risg
;

1993 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

1995 
icposei
 = 
TIM_ICSei_IndeTI
;

1999 
icposei
 = 
TIM_ICSei_DeTI
;

2001 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2004 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2005 
TIM_ICInSu
->
TIM_ICFr
);

2007 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2009 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2011 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2016 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2017 
TIM_ICInSu
->
TIM_ICFr
);

2019 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2021 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2023 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2025 
	}
}

2032 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2035 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2050 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2064 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2078 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2098 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2123 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2147 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2171 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

2224 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

2226 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

2227 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

2228 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

2229 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

2230 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

2234 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

2235 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

2236 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

2237 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

2238 
	}
}

2246 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

2249 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

2250 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

2251 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

2252 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

2253 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

2254 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

2255 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

2256 
	}
}

2265 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2268 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2271 i(
NewS
 !
DISABLE
)

2274 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &(
ut16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2293 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2296 i(
NewS
 !
DISABLE
)

2299 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2318 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2320 i(
NewS
 !
DISABLE
)

2323 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2375 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2379 i(
NewS
 !
DISABLE
)

2382 
TIMx
->
DIER
 |
TIM_IT
;

2387 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2413 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2417 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2418 
	}
}

2443 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2445 
ITStus
 
bus
 = 
RESET
;

2447 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2453 
bus
 = 
SET
;

2457 
bus
 = 
RESET
;

2459  
bus
;

2460 
	}
}

2485 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2488 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2515 
ITStus
 
bus
 = 
RESET
;

2516 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2518 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2526 
bus
 = 
SET
;

2530 
bus
 = 
RESET
;

2532  
bus
;

2533 
	}
}

2554 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2557 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2594 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2596 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2621 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2623 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2625 i(
NewS
 !
DISABLE
)

2628 
TIMx
->
DIER
 |
TIM_DMASour
;

2633 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2635 
	}
}

2644 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2647 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2650 i(
NewS
 !
DISABLE
)

2653 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2686 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2707 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2711 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2714 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2715 
	}
}

2734 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2735 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2738 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2740 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2743 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2745 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2749 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2752 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2754 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2775 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2777 
ut16_t
 
tmpsm
 = 0;

2780 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2782 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2783 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2785 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2788 
tmpsm
 = 
TIMx
->
SMCR
;

2791 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsm
 |
TIM_SveMode_Ex1
;

2797 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2798 
tmpsm
 |
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsm
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2822 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2825 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2827 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2828 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2831 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2834 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2894 
ut16_t
 
tmpsm
 = 0;

2897 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2901 
tmpsm
 = 
TIMx
->
SMCR
;

2904 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2907 
tmpsm
 |
TIM_IutTriggSour
;

2910 
TIMx
->
SMCR
 = 
tmpsm
;

2911 
	}
}

2935 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2938 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2942 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2945 
	}
}

2959 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2962 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2966 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |
TIM_SveMode
;

2970 
	}
}

2982 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2985 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2989 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2993 
	}
}

3012 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3013 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3015 
ut16_t
 
tmpsm
 = 0;

3018 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3020 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3021 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3023 
tmpsm
 = 
TIMx
->
SMCR
;

3026 
tmpsm
 &
SMCR_ETR_MASK
;

3029 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsm
;

3033 
	}
}

3070 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3071 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3073 
ut16_t
 
tmpsm
 = 0;

3074 
ut16_t
 
tmpccmr1
 = 0;

3075 
ut16_t
 
tmpcr
 = 0;

3078 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3080 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3081 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3084 
tmpsm
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpcr
 = 
TIMx
->
CCER
;

3093 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsm
 |
TIM_EncodMode
;

3097 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpcr
 &((
ut16_t
)~
TIM_CCER_CC1P
& ((ut16_t)~
TIM_CCER_CC2P
);

3102 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsm
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpcr
;

3112 
	}
}

3122 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3125 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3128 i(
NewS
 !
DISABLE
)

3131 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3176 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3180 
TIMx
->
OR
 = 
TIM_Rem
;

3181 
	}
}

3204 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3205 
ut16_t
 
TIM_ICFr
)

3207 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3210 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpcr
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3219 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpcr
;

3225 
	}
}

3245 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3246 
ut16_t
 
TIM_ICFr
)

3248 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpcr
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3257 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3259 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3262 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpcr
;

3268 
	}
}

3287 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3288 
ut16_t
 
TIM_ICFr
)

3290 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpcr
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3299 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3303 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpcr
;

3309 
	}
}

3328 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3329 
ut16_t
 
TIM_ICFr
)

3331 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpcr
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3340 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3342 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3345 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpcr
 ;

3351 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_usart.c

92 
	~"m32f4xx_u.h
"

93 
	~"m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
ut16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

109 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

110 
USART_CR1_RE
))

	)

113 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

114 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

117 
	#CR3_CLEAR_MASK
 ((
ut16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

120 
	#IT_MASK
 ((
ut16_t
)0x001F)

	)

187 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

190 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

192 i(
USARTx
 =
USART1
)

194 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

195 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

197 i(
USARTx
 =
USART2
)

199 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

200 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

202 i(
USARTx
 =
USART3
)

204 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

205 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

207 i(
USARTx
 =
UART4
)

209 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

210 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

212 i(
USARTx
 =
UART5
)

214 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

215 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

217 i(
USARTx
 =
USART6
)

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

220 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
DISABLE
);

222 i(
USARTx
 =
UART7
)

224 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
ENABLE
);

225 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
DISABLE
);

229 i(
USARTx
 =
UART8
)

231 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
ENABLE
);

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
DISABLE
);

235 
	}
}

246 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

248 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

249 
ut32_t
 
gdivid
 = 0x00;

250 
ut32_t
 
aiڮdivid
 = 0x00;

251 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

254 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

255 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

256 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

257 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

258 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

259 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

260 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

263 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

265 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

269 
tmeg
 = 
USARTx
->
CR2
;

272 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

276 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

279 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

282 
tmeg
 = 
USARTx
->
CR1
;

285 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

291 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

292 
USART_InSu
->
USART_Mode
;

295 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

298 
tmeg
 = 
USARTx
->
CR3
;

301 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

305 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

308 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

312 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

314 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

316 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

320 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

324 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

327 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

332 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

334 
tmeg
 = (
gdivid
 / 100) << 4;

337 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

340 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

342 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

346 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

350 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

351 
	}
}

359 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

362 
USART_InSu
->
USART_BaudRe
 = 9600;

363 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

364 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

365 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

366 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

367 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

368 
	}
}

379 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

381 
ut32_t
 
tmeg
 = 0x00;

383 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

384 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

385 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

386 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

387 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

390 
tmeg
 = 
USARTx
->
CR2
;

392 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

398 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

399 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

401 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

402 
	}
}

410 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

413 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

414 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

415 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

416 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

417 
	}
}

427 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

430 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

431 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

433 i(
NewS
 !
DISABLE
)

436 
USARTx
->
CR1
 |
USART_CR1_UE
;

441 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_UE
);

443 
	}
}

453 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

456 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

461 
USARTx
->
GTPR
 |
USART_Psr
;

462 
	}
}

474 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

488 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_OVER8
);

490 
	}
}

500 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

503 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

504 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

506 i(
NewS
 !
DISABLE
)

509 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

514 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_ONEBIT
);

516 
	}
}

557 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

560 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

561 
	`as_m
(
	`IS_USART_DATA
(
Da
));

564 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

565 
	}
}

573 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

576 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

579  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

580 
	}
}

625 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

628 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

632 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_ADD
);

634 
USARTx
->
CR2
 |
USART_Addss
;

635 
	}
}

645 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

648 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

651 i(
NewS
 !
DISABLE
)

654 
USARTx
->
CR1
 |
USART_CR1_RWU
;

659 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_RWU
);

661 
	}
}

672 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

675 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

676 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

678 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_WAKE
);

679 
USARTx
->
CR1
 |
USART_WakeUp
;

680 
	}
}

741 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

744 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

745 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

747 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LBDL
);

748 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

749 
	}
}

759 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

762 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

763 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

765 i(
NewS
 !
DISABLE
)

768 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

773 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LINEN
);

775 
	}
}

783 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

786 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

789 
USARTx
->
CR1
 |
USART_CR1_SBK
;

790 
	}
}

836 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

839 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

840 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

842 i(
NewS
 !
DISABLE
)

845 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

850 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_HDSEL
);

852 
	}
}

920 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

923 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

926 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

928 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

929 
	}
}

939 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

942 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

943 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

944 i(
NewS
 !
DISABLE
)

947 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

952 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_SCEN
);

954 
	}
}

964 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

967 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

968 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

969 i(
NewS
 !
DISABLE
)

972 
USARTx
->
CR3
 |
USART_CR3_NACK
;

977 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_NACK
);

979 
	}
}

1035 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

1038 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1039 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1041 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IRLP
);

1042 
USARTx
->
CR3
 |
USART_IrDAMode
;

1043 
	}
}

1053 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1056 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1057 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1059 i(
NewS
 !
DISABLE
)

1062 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1067 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IREN
);

1069 
	}
}

1099 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1103 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1104 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1106 i(
NewS
 !
DISABLE
)

1110 
USARTx
->
CR3
 |
USART_DMAReq
;

1116 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

1118 
	}
}

1231 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1233 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

1234 
ut32_t
 
uxba
 = 0x00;

1236 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1237 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1238 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1241 i(
USART_IT
 =
USART_IT_CTS
)

1243 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1246 
uxba
 = (
ut32_t
)
USARTx
;

1249 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1252 
pos
 = 
USART_IT
 & 
IT_MASK
;

1253 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1255 i(
ug
 == 0x01)

1257 
uxba
 += 0x0C;

1259 i(
ug
 == 0x02)

1261 
uxba
 += 0x10;

1265 
uxba
 += 0x14;

1267 i(
NewS
 !
DISABLE
)

1269 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1273 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1275 
	}
}

1295 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1297 
FgStus
 
bus
 = 
RESET
;

1299 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1300 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1303 i(
USART_FLAG
 =
USART_FLAG_CTS
)

1305 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1308 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1310 
bus
 = 
SET
;

1314 
bus
 = 
RESET
;

1316  
bus
;

1317 
	}
}

1344 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1347 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1348 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1351 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1353 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1356 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

1357 
	}
}

1378 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1380 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

1381 
ITStus
 
bus
 = 
RESET
;

1383 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1384 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1387 i(
USART_IT
 =
USART_IT_CTS
)

1389 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1393 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1395 
mask
 = 
USART_IT
 & 
IT_MASK
;

1396 
mask
 = (
ut32_t
)0x01 << itmask;

1398 i(
ug
 == 0x01)

1400 
mask
 &
USARTx
->
CR1
;

1402 i(
ug
 == 0x02)

1404 
mask
 &
USARTx
->
CR2
;

1408 
mask
 &
USARTx
->
CR3
;

1411 
bpos
 = 
USART_IT
 >> 0x08;

1412 
bpos
 = (
ut32_t
)0x01 << bitpos;

1413 
bpos
 &
USARTx
->
SR
;

1414 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1416 
bus
 = 
SET
;

1420 
bus
 = 
RESET
;

1423  
bus
;

1424 
	}
}

1452 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1454 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1456 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1457 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1460 i(
USART_IT
 =
USART_IT_CTS
)

1462 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1465 
bpos
 = 
USART_IT
 >> 0x08;

1466 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1467 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1468 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_wwdg.c

84 
	~"m32f4xx_wwdg.h
"

85 
	~"m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_BNumb
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

138 
	$WWDG_DeIn
()

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

141 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

156 
ut32_t
 
tmeg
 = 0;

158 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

160 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tmeg
 |
WWDG_Psr
;

164 
WWDG
->
CFR
 = 
tmeg
;

165 
	}
}

173 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

175 
__IO
 
ut32_t
 
tmeg
 = 0;

178 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

181 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

187 
WWDG
->
CFR
 = 
tmeg
;

188 
	}
}

196 
	$WWDG_EbIT
()

198 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_SCou
(
ut8_t
 
Cou
)

211 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

214 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_Eb
(
ut8_t
 
Cou
)

242 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

244 
	}
}

266 
FgStus
 
	$WWDG_GFgStus
()

268 
FgStus
 
bus
 = 
RESET
;

270 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

279 
	}
}

286 
	$WWDG_CˬFg
()

288 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

289 
	}
}

	@X:\GRBL-Advanced-F446ZE\ARM\cmsis\arm_common_tables.h

24 #ide
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"m_mh.h
"

29 
ut16_t
 
mBRevTab
[256];

30 
q15_t
 
mRecTabQ15
[64];

31 
q31_t
 
mRecTabQ31
[64];

32 cڡ 
q31_t
 
CfAQ31
[1024];

33 cڡ 
q31_t
 
CfBQ31
[1024];

	@X:\GRBL-Advanced-F446ZE\ARM\cmsis\arm_math.h

251 #ide
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #i
defed
 (
ARM_MATH_CM4
)

257 
	~"ce_cm4.h
"

258 #i
defed
 (
ARM_MATH_CM3
)

259 
	~"ce_cm3.h
"

260 #i
defed
 (
ARM_MATH_CM0
)

261 
	~"ce_cm0.h
"

263 
	~"ARMCM4.h
"

267 #unde
__CMSIS_GENERIC


268 
	~"rg.h
"

269 
	~"mh.h
"

270 #ifdef 
__lulus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	tm_us
;

319 
t8_t
 
	tq7_t
;

324 
t16_t
 
	tq15_t
;

329 
t32_t
 
	tq31_t
;

334 
t64_t
 
	tq63_t
;

339 
	tt32_t
;

344 
	tt64_t
;

349 
	#__SIMD32
(
addr
(*(
t32_t
 **& (addr))

	)

351 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
t32_t
)(
ARG2
<< 
ARG3
& (t32_t)0xFFFF0000)

	)

364 #ide
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
t32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
t32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
t32_t
)(
v3
<< 24& (t32_t)0xFF000000)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
t32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
t32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
t32_t
)(
v0
<< 24& (t32_t)0xFF000000)

	)

383 
__INLINE
 
q31_t
 
_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
mu32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
(
x
 & 0x00000000FFFFFFFF* 
y
) >> 32) +

429 (((
q63_t
(
x
 >> 32* 
y
)));

433 #i
defed
 (
ARM_MATH_CM0
&& defed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__z


	)

437 #i
defed
 (
ARM_MATH_CM0
&& ((defed (
__ICCARM__
)||(defed (
__GNUC__
)|| defed (
__TASKING__
) )

439 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
);

442 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
)

444 
ut32_t
 
cou
 = 0;

445 
ut32_t
 
mask
 = 0x80000000;

447 (
da
 & 
mask
) == 0)

449 
cou
 += 1u;

450 
mask
 = mask >> 1u;

453 (
cou
);

463 
__INLINE
 
ut32_t
 
m_c_q31
(

464 
q31_t
 

,

465 
q31_t
 * 
d
,

466 
q31_t
 * 
pRecTab
)

469 
ut32_t
 
out
, 
mpV
;

470 
ut32_t
 
dex
, 
i
;

471 
ut32_t
 
signBs
;

473 if(

 > 0)

475 
signBs
 = 
__CLZ
(

) - 1;

479 
signBs
 = 
__CLZ
(-

) - 1;

483 

 = i<< 
signBs
;

486 
dex
 = (
ut32_t
(

 >> 24u);

487 
dex
 = (dex & 
INDEX_MASK
);

490 
out
 = 
pRecTab
[
dex
];

494 
i
 = 0u; i < 2u; i++)

496 
mpV
 = (
q31_t
(((
q63_t


 * 
out
) >> 31u);

497 
mpV
 = 0x7FFFFFFF -empVal;

500 
out
 = (
q31_t

_q63_to_q31
(((
q63_t
ou* 
mpV
) >> 30u);

504 *
d
 = 
out
;

507  (
signBs
 + 1u);

514 
__INLINE
 
ut32_t
 
m_c_q15
(

515 
q15_t
 

,

516 
q15_t
 * 
d
,

517 
q15_t
 * 
pRecTab
)

520 
ut32_t
 
out
 = 0, 
mpV
 = 0;

521 
ut32_t
 
dex
 = 0, 
i
 = 0;

522 
ut32_t
 
signBs
 = 0;

524 if(

 > 0)

526 
signBs
 = 
__CLZ
(

) - 17;

530 
signBs
 = 
__CLZ
(-

) - 17;

534 

 = i<< 
signBs
;

537 
dex
 = 

 >> 8;

538 
dex
 = (dex & 
INDEX_MASK
);

541 
out
 = 
pRecTab
[
dex
];

545 
i
 = 0; i < 2; i++)

547 
mpV
 = (
q15_t
(((
q31_t


 * 
out
) >> 15);

548 
mpV
 = 0x7FFF -empVal;

550 
out
 = (
q15_t
(((
q31_t
ou* 
mpV
) >> 14);

554 *
d
 = 
out
;

557  (
signBs
 + 1);

565 #i
defed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
ut32_t
 
y
)

571 
t32_t
 
posMax
, 
gM
;

572 
ut32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =osMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
gM
 = -
posMax
;

593 if(
x
 < 
gM
)

595 
x
 = 
gM
;

598  (
x
);

610 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (
x
;

624 
s
 = (
y
;

626 
r
 = 
__SSAT
((
q31_t
 + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t

u
 << 24& 0xFF000000| (((q31_t
t
 << 16) & 0x00FF0000) |

632 (((
q31_t

s
 << 8& 0x0000FF00| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (
x
;

650 
s
 = (
y
;

652 
r
 = 
__SSAT
( - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000| (
t
 & 0x00FF0000| (
s
 & 0x0000FF00| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (
x
;

679 
s
 = (
y
;

681 
r
 = 
__SSAT
 + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (
x
;

702 
s
 = (
y
;

704 
r
 = ( >> 1+ (
s
 >> 1));

705 
s
 = ((
q31_t
((
x
 >> 17+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (
x
;

725 
s
 = (
y
;

727 
r
 = 
__SSAT
 - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (
x
;

747 
s
 = (
y
;

749 
r
 = ( >> 1- (
s
 >> 1));

750 
s
 = (((
x
 >> 17- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16+ (
y
))) << 16) +

768 
_q31_to_q15
((
q31_t
((
x
 - ((
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (
x
;

785 
s
 = (
y
;

787 
r
 = ( >> 1- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16- (
y
))) << 16) +

807 
_q31_to_q15
((
q31_t
((
x
 + ((
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (
x
;

824 
s
 = (
y
;

826 
r
 = ( >> 1+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((
x
 * ((
y
 >> 16)) -

843 (((
x
 >> 16* (
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((
x
 * ((
y
 >> 16)) +

855 (((
x
 >> 16* (
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
_q63_to_q31
((
q63_t

x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
_q63_to_q31
((
q63_t

x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

888 ((
x
 * (
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + (((
x
 >> 16* ((
y
)) +

901 ((
x
 * ((
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - (((
x
 >> 16* ((
y
)) +

914 ((
x
 * ((
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

927 ((
x
 * (
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + (((
x
 >> 16* (
y
)) +

940 ((
x
 * ((
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16* (
y
 >> 16)) +

952 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16* (
y
 >> 16)) +

964 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

978 
ut16_t
 
numTs
;

979 
q7_t
 *
pS
;

980 
q7_t
 *
pCffs
;

981 } 
	tm_f__q7
;

988 
ut16_t
 
numTs
;

989 
q15_t
 *
pS
;

990 
q15_t
 *
pCffs
;

991 } 
	tm_f__q15
;

998 
ut16_t
 
numTs
;

999 
q31_t
 *
pS
;

1000 
q31_t
 *
pCffs
;

1001 } 
	tm_f__q31
;

1008 
ut16_t
 
numTs
;

1009 
t32_t
 *
pS
;

1010 
t32_t
 *
pCffs
;

1011 } 
	tm_f__f32
;

1022 
m_f_q7
(

1023 cڡ 
m_f__q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD
,

1026 
ut32_t
 
blockSize
);

1038 
m_f__q7
(

1039 
m_f__q7
 * 
S
,

1040 
ut16_t
 
numTs
,

1041 
q7_t
 * 
pCffs
,

1042 
q7_t
 * 
pS
,

1043 
ut32_t
 
blockSize
);

1054 
m_f_q15
(

1055 cڡ 
m_f__q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD
,

1058 
ut32_t
 
blockSize
);

1068 
m_f__q15
(

1069 cڡ 
m_f__q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD
,

1072 
ut32_t
 
blockSize
);

1085 
m_us
 
m_f__q15
(

1086 
m_f__q15
 * 
S
,

1087 
ut16_t
 
numTs
,

1088 
q15_t
 * 
pCffs
,

1089 
q15_t
 * 
pS
,

1090 
ut32_t
 
blockSize
);

1100 
m_f_q31
(

1101 cڡ 
m_f__q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD
,

1104 
ut32_t
 
blockSize
);

1114 
m_f__q31
(

1115 cڡ 
m_f__q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD
,

1118 
ut32_t
 
blockSize
);

1129 
m_f__q31
(

1130 
m_f__q31
 * 
S
,

1131 
ut16_t
 
numTs
,

1132 
q31_t
 * 
pCffs
,

1133 
q31_t
 * 
pS
,

1134 
ut32_t
 
blockSize
);

1144 
m_f_f32
(

1145 cڡ 
m_f__f32
 * 
S
,

1146 
t32_t
 * 
pSrc
,

1147 
t32_t
 * 
pD
,

1148 
ut32_t
 
blockSize
);

1159 
m_f__f32
(

1160 
m_f__f32
 * 
S
,

1161 
ut16_t
 
numTs
,

1162 
t32_t
 * 
pCffs
,

1163 
t32_t
 * 
pS
,

1164 
ut32_t
 
blockSize
);

1172 
t8_t
 
numSges
;

1173 
q15_t
 *
pS
;

1174 
q15_t
 *
pCffs
;

1175 
t8_t
 
poShi
;

1177 } 
	tm_biquad_sd_df1__q15
;

1185 
ut32_t
 
numSges
;

1186 
q31_t
 *
pS
;

1187 
q31_t
 *
pCffs
;

1188 
ut8_t
 
poShi
;

1190 } 
	tm_biquad_sd_df1__q31
;

1197 
ut32_t
 
numSges
;

1198 
t32_t
 *
pS
;

1199 
t32_t
 *
pCffs
;

1202 } 
	tm_biquad_sd_df1__f32
;

1215 
m_biquad_sde_df1_q15
(

1216 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD
,

1219 
ut32_t
 
blockSize
);

1231 
m_biquad_sde_df1__q15
(

1232 
m_biquad_sd_df1__q15
 * 
S
,

1233 
ut8_t
 
numSges
,

1234 
q15_t
 * 
pCffs
,

1235 
q15_t
 * 
pS
,

1236 
t8_t
 
poShi
);

1248 
m_biquad_sde_df1__q15
(

1249 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD
,

1252 
ut32_t
 
blockSize
);

1264 
m_biquad_sde_df1_q31
(

1265 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD
,

1268 
ut32_t
 
blockSize
);

1279 
m_biquad_sde_df1__q31
(

1280 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD
,

1283 
ut32_t
 
blockSize
);

1295 
m_biquad_sde_df1__q31
(

1296 
m_biquad_sd_df1__q31
 * 
S
,

1297 
ut8_t
 
numSges
,

1298 
q31_t
 * 
pCffs
,

1299 
q31_t
 * 
pS
,

1300 
t8_t
 
poShi
);

1311 
m_biquad_sde_df1_f32
(

1312 cڡ 
m_biquad_sd_df1__f32
 * 
S
,

1313 
t32_t
 * 
pSrc
,

1314 
t32_t
 * 
pD
,

1315 
ut32_t
 
blockSize
);

1326 
m_biquad_sde_df1__f32
(

1327 
m_biquad_sd_df1__f32
 * 
S
,

1328 
ut8_t
 
numSges
,

1329 
t32_t
 * 
pCffs
,

1330 
t32_t
 * 
pS
);

1339 
ut16_t
 
numRows
;

1340 
ut16_t
 
numCs
;

1341 
t32_t
 *
pDa
;

1342 } 
	tm_mrix__f32
;

1350 
ut16_t
 
numRows
;

1351 
ut16_t
 
numCs
;

1352 
q15_t
 *
pDa
;

1354 } 
	tm_mrix__q15
;

1362 
ut16_t
 
numRows
;

1363 
ut16_t
 
numCs
;

1364 
q31_t
 *
pDa
;

1366 } 
	tm_mrix__q31
;

1379 
m_us
 
m_m_add_f32
(

1380 cڡ 
m_mrix__f32
 * 
pSrcA
,

1381 cڡ 
m_mrix__f32
 * 
pSrcB
,

1382 
m_mrix__f32
 * 
pD
);

1393 
m_us
 
m_m_add_q15
(

1394 cڡ 
m_mrix__q15
 * 
pSrcA
,

1395 cڡ 
m_mrix__q15
 * 
pSrcB
,

1396 
m_mrix__q15
 * 
pD
);

1407 
m_us
 
m_m_add_q31
(

1408 cڡ 
m_mrix__q31
 * 
pSrcA
,

1409 cڡ 
m_mrix__q31
 * 
pSrcB
,

1410 
m_mrix__q31
 * 
pD
);

1421 
m_us
 
m_m_s_f32
(

1422 cڡ 
m_mrix__f32
 * 
pSrc
,

1423 
m_mrix__f32
 * 
pD
);

1434 
m_us
 
m_m_s_q15
(

1435 cڡ 
m_mrix__q15
 * 
pSrc
,

1436 
m_mrix__q15
 * 
pD
);

1446 
m_us
 
m_m_s_q31
(

1447 cڡ 
m_mrix__q31
 * 
pSrc
,

1448 
m_mrix__q31
 * 
pD
);

1460 
m_us
 
m_m_mu_f32
(

1461 cڡ 
m_mrix__f32
 * 
pSrcA
,

1462 cڡ 
m_mrix__f32
 * 
pSrcB
,

1463 
m_mrix__f32
 * 
pD
);

1474 
m_us
 
m_m_mu_q15
(

1475 cڡ 
m_mrix__q15
 * 
pSrcA
,

1476 cڡ 
m_mrix__q15
 * 
pSrcB
,

1477 
m_mrix__q15
 * 
pD
,

1478 
q15_t
 * 
pS
);

1490 
m_us
 
m_m_mu__q15
(

1491 cڡ 
m_mrix__q15
 * 
pSrcA
,

1492 cڡ 
m_mrix__q15
 * 
pSrcB
,

1493 
m_mrix__q15
 * 
pD
,

1494 
q15_t
 * 
pS
);

1505 
m_us
 
m_m_mu_q31
(

1506 cڡ 
m_mrix__q31
 * 
pSrcA
,

1507 cڡ 
m_mrix__q31
 * 
pSrcB
,

1508 
m_mrix__q31
 * 
pD
);

1519 
m_us
 
m_m_mu__q31
(

1520 cڡ 
m_mrix__q31
 * 
pSrcA
,

1521 cڡ 
m_mrix__q31
 * 
pSrcB
,

1522 
m_mrix__q31
 * 
pD
);

1534 
m_us
 
m_m_sub_f32
(

1535 cڡ 
m_mrix__f32
 * 
pSrcA
,

1536 cڡ 
m_mrix__f32
 * 
pSrcB
,

1537 
m_mrix__f32
 * 
pD
);

1548 
m_us
 
m_m_sub_q15
(

1549 cڡ 
m_mrix__q15
 * 
pSrcA
,

1550 cڡ 
m_mrix__q15
 * 
pSrcB
,

1551 
m_mrix__q15
 * 
pD
);

1562 
m_us
 
m_m_sub_q31
(

1563 cڡ 
m_mrix__q31
 * 
pSrcA
,

1564 cڡ 
m_mrix__q31
 * 
pSrcB
,

1565 
m_mrix__q31
 * 
pD
);

1576 
m_us
 
m_m_s_f32
(

1577 cڡ 
m_mrix__f32
 * 
pSrc
,

1578 
t32_t
 
s
,

1579 
m_mrix__f32
 * 
pD
);

1591 
m_us
 
m_m_s_q15
(

1592 cڡ 
m_mrix__q15
 * 
pSrc
,

1593 
q15_t
 
sF
,

1594 
t32_t
 
shi
,

1595 
m_mrix__q15
 * 
pD
);

1607 
m_us
 
m_m_s_q31
(

1608 cڡ 
m_mrix__q31
 * 
pSrc
,

1609 
q31_t
 
sF
,

1610 
t32_t
 
shi
,

1611 
m_mrix__q31
 * 
pD
);

1623 
m_m__q31
(

1624 
m_mrix__q31
 * 
S
,

1625 
ut16_t
 
nRows
,

1626 
ut16_t
 
nCumns
,

1627 
q31_t
 *
pDa
);

1638 
m_m__q15
(

1639 
m_mrix__q15
 * 
S
,

1640 
ut16_t
 
nRows
,

1641 
ut16_t
 
nCumns
,

1642 
q15_t
 *
pDa
);

1653 
m_m__f32
(

1654 
m_mrix__f32
 * 
S
,

1655 
ut16_t
 
nRows
,

1656 
ut16_t
 
nCumns
,

1657 
t32_t
 *
pDa
);

1666 
q15_t
 
A0
;

1667 #ifde
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	tm_pid__q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	tm_pid__q31
;

1699 
t32_t
 
A0
;

1700 
t32_t
 
A1
;

1701 
t32_t
 
A2
;

1702 
t32_t
 
e
[3];

1703 
t32_t
 
Kp
;

1704 
t32_t
 
Ki
;

1705 
t32_t
 
Kd
;

1706 } 
	tm_pid__f32
;

1716 
m_pid__f32
(

1717 
m_pid__f32
 * 
S
,

1718 
t32_t
 
tSFg
);

1725 
m_pid_t_f32
(

1726 
m_pid__f32
 * 
S
);

1735 
m_pid__q31
(

1736 
m_pid__q31
 * 
S
,

1737 
t32_t
 
tSFg
);

1746 
m_pid_t_q31
(

1747 
m_pid__q31
 * 
S
);

1755 
m_pid__q15
(

1756 
m_pid__q15
 * 
S
,

1757 
t32_t
 
tSFg
);

1764 
m_pid_t_q15
(

1765 
m_pid__q15
 * 
S
);

1773 
ut32_t
 
nVues
;

1774 
t32_t
 
x1
;

1775 
t32_t
 
xScg
;

1776 
t32_t
 *
pYDa
;

1777 } 
	tm_lr___f32
;

1785 
ut16_t
 
numRows
;

1786 
ut16_t
 
numCs
;

1787 
t32_t
 *
pDa
;

1788 } 
	tm_br___f32
;

1796 
ut16_t
 
numRows
;

1797 
ut16_t
 
numCs
;

1798 
q31_t
 *
pDa
;

1799 } 
	tm_br___q31
;

1807 
ut16_t
 
numRows
;

1808 
ut16_t
 
numCs
;

1809 
q15_t
 *
pDa
;

1810 } 
	tm_br___q15
;

1818 
ut16_t
 
numRows
;

1819 
ut16_t
 
numCs
;

1820 
q7_t
 *
pDa
;

1821 } 
	tm_br___q7
;

1833 
m_mu_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD
,

1837 
ut32_t
 
blockSize
);

1848 
m_mu_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD
,

1852 
ut32_t
 
blockSize
);

1863 
m_mu_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD
,

1867 
ut32_t
 
blockSize
);

1878 
m_mu_f32
(

1879 
t32_t
 * 
pSrcA
,

1880 
t32_t
 * 
pSrcB
,

1881 
t32_t
 * 
pD
,

1882 
ut32_t
 
blockSize
);

1891 
ut16_t
 
fL
;

1892 
ut8_t
 
ifFg
;

1893 
ut8_t
 
bRevFg
;

1894 
q15_t
 *
pTwidd
;

1895 
ut16_t
 *
pBRevTab
;

1896 
ut16_t
 
twidCfModifr
;

1897 
ut16_t
 
bRevFa
;

1898 } 
	tm_cf_dix4__q15
;

1906 
ut16_t
 
fL
;

1907 
ut8_t
 
ifFg
;

1908 
ut8_t
 
bRevFg
;

1909 
q31_t
 *
pTwidd
;

1910 
ut16_t
 *
pBRevTab
;

1911 
ut16_t
 
twidCfModifr
;

1912 
ut16_t
 
bRevFa
;

1913 } 
	tm_cf_dix4__q31
;

1921 
ut16_t
 
fL
;

1922 
ut8_t
 
ifFg
;

1923 
ut8_t
 
bRevFg
;

1924 
t32_t
 *
pTwidd
;

1925 
ut16_t
 *
pBRevTab
;

1926 
ut16_t
 
twidCfModifr
;

1927 
ut16_t
 
bRevFa
;

1928 
t32_t
 
ebyfL
;

1929 } 
	tm_cf_dix4__f32
;

1938 
m_cf_dix4_q15
(

1939 cڡ 
m_cf_dix4__q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
m_us
 
m_cf_dix4__q15
(

1952 
m_cf_dix4__q15
 * 
S
,

1953 
ut16_t
 
fL
,

1954 
ut8_t
 
ifFg
,

1955 
ut8_t
 
bRevFg
);

1964 
m_cf_dix4_q31
(

1965 cڡ 
m_cf_dix4__q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
m_us
 
m_cf_dix4__q31
(

1978 
m_cf_dix4__q31
 * 
S
,

1979 
ut16_t
 
fL
,

1980 
ut8_t
 
ifFg
,

1981 
ut8_t
 
bRevFg
);

1990 
m_cf_dix4_f32
(

1991 cڡ 
m_cf_dix4__f32
 * 
S
,

1992 
t32_t
 * 
pSrc
);

2003 
m_us
 
m_cf_dix4__f32
(

2004 
m_cf_dix4__f32
 * 
S
,

2005 
ut16_t
 
fL
,

2006 
ut8_t
 
ifFg
,

2007 
ut8_t
 
bRevFg
);

2024 
m_dix4_buy_f32
(

2025 
t32_t
 * 
pSrc
,

2026 
ut16_t
 
fL
,

2027 
t32_t
 * 
pCf
,

2028 
ut16_t
 
twidCfModifr
);

2040 
m_dix4_buy_v_f32
(

2041 
t32_t
 * 
pSrc
,

2042 
ut16_t
 
fL
,

2043 
t32_t
 * 
pCf
,

2044 
ut16_t
 
twidCfModifr
,

2045 
t32_t
 
ebyfL
);

2056 
m_bvl_f32
(

2057 
t32_t
 *
pSrc
,

2058 
ut16_t
 
fSize
,

2059 
ut16_t
 
bRevFa
,

2060 
ut16_t
 *
pBRevTab
);

2071 
m_dix4_buy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
ut32_t
 
fL
,

2074 
q31_t
 *
pCf
,

2075 
ut32_t
 
twidCfModifr
);

2086 
m_dix4_buy_v_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
ut32_t
 
fL
,

2089 
q31_t
 * 
pCf
,

2090 
ut32_t
 
twidCfModifr
);

2101 
m_bvl_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
ut32_t
 
fL
,

2104 
ut16_t
 
bRevFa
,

2105 
ut16_t
 *
pBRevTab
);

2116 
m_dix4_buy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
ut32_t
 
fL
,

2119 
q15_t
 *
pCf16
,

2120 
ut32_t
 
twidCfModifr
);

2131 
m_dix4_buy_v_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
ut32_t
 
fL
,

2134 
q15_t
 *
pCf16
,

2135 
ut32_t
 
twidCfModifr
);

2146 
m_bvl_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
ut32_t
 
fL
,

2149 
ut16_t
 
bRevFa
,

2150 
ut16_t
 *
pBRevTab
);

2158 
ut32_t
 
fLRl
;

2159 
ut32_t
 
fLBy2
;

2160 
ut8_t
 
ifFgR
;

2161 
ut8_t
 
bRevFgR
;

2162 
ut32_t
 
twidCfRModifr
;

2163 
q15_t
 *
pTwiddARl
;

2164 
q15_t
 *
pTwiddBRl
;

2165 
m_cf_dix4__q15
 *
pCf
;

2166 } 
	tm_rf__q15
;

2174 
ut32_t
 
fLRl
;

2175 
ut32_t
 
fLBy2
;

2176 
ut8_t
 
ifFgR
;

2177 
ut8_t
 
bRevFgR
;

2178 
ut32_t
 
twidCfRModifr
;

2179 
q31_t
 *
pTwiddARl
;

2180 
q31_t
 *
pTwiddBRl
;

2181 
m_cf_dix4__q31
 *
pCf
;

2182 } 
	tm_rf__q31
;

2190 
ut32_t
 
fLRl
;

2191 
ut16_t
 
fLBy2
;

2192 
ut8_t
 
ifFgR
;

2193 
ut8_t
 
bRevFgR
;

2194 
ut32_t
 
twidCfRModifr
;

2195 
t32_t
 *
pTwiddARl
;

2196 
t32_t
 *
pTwiddBRl
;

2197 
m_cf_dix4__f32
 *
pCf
;

2198 } 
	tm_rf__f32
;

2208 
m_rf_q15
(

2209 cڡ 
m_rf__q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD
);

2223 
m_us
 
m_rf__q15
(

2224 
m_rf__q15
 * 
S
,

2225 
m_cf_dix4__q15
 * 
S_CFFT
,

2226 
ut32_t
 
fLRl
,

2227 
ut32_t
 
ifFgR
,

2228 
ut32_t
 
bRevFg
);

2238 
m_rf_q31
(

2239 cڡ 
m_rf__q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD
);

2253 
m_us
 
m_rf__q31
(

2254 
m_rf__q31
 * 
S
,

2255 
m_cf_dix4__q31
 * 
S_CFFT
,

2256 
ut32_t
 
fLRl
,

2257 
ut32_t
 
ifFgR
,

2258 
ut32_t
 
bRevFg
);

2270 
m_us
 
m_rf__f32
(

2271 
m_rf__f32
 * 
S
,

2272 
m_cf_dix4__f32
 * 
S_CFFT
,

2273 
ut32_t
 
fLRl
,

2274 
ut32_t
 
ifFgR
,

2275 
ut32_t
 
bRevFg
);

2285 
m_rf_f32
(

2286 cڡ 
m_rf__f32
 * 
S
,

2287 
t32_t
 * 
pSrc
,

2288 
t32_t
 * 
pD
);

2296 
ut16_t
 
N
;

2297 
ut16_t
 
Nby2
;

2298 
t32_t
 
nmize
;

2299 
t32_t
 *
pTwidd
;

2300 
t32_t
 *
pCosFa
;

2301 
m_rf__f32
 *
pRf
;

2302 
m_cf_dix4__f32
 *
pCf
;

2303 } 
	tm_d4__f32
;

2316 
m_us
 
m_d4__f32
(

2317 
m_d4__f32
 * 
S
,

2318 
m_rf__f32
 * 
S_RFFT
,

2319 
m_cf_dix4__f32
 * 
S_CFFT
,

2320 
ut16_t
 
N
,

2321 
ut16_t
 
Nby2
,

2322 
t32_t
 
nmize
);

2332 
m_d4_f32
(

2333 cڡ 
m_d4__f32
 * 
S
,

2334 
t32_t
 * 
pS
,

2335 
t32_t
 * 
pIƚeBufr
);

2343 
ut16_t
 
N
;

2344 
ut16_t
 
Nby2
;

2345 
q31_t
 
nmize
;

2346 
q31_t
 *
pTwidd
;

2347 
q31_t
 *
pCosFa
;

2348 
m_rf__q31
 *
pRf
;

2349 
m_cf_dix4__q31
 *
pCf
;

2350 } 
	tm_d4__q31
;

2363 
m_us
 
m_d4__q31
(

2364 
m_d4__q31
 * 
S
,

2365 
m_rf__q31
 * 
S_RFFT
,

2366 
m_cf_dix4__q31
 * 
S_CFFT
,

2367 
ut16_t
 
N
,

2368 
ut16_t
 
Nby2
,

2369 
q31_t
 
nmize
);

2379 
m_d4_q31
(

2380 cڡ 
m_d4__q31
 * 
S
,

2381 
q31_t
 * 
pS
,

2382 
q31_t
 * 
pIƚeBufr
);

2390 
ut16_t
 
N
;

2391 
ut16_t
 
Nby2
;

2392 
q15_t
 
nmize
;

2393 
q15_t
 *
pTwidd
;

2394 
q15_t
 *
pCosFa
;

2395 
m_rf__q15
 *
pRf
;

2396 
m_cf_dix4__q15
 *
pCf
;

2397 } 
	tm_d4__q15
;

2410 
m_us
 
m_d4__q15
(

2411 
m_d4__q15
 * 
S
,

2412 
m_rf__q15
 * 
S_RFFT
,

2413 
m_cf_dix4__q15
 * 
S_CFFT
,

2414 
ut16_t
 
N
,

2415 
ut16_t
 
Nby2
,

2416 
q15_t
 
nmize
);

2426 
m_d4_q15
(

2427 cڡ 
m_d4__q15
 * 
S
,

2428 
q15_t
 * 
pS
,

2429 
q15_t
 * 
pIƚeBufr
);

2440 
m_add_f32
(

2441 
t32_t
 * 
pSrcA
,

2442 
t32_t
 * 
pSrcB
,

2443 
t32_t
 * 
pD
,

2444 
ut32_t
 
blockSize
);

2455 
m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD
,

2459 
ut32_t
 
blockSize
);

2470 
m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD
,

2474 
ut32_t
 
blockSize
);

2485 
m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD
,

2489 
ut32_t
 
blockSize
);

2500 
m_sub_f32
(

2501 
t32_t
 * 
pSrcA
,

2502 
t32_t
 * 
pSrcB
,

2503 
t32_t
 * 
pD
,

2504 
ut32_t
 
blockSize
);

2515 
m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD
,

2519 
ut32_t
 
blockSize
);

2530 
m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD
,

2534 
ut32_t
 
blockSize
);

2545 
m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD
,

2549 
ut32_t
 
blockSize
);

2560 
m_s_f32
(

2561 
t32_t
 * 
pSrc
,

2562 
t32_t
 
s
,

2563 
t32_t
 * 
pD
,

2564 
ut32_t
 
blockSize
);

2576 
m_s_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sF
,

2579 
t8_t
 
shi
,

2580 
q7_t
 * 
pD
,

2581 
ut32_t
 
blockSize
);

2593 
m_s_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sF
,

2596 
t8_t
 
shi
,

2597 
q15_t
 * 
pD
,

2598 
ut32_t
 
blockSize
);

2610 
m_s_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sF
,

2613 
t8_t
 
shi
,

2614 
q31_t
 * 
pD
,

2615 
ut32_t
 
blockSize
);

2625 
m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD
,

2628 
ut32_t
 
blockSize
);

2638 
m_abs_f32
(

2639 
t32_t
 * 
pSrc
,

2640 
t32_t
 * 
pD
,

2641 
ut32_t
 
blockSize
);

2651 
m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD
,

2654 
ut32_t
 
blockSize
);

2664 
m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD
,

2667 
ut32_t
 
blockSize
);

2678 
m_d_od_f32
(

2679 
t32_t
 * 
pSrcA
,

2680 
t32_t
 * 
pSrcB
,

2681 
ut32_t
 
blockSize
,

2682 
t32_t
 * 
su
);

2693 
m_d_od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
ut32_t
 
blockSize
,

2697 
q31_t
 * 
su
);

2708 
m_d_od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
ut32_t
 
blockSize
,

2712 
q63_t
 * 
su
);

2723 
m_d_od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
ut32_t
 
blockSize
,

2727 
q63_t
 * 
su
);

2738 
m_shi_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
t8_t
 
shiBs
,

2741 
q7_t
 * 
pD
,

2742 
ut32_t
 
blockSize
);

2753 
m_shi_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
t8_t
 
shiBs
,

2756 
q15_t
 * 
pD
,

2757 
ut32_t
 
blockSize
);

2768 
m_shi_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
t8_t
 
shiBs
,

2771 
q31_t
 * 
pD
,

2772 
ut32_t
 
blockSize
);

2783 
m_offt_f32
(

2784 
t32_t
 * 
pSrc
,

2785 
t32_t
 
offt
,

2786 
t32_t
 * 
pD
,

2787 
ut32_t
 
blockSize
);

2798 
m_offt_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
offt
,

2801 
q7_t
 * 
pD
,

2802 
ut32_t
 
blockSize
);

2813 
m_offt_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
offt
,

2816 
q15_t
 * 
pD
,

2817 
ut32_t
 
blockSize
);

2828 
m_offt_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
offt
,

2831 
q31_t
 * 
pD
,

2832 
ut32_t
 
blockSize
);

2842 
m_ge_f32
(

2843 
t32_t
 * 
pSrc
,

2844 
t32_t
 * 
pD
,

2845 
ut32_t
 
blockSize
);

2855 
m_ge_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD
,

2858 
ut32_t
 
blockSize
);

2868 
m_ge_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD
,

2871 
ut32_t
 
blockSize
);

2881 
m_ge_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD
,

2884 
ut32_t
 
blockSize
);

2892 
m_cy_f32
(

2893 
t32_t
 * 
pSrc
,

2894 
t32_t
 * 
pD
,

2895 
ut32_t
 
blockSize
);

2904 
m_cy_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD
,

2907 
ut32_t
 
blockSize
);

2916 
m_cy_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD
,

2919 
ut32_t
 
blockSize
);

2928 
m_cy_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD
,

2931 
ut32_t
 
blockSize
);

2939 
m_fl_f32
(

2940 
t32_t
 
vue
,

2941 
t32_t
 * 
pD
,

2942 
ut32_t
 
blockSize
);

2951 
m_fl_q7
(

2952 
q7_t
 
vue
,

2953 
q7_t
 * 
pD
,

2954 
ut32_t
 
blockSize
);

2963 
m_fl_q15
(

2964 
q15_t
 
vue
,

2965 
q15_t
 * 
pD
,

2966 
ut32_t
 
blockSize
);

2975 
m_fl_q31
(

2976 
q31_t
 
vue
,

2977 
q31_t
 * 
pD
,

2978 
ut32_t
 
blockSize
);

2990 
m_cv_f32
(

2991 
t32_t
 * 
pSrcA
,

2992 
ut32_t
 
cAL
,

2993 
t32_t
 * 
pSrcB
,

2994 
ut32_t
 
cBL
,

2995 
t32_t
 * 
pD
);

3007 
m_cv_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
ut32_t
 
cAL
,

3010 
q15_t
 * 
pSrcB
,

3011 
ut32_t
 
cBL
,

3012 
q15_t
 * 
pD
);

3024 
m_cv__q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
ut32_t
 
cAL
,

3027 
q15_t
 * 
pSrcB
,

3028 
ut32_t
 
cBL
,

3029 
q15_t
 * 
pD
);

3041 
m_cv_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
ut32_t
 
cAL
,

3044 
q31_t
 * 
pSrcB
,

3045 
ut32_t
 
cBL
,

3046 
q31_t
 * 
pD
);

3058 
m_cv__q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
ut32_t
 
cAL
,

3061 
q31_t
 * 
pSrcB
,

3062 
ut32_t
 
cBL
,

3063 
q31_t
 * 
pD
);

3075 
m_cv_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ut32_t
 
cAL
,

3078 
q7_t
 * 
pSrcB
,

3079 
ut32_t
 
cBL
,

3080 
q7_t
 * 
pD
);

3094 
m_us
 
m_cv_l_f32
(

3095 
t32_t
 * 
pSrcA
,

3096 
ut32_t
 
cAL
,

3097 
t32_t
 * 
pSrcB
,

3098 
ut32_t
 
cBL
,

3099 
t32_t
 * 
pD
,

3100 
ut32_t
 
fIndex
,

3101 
ut32_t
 
numPots
);

3115 
m_us
 
m_cv_l_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
ut32_t
 
cAL
,

3118 
q15_t
 * 
pSrcB
,

3119 
ut32_t
 
cBL
,

3120 
q15_t
 * 
pD
,

3121 
ut32_t
 
fIndex
,

3122 
ut32_t
 
numPots
);

3136 
m_us
 
m_cv_l__q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ut32_t
 
cAL
,

3139 
q15_t
 * 
pSrcB
,

3140 
ut32_t
 
cBL
,

3141 
q15_t
 * 
pD
,

3142 
ut32_t
 
fIndex
,

3143 
ut32_t
 
numPots
);

3157 
m_us
 
m_cv_l_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ut32_t
 
cAL
,

3160 
q31_t
 * 
pSrcB
,

3161 
ut32_t
 
cBL
,

3162 
q31_t
 * 
pD
,

3163 
ut32_t
 
fIndex
,

3164 
ut32_t
 
numPots
);

3179 
m_us
 
m_cv_l__q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
ut32_t
 
cAL
,

3182 
q31_t
 * 
pSrcB
,

3183 
ut32_t
 
cBL
,

3184 
q31_t
 * 
pD
,

3185 
ut32_t
 
fIndex
,

3186 
ut32_t
 
numPots
);

3200 
m_us
 
m_cv_l_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
ut32_t
 
cAL
,

3203 
q7_t
 * 
pSrcB
,

3204 
ut32_t
 
cBL
,

3205 
q7_t
 * 
pD
,

3206 
ut32_t
 
fIndex
,

3207 
ut32_t
 
numPots
);

3216 
ut8_t
 
M
;

3217 
ut16_t
 
numTs
;

3218 
q15_t
 *
pCffs
;

3219 
q15_t
 *
pS
;

3220 } 
	tm_f_decime__q15
;

3228 
ut8_t
 
M
;

3229 
ut16_t
 
numTs
;

3230 
q31_t
 *
pCffs
;

3231 
q31_t
 *
pS
;

3233 } 
	tm_f_decime__q31
;

3241 
ut8_t
 
M
;

3242 
ut16_t
 
numTs
;

3243 
t32_t
 *
pCffs
;

3244 
t32_t
 *
pS
;

3246 } 
	tm_f_decime__f32
;

3259 
m_f_decime_f32
(

3260 cڡ 
m_f_decime__f32
 * 
S
,

3261 
t32_t
 * 
pSrc
,

3262 
t32_t
 * 
pD
,

3263 
ut32_t
 
blockSize
);

3278 
m_us
 
m_f_decime__f32
(

3279 
m_f_decime__f32
 * 
S
,

3280 
ut16_t
 
numTs
,

3281 
ut8_t
 
M
,

3282 
t32_t
 * 
pCffs
,

3283 
t32_t
 * 
pS
,

3284 
ut32_t
 
blockSize
);

3295 
m_f_decime_q15
(

3296 cڡ 
m_f_decime__q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD
,

3299 
ut32_t
 
blockSize
);

3310 
m_f_decime__q15
(

3311 cڡ 
m_f_decime__q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD
,

3314 
ut32_t
 
blockSize
);

3330 
m_us
 
m_f_decime__q15
(

3331 
m_f_decime__q15
 * 
S
,

3332 
ut16_t
 
numTs
,

3333 
ut8_t
 
M
,

3334 
q15_t
 * 
pCffs
,

3335 
q15_t
 * 
pS
,

3336 
ut32_t
 
blockSize
);

3347 
m_f_decime_q31
(

3348 cڡ 
m_f_decime__q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD
,

3351 
ut32_t
 
blockSize
);

3362 
m_f_decime__q31
(

3363 
m_f_decime__q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD
,

3366 
ut32_t
 
blockSize
);

3381 
m_us
 
m_f_decime__q31
(

3382 
m_f_decime__q31
 * 
S
,

3383 
ut16_t
 
numTs
,

3384 
ut8_t
 
M
,

3385 
q31_t
 * 
pCffs
,

3386 
q31_t
 * 
pS
,

3387 
ut32_t
 
blockSize
);

3397 
ut8_t
 
L
;

3398 
ut16_t
 
phaLgth
;

3399 
q15_t
 *
pCffs
;

3400 
q15_t
 *
pS
;

3401 } 
	tm_f_ީe__q15
;

3409 
ut8_t
 
L
;

3410 
ut16_t
 
phaLgth
;

3411 
q31_t
 *
pCffs
;

3412 
q31_t
 *
pS
;

3413 } 
	tm_f_ީe__q31
;

3421 
ut8_t
 
L
;

3422 
ut16_t
 
phaLgth
;

3423 
t32_t
 *
pCffs
;

3424 
t32_t
 *
pS
;

3425 } 
	tm_f_ީe__f32
;

3437 
m_f_ީe_q15
(

3438 cڡ 
m_f_ީe__q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD
,

3441 
ut32_t
 
blockSize
);

3456 
m_us
 
m_f_ީe__q15
(

3457 
m_f_ީe__q15
 * 
S
,

3458 
ut8_t
 
L
,

3459 
ut16_t
 
numTs
,

3460 
q15_t
 * 
pCffs
,

3461 
q15_t
 * 
pS
,

3462 
ut32_t
 
blockSize
);

3473 
m_f_ީe_q31
(

3474 cڡ 
m_f_ީe__q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD
,

3477 
ut32_t
 
blockSize
);

3491 
m_us
 
m_f_ީe__q31
(

3492 
m_f_ީe__q31
 * 
S
,

3493 
ut8_t
 
L
,

3494 
ut16_t
 
numTs
,

3495 
q31_t
 * 
pCffs
,

3496 
q31_t
 * 
pS
,

3497 
ut32_t
 
blockSize
);

3509 
m_f_ީe_f32
(

3510 cڡ 
m_f_ީe__f32
 * 
S
,

3511 
t32_t
 * 
pSrc
,

3512 
t32_t
 * 
pD
,

3513 
ut32_t
 
blockSize
);

3527 
m_us
 
m_f_ީe__f32
(

3528 
m_f_ީe__f32
 * 
S
,

3529 
ut8_t
 
L
,

3530 
ut16_t
 
numTs
,

3531 
t32_t
 * 
pCffs
,

3532 
t32_t
 * 
pS
,

3533 
ut32_t
 
blockSize
);

3541 
ut8_t
 
numSges
;

3542 
q63_t
 *
pS
;

3543 
q31_t
 *
pCffs
;

3544 
ut8_t
 
poShi
;

3546 } 
	tm_biquad_s_df1_32x64_s_q31
;

3557 
m_biquad_s_df1_32x64_q31
(

3558 cڡ 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD
,

3561 
ut32_t
 
blockSize
);

3573 
m_biquad_s_df1_32x64__q31
(

3574 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3575 
ut8_t
 
numSges
,

3576 
q31_t
 * 
pCffs
,

3577 
q63_t
 * 
pS
,

3578 
ut8_t
 
poShi
);

3588 
ut8_t
 
numSges
;

3589 
t32_t
 *
pS
;

3590 
t32_t
 *
pCffs
;

3591 } 
	tm_biquad_sde_df2T__f32
;

3603 
m_biquad_sde_df2T_f32
(

3604 cڡ 
m_biquad_sde_df2T__f32
 * 
S
,

3605 
t32_t
 * 
pSrc
,

3606 
t32_t
 * 
pD
,

3607 
ut32_t
 
blockSize
);

3619 
m_biquad_sde_df2T__f32
(

3620 
m_biquad_sde_df2T__f32
 * 
S
,

3621 
ut8_t
 
numSges
,

3622 
t32_t
 * 
pCffs
,

3623 
t32_t
 * 
pS
);

3633 
ut16_t
 
numSges
;

3634 
q15_t
 *
pS
;

3635 
q15_t
 *
pCffs
;

3636 } 
	tm_f_ωi__q15
;

3644 
ut16_t
 
numSges
;

3645 
q31_t
 *
pS
;

3646 
q31_t
 *
pCffs
;

3647 } 
	tm_f_ωi__q31
;

3655 
ut16_t
 
numSges
;

3656 
t32_t
 *
pS
;

3657 
t32_t
 *
pCffs
;

3658 } 
	tm_f_ωi__f32
;

3669 
m_f_ωi__q15
(

3670 
m_f_ωi__q15
 * 
S
,

3671 
ut16_t
 
numSges
,

3672 
q15_t
 * 
pCffs
,

3673 
q15_t
 * 
pS
);

3684 
m_f_ωi_q15
(

3685 cڡ 
m_f_ωi__q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD
,

3688 
ut32_t
 
blockSize
);

3699 
m_f_ωi__q31
(

3700 
m_f_ωi__q31
 * 
S
,

3701 
ut16_t
 
numSges
,

3702 
q31_t
 * 
pCffs
,

3703 
q31_t
 * 
pS
);

3715 
m_f_ωi_q31
(

3716 cڡ 
m_f_ωi__q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD
,

3719 
ut32_t
 
blockSize
);

3730 
m_f_ωi__f32
(

3731 
m_f_ωi__f32
 * 
S
,

3732 
ut16_t
 
numSges
,

3733 
t32_t
 * 
pCffs
,

3734 
t32_t
 * 
pS
);

3745 
m_f_ωi_f32
(

3746 cڡ 
m_f_ωi__f32
 * 
S
,

3747 
t32_t
 * 
pSrc
,

3748 
t32_t
 * 
pD
,

3749 
ut32_t
 
blockSize
);

3756 
ut16_t
 
numSges
;

3757 
q15_t
 *
pS
;

3758 
q15_t
 *
pkCffs
;

3759 
q15_t
 *
pvCffs
;

3760 } 
	tm_i_ωi__q15
;

3767 
ut16_t
 
numSges
;

3768 
q31_t
 *
pS
;

3769 
q31_t
 *
pkCffs
;

3770 
q31_t
 *
pvCffs
;

3771 } 
	tm_i_ωi__q31
;

3778 
ut16_t
 
numSges
;

3779 
t32_t
 *
pS
;

3780 
t32_t
 *
pkCffs
;

3781 
t32_t
 *
pvCffs
;

3782 } 
	tm_i_ωi__f32
;

3793 
m_i_ωi_f32
(

3794 cڡ 
m_i_ωi__f32
 * 
S
,

3795 
t32_t
 * 
pSrc
,

3796 
t32_t
 * 
pD
,

3797 
ut32_t
 
blockSize
);

3810 
m_i_ωi__f32
(

3811 
m_i_ωi__f32
 * 
S
,

3812 
ut16_t
 
numSges
,

3813 
t32_t
 *
pkCffs
,

3814 
t32_t
 *
pvCffs
,

3815 
t32_t
 *
pS
,

3816 
ut32_t
 
blockSize
);

3828 
m_i_ωi_q31
(

3829 cڡ 
m_i_ωi__q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD
,

3832 
ut32_t
 
blockSize
);

3846 
m_i_ωi__q31
(

3847 
m_i_ωi__q31
 * 
S
,

3848 
ut16_t
 
numSges
,

3849 
q31_t
 *
pkCffs
,

3850 
q31_t
 *
pvCffs
,

3851 
q31_t
 *
pS
,

3852 
ut32_t
 
blockSize
);

3864 
m_i_ωi_q15
(

3865 cڡ 
m_i_ωi__q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD
,

3868 
ut32_t
 
blockSize
);

3882 
m_i_ωi__q15
(

3883 
m_i_ωi__q15
 * 
S
,

3884 
ut16_t
 
numSges
,

3885 
q15_t
 *
pkCffs
,

3886 
q15_t
 *
pvCffs
,

3887 
q15_t
 *
pS
,

3888 
ut32_t
 
blockSize
);

3896 
ut16_t
 
numTs
;

3897 
t32_t
 *
pS
;

3898 
t32_t
 *
pCffs
;

3899 
t32_t
 
mu
;

3900 } 
	tm_lms__f32
;

3913 
m_lms_f32
(

3914 cڡ 
m_lms__f32
 * 
S
,

3915 
t32_t
 * 
pSrc
,

3916 
t32_t
 * 
pRef
,

3917 
t32_t
 * 
pOut
,

3918 
t32_t
 * 
pE
,

3919 
ut32_t
 
blockSize
);

3932 
m_lms__f32
(

3933 
m_lms__f32
 * 
S
,

3934 
ut16_t
 
numTs
,

3935 
t32_t
 * 
pCffs
,

3936 
t32_t
 * 
pS
,

3937 
t32_t
 
mu
,

3938 
ut32_t
 
blockSize
);

3946 
ut16_t
 
numTs
;

3947 
q15_t
 *
pS
;

3948 
q15_t
 *
pCffs
;

3949 
q15_t
 
mu
;

3950 
ut32_t
 
poShi
;

3951 } 
	tm_lms__q15
;

3966 
m_lms__q15
(

3967 
m_lms__q15
 * 
S
,

3968 
ut16_t
 
numTs
,

3969 
q15_t
 * 
pCffs
,

3970 
q15_t
 * 
pS
,

3971 
q15_t
 
mu
,

3972 
ut32_t
 
blockSize
,

3973 
ut32_t
 
poShi
);

3986 
m_lms_q15
(

3987 cڡ 
m_lms__q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pE
,

3992 
ut32_t
 
blockSize
);

4001 
ut16_t
 
numTs
;

4002 
q31_t
 *
pS
;

4003 
q31_t
 *
pCffs
;

4004 
q31_t
 
mu
;

4005 
ut32_t
 
poShi
;

4007 } 
	tm_lms__q31
;

4020 
m_lms_q31
(

4021 cڡ 
m_lms__q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pE
,

4026 
ut32_t
 
blockSize
);

4040 
m_lms__q31
(

4041 
m_lms__q31
 * 
S
,

4042 
ut16_t
 
numTs
,

4043 
q31_t
 *
pCffs
,

4044 
q31_t
 *
pS
,

4045 
q31_t
 
mu
,

4046 
ut32_t
 
blockSize
,

4047 
ut32_t
 
poShi
);

4055 
ut16_t
 
numTs
;

4056 
t32_t
 *
pS
;

4057 
t32_t
 *
pCffs
;

4058 
t32_t
 
mu
;

4059 
t32_t
 
gy
;

4060 
t32_t
 
x0
;

4061 } 
	tm_lms_nm__f32
;

4074 
m_lms_nm_f32
(

4075 
m_lms_nm__f32
 * 
S
,

4076 
t32_t
 * 
pSrc
,

4077 
t32_t
 * 
pRef
,

4078 
t32_t
 * 
pOut
,

4079 
t32_t
 * 
pE
,

4080 
ut32_t
 
blockSize
);

4093 
m_lms_nm__f32
(

4094 
m_lms_nm__f32
 * 
S
,

4095 
ut16_t
 
numTs
,

4096 
t32_t
 * 
pCffs
,

4097 
t32_t
 * 
pS
,

4098 
t32_t
 
mu
,

4099 
ut32_t
 
blockSize
);

4107 
ut16_t
 
numTs
;

4108 
q31_t
 *
pS
;

4109 
q31_t
 *
pCffs
;

4110 
q31_t
 
mu
;

4111 
ut8_t
 
poShi
;

4112 
q31_t
 *
cTab
;

4113 
q31_t
 
gy
;

4114 
q31_t
 
x0
;

4115 } 
	tm_lms_nm__q31
;

4128 
m_lms_nm_q31
(

4129 
m_lms_nm__q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pE
,

4134 
ut32_t
 
blockSize
);

4148 
m_lms_nm__q31
(

4149 
m_lms_nm__q31
 * 
S
,

4150 
ut16_t
 
numTs
,

4151 
q31_t
 * 
pCffs
,

4152 
q31_t
 * 
pS
,

4153 
q31_t
 
mu
,

4154 
ut32_t
 
blockSize
,

4155 
ut8_t
 
poShi
);

4163 
ut16_t
 
numTs
;

4164 
q15_t
 *
pS
;

4165 
q15_t
 *
pCffs
;

4166 
q15_t
 
mu
;

4167 
ut8_t
 
poShi
;

4168 
q15_t
 *
cTab
;

4169 
q15_t
 
gy
;

4170 
q15_t
 
x0
;

4171 } 
	tm_lms_nm__q15
;

4184 
m_lms_nm_q15
(

4185 
m_lms_nm__q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pE
,

4190 
ut32_t
 
blockSize
);

4205 
m_lms_nm__q15
(

4206 
m_lms_nm__q15
 * 
S
,

4207 
ut16_t
 
numTs
,

4208 
q15_t
 * 
pCffs
,

4209 
q15_t
 * 
pS
,

4210 
q15_t
 
mu
,

4211 
ut32_t
 
blockSize
,

4212 
ut8_t
 
poShi
);

4224 
m_cܻϋ_f32
(

4225 
t32_t
 * 
pSrcA
,

4226 
ut32_t
 
cAL
,

4227 
t32_t
 * 
pSrcB
,

4228 
ut32_t
 
cBL
,

4229 
t32_t
 * 
pD
);

4241 
m_cܻϋ_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
ut32_t
 
cAL
,

4244 
q15_t
 * 
pSrcB
,

4245 
ut32_t
 
cBL
,

4246 
q15_t
 * 
pD
);

4258 
m_cܻϋ__q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
ut32_t
 
cAL
,

4261 
q15_t
 * 
pSrcB
,

4262 
ut32_t
 
cBL
,

4263 
q15_t
 * 
pD
);

4275 
m_cܻϋ_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
ut32_t
 
cAL
,

4278 
q31_t
 * 
pSrcB
,

4279 
ut32_t
 
cBL
,

4280 
q31_t
 * 
pD
);

4292 
m_cܻϋ__q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
ut32_t
 
cAL
,

4295 
q31_t
 * 
pSrcB
,

4296 
ut32_t
 
cBL
,

4297 
q31_t
 * 
pD
);

4309 
m_cܻϋ_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
ut32_t
 
cAL
,

4312 
q7_t
 * 
pSrcB
,

4313 
ut32_t
 
cBL
,

4314 
q7_t
 * 
pD
);

4321 
ut16_t
 
numTs
;

4322 
ut16_t
 
eIndex
;

4323 
t32_t
 *
pS
;

4324 
t32_t
 *
pCffs
;

4325 
ut16_t
 
maxDay
;

4326 
t32_t
 *
pTDay
;

4327 } 
	tm_f___f32
;

4335 
ut16_t
 
numTs
;

4336 
ut16_t
 
eIndex
;

4337 
q31_t
 *
pS
;

4338 
q31_t
 *
pCffs
;

4339 
ut16_t
 
maxDay
;

4340 
t32_t
 *
pTDay
;

4341 } 
	tm_f___q31
;

4349 
ut16_t
 
numTs
;

4350 
ut16_t
 
eIndex
;

4351 
q15_t
 *
pS
;

4352 
q15_t
 *
pCffs
;

4353 
ut16_t
 
maxDay
;

4354 
t32_t
 *
pTDay
;

4355 } 
	tm_f___q15
;

4363 
ut16_t
 
numTs
;

4364 
ut16_t
 
eIndex
;

4365 
q7_t
 *
pS
;

4366 
q7_t
 *
pCffs
;

4367 
ut16_t
 
maxDay
;

4368 
t32_t
 *
pTDay
;

4369 } 
	tm_f___q7
;

4381 
m_f__f32
(

4382 
m_f___f32
 * 
S
,

4383 
t32_t
 * 
pSrc
,

4384 
t32_t
 * 
pD
,

4385 
t32_t
 * 
pSchIn
,

4386 
ut32_t
 
blockSize
);

4400 
m_f___f32
(

4401 
m_f___f32
 * 
S
,

4402 
ut16_t
 
numTs
,

4403 
t32_t
 * 
pCffs
,

4404 
t32_t
 * 
pS
,

4405 
t32_t
 * 
pTDay
,

4406 
ut16_t
 
maxDay
,

4407 
ut32_t
 
blockSize
);

4419 
m_f__q31
(

4420 
m_f___q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD
,

4423 
q31_t
 * 
pSchIn
,

4424 
ut32_t
 
blockSize
);

4438 
m_f___q31
(

4439 
m_f___q31
 * 
S
,

4440 
ut16_t
 
numTs
,

4441 
q31_t
 * 
pCffs
,

4442 
q31_t
 * 
pS
,

4443 
t32_t
 * 
pTDay
,

4444 
ut16_t
 
maxDay
,

4445 
ut32_t
 
blockSize
);

4458 
m_f__q15
(

4459 
m_f___q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD
,

4462 
q15_t
 * 
pSchIn
,

4463 
q31_t
 * 
pSchOut
,

4464 
ut32_t
 
blockSize
);

4479 
m_f___q15
(

4480 
m_f___q15
 * 
S
,

4481 
ut16_t
 
numTs
,

4482 
q15_t
 * 
pCffs
,

4483 
q15_t
 * 
pS
,

4484 
t32_t
 * 
pTDay
,

4485 
ut16_t
 
maxDay
,

4486 
ut32_t
 
blockSize
);

4499 
m_f__q7
(

4500 
m_f___q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD
,

4503 
q7_t
 * 
pSchIn
,

4504 
q31_t
 * 
pSchOut
,

4505 
ut32_t
 
blockSize
);

4519 
m_f___q7
(

4520 
m_f___q7
 * 
S
,

4521 
ut16_t
 
numTs
,

4522 
q7_t
 * 
pCffs
,

4523 
q7_t
 * 
pS
,

4524 
t32_t
 *
pTDay
,

4525 
ut16_t
 
maxDay
,

4526 
ut32_t
 
blockSize
);

4537 
m_s_cos_f32
(

4538 
t32_t
 
tha
,

4539 
t32_t
 *
pSV
,

4540 
t32_t
 *
pCcosV
);

4550 
m_s_cos_q31
(

4551 
q31_t
 
tha
,

4552 
q31_t
 *
pSV
,

4553 
q31_t
 *
pCosV
);

4564 
m_cmx_cj_f32
(

4565 
t32_t
 * 
pSrc
,

4566 
t32_t
 * 
pD
,

4567 
ut32_t
 
numSames
);

4577 
m_cmx_cj_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD
,

4580 
ut32_t
 
numSames
);

4590 
m_cmx_cj_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD
,

4593 
ut32_t
 
numSames
);

4605 
m_cmx_mag_squed_f32
(

4606 
t32_t
 * 
pSrc
,

4607 
t32_t
 * 
pD
,

4608 
ut32_t
 
numSames
);

4618 
m_cmx_mag_squed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD
,

4621 
ut32_t
 
numSames
);

4631 
m_cmx_mag_squed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD
,

4634 
ut32_t
 
numSames
);

4711 
__INLINE
 
t32_t
 
m_pid_f32
(

4712 
m_pid__f32
 * 
S
,

4713 
t32_t
 

)

4715 
t32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 

) +

4719 (
S
->
A1
 * S->
e
[0]+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
e
[1] = S->state[0];

4723 
S
->
e
[0] = 

;

4724 
S
->
e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
m_pid_q31
(

4747 
m_pid__q31
 * 
S
,

4748 
q31_t
 

)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t

S
->
A0
 * 

;

4757 
acc
 +(
q63_t

S
->
A1
 * S->
e
[0];

4760 
acc
 +(
q63_t

S
->
A2
 * S->
e
[1];

4763 
out
 = (
q31_t
(
acc
 >> 31u);

4766 
out
 +
S
->
e
[2];

4769 
S
->
e
[1] = S->state[0];

4770 
S
->
e
[0] = 

;

4771 
S
->
e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
m_pid_q15
(

4795 
m_pid__q15
 * 
S
,

4796 
q15_t
 

)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifde
ARM_MATH_CM0


4806 
acc
 = ((
q31_t

S
->
A0
 )* 

 ;

4811 
acc
 = (
q31_t

__SMUAD
(
S
->
A0
, 

);

4815 #ifde
ARM_MATH_CM0


4818 
acc
 +(
q31_t

S
->
A1
 * S->
e
[0] ;

4819 
acc
 +(
q31_t

S
->
A2
 * S->
e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
e
),cc);

4829 
acc
 +(
q31_t

S
->
e
[2] << 15;

4832 
out
 = (
q15_t
(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
e
[1] = S->state[0];

4836 
S
->
e
[0] = 

;

4837 
S
->
e
[2] = 
out
;

4840  (
out
);

4857 
m_us
 
m_m_v_f32
(

4858 cڡ 
m_mrix__f32
 * 
c
,

4859 
m_mrix__f32
 * 
d
);

4905 
__INLINE
 
m_ke_f32
(

4906 
t32_t
 
Ia
,

4907 
t32_t
 
Ib
,

4908 
t32_t
 * 
pIpha
,

4909 
t32_t
 * 
pIba
)

4912 *
pIpha
 = 
Ia
;

4915 *
pIba
 = ((
t32_t
0.57735026919 * 
Ia
 + (t32_t1.15470053838 * 
Ib
);

4934 
__INLINE
 
m_ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pIpha
,

4938 
q31_t
 * 
pIba
)

4940 
q31_t
 
odu1
, 
odu2
;

4943 *
pIpha
 = 
Ia
;

4946 
odu1
 = (
q31_t
(((
q63_t

Ia
 * 0x24F34E8B) >> 30);

4949 
odu2
 = (
q31_t
(((
q63_t

Ib
 * 0x49E69D16) >> 30);

4952 *
pIba
 = 
__QADD
(
odu1
, 
odu2
);

4966 
m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD
,

4969 
ut32_t
 
blockSize
);

5009 
__INLINE
 
m_v_ke_f32
(

5010 
t32_t
 
Ipha
,

5011 
t32_t
 
Iba
,

5012 
t32_t
 * 
pIa
,

5013 
t32_t
 * 
pIb
)

5016 *
pIa
 = 
Ipha
;

5019 *
pIb
 = -0.5 * 
Ipha
 + (
t32_t
0.8660254039 *
Iba
;

5038 
__INLINE
 
m_v_ke_q31
(

5039 
q31_t
 
Ipha
,

5040 
q31_t
 
Iba
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
odu1
, 
odu2
;

5047 *
pIa
 = 
Ipha
;

5050 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
) * (0x40000000)) >> 31);

5053 
odu2
 = (
q31_t
(((
q63_t
(
Iba
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
odu2
, 
odu1
);

5071 
m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD
,

5074 
ut32_t
 
blockSize
);

5125 
__INLINE
 
m_rk_f32
(

5126 
t32_t
 
Ipha
,

5127 
t32_t
 
Iba
,

5128 
t32_t
 * 
pId
,

5129 
t32_t
 * 
pIq
,

5130 
t32_t
 
sV
,

5131 
t32_t
 
cosV
)

5134 *
pId
 = 
Ipha
 * 
cosV
 + 
Iba
 * 
sV
;

5137 *
pIq
 = -
Ipha
 * 
sV
 + 
Iba
 * 
cosV
;

5159 
__INLINE
 
m_rk_q31
(

5160 
q31_t
 
Ipha
,

5161 
q31_t
 
Iba
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
sV
,

5165 
q31_t
 
cosV
)

5167 
q31_t
 
odu1
, 
odu2
;

5168 
q31_t
 
odu3
, 
odu4
;

5171 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
* (
cosV
)) >> 31);

5174 
odu2
 = (
q31_t
(((
q63_t
(
Iba
* (
sV
)) >> 31);

5178 
odu3
 = (
q31_t
(((
q63_t
(
Ipha
* (
sV
)) >> 31);

5181 
odu4
 = (
q31_t
(((
q63_t
(
Iba
* (
cosV
)) >> 31);

5184 *
pId
 = 
__QADD
(
odu1
, 
odu2
);

5187 *
pIq
 = 
__QSUB
(
odu4
, 
odu3
);

5201 
m_q7_to_t
(

5202 
q7_t
 * 
pSrc
,

5203 
t32_t
 * 
pD
,

5204 
ut32_t
 
blockSize
);

5244 
__INLINE
 
m_v_rk_f32
(

5245 
t32_t
 
Id
,

5246 
t32_t
 
Iq
,

5247 
t32_t
 * 
pIpha
,

5248 
t32_t
 * 
pIba
,

5249 
t32_t
 
sV
,

5250 
t32_t
 
cosV
)

5253 *
pIpha
 = 
Id
 * 
cosV
 - 
Iq
 * 
sV
;

5256 *
pIba
 = 
Id
 * 
sV
 + 
Iq
 * 
cosV
;

5279 
__INLINE
 
m_v_rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pIpha
,

5283 
q31_t
 * 
pIba
,

5284 
q31_t
 
sV
,

5285 
q31_t
 
cosV
)

5287 
q31_t
 
odu1
, 
odu2
;

5288 
q31_t
 
odu3
, 
odu4
;

5291 
odu1
 = (
q31_t
(((
q63_t
(
Id
* (
cosV
)) >> 31);

5294 
odu2
 = (
q31_t
(((
q63_t
(
Iq
* (
sV
)) >> 31);

5298 
odu3
 = (
q31_t
(((
q63_t
(
Id
* (
sV
)) >> 31);

5301 
odu4
 = (
q31_t
(((
q63_t
(
Iq
* (
cosV
)) >> 31);

5304 *
pIpha
 = 
__QSUB
(
odu1
, 
odu2
);

5307 *
pIba
 = 
__QADD
(
odu4
, 
odu3
);

5323 
m_q31_to_t
(

5324 
q31_t
 * 
pSrc
,

5325 
t32_t
 * 
pD
,

5326 
ut32_t
 
blockSize
);

5377 
__INLINE
 
t32_t
 
m_lr__f32
(

5378 
m_lr___f32
 * 
S
,

5379 
t32_t
 
x
)

5382 
t32_t
 
y
;

5383 
t32_t
 
x0
, 
x1
;

5384 
t32_t
 
y0
, 
y1
;

5385 
t32_t
 
xScg
 = 
S
->xSpacing;

5386 
t32_t
 
i
;

5387 
t32_t
 *
pYDa
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
/ 
xScg
;

5392 if(
i
 < 0)

5395 
y
 = 
pYDa
[0];

5397 if(
i
 >
S
->
nVues
)

5400 
y
 = 
pYDa
[
S
->
nVues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xScg
;

5406 
x1
 = 
S
->x1 + (
i
 +1* 
xScg
;

5409 
y0
 = 
pYDa
[
i
];

5410 
y1
 = 
pYDa
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
m_lr__q31
(q31_*
pYDa
,

5437 
q31_t
 
x
, 
ut32_t
 
nVues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
a
;

5442 
t32_t
 
dex
;

5447 
dex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
dex
 >(
nVues
 - 1))

5451 (
pYDa
[
nVues
 - 1]);

5453 if(
dex
 < 0)

5455 (
pYDa
[0]);

5462 
a
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYDa
[
dex
];

5466 
y1
 = 
pYDa
[
dex
 + 1u];

5469 
y
 = ((
q31_t
((
q63_t

y0
 * (0x7FFFFFFF - 
a
) >> 32));

5472 
y
 +((
q31_t
(((
q63_t

y1
 * 
a
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
m_lr__q15
(q15_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
a
;

5501 
t32_t
 
dex
;

5506 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
dex
 >(
nVues
 - 1))

5510 (
pYDa
[
nVues
 - 1]);

5512 if(
dex
 < 0)

5514 (
pYDa
[0]);

5520 
a
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYDa
[
dex
];

5524 
y1
 = 
pYDa
[
dex
 + 1u];

5527 
y
 = ((
q63_t

y0
 * (0xFFFFF - 
a
));

5530 
y
 +((
q63_t

y1
 * (
a
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
m_lr__q7
(q7_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
a
;

5558 
t32_t
 
dex
;

5563 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
dex
 >(
nVues
 - 1))

5568 (
pYDa
[
nVues
 - 1]);

5570 if(
dex
 < 0)

5572 (
pYDa
[0]);

5579 
a
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYDa
[
dex
];

5583 
y1
 = 
pYDa
[
dex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
a
)));

5589 
y
 +(
y1
 * 
a
);

5592  (
y
 >> 20u);

5607 
t32_t
 
m_s_f32
(

5608 
t32_t
 
x
);

5616 
q31_t
 
m_s_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
m_s_q15
(

5626 
q15_t
 
x
);

5634 
t32_t
 
m_cos_f32
(

5635 
t32_t
 
x
);

5643 
q31_t
 
m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
m_us
 
m_sq_f32
(

5696 
t32_t
 

, flt32_*
pOut
)

5698 if(

 > 0)

5702 #i(
__FPU_USED
 =1&& 
defed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sqf
(

);

5705 *
pOut
 = 
sqf
(

);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
m_us
 
m_sq_q31
(

5727 
q31_t
 

, q31_*
pOut
);

5736 
m_us
 
m_sq_q15
(

5737 
q15_t
 

, q15_*
pOut
);

5752 
__INLINE
 
m_ccurWre_f32
(

5753 
t32_t
 * 
ccBufr
,

5754 
t32_t
 
L
,

5755 
ut16_t
 * 
wreOfft
,

5756 
t32_t
 
bufrInc
,

5757 cڡ 
t32_t
 * 
c
,

5758 
t32_t
 
cInc
,

5759 
ut32_t
 
blockSize
)

5761 
ut32_t
 
i
 = 0u;

5762 
t32_t
 
wOfft
;

5766 
wOfft
 = *
wreOfft
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
ccBufr
[
wOfft
] = *
c
;

5777 
c
 +
cInc
;

5780 
wOfft
 +
bufrInc
;

5781 if(
wOfft
 >
L
)

5782 
wOfft
 -
L
;

5785 
i
--;

5789 *
wreOfft
 = 
wOfft
;

5797 
__INLINE
 
m_ccurRd_f32
(

5798 
t32_t
 * 
ccBufr
,

5799 
t32_t
 
L
,

5800 
t32_t
 * 
adOfft
,

5801 
t32_t
 
bufrInc
,

5802 
t32_t
 * 
d
,

5803 
t32_t
 * 
d_ba
,

5804 
t32_t
 
d_ngth
,

5805 
t32_t
 
dInc
,

5806 
ut32_t
 
blockSize
)

5808 
ut32_t
 
i
 = 0u;

5809 
t32_t
 
rOfft
, 
d_d
;

5813 
rOfft
 = *
adOfft
;

5814 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d
 = 
ccBufr
[
rOfft
];

5825 
d
 +
dInc
;

5827 if(
d
 =(
t32_t
 *
d_d
)

5829 
d
 = 
d_ba
;

5833 
rOfft
 +
bufrInc
;

5835 if(
rOfft
 >
L
)

5837 
rOfft
 -
L
;

5841 
i
--;

5845 *
adOfft
 = 
rOfft
;

5852 
__INLINE
 
m_ccurWre_q15
(

5853 
q15_t
 * 
ccBufr
,

5854 
t32_t
 
L
,

5855 
ut16_t
 * 
wreOfft
,

5856 
t32_t
 
bufrInc
,

5857 cڡ 
q15_t
 * 
c
,

5858 
t32_t
 
cInc
,

5859 
ut32_t
 
blockSize
)

5861 
ut32_t
 
i
 = 0u;

5862 
t32_t
 
wOfft
;

5866 
wOfft
 = *
wreOfft
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
ccBufr
[
wOfft
] = *
c
;

5877 
c
 +
cInc
;

5880 
wOfft
 +
bufrInc
;

5881 if(
wOfft
 >
L
)

5882 
wOfft
 -
L
;

5885 
i
--;

5889 *
wreOfft
 = 
wOfft
;

5897 
__INLINE
 
m_ccurRd_q15
(

5898 
q15_t
 * 
ccBufr
,

5899 
t32_t
 
L
,

5900 
t32_t
 * 
adOfft
,

5901 
t32_t
 
bufrInc
,

5902 
q15_t
 * 
d
,

5903 
q15_t
 * 
d_ba
,

5904 
t32_t
 
d_ngth
,

5905 
t32_t
 
dInc
,

5906 
ut32_t
 
blockSize
)

5908 
ut32_t
 
i
 = 0;

5909 
t32_t
 
rOfft
, 
d_d
;

5913 
rOfft
 = *
adOfft
;

5915 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d
 = 
ccBufr
[
rOfft
];

5926 
d
 +
dInc
;

5928 if(
d
 =(
q15_t
 *
d_d
)

5930 
d
 = 
d_ba
;

5934 
rOfft
 +
bufrInc
;

5936 if(
rOfft
 >
L
)

5938 
rOfft
 -
L
;

5942 
i
--;

5946 *
adOfft
 = 
rOfft
;

5954 
__INLINE
 
m_ccurWre_q7
(

5955 
q7_t
 * 
ccBufr
,

5956 
t32_t
 
L
,

5957 
ut16_t
 * 
wreOfft
,

5958 
t32_t
 
bufrInc
,

5959 cڡ 
q7_t
 * 
c
,

5960 
t32_t
 
cInc
,

5961 
ut32_t
 
blockSize
)

5963 
ut32_t
 
i
 = 0u;

5964 
t32_t
 
wOfft
;

5968 
wOfft
 = *
wreOfft
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
ccBufr
[
wOfft
] = *
c
;

5979 
c
 +
cInc
;

5982 
wOfft
 +
bufrInc
;

5983 if(
wOfft
 >
L
)

5984 
wOfft
 -
L
;

5987 
i
--;

5991 *
wreOfft
 = 
wOfft
;

5999 
__INLINE
 
m_ccurRd_q7
(

6000 
q7_t
 * 
ccBufr
,

6001 
t32_t
 
L
,

6002 
t32_t
 * 
adOfft
,

6003 
t32_t
 
bufrInc
,

6004 
q7_t
 * 
d
,

6005 
q7_t
 * 
d_ba
,

6006 
t32_t
 
d_ngth
,

6007 
t32_t
 
dInc
,

6008 
ut32_t
 
blockSize
)

6010 
ut32_t
 
i
 = 0;

6011 
t32_t
 
rOfft
, 
d_d
;

6015 
rOfft
 = *
adOfft
;

6017 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d
 = 
ccBufr
[
rOfft
];

6028 
d
 +
dInc
;

6030 if(
d
 =(
q7_t
 *
d_d
)

6032 
d
 = 
d_ba
;

6036 
rOfft
 +
bufrInc
;

6038 if(
rOfft
 >
L
)

6040 
rOfft
 -
L
;

6044 
i
--;

6048 *
adOfft
 = 
rOfft
;

6060 
m_pow_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
ut32_t
 
blockSize
,

6063 
q63_t
 * 
pResu
);

6073 
m_pow_f32
(

6074 
t32_t
 * 
pSrc
,

6075 
ut32_t
 
blockSize
,

6076 
t32_t
 * 
pResu
);

6086 
m_pow_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
ut32_t
 
blockSize
,

6089 
q63_t
 * 
pResu
);

6099 
m_pow_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
ut32_t
 
blockSize
,

6102 
q31_t
 * 
pResu
);

6112 
m_mn_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
ut32_t
 
blockSize
,

6115 
q7_t
 * 
pResu
);

6124 
m_mn_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
ut32_t
 
blockSize
,

6127 
q15_t
 * 
pResu
);

6136 
m_mn_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
ut32_t
 
blockSize
,

6139 
q31_t
 * 
pResu
);

6148 
m_mn_f32
(

6149 
t32_t
 * 
pSrc
,

6150 
ut32_t
 
blockSize
,

6151 
t32_t
 * 
pResu
);

6161 
m_v_f32
(

6162 
t32_t
 * 
pSrc
,

6163 
ut32_t
 
blockSize
,

6164 
t32_t
 * 
pResu
);

6174 
m_v_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
ut32_t
 
blockSize
,

6177 
q63_t
 * 
pResu
);

6187 
m_v_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
ut32_t
 
blockSize
,

6190 
q31_t
 * 
pResu
);

6200 
m_rms_f32
(

6201 
t32_t
 * 
pSrc
,

6202 
ut32_t
 
blockSize
,

6203 
t32_t
 * 
pResu
);

6213 
m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
ut32_t
 
blockSize
,

6216 
q31_t
 * 
pResu
);

6226 
m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
ut32_t
 
blockSize
,

6229 
q15_t
 * 
pResu
);

6239 
m_d_f32
(

6240 
t32_t
 * 
pSrc
,

6241 
ut32_t
 
blockSize
,

6242 
t32_t
 * 
pResu
);

6252 
m_d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ut32_t
 
blockSize
,

6255 
q31_t
 * 
pResu
);

6265 
m_d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
ut32_t
 
blockSize
,

6268 
q15_t
 * 
pResu
);

6278 
m_cmx_mag_f32
(

6279 
t32_t
 * 
pSrc
,

6280 
t32_t
 * 
pD
,

6281 
ut32_t
 
numSames
);

6291 
m_cmx_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD
,

6294 
ut32_t
 
numSames
);

6304 
m_cmx_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD
,

6307 
ut32_t
 
numSames
);

6319 
m_cmx_d_od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
ut32_t
 
numSames
,

6323 
q31_t
 * 
Resu
,

6324 
q31_t
 * 
imagResu
);

6336 
m_cmx_d_od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
ut32_t
 
numSames
,

6340 
q63_t
 * 
Resu
,

6341 
q63_t
 * 
imagResu
);

6353 
m_cmx_d_od_f32
(

6354 
t32_t
 * 
pSrcA
,

6355 
t32_t
 * 
pSrcB
,

6356 
ut32_t
 
numSames
,

6357 
t32_t
 * 
Resu
,

6358 
t32_t
 * 
imagResu
);

6369 
m_cmx_mu__q15
(

6370 
q15_t
 * 
pSrcCmx
,

6371 
q15_t
 * 
pSrcRl
,

6372 
q15_t
 * 
pCmxD
,

6373 
ut32_t
 
numSames
);

6384 
m_cmx_mu__q31
(

6385 
q31_t
 * 
pSrcCmx
,

6386 
q31_t
 * 
pSrcRl
,

6387 
q31_t
 * 
pCmxD
,

6388 
ut32_t
 
numSames
);

6399 
m_cmx_mu__f32
(

6400 
t32_t
 * 
pSrcCmx
,

6401 
t32_t
 * 
pSrcRl
,

6402 
t32_t
 * 
pCmxD
,

6403 
ut32_t
 
numSames
);

6414 
m_m_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
ut32_t
 
blockSize
,

6417 
q7_t
 * 
su
,

6418 
ut32_t
 * 
dex
);

6429 
m_m_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
ut32_t
 
blockSize
,

6432 
q15_t
 * 
pResu
,

6433 
ut32_t
 * 
pIndex
);

6443 
m_m_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
ut32_t
 
blockSize
,

6446 
q31_t
 * 
pResu
,

6447 
ut32_t
 * 
pIndex
);

6458 
m_m_f32
(

6459 
t32_t
 * 
pSrc
,

6460 
ut32_t
 
blockSize
,

6461 
t32_t
 * 
pResu
,

6462 
ut32_t
 * 
pIndex
);

6473 
m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
ut32_t
 
blockSize
,

6476 
q7_t
 * 
pResu
,

6477 
ut32_t
 * 
pIndex
);

6488 
m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
ut32_t
 
blockSize
,

6491 
q15_t
 * 
pResu
,

6492 
ut32_t
 * 
pIndex
);

6503 
m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
ut32_t
 
blockSize
,

6506 
q31_t
 * 
pResu
,

6507 
ut32_t
 * 
pIndex
);

6518 
m_max_f32
(

6519 
t32_t
 * 
pSrc
,

6520 
ut32_t
 
blockSize
,

6521 
t32_t
 * 
pResu
,

6522 
ut32_t
 * 
pIndex
);

6533 
m_cmx_mu_cmx_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD
,

6537 
ut32_t
 
numSames
);

6548 
m_cmx_mu_cmx_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD
,

6552 
ut32_t
 
numSames
);

6563 
m_cmx_mu_cmx_f32
(

6564 
t32_t
 * 
pSrcA
,

6565 
t32_t
 * 
pSrcB
,

6566 
t32_t
 * 
pD
,

6567 
ut32_t
 
numSames
);

6576 
m_t_to_q31
(

6577 
t32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD
,

6579 
ut32_t
 
blockSize
);

6588 
m_t_to_q15
(

6589 
t32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD
,

6591 
ut32_t
 
blockSize
);

6600 
m_t_to_q7
(

6601 
t32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD
,

6603 
ut32_t
 
blockSize
);

6613 
m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD
,

6616 
ut32_t
 
blockSize
);

6625 
m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD
,

6628 
ut32_t
 
blockSize
);

6637 
m_q15_to_t
(

6638 
q15_t
 * 
pSrc
,

6639 
t32_t
 * 
pD
,

6640 
ut32_t
 
blockSize
);

6650 
m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD
,

6653 
ut32_t
 
blockSize
);

6663 
m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD
,

6666 
ut32_t
 
blockSize
);

6740 
__INLINE
 
t32_t
 
m_br__f32
(

6741 cڡ 
m_br___f32
 * 
S
,

6742 
t32_t
 
X
,

6743 
t32_t
 
Y
)

6745 
t32_t
 
out
;

6746 
t32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
t32_t
 *
pDa
 = 
S
->pData;

6748 
t32_t
 
xIndex
, 
yIndex
, 
dex
;

6749 
t32_t
 
xdiff
, 
ydiff
;

6750 
t32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
t32_t

X
;

6753 
yIndex
 = (
t32_t

Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1|| 
yIndex
 < 0 || yIndex > ( S->
numCs
-1))

6763 
dex
 = (
xIndex
 - 1+ (
yIndex
-1* 
S
->
numCs
 ;

6767 
f00
 = 
pDa
[
dex
];

6768 
f01
 = 
pDa
[
dex
 + 1];

6771 
dex
 = (
xIndex
-1+ (
yIndex
* 
S
->
numCs
;

6775 
f10
 = 
pDa
[
dex
];

6776 
f11
 = 
pDa
[
dex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
m_br__q31
(

6808 
m_br___q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
xa
, 
ya
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
t32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYDa
 = 
S
->
pDa
;

6818 
ut32_t
 
nCs
 = 
S
->
numCs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6840 
xa
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6844 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6848 
ya
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6852 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
(((
q63_t

x1
 * (0x7FFFFFFF - 
xa
)) >> 32));

6856 
acc
 = ((
q31_t
(((
q63_t

out
 * (0x7FFFFFFF - 
ya
)) >> 32));

6859 
out
 = ((
q31_t
((
q63_t

x2
 * (0x7FFFFFFF - 
ya
) >> 32));

6860 
acc
 +((
q31_t
((
q63_t

out
 * (
xa
) >> 32));

6863 
out
 = ((
q31_t
((
q63_t

y1
 * (0x7FFFFFFF - 
xa
) >> 32));

6864 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6867 
out
 = ((
q31_t
((
q63_t

y2
 * (
xa
) >> 32));

6868 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
m_br__q15
(

6884 
m_br___q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
xa
, 
ya
;

6892 
t32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYDa
 = 
S
->
pDa
;

6894 
ut32_t
 
nCs
 = 
S
->
numCs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6915 
xa
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6919 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6924 
ya
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6928 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
(((
q63_t

x1
 * (0xFFFFF - 
xa
)) >> 4u);

6935 
acc
 = ((
q63_t

out
 * (0xFFFFF - 
ya
));

6938 
out
 = (
q31_t
(((
q63_t

x2
 * (0xFFFFF - 
ya
)) >> 4u);

6939 
acc
 +((
q63_t

out
 * (
xa
));

6942 
out
 = (
q31_t
(((
q63_t

y1
 * (0xFFFFF - 
xa
)) >> 4u);

6943 
acc
 +((
q63_t

out
 * (
ya
));

6946 
out
 = (
q31_t
(((
q63_t

y2
 * (
xa
)) >> 4u);

6947 
acc
 +((
q63_t

out
 * (
ya
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
m_br__q7
(

6964 
m_br___q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
xa
, 
ya
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
t32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYDa
 = 
S
->
pDa
;

6974 
ut32_t
 
nCs
 = 
S
->
numCs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6995 
xa
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6999 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7004 
ya
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7008 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
xa
)));

7012 
acc
 = (((
q63_t

out
 * (0xFFFFF - 
ya
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
ya
)));

7016 
acc
 +(((
q63_t

out
 * (
xa
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
xa
)));

7020 
acc
 +(((
q63_t

out
 * (
ya
)));

7023 
out
 = ((
y2
 * (
ya
)));

7024 
acc
 +(((
q63_t

out
 * (
xa
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\cmsis\core_cm4.h

23 #i
defed
 ( 
__ICCARM__
 )

24 #agm
syem_ude


27 #ifde
__lulus


31 #ide
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16| 
__CM4_CMSIS_VERSION_SUB


	)

80 
	#__CORTEX_M
 (0x04

	)

83 #i 
defed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__le


	)

87 #i
defed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
le


	)

91 #i
defed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
le


	)

95 #i
defed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
le


	)

102 #i
defed
 ( 
__CC_ARM
 )

103 #i
defed
 
__TARGET_FPU_VFP


104 #i(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #i
defed
 ( 
__ICCARM__
 )

115 #i
defed
 
__ARMVFP__


116 #i(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #i
defed
 ( 
__GNUC__
 )

127 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

128 #i(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #i
defed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<dt.h
>

144 
	~<ce_cmInr.h
>

145 
	~<ce_cmFunc.h
>

146 
	~<ce_cm4_simd.h
>

150 #ide
__CMSIS_GENERIC


152 #ide
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #i
defed
 
__CHECK_DEVICE_DEFINES


157 #ide
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #ide
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #ide
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #ide
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #ide
__Vd_SysTickCfig


178 
	#__Vd_SysTickCfig
 0

	)

184 #ifde
__lulus


185 
	#__I
 vީ

	)

187 
	#__I
 vީcڡ

	)

189 
	#__O
 vީ

	)

190 
	#__IO
 vީ

	)

222 #i(
__CORTEX_M
 != 0x04)

223 
ut32_t
 
_rved0
:27;

225 
ut32_t
 
_rved0
:16;

226 
ut32_t
 
GE
:4;

227 
ut32_t
 
_rved1
:7;

229 
ut32_t
 
Q
:1;

230 
ut32_t
 
V
:1;

231 
ut32_t
 
C
:1;

232 
ut32_t
 
Z
:1;

233 
ut32_t
 
N
:1;

234 } 
b
;

235 
ut32_t
 
w
;

236 } 
	tAPSR_Ty
;

245 
ut32_t
 
ISR
:9;

246 
ut32_t
 
_rved0
:23;

247 } 
b
;

248 
ut32_t
 
w
;

249 } 
	tIPSR_Ty
;

258 
ut32_t
 
ISR
:9;

259 #i(
__CORTEX_M
 != 0x04)

260 
ut32_t
 
_rved0
:15;

262 
ut32_t
 
_rved0
:7;

263 
ut32_t
 
GE
:4;

264 
ut32_t
 
_rved1
:4;

266 
ut32_t
 
T
:1;

267 
ut32_t
 
IT
:2;

268 
ut32_t
 
Q
:1;

269 
ut32_t
 
V
:1;

270 
ut32_t
 
C
:1;

271 
ut32_t
 
Z
:1;

272 
ut32_t
 
N
:1;

273 } 
b
;

274 
ut32_t
 
w
;

275 } 
	txPSR_Ty
;

284 
ut32_t
 
nPRIV
:1;

285 
ut32_t
 
SPSEL
:1;

286 
ut32_t
 
FPCA
:1;

287 
ut32_t
 
_rved0
:29;

288 } 
b
;

289 
ut32_t
 
w
;

290 } 
	tCONTROL_Ty
;

305 
__IO
 
ut32_t
 
ISER
[8];

306 
ut32_t
 
RESERVED0
[24];

307 
__IO
 
ut32_t
 
ICER
[8];

308 
ut32_t
 
RSERVED1
[24];

309 
__IO
 
ut32_t
 
ISPR
[8];

310 
ut32_t
 
RESERVED2
[24];

311 
__IO
 
ut32_t
 
ICPR
[8];

312 
ut32_t
 
RESERVED3
[24];

313 
__IO
 
ut32_t
 
IABR
[8];

314 
ut32_t
 
RESERVED4
[56];

315 
__IO
 
ut8_t
 
IP
[240];

316 
ut32_t
 
RESERVED5
[644];

317 
__O
 
ut32_t
 
STIR
;

318 } 
	tNVIC_Ty
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

337 
__I
 
ut32_t
 
CPUID
;

338 
__IO
 
ut32_t
 
ICSR
;

339 
__IO
 
ut32_t
 
VTOR
;

340 
__IO
 
ut32_t
 
AIRCR
;

341 
__IO
 
ut32_t
 
SCR
;

342 
__IO
 
ut32_t
 
CCR
;

343 
__IO
 
ut8_t
 
SHP
[12];

344 
__IO
 
ut32_t
 
SHCSR
;

345 
__IO
 
ut32_t
 
CFSR
;

346 
__IO
 
ut32_t
 
HFSR
;

347 
__IO
 
ut32_t
 
DFSR
;

348 
__IO
 
ut32_t
 
MMFAR
;

349 
__IO
 
ut32_t
 
BFAR
;

350 
__IO
 
ut32_t
 
AFSR
;

351 
__I
 
ut32_t
 
PFR
[2];

352 
__I
 
ut32_t
 
DFR
;

353 
__I
 
ut32_t
 
ADR
;

354 
__I
 
ut32_t
 
MMFR
[4];

355 
__I
 
ut32_t
 
ISAR
[5];

356 
ut32_t
 
RESERVED0
[5];

357 
__IO
 
ut32_t
 
CPACR
;

358 } 
	tSCB_Ty
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

554 
ut32_t
 
RESERVED0
[1];

555 
__I
 
ut32_t
 
ICTR
;

556 
__IO
 
ut32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos


	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos


	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

592 
__IO
 
ut32_t
 
CTRL
;

593 
__IO
 
ut32_t
 
LOAD
;

594 
__IO
 
ut32_t
 
VAL
;

595 
__I
 
ut32_t
 
CALIB
;

596 } 
	tSysTick_Ty
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

642 
__O
 union

644 
__O
 
ut8_t
 
u8
;

645 
__O
 
ut16_t
 
u16
;

646 
__O
 
ut32_t
 
u32
;

647 } 
PORT
 [32];

648 
ut32_t
 
RESERVED0
[864];

649 
__IO
 
ut32_t
 
TER
;

650 
ut32_t
 
RESERVED1
[15];

651 
__IO
 
ut32_t
 
TPR
;

652 
ut32_t
 
RESERVED2
[15];

653 
__IO
 
ut32_t
 
TCR
;

654 } 
	tITM_Ty
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

664 
	#ITM_TCR_TBusID_Pos
 16

	)

665 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

670 
	#ITM_TCR_TSPs_Pos
 8

	)

671 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos


	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

691 #i(
__MPU_PRESENT
 == 1)

702 
__I
 
ut32_t
 
TYPE
;

703 
__IO
 
ut32_t
 
CTRL
;

704 
__IO
 
ut32_t
 
RNR
;

705 
__IO
 
ut32_t
 
RBAR
;

706 
__IO
 
ut32_t
 
RASR
;

707 
__IO
 
ut32_t
 
RBAR_A1
;

708 
__IO
 
ut32_t
 
RASR_A1
;

709 
__IO
 
ut32_t
 
RBAR_A2
;

710 
__IO
 
ut32_t
 
RASR_A2
;

711 
__IO
 
ut32_t
 
RBAR_A3
;

712 
__IO
 
ut32_t
 
RASR_A3
;

713 } 
	tMPU_Ty
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

766 #i(
__FPU_PRESENT
 == 1)

777 
ut32_t
 
RESERVED0
[1];

778 
__IO
 
ut32_t
 
FPCCR
;

779 
__IO
 
ut32_t
 
FPCAR
;

780 
__IO
 
ut32_t
 
FPDSCR
;

781 
__I
 
ut32_t
 
MVFR0
;

782 
__I
 
ut32_t
 
MVFR1
;

783 } 
	tFPU_Ty
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos


	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

831 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

834 
	#FPU_MVFR0_Sht_ves_Pos
 24

	)

835 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

837 
	#FPU_MVFR0_Sque_ro_Pos
 20

	)

838 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

843 
	#FPU_MVFR0_FP_exp_pg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

846 
	#FPU_MVFR0_Doub_ecisi_Pos
 8

	)

847 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

849 
	#FPU_MVFR0_Sg_ecisi_Pos
 4

	)

850 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

852 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_gis_Pos


	)

856 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos


	)

882 
__IO
 
ut32_t
 
DHCSR
;

883 
__O
 
ut32_t
 
DCRSR
;

884 
__IO
 
ut32_t
 
DCRDR
;

885 
__IO
 
ut32_t
 
DEMCR
;

886 } 
	tCeDebug_Ty
;

889 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

892 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

895 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

898 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

901 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

904 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

907 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

910 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

913 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

916 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

919 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

922 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

926 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

929 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

933 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

936 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

939 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

942 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

945 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

948 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

951 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

954 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

957 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

960 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

963 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

966 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

969 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

980 
	#SCS_BASE
 (0xE000E000UL

	)

981 
	#ITM_BASE
 (0xE0000000UL

	)

982 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

992 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

994 #i(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

996 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

999 #i(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1001 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1039 
ut32_t
 
g_vue
;

1040 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1042 
g_vue
 = 
SCB
->
AIRCR
;

1043 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
g_vue
 = (reg_value |

1045 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriܙyGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
g_vue
;

1058 
__INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1074 
NVIC
->
ISER
[(
ut32_t
)((
t32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1087 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1102 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1141 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1203 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1204 
ut32_t
 
PemPriܙyBs
;

1205 
ut32_t
 
SubPriܙyBs
;

1207 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1212 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1233 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1234 
ut32_t
 
PemPriܙyBs
;

1235 
ut32_t
 
SubPriܙyBs
;

1237 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1241 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1249 
__INLINE
 
NVIC_SyemRet
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #i(
__Vd_SysTickCfig
 == 0)

1281 
__INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1283 i(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vީ
t32_t
 
ITM_RxBufr
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1321 i((
	gCeDebug
->
	gDEMCR
 & 
	gCeDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t

ch
;

1328  (
	gch
);

1341 
__INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1342 
t32_t
 
	gch
 = -1;

1344 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBufr
;

1346 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
t32_t
 
ITM_CheckCh
 () {

1363 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1376 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\cmsis\core_cm4_simd.h

24 #ifde
__lulus


28 #ide
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #i 
defed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__sx


	)

78 
	#__QSAX
 
__qx


	)

79 
	#__SHSAX
 
__shx


	)

80 
	#__USAX
 
__ux


	)

81 
	#__UQSAX
 
__uqx


	)

82 
	#__UHSAX
 
__uhx


	)

83 
	#__USAD8
 
__ud8


	)

84 
	#__USADA8
 
__uda8


	)

85 
	#__SSAT16
 
__st16


	)

86 
	#__USAT16
 
__ut16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smd


	)

94 
	#__SMLADX
 
__smdx


	)

95 
	#__SMLALD
 
__smld


	)

96 
	#__SMLALDX
 
__smldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__smld


	)

102 
	#__SMLSLDX
 
__smldx


	)

103 
	#__SEL
 
__l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
ut32_t
)(
ARG2
)<< (
ARG3
)& 0xFFFF0000UL)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
ut32_t
)(
ARG2
)>> (
ARG3
)& 0x0000FFFFUL)

	)

118 #i
defed
 ( 
__ICCARM__
 )

121 
	~<cmsis_r.h
>

190 #i
defed
 ( 
__GNUC__
 )

194 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD8
(
ut32_t
 
1
, ut32_
2
)

196 
ut32_t
 
su
;

198 
__ASM
 vީ("dd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

199 (
su
);

200 
	}
}

202 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD8
(
ut32_t
 
1
, ut32_
2
)

204 
ut32_t
 
su
;

206 
__ASM
 vީ("qadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

207 (
su
);

208 
	}
}

210 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD8
(
ut32_t
 
1
, ut32_
2
)

212 
ut32_t
 
su
;

214 
__ASM
 vީ("shadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

215 (
su
);

216 
	}
}

218 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD8
(
ut32_t
 
1
, ut32_
2
)

220 
ut32_t
 
su
;

222 
__ASM
 vީ("uadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

223 (
su
);

224 
	}
}

226 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD8
(
ut32_t
 
1
, ut32_
2
)

228 
ut32_t
 
su
;

230 
__ASM
 vީ("uqadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

231 (
su
);

232 
	}
}

234 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD8
(
ut32_t
 
1
, ut32_
2
)

236 
ut32_t
 
su
;

238 
__ASM
 vީ("uhadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

239 (
su
);

240 
	}
}

243 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB8
(
ut32_t
 
1
, ut32_
2
)

245 
ut32_t
 
su
;

247 
__ASM
 vީ("ssub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

248 (
su
);

249 
	}
}

251 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB8
(
ut32_t
 
1
, ut32_
2
)

253 
ut32_t
 
su
;

255 
__ASM
 vީ("qsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

256 (
su
);

257 
	}
}

259 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB8
(
ut32_t
 
1
, ut32_
2
)

261 
ut32_t
 
su
;

263 
__ASM
 vީ("shsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

264 (
su
);

265 
	}
}

267 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB8
(
ut32_t
 
1
, ut32_
2
)

269 
ut32_t
 
su
;

271 
__ASM
 vީ("usub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

272 (
su
);

273 
	}
}

275 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB8
(
ut32_t
 
1
, ut32_
2
)

277 
ut32_t
 
su
;

279 
__ASM
 vީ("uqsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

280 (
su
);

281 
	}
}

283 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB8
(
ut32_t
 
1
, ut32_
2
)

285 
ut32_t
 
su
;

287 
__ASM
 vީ("uhsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

288 (
su
);

289 
	}
}

292 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD16
(
ut32_t
 
1
, ut32_
2
)

294 
ut32_t
 
su
;

296 
__ASM
 vީ("dd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

297 (
su
);

298 
	}
}

300 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD16
(
ut32_t
 
1
, ut32_
2
)

302 
ut32_t
 
su
;

304 
__ASM
 vީ("qadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

305 (
su
);

306 
	}
}

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD16
(
ut32_t
 
1
, ut32_
2
)

310 
ut32_t
 
su
;

312 
__ASM
 vީ("shadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

313 (
su
);

314 
	}
}

316 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD16
(
ut32_t
 
1
, ut32_
2
)

318 
ut32_t
 
su
;

320 
__ASM
 vީ("uadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

321 (
su
);

322 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD16
(
ut32_t
 
1
, ut32_
2
)

326 
ut32_t
 
su
;

328 
__ASM
 vީ("uqadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

329 (
su
);

330 
	}
}

332 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD16
(
ut32_t
 
1
, ut32_
2
)

334 
ut32_t
 
su
;

336 
__ASM
 vީ("uhadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

337 (
su
);

338 
	}
}

340 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB16
(
ut32_t
 
1
, ut32_
2
)

342 
ut32_t
 
su
;

344 
__ASM
 vީ("ssub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

345 (
su
);

346 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB16
(
ut32_t
 
1
, ut32_
2
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("qsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

353 (
su
);

354 
	}
}

356 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB16
(
ut32_t
 
1
, ut32_
2
)

358 
ut32_t
 
su
;

360 
__ASM
 vީ("shsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

361 (
su
);

362 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB16
(
ut32_t
 
1
, ut32_
2
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("usub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

369 (
su
);

370 
	}
}

372 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB16
(
ut32_t
 
1
, ut32_
2
)

374 
ut32_t
 
su
;

376 
__ASM
 vީ("uqsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

377 (
su
);

378 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB16
(
ut32_t
 
1
, ut32_
2
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("uhsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

385 (
su
);

386 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SASX
(
ut32_t
 
1
, ut32_
2
)

390 
ut32_t
 
su
;

392 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

393 (
su
);

394 
	}
}

396 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QASX
(
ut32_t
 
1
, ut32_
2
)

398 
ut32_t
 
su
;

400 
__ASM
 vީ("qasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

401 (
su
);

402 
	}
}

404 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHASX
(
ut32_t
 
1
, ut32_
2
)

406 
ut32_t
 
su
;

408 
__ASM
 vީ("shasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

409 (
su
);

410 
	}
}

412 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UASX
(
ut32_t
 
1
, ut32_
2
)

414 
ut32_t
 
su
;

416 
__ASM
 vީ("uasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

417 (
su
);

418 
	}
}

420 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQASX
(
ut32_t
 
1
, ut32_
2
)

422 
ut32_t
 
su
;

424 
__ASM
 vީ("uqasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

425 (
su
);

426 
	}
}

428 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHASX
(
ut32_t
 
1
, ut32_
2
)

430 
ut32_t
 
su
;

432 
__ASM
 vީ("uhasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

433 (
su
);

434 
	}
}

436 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSAX
(
ut32_t
 
1
, ut32_
2
)

438 
ut32_t
 
su
;

440 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

441 (
su
);

442 
	}
}

444 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSAX
(
ut32_t
 
1
, ut32_
2
)

446 
ut32_t
 
su
;

448 
__ASM
 vީ("qx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

449 (
su
);

450 
	}
}

452 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSAX
(
ut32_t
 
1
, ut32_
2
)

454 
ut32_t
 
su
;

456 
__ASM
 vީ("shx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

457 (
su
);

458 
	}
}

460 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAX
(
ut32_t
 
1
, ut32_
2
)

462 
ut32_t
 
su
;

464 
__ASM
 vީ("ux %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

465 (
su
);

466 
	}
}

468 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSAX
(
ut32_t
 
1
, ut32_
2
)

470 
ut32_t
 
su
;

472 
__ASM
 vީ("uqx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

473 (
su
);

474 
	}
}

476 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSAX
(
ut32_t
 
1
, ut32_
2
)

478 
ut32_t
 
su
;

480 
__ASM
 vީ("uhx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

481 (
su
);

482 
	}
}

484 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAD8
(
ut32_t
 
1
, ut32_
2
)

486 
ut32_t
 
su
;

488 
__ASM
 vީ("ud8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

489 (
su
);

490 
	}
}

492 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USADA8
(
ut32_t
 
1
, ut32_
2
, ut32_
3
)

494 
ut32_t
 
su
;

496 
__ASM
 vީ("uda8 %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

497 (
su
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("st16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("ut16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTB16
(
ut32_t
 
1
)

516 
ut32_t
 
su
;

518 
__ASM
 vީ("uxtb16 %0, %1" : "" (
su
: "r" (
1
));

519 (
su
);

520 
	}
}

522 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTAB16
(
ut32_t
 
1
, ut32_
2
)

524 
ut32_t
 
su
;

526 
__ASM
 vީ("uxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

527 (
su
);

528 
	}
}

530 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTB16
(
ut32_t
 
1
)

532 
ut32_t
 
su
;

534 
__ASM
 vީ("sxtb16 %0, %1" : "" (
su
: "r" (
1
));

535 (
su
);

536 
	}
}

538 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTAB16
(
ut32_t
 
1
, ut32_
2
)

540 
ut32_t
 
su
;

542 
__ASM
 vީ("sxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

543 (
su
);

544 
	}
}

546 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUAD
 (
ut32_t
 
1
, ut32_
2
)

548 
ut32_t
 
su
;

550 
__ASM
 vީ("smuad %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

551 (
su
);

552 
	}
}

554 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUADX
 (
ut32_t
 
1
, ut32_
2
)

556 
ut32_t
 
su
;

558 
__ASM
 vީ("smuadx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

559 (
su
);

560 
	}
}

562 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLAD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

564 
ut32_t
 
su
;

566 
__ASM
 vީ("smd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

567 (
su
);

568 
	}
}

570 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLADX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

572 
ut32_t
 
su
;

574 
__ASM
 vީ("smdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

575 (
su
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

590 })

	)

592 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSD
 (
ut32_t
 
1
, ut32_
2
)

594 
ut32_t
 
su
;

596 
__ASM
 vީ("smusd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

597 (
su
);

598 
	}
}

600 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSDX
 (
ut32_t
 
1
, ut32_
2
)

602 
ut32_t
 
su
;

604 
__ASM
 vީ("smusdx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

605 (
su
);

606 
	}
}

608 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

610 
ut32_t
 
su
;

612 
__ASM
 vީ("smlsd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

613 (
su
);

614 
	}
}

616 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSDX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

618 
ut32_t
 
su
;

620 
__ASM
 vީ("smlsdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

621 (
su
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

636 })

	)

638 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SEL
 (
ut32_t
 
1
, ut32_
2
)

640 
ut32_t
 
su
;

642 
__ASM
 vީ("%0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

643 (
su
);

644 
	}
}

646 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD
(
ut32_t
 
1
, ut32_
2
)

648 
ut32_t
 
su
;

650 
__ASM
 vީ("qadd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

651 (
su
);

652 
	}
}

654 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB
(
ut32_t
 
1
, ut32_
2
)

656 
ut32_t
 
su
;

658 
__ASM
 vީ("qsub %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

659 (
su
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhb%0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 i(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #i
defed
 ( 
__TASKING__
 )

699 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\ARM\cmsis\core_cmFunc.h

24 #ide
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

52 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

53 (
__gCڌ
);

54 
	}
}

63 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

65 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

66 
__gCڌ
 = 
cڌ
;

67 
	}
}

76 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

78 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

79 (
__gIPSR
);

80 
	}
}

89 
__INLINE
 
ut32_t
 
	$__g_APSR
()

91 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

92 (
__gAPSR
);

93 
	}
}

102 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

104 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

105 (
__gXPSR
);

106 
	}
}

115 
__INLINE
 
ut32_t
 
	$__g_PSP
()

117 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

118 (
__gProssSckPor
);

119 
	}
}

128 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

130 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

131 
__gProssSckPor
 = 
tOfProcSck
;

132 
	}
}

141 
__INLINE
 
ut32_t
 
	$__g_MSP
()

143 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

144 (
__gMaSckPor
);

145 
	}
}

154 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

156 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

157 
__gMaSckPor
 = 
tOfMaSck
;

158 
	}
}

167 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

169 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

170 (
__gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

182 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

183 
__gPriMask
 = (
iMask
);

184 
	}
}

187 #i (
__CORTEX_M
 >= 0x03)

194 
	#__ab_u_q
 
__ab_fiq


	)

202 
	#__dib_u_q
 
__dib_fiq


	)

211 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

213 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

214 (
__gBaPri
);

215 
	}
}

224 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

226 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

227 
__gBaPri
 = (
baPri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

239 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

240 (
__gFauMask
);

241 
	}
}

250 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

252 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

253 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

254 
	}
}

259 #i (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

269 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

270 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

271 (
__gs
);

275 
	}
}

284 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

286 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

287 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

288 
__gs
 = (
s
);

290 
	}
}

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

300 #i
defed
 ( 
__GNUC__
 )

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_q
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_q
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

333 
ut32_t
 
su
;

335 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

336 (
su
);

337 
	}
}

346 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

348 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) );

349 
	}
}

358 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

360 
ut32_t
 
su
;

362 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

363 (
su
);

364 
	}
}

373 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_APSR
()

375 
ut32_t
 
su
;

377 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

378 (
su
);

379 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

390 
ut32_t
 
su
;

392 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

393 (
su
);

394 
	}
}

403 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PSP
()

405 
ut32_t
 
su
;

407 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

408 (
su
);

409 
	}
}

418 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

420 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) );

421 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_MSP
()

432 
ut32_t
 
su
;

434 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

435 (
su
);

436 
	}
}

445 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

447 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) );

448 
	}
}

457 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

459 
ut32_t
 
su
;

461 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

462 (
su
);

463 
	}
}

472 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

474 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) );

475 
	}
}

478 #i (
__CORTEX_M
 >= 0x03)

485 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_u_q
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_u_q
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

510 
ut32_t
 
su
;

512 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

513 (
su
);

514 
	}
}

523 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

525 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) );

526 
	}
}

535 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

537 
ut32_t
 
su
;

539 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

540 (
su
);

541 
	}
}

550 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

552 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) );

553 
	}
}

558 #i (
__CORTEX_M
 == 0x04)

566 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

568 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

569 
ut32_t
 
su
;

571 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

572 (
su
);

576 
	}
}

585 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

587 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

588 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) );

590 
	}
}

595 #i
defed
 ( 
__TASKING__
 )

	@X:\GRBL-Advanced-F446ZE\ARM\cmsis\core_cmInstr.h

24 #ide
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w


	)

69 
	#__SEV
 
__v


	)

78 
	#__ISB
(
	`__isb
(0xF)

	)

86 
	#__DSB
(
	`__dsb
(0xF)

	)

94 
	#__DMB
(
	`__dmb
(0xF)

	)

104 
	#__REV
 
__v


	)

114 
__INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

116 
v16
 
r0
,0

117 
bx
 



118 
	}
}

128 
__INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

130 
vsh
 
r0
,0

131 
bx
 



132 
	}
}

135 #i (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb


	)

154 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

164 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

174 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

186 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

198 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

210 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

218 
	#__CLREX
 
__x


	)

229 
	#__SSAT
 
__st


	)

240 
	#__USAT
 
__ut


	)

250 
	#__CLZ
 
__z


	)

256 #i
defed
 ( 
__ICCARM__
 )

259 
	~<cmsis_r.h
>

262 #i
defed
 ( 
__GNUC__
 )

269 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("v %0, %1" : "" (
su
: "r" (
vue
) );

353 (
su
);

354 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("v16 %0, %1" : "" (
su
: "r" (
vue
) );

369 (
su
);

370 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("vsh %0, %1" : "" (
su
: "r" (
vue
) );

385 (
su
);

386 
	}
}

389 #i (
__CORTEX_M
 >= 0x03)

398 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

400 
ut32_t
 
su
;

402 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

403 (
su
);

404 
	}
}

414 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

416 
ut8_t
 
su
;

418 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) );

419 (
su
);

420 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

432 
ut16_t
 
su
;

434 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) );

435 (
su
);

436 
	}
}

446 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

448 
ut32_t
 
su
;

450 
__ASM
 vީ("ldx %0, [%1]" : "" (
su
: "r" (
addr
) );

451 (
su
);

452 
	}
}

464 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

466 
ut32_t
 
su
;

468 
__ASM
 vީ("xb %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

469 (
su
);

470 
	}
}

482 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

484 
ut32_t
 
su
;

486 
__ASM
 vީ("xh %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

487 (
su
);

488 
	}
}

500 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

502 
ut32_t
 
su
;

504 
__ASM
 vީ("x %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

505 (
su
);

506 
	}
}

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

561 
ut8_t
 
su
;

563 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

564 (
su
);

565 
	}
}

572 #i
defed
 ( 
__TASKING__
 )

	@X:\GRBL-Advanced-F446ZE\HAL\EXTI\EXTI.c

1 
	~"m32f4xx_exti.h
"

2 
	~"EXTI.h
"

8 
	$Exti_In0
(
ut8_t
 
mp_io
, ut8_
sub_io
)

11 ()
mp_io
;

12 ()
sub_io
;

13 
	}
}

16 
	$Exti_In1
(
ut8_t
 
mp_io
, ut8_
sub_io
)

18 ()
mp_io
;

19 ()
sub_io
;

20 
	}
}

23 
	$Exti_In2
(
ut8_t
 
mp_io
, ut8_
sub_io
)

25 ()
mp_io
;

26 ()
sub_io
;

27 
	}
}

30 
	$Exti_In3
(
ut8_t
 
mp_io
, ut8_
sub_io
)

32 ()
mp_io
;

33 ()
sub_io
;

34 
	}
}

37 
	$Exti_In4
(
ut8_t
 
mp_io
, ut8_
sub_io
)

39 ()
mp_io
;

40 ()
sub_io
;

41 
	}
}

45 
	$Exti_In9_5
(
ut8_t
 
mp_io
, ut8_
sub_io
)

47 ()
mp_io
;

48 ()
sub_io
;

49 
	}
}

52 
	$Exti_In15_10
(
ut8_t
 
mp_io
, ut8_
sub_io
)

54 ()
mp_io
;

55 ()
sub_io
;

56 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\EXTI\EXTI.h

1 #ide
EXTI_H_INCLUDED


2 
	#EXTI_H_INCLUDED


	)

4 
	~<dt.h
>

7 #ifde
__lulus


12 
Exti_In0
(
ut8_t
 
mp_io
, ut8_
sub_io
);

14 
Exti_In1
(
ut8_t
 
mp_io
, ut8_
sub_io
);

16 
Exti_In2
(
ut8_t
 
mp_io
, ut8_
sub_io
);

18 
Exti_In3
(
ut8_t
 
mp_io
, ut8_
sub_io
);

20 
Exti_In4
(
ut8_t
 
mp_io
, ut8_
sub_io
);

23 
Exti_In9_5
(
ut8_t
 
mp_io
, ut8_
sub_io
);

25 
Exti_In15_10
(
ut8_t
 
mp_io
, ut8_
sub_io
);

28 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\HAL\FLASH\eeprom.c

1 
	~"om.h
"

2 
	~<rg.h
>

5 
ut8_t
 
	gEromDa
[
EEPROM_SIZE
];

8 
	$EE_In
()

10 
	`memy
(
EromDa
, (
ut8_t
*)
EEPROM_START_ADDRESS
, 
EEPROM_SIZE
);

11 
	}
}

13 
ut8_t
 
	$EE_RdBy
(
ut16_t
 
VtAddss
)

15  
EromDa
[
VtAddss
];

16 
	}
}

18 
	$EE_WreBy
(
ut16_t
 
VtAddss
, 
ut8_t
 
Da
)

20 
EromDa
[
VtAddss
] = 
Da
;

21 
	}
}

23 
ut8_t
 
	$EE_RdByAay
(
ut8_t
 *
DaOut
, 
ut16_t
 
VtAddss
, ut16_
size
)

25 
ut8_t
 
da
, 
checksum
 = 0;

27 ; 
size
 > 0; size--) {

28 
da
 = 
	`EE_RdBy
(
VtAddss
++);

29 
checksum
 = (checksum << 1) | (checksum >> 7);

30 
checksum
 +
da
;

31 *(
DaOut
++
da
;

34 
da
 = 
	`EE_RdBy
(
VtAddss
);

35 if(
da
 =
checksum
) {

40 
	}
}

42 
	$EE_WreByAay
(
ut16_t
 
VtAddss
, 
ut8_t
 *
DaIn
, ut16_
size
)

44 
checksum
 = 0;

46 ; 
size
 > 0; size--) {

47 
checksum
 = (checksum << 1) | (checksum >> 7);

48 
checksum
 +*
DaIn
;

49 
	`EE_WreBy
(
VtAddss
++, *(
DaIn
++));

52 
	`EE_WreBy
(
VtAddss
, 
checksum
);

53 
	}
}

55 
	$EE_Progm
()

57 
	`EE_E
();

59 
	`FLASH_Uock
();

61 
ut16_t
 
i
 = 0; i < 
EEPROM_SIZE
; ++i) {

62 
	`FLASH_ProgmBy
(
EEPROM_START_ADDRESS
 + 
i
, 
EromDa
[i]);

65 
	`FLASH_Lock
();

66 
	}
}

68 
	$EE_E
()

70 
	`FLASH_Uock
();

72 
	`FLASH_ESe
(
FLASH_SECTOR
, 
VOLTAGE_RANGE
);

74 
	`FLASH_Lock
();

75 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\FLASH\eeprom.h

18 #ide
EEPROM_H


19 
	#EEPROM_H


	)

22 
	~<dt.h
>

23 
	~"m32f4xx.h
"

26 #ifde
USE_EXT_EEPROM


27 
	#EEPROM_SIZE
 1

	)

29 
	#EEPROM_SIZE
 1024

	)

33 
	#VOLTAGE_RANGE
 (
ut8_t
)
VޏgeRge_3


	)

36 
	#EEPROM_START_ADDRESS
 ((
ut32_t
)0x08060000

	)

38 
	#FLASH_SECTOR
 
FLASH_Se_7


	)

41 
EE_In
();

43 
ut8_t
 
EE_RdBy
(
ut16_t
 
VtAddss
);

44 
EE_WreBy
(
ut16_t
 
VtAddss
, 
ut8_t
 
Da
);

46 
ut8_t
 
EE_RdByAay
(ut8_*
DaOut
, 
ut16_t
 
VtAddss
, ut16_
size
);

47 
EE_WreByAay
(
ut16_t
 
VtAddss
, 
ut8_t
 *
DaIn
, ut16_
size
);

49 
EE_Progm
();

50 
EE_E
();

	@X:\GRBL-Advanced-F446ZE\HAL\GPIO\GPIO.c

24 
	~"GPIO.h
"

25 
	~"Ptfm.h
"

28 
GPIO_InS
();

29 
GPIO_InProbe
();

30 
GPIO_InSpd
();

31 
GPIO_InLim
();

32 
GPIO_InCoުt
();

33 
GPIO_InSyem
();

36 
	$GPIO_InGPIO
(
gpio
)

39 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
 | 
RCC_AHB1Ph_GPIOB
 | 
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

41 
gpio
)

43 
GPIO_STEPPER
:

44 
	`GPIO_InS
();

47 
GPIO_PROBE
:

48 
	`GPIO_InProbe
();

51 
GPIO_SPINDLE
:

52 
	`GPIO_InSpd
();

55 
GPIO_LIMIT
:

56 
	`GPIO_InLim
();

59 
GPIO_COOLANT
:

60 
	`GPIO_InCoުt
();

63 
GPIO_SYSTEM
:

64 
	`GPIO_InSyem
();

70 
	}
}

73 
	$GPIO_InS
()

75 
GPIO_InTyDef
 
GPIO_InSuu
;

78 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_8
 | 
GPIO_P_9
 | 
GPIO_P_10
;

79 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

80 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

81 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

82 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

83 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

86 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_1
 | 
GPIO_P_2
 | 
GPIO_P_3
 | 
GPIO_P_4
 | 
GPIO_P_5
 | 
GPIO_P_10
;

87 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

88 
	}
}

90 
	$GPIO_InProbe
()

92 
GPIO_InTyDef
 
GPIO_InSuu
;

94 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_0
;

95 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

96 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

97 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

98 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

99 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

100 
	}
}

102 
	$GPIO_InSpd
()

104 
GPIO_InTyDef
 
GPIO_InSuu
;

107 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_5
;

108 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

109 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

110 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

111 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

112 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

115 #i!
	`defed
(
LATHE_MODE
)

116 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_7
;

117 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

118 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

119 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

120 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

121 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

125 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_7
;

126 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

127 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_DOWN
;

128 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

131 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour7
, 
GPIO_AF_TIM1
);

132 
	}
}

134 
	$GPIO_InLim
()

136 
GPIO_InTyDef
 
GPIO_InSuu
;

138 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

139 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

140 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

141 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

144 #i!
	`defed
(
LATHE_MODE
)

146 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_6
;

147 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

151 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_7
 | 
GPIO_P_8
 | 
GPIO_P_5
 | 
GPIO_P_6
;

152 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

155 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_6
;

156 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

157 
	}
}

159 
	$GPIO_InCoުt
()

161 
GPIO_InTyDef
 
GPIO_InSuu
;

164 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_0
;

165 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

166 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

167 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

168 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

169 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

171 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_1
;

172 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

173 
	}
}

175 
	$GPIO_InSyem
()

177 
GPIO_InTyDef
 
GPIO_InSuu
;

179 #ifde
ETH_IF


181 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_15
;

182 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

183 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

184 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

185 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

186 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

188 
	`GPIO_SBs
(
GPIOA
, 
GPIO_P_15
);

191 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_0
 | 
GPIO_P_1
 | 
GPIO_P_4
;

192 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

193 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_25MHz
;

194 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

195 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

196 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

198 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_8
;

199 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

200 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\GPIO\GPIO.h

18 #ide
GPIO_H_INCLUDED


19 
	#GPIO_H_INCLUDED


	)

21 
	~<dbo.h
>

22 
	~"m32f4xx_gpio.h
"

26 
	#GPIO_STEP_X_PORT
 
GPIOA


	)

27 
	#GPIO_STEP_Y_PORT
 
GPIOB


	)

28 
	#GPIO_STEP_Z_PORT
 
GPIOB


	)

29 
	#GPIO_STEP_A_PORT
 
GPIOB


	)

30 
	#GPIO_STEP_B_PORT
 
GPIOB


	)

31 
	#GPIO_STEP_X_PIN
 
GPIO_P_10


	)

32 
	#GPIO_STEP_Y_PIN
 
GPIO_P_3


	)

33 
	#GPIO_STEP_Z_PIN
 
GPIO_P_5


	)

34 
	#GPIO_STEP_A_PIN
 
GPIO_P_1


	)

35 
	#GPIO_STEP_B_PIN
 
GPIO_P_14


	)

38 
	#GPIO_DIR_X_PORT
 
GPIOB


	)

39 
	#GPIO_DIR_Y_PORT
 
GPIOB


	)

40 
	#GPIO_DIR_Z_PORT
 
GPIOA


	)

41 
	#GPIO_DIR_A_PORT
 
GPIOB


	)

42 
	#GPIO_DIR_B_PORT
 
GPIOB


	)

43 
	#GPIO_DIR_X_PIN
 
GPIO_P_4


	)

44 
	#GPIO_DIR_Y_PIN
 
GPIO_P_10


	)

45 
	#GPIO_DIR_Z_PIN
 
GPIO_P_8


	)

46 
	#GPIO_DIR_A_PIN
 
GPIO_P_2


	)

47 
	#GPIO_DIR_B_PIN
 
GPIO_P_15


	)

50 
	#GPIO_ENABLE_PORT
 
GPIOA


	)

51 
	#GPIO_ENABLE_PIN
 
GPIO_P_9


	)

54 
	#GPIO_LIM_X_PORT
 
GPIOC


	)

55 
	#GPIO_LIM_Y_PORT
 
GPIOB


	)

56 
	#GPIO_LIM_Z_PORT
 
GPIOA


	)

57 
	#GPIO_LIM_X_PIN
 
GPIO_P_7


	)

58 
	#GPIO_LIM_Y_PIN
 
GPIO_P_6


	)

59 
	#GPIO_LIM_Z_PIN
 
GPIO_P_6


	)

62 
	#GPIO_SPINDLE_PWM_PORT
 
GPIOA


	)

63 
	#GPIO_SPINDLE_PWM_PIN
 
GPIO_P_7


	)

64 
	#GPIO_SPINDLE_DIR_PORT
 
GPIOA


	)

65 
	#GPIO_SPINDLE_DIR_PIN
 
GPIO_P_5


	)

66 
	#GPIO_SPINDLE_ENA_PORT
 
GPIOB


	)

67 
	#GPIO_SPINDLE_ENA_PIN
 
GPIO_P_7


	)

70 
	#GPIO_DOOR_PORT
 
GPIOB


	)

71 
	#GPIO_DOOR_PIN
 
GPIO_P_8


	)

74 
	#GPIO_CTRL_RST_PORT
 
GPIOA


	)

75 
	#GPIO_CTRL_RST_PIN
 
GPIO_P_0


	)

76 
	#GPIO_CTRL_FEED_PORT
 
GPIOA


	)

77 
	#GPIO_CTRL_FEED_PIN
 
GPIO_P_1


	)

78 
	#GPIO_CTRL_START_PORT
 
GPIOA


	)

79 
	#GPIO_CTRL_START_PIN
 
GPIO_P_4


	)

82 
	#GPIO_COOL_FLOOD_PORT
 
GPIOB


	)

83 
	#GPIO_COOL_FLOOD_PIN
 
GPIO_P_0


	)

84 
	#GPIO_COOL_MIST_PORT
 
GPIOC


	)

85 
	#GPIO_COOL_MIST_PIN
 
GPIO_P_1


	)

88 
	#GPIO_PROBE_PORT
 
GPIOC


	)

89 
	#GPIO_PROBE_PIN
 
GPIO_P_0


	)

92 
	#GPIO_STEPPER
 0

	)

93 
	#GPIO_PROBE
 1

	)

94 
	#GPIO_SPINDLE
 2

	)

95 
	#GPIO_LIMIT
 3

	)

96 
	#GPIO_COOLANT
 4

	)

97 
	#GPIO_SYSTEM
 5

	)

100 #ifde
__lulus


105 
GPIO_InGPIO
(
gpio
);

108 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\HAL\I2C\I2C.c

1 
	~"I2C.h
"

2 
	~"Prt.h
"

3 
	~"Syem32.h
"

4 
	~"m32f4xx_i2c.h
"

5 
	~"m32f4xx_gpio.h
"

6 
	~"m32f4xx_.h
"

9 vީ
ut32_t
 
	gEE_Timeout
 = 
EE_LONG_TIMEOUT
;

12 
	$I2C_Inlize
(
I2C_Ph_e
 
i2c
, 
I2C_Mode_t
 *
mode
)

14 
I2C_InTyDef
 
I2C_InSuu
;

15 
GPIO_InTyDef
 
GPIO_InSuu
;

18 if(
mode
 != 0)

22 
I2C_InSuu
.
I2C_Mode
 = 
mode
->
Mode
;

23 
I2C_InSuu
.
I2C_DutyCye
 = 
I2C_DutyCye_2
;

24 
I2C_InSuu
.
I2C_OwnAddss1
 = 0x0;

25 
I2C_InSuu
.
I2C_Ack
 = 
mode
->
Ack
;

26 
I2C_InSuu
.
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

27 
I2C_InSuu
.
I2C_ClockSed
 = 
mode
->
Sed
;

30 if(
i2c
 =
I2C_1
)

32 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

33 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

36 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

39 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

41 
	`I2C_DeIn
(
I2C1
);

45 
	`GPIO_PAFCfig
(
GPIOB
, 
GPIO_PSour9
, 
GPIO_AF_I2C1
);

47 
	`GPIO_PAFCfig
(
GPIOB
, 
GPIO_PSour8
, 
GPIO_AF_I2C1
);

50 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_9
 | 
GPIO_P_8
 ;

51 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

52 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

53 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_OD
;

54 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

55 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

57 
	`I2C_SoweRetCmd
(
I2C1
, 
ENABLE
);

58 
	`Day_ms
(1);

59 
	`I2C_SoweRetCmd
(
I2C1
, 
DISABLE
);

62 
	`I2C_Cmd
(
I2C1
, 
ENABLE
);

65 
	`I2C_In
(
I2C1
, &
I2C_InSuu
);

67 if(
i2c
 =
I2C_2
)

71 if(
i2c
 =
I2C_3
)

76 
	}
}

79 
ut8_t
 
	$I2C_RdBy
(
I2C_Ph_e
 
i2c
, 
ut8_t
 
ave_addr
, 
ut16_t
 
gi_addr
)

81 
ut8_t
 
tV
 = 0xFF;

82 
I2C_TyDef
 *
i2c_dev
 = 0;

86 
i2c
)

88 
I2C_1
:

89 
i2c_dev
 = 
I2C1
;

92 
I2C_2
:

93 
i2c_dev
 = 
I2C2
;

96 
I2C_3
:

97 
i2c_dev
 = 
I2C3
;

102 
EE_Timeout
 = 
EE_LONG_TIMEOUT
;

103 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_BUSY
))

105 if((
EE_Timeout
--) == 0)  0xFF;

109 
	`I2C_GeSTART
(
i2c_dev
, 
ENABLE
);

112 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

113 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_MODE_SELECT
))

115 if((
EE_Timeout
--) == 0)

118 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

125 
	`I2C_Sd7bAddss
(
i2c_dev
, 
ave_addr
, 
I2C_Dei_Tnsmr
);

128 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

129 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

131 if((
EE_Timeout
--) == 0)

134 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

141 
	`I2C_SdDa
(
i2c_dev
, 
gi_addr
);

144 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

145 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_BTF
=
RESET
)

147 if((
EE_Timeout
--) == 0)

150 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

157 
	`I2C_GeSTART
(
i2c_dev
, 
ENABLE
);

160 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

161 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_MODE_SELECT
))

163 if((
EE_Timeout
--) == 0)

166 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

173 
	`I2C_Sd7bAddss
(
i2c_dev
, 
ave_addr
, 
I2C_Dei_Reiv
);

176 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

177 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_ADDR
=
RESET
)

179 if((
EE_Timeout
--) == 0)

182 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

189 
	`I2C_AcknowdgeCfig
(
i2c_dev
, 
DISABLE
);

192 ()
i2c_dev
->
SR2
;

198 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

199 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_RXNE
=
RESET
)

201 if((
EE_Timeout
--) == 0)  0xFF;

205 
tV
 = 
	`I2C_ReiveDa
(
i2c_dev
);

208 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

211 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

212 
i2c_dev
->
CR1
 & 
I2C_CR1_STOP
)

214 if((
EE_Timeout
--) == 0)  0xFF;

218 
	`I2C_AcknowdgeCfig
(
i2c_dev
, 
ENABLE
);

221  
tV
;

222 
	}
}

225 
ut8_t
 
	$I2C_WreBy
(
I2C_Ph_e
 
i2c
, 
ut8_t
 
ave_addr
, 
ut16_t
 
gi_addr
, ut8_
da
)

227 
I2C_TyDef
 *
i2c_dev
 = 0;

231 
i2c
)

233 
I2C_1
:

234 
i2c_dev
 = 
I2C1
;

237 
I2C_2
:

238 
i2c_dev
 = 
I2C2
;

241 
I2C_3
:

242 
i2c_dev
 = 
I2C3
;

248 
EE_Timeout
 = 
EE_LONG_TIMEOUT
;

249 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_BUSY
))

251 if((
EE_Timeout
--) == 0)  1;

255 
	`I2C_GeSTART
(
i2c_dev
, 
ENABLE
);

258 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

259 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_MODE_SELECT
))

261 if((
EE_Timeout
--) == 0)

264 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

271 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

272 
	`I2C_Sd7bAddss
(
i2c_dev
, 
ave_addr
, 
I2C_Dei_Tnsmr
);

275 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

276 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

278 if((
EE_Timeout
--) == 0)

281 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

288 
	`I2C_SdDa
(
i2c_dev
, 
gi_addr
);

291 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

292 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTING
))

294 if((
EE_Timeout
--) == 0)

297 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

304 
	`I2C_SdDa
(
i2c_dev
, 
da
);

307 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

308 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

310 if((
EE_Timeout
--) == 0)

313 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

321 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

325 
	}
}

328 
ut8_t
 
	$I2C_RdByAay
(
I2C_Ph_e
 
i2c
, 
ut8_t
 
ave_addr
, 
ut16_t
 
gi_addr
, ut8_*
pDa
, ut16_
L
)

330 
ut8_t
 
tV
 = 0;

331 
I2C_TyDef
 *
i2c_dev
 = 0;

335 
i2c
)

337 
I2C_1
:

338 
i2c_dev
 = 
I2C1
;

341 
I2C_2
:

342 
i2c_dev
 = 
I2C2
;

345 
I2C_3
:

346 
i2c_dev
 = 
I2C3
;

351 
EE_Timeout
 = 
EE_LONG_TIMEOUT
;

352 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_BUSY
))

354 if((
EE_Timeout
--) == 0)  0xFF;

358 
	`I2C_GeSTART
(
i2c_dev
, 
ENABLE
);

361 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

362 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_MODE_SELECT
))

364 if((
EE_Timeout
--) == 0)

367 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

374 
	`I2C_Sd7bAddss
(
i2c_dev
, 
ave_addr
, 
I2C_Dei_Tnsmr
);

377 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

378 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

380 if((
EE_Timeout
--) == 0)

383 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

390 
	`I2C_SdDa
(
i2c_dev
, 
gi_addr
);

393 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

394 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_BTF
=
RESET
)

396 if((
EE_Timeout
--) == 0)

399 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

406 
	`I2C_GeSTART
(
i2c_dev
, 
ENABLE
);

409 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

410 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_MODE_SELECT
))

412 if((
EE_Timeout
--) == 0)

415 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

422 
	`I2C_Sd7bAddss
(
i2c_dev
, 
ave_addr
, 
I2C_Dei_Reiv
);

425 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

426 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_ADDR
=
RESET
)

428 if((
EE_Timeout
--) == 0)

431 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

437 
i
 = 0; i < 
L
; i++)

439 if(
i
 =
L
 - 1)

442 
	`I2C_AcknowdgeCfig
(
i2c_dev
, 
DISABLE
);

445 ()
i2c_dev
->
SR2
;

448 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

449 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_RXNE
=
RESET
)

451 if((
EE_Timeout
--) == 0)  0xFF;

455 
pDa
[
i
] = 
	`I2C_ReiveDa
(
i2c_dev
);

460 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

463 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

464 
i2c_dev
->
CR1
 & 
I2C_CR1_STOP
)

466 if((
EE_Timeout
--) == 0)  0xFF;

470 
	`I2C_AcknowdgeCfig
(
i2c_dev
, 
ENABLE
);

473  
tV
;

474 
	}
}

477 
ut8_t
 
	$I2C_WreByAay
(
I2C_Ph_e
 
i2c
, 
ut8_t
 
ave_addr
, 
ut16_t
 
gi_addr
, ut8_*
pDa
, ut16_
L
)

479 
I2C_TyDef
 *
i2c_dev
 = 0;

483 
i2c
)

485 
I2C_1
:

486 
i2c_dev
 = 
I2C1
;

489 
I2C_2
:

490 
i2c_dev
 = 
I2C2
;

493 
I2C_3
:

494 
i2c_dev
 = 
I2C3
;

500 
EE_Timeout
 = 
EE_LONG_TIMEOUT
;

501 
	`I2C_GFgStus
(
i2c_dev
, 
I2C_FLAG_BUSY
))

503 if((
EE_Timeout
--) == 0)  1;

507 
	`I2C_GeSTART
(
i2c_dev
, 
ENABLE
);

510 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

511 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_MODE_SELECT
))

513 if((
EE_Timeout
--) == 0)

516 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

523 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

524 
	`I2C_Sd7bAddss
(
i2c_dev
, 
ave_addr
, 
I2C_Dei_Tnsmr
);

527 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

528 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

530 if((
EE_Timeout
--) == 0)

533 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

540 
	`I2C_SdDa
(
i2c_dev
, 
gi_addr
);

543 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

544 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTING
))

546 if((
EE_Timeout
--) == 0)

549 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

555 
i
 = 0; i < 
L
; i++)

559 
	`I2C_SdDa
(
i2c_dev
, 
pDa
[
i
]);

562 
EE_Timeout
 = 
EE_FLAG_TIMEOUT
;

563 !
	`I2C_CheckEvt
(
i2c_dev
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

565 if((
EE_Timeout
--) == 0)

568 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

579 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

582 
	}
}

585 
	$I2C_Sn
(
I2C_Ph_e
 
i2c
)

587 
ut8_t
 
adr
 = 1, 
t
 = 0;

588 
I2C_TyDef
 *
i2c_dev
 = 0;

592 
i2c
)

594 
I2C_1
:

595 
i2c_dev
 = 
I2C1
;

598 
I2C_2
:

599 
i2c_dev
 = 
I2C2
;

602 
I2C_3
:

603 
i2c_dev
 = 
I2C3
;

607 
	`Prtf
("Scanning I2C...\r\n");

608 
adr
 = 1;dr < 127;dr++)

610 
ut8_t
 
t
 = 
	`I2C_RdBy
(
i2c
, 
adr
<<1, 0);

611 if(
t
 != 0xFF)

613 
	`Prtf
("Found devi0x%X\r\n", 
adr
<<1);

614 
t
++;

619 
	`I2C_GeSTOP
(
i2c_dev
, 
ENABLE
);

620 
	`Day_ms
(2);

623 
	`Prtf
("Found %d I2C devi(s)\r\n", 
t
);

624 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\I2C\I2C.h

1 #ide
I2C_H_INCLUDED


2 
	#I2C_H_INCLUDED


	)

5 
	~<dt.h
>

8 
	#EE_FLAG_TIMEOUT
 ((
ut32_t
)0x1000)

	)

9 
	#EE_LONG_TIMEOUT
 ((
ut32_t
)(30 * 
EE_FLAG_TIMEOUT
))

	)

12 #ifde
__lulus


18 
I2C_1
 = 0, 
I2C_2
, 
I2C_3


19 } 
	tI2C_Ph_e
;

23 
ut32_t
 
Sed
;

24 
ut16_t
 
Mode
;

25 
ut16_t
 
Ack
;

26 } 
	tI2C_Mode_t
;

29 
I2C_Inlize
(
I2C_Ph_e
 
i2c
, 
I2C_Mode_t
 *
mode
);

31 
ut8_t
 
I2C_RdBy
(
I2C_Ph_e
 
i2c
, ut8_
ave_addr
, 
ut16_t
 
gi_addr
);

32 
ut8_t
 
I2C_WreBy
(
I2C_Ph_e
 
i2c
, ut8_
ave_addr
, 
ut16_t
 
gi_addr
, ut8_
da
);

34 
ut8_t
 
I2C_RdByAay
(
I2C_Ph_e
 
i2c
, ut8_
ave_addr
, 
ut16_t
 
gi_addr
, ut8_*
pDa
, ut16_
L
);

35 
ut8_t
 
I2C_WreByAay
(
I2C_Ph_e
 
i2c
, ut8_
ave_addr
, 
ut16_t
 
gi_addr
, ut8_*
pDa
, ut16_
L
);

37 
I2C_Sn
(
I2C_Ph_e
 
i2c
);

40 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\HAL\SPI\SPI.c

1 
	~"SPI.h
"

2 
	~"m32f4xx_rcc.h
"

3 
	~"m32f4xx_gpio.h
"

6 
	$Spi_In
(
SPI_TyDef
 *
SPIx
, 
SPI_Mode
 
mode
)

8 
GPIO_InTyDef
 
GPIO_InSuu
;

9 
SPI_InTyDef
 
SPI_InSuu
;

11 
mode
)

13 
SPI_MODE1
:

14 
SPI_InSuu
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

15 
SPI_InSuu
.
SPI_CPHA
 = 
SPI_CPHA_2Edge
;

18 
SPI_MODE2
:

19 
SPI_InSuu
.
SPI_CPOL
 = 
SPI_CPOL_High
;

20 
SPI_InSuu
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

23 
SPI_MODE3
:

24 
SPI_InSuu
.
SPI_CPOL
 = 
SPI_CPOL_High
;

25 
SPI_InSuu
.
SPI_CPHA
 = 
SPI_CPHA_2Edge
;

30 
SPI_InSuu
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

31 
SPI_InSuu
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

35 if(
SPI1
 =
SPIx
) {

36 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

39 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

41 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour5
, 
GPIO_AF_SPI1
);

42 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour6
, 
GPIO_AF_SPI1
);

43 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour7
, 
GPIO_AF_SPI1
);

46 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_5
 | 
GPIO_P_7
;

47 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

48 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

49 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

50 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_DOWN
;

51 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

54 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_6
;

55 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

58 
	`SPI_I2S_DeIn
(
SPIx
);

61 
SPI_InSuu
.
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

62 
SPI_InSuu
.
SPI_Mode
 = 
SPI_Mode_Ma
;

63 
SPI_InSuu
.
SPI_DaSize
 = 
SPI_DaSize_8b
;

64 
SPI_InSuu
.
SPI_NSS
 = 
SPI_NSS_So
;

65 
SPI_InSuu
.
SPI_BaudRePsr
 = 
SPI_BaudRePsr_8
;

66 
SPI_InSuu
.
SPI_FB
 = 
SPI_FB_MSB
;

67 
SPI_InSuu
.
SPI_CRCPynoml
 = 7;

68 
	`SPI_In
(
SPIx
, &
SPI_InSuu
);

70 if(
SPI2
 =
SPIx
) {

71 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

74 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

76 
	`GPIO_PAFCfig
(
GPIOB
, 
GPIO_PSour13
, 
GPIO_AF_SPI2
);

77 
	`GPIO_PAFCfig
(
GPIOB
, 
GPIO_PSour14
, 
GPIO_AF_SPI2
);

78 
	`GPIO_PAFCfig
(
GPIOB
, 
GPIO_PSour15
, 
GPIO_AF_SPI2
);

81 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_13
 | 
GPIO_P_15
;

82 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

83 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

84 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

85 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

86 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

89 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_14
;

90 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

93 
	`SPI_I2S_DeIn
(
SPIx
);

96 
SPI_InSuu
.
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

97 
SPI_InSuu
.
SPI_Mode
 = 
SPI_Mode_Ma
;

98 
SPI_InSuu
.
SPI_DaSize
 = 
SPI_DaSize_8b
;

99 
SPI_InSuu
.
SPI_NSS
 = 
SPI_NSS_So
;

100 
SPI_InSuu
.
SPI_BaudRePsr
 = 
SPI_BaudRePsr_16
;

101 
SPI_InSuu
.
SPI_FB
 = 
SPI_FB_MSB
;

102 
SPI_InSuu
.
SPI_CRCPynoml
 = 7;

103 
	`SPI_In
(
SPIx
, &
SPI_InSuu
);

105 if(
SPI3
 =
SPIx
) {

106 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

109 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

111 
	`GPIO_PAFCfig
(
GPIOC
, 
GPIO_PSour10
, 
GPIO_AF_SPI3
);

112 
	`GPIO_PAFCfig
(
GPIOC
, 
GPIO_PSour11
, 
GPIO_AF_SPI3
);

113 
	`GPIO_PAFCfig
(
GPIOC
, 
GPIO_PSour12
, 
GPIO_AF_SPI3
);

116 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_10
 | 
GPIO_P_12
;

117 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

118 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

119 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

120 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

121 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

124 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_11
;

125 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

128 
	`SPI_I2S_DeIn
(
SPIx
);

131 
SPI_InSuu
.
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

132 
SPI_InSuu
.
SPI_Mode
 = 
SPI_Mode_Ma
;

133 
SPI_InSuu
.
SPI_DaSize
 = 
SPI_DaSize_8b
;

134 
SPI_InSuu
.
SPI_NSS
 = 
SPI_NSS_So
;

135 
SPI_InSuu
.
SPI_BaudRePsr
 = 
SPI_BaudRePsr_4
;

136 
SPI_InSuu
.
SPI_FB
 = 
SPI_FB_MSB
;

137 
SPI_InSuu
.
SPI_CRCPynoml
 = 7;

138 
	`SPI_In
(
SPIx
, &
SPI_InSuu
);

141 
	`RCC_AHB1PhClockCmd
(
SPI3_CS_GPIO_CLK
, 
ENABLE
);

144 
GPIO_InSuu
.
GPIO_P
 = 
SPI3_CS_PIN
;

145 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

146 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

147 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

148 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

149 
	`GPIO_In
(
SPI3_CS_GPIO_PORT
, &
GPIO_InSuu
);

152 
	`GPIO_SBs
(
SPI3_CS_GPIO_PORT
, 
SPI3_CS_PIN
);

155 
	`SPI_CcuϋCRC
(
SPIx
, 
DISABLE
);

158 
	`SPI_Cmd
(
SPIx
, 
ENABLE
);

159 
	}
}

162 
ut8_t
 
	$Spi_RdBy
(
SPI_TyDef
 *
SPIx
)

164  
	`Spi_WreBy
(
SPIx
, 0xFF);

165 
	}
}

168 
ut8_t
 
	$Spi_WreBy
(
SPI_TyDef
 *
SPIx
, 
ut8_t
 
_da
)

170 
ut16_t
 
timeout
 = 0xFFF;

173 
	`SPI_I2S_GFgStus
(
SPIx
, 
SPI_I2S_FLAG_TXE
=
RESET
);

176 
	`SPI_I2S_SdDa
(
SPIx
, 
_da
);

178 (
	`SPI_I2S_GFgStus
(
SPIx
, 
SPI_I2S_FLAG_RXNE
=
RESET
&& 
timeout
--);

181  (
ut8_t
)
	`SPI_I2S_ReiveDa
(
SPIx
);

182 
	}
}

185 
	$Spi_RdByAay
(
SPI_TyDef
 *
SPIx
, 
ut8_t
 *
_bufr
, ut8_
_n
)

187 
ut8_t
 
i
 = 0;

188 
ut16_t
 
timeout
 = 0xFFF;

190 
i
 = 0; i < 
_n
; ++i)

193 
	`SPI_I2S_GFgStus
(
SPIx
, 
SPI_I2S_FLAG_TXE
=
RESET
);

196 
	`SPI_I2S_SdDa
(
SPIx
, 0xFF);

198 (
	`SPI_I2S_GFgStus
(
SPIx
, 
SPI_I2S_FLAG_RXNE
=
RESET
&& 
timeout
--);

200 
_bufr
[
i
] = (
ut8_t
)
	`SPI_I2S_ReiveDa
(
SPIx
);

202 
	}
}

204 
	$Spi_WreDaAay
(
SPI_TyDef
 *
SPIx
, 
ut8_t
 *
_da
, ut8_
_n
)

206 
ut8_t
 
i
 = 0;

208 
i
 = 0; i < 
_n
; ++i)

211 
	`SPI_I2S_GFgStus
(
SPIx
, 
SPI_I2S_FLAG_TXE
=
RESET
);

214 
	`SPI_I2S_SdDa
(
SPIx
, 
_da
[
i
]);

216 
	}
}

219 
	$Spi_SPsr
(
SPI_TyDef
 *
SPIx
, 
ut16_t
 
esr
)

221 
	`SPI_Cmd
(
SPIx
, 
DISABLE
);

224 
ut16_t
 
tmeg
 = 
SPIx
->
CR1
 & 0xFFC7;

226 
tmeg
 |
esr
;

228 
SPIx
->
CR1
 = 
tmeg
;

230 
	`SPI_Cmd
(
SPIx
, 
ENABLE
);

231 
	}
}

234 
	$Spi_ChSe
(
SPI_TyDef
 *
SPIx
, 
bo
 

)

236 if(

)

238 if(
SPIx
 =
SPI1
)

240 
	`GPIO_RetBs
(
SPI1_CS_GPIO_PORT
, 
SPI1_CS_PIN
);

242 if(
SPIx
 =
SPI2
)

244 
	`GPIO_RetBs
(
SPI2_CS_GPIO_PORT
, 
SPI2_CS_PIN
);

246 if(
SPIx
 =
SPI3
)

248 
	`GPIO_RetBs
(
SPI3_CS_GPIO_PORT
, 
SPI3_CS_PIN
);

253 if(
SPIx
 =
SPI1
)

255 
	`GPIO_SBs
(
SPI1_CS_GPIO_PORT
, 
SPI1_CS_PIN
);

257 if(
SPIx
 =
SPI2
)

259 
	`GPIO_SBs
(
SPI2_CS_GPIO_PORT
, 
SPI2_CS_PIN
);

261 if(
SPIx
 =
SPI3
)

263 
	`GPIO_SBs
(
SPI3_CS_GPIO_PORT
, 
SPI3_CS_PIN
);

266 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\SPI\SPI.h

1 #ide
SPI_H_INCLUDED


2 
	#SPI_H_INCLUDED


	)

5 
	~<dt.h
>

6 
	~<dbo.h
>

7 
	~"m32f4xx_i.h
"

12 
	#SPI1_CS_PIN
 
GPIO_P_6


	)

13 
	#SPI1_CS_GPIO_PORT
 
GPIOB


	)

14 
	#SPI1_CS_GPIO_CLK
 
RCC_APB2Ph_GPIOB


	)

17 
	#SPI2_CS_PIN
 
GPIO_P_12


	)

18 
	#SPI2_CS_GPIO_PORT
 
GPIOB


	)

19 
	#SPI2_CS_GPIO_CLK
 
RCC_APB2Ph_GPIOB


	)

22 
	#SPI3_CS_PIN
 
GPIO_P_2


	)

23 
	#SPI3_CS_GPIO_PORT
 
GPIOD


	)

24 
	#SPI3_CS_GPIO_CLK
 
RCC_AHB1Ph_GPIOD


	)

27 
	#SPI_PRESCALER_2
 0x0000

	)

28 
	#SPI_PRESCALER_4
 0x0008

	)

29 
	#SPI_PRESCALER_8
 0x0010

	)

30 
	#SPI_PRESCALER_16
 0x0018

	)

31 
	#SPI_PRESCALER_32
 0x0020

	)

32 
	#SPI_PRESCALER_64
 0x0028

	)

33 
	#SPI_PRESCALER_128
 0x0030

	)

34 
	#SPI_PRESCALER_256
 0x0038

	)

37 #ifde
__lulus


43 
SPI_MODE0
, 
SPI_MODE1
, 
SPI_MODE2
, 
SPI_MODE3


44 } 
	tSPI_Mode
;

47 
Spi_In
(
SPI_TyDef
 *
SPIx
, 
SPI_Mode
 
mode
);

49 
ut8_t
 
Spi_RdBy
(
SPI_TyDef
 *
SPIx
);

50 
ut8_t
 
Spi_WreBy
(
SPI_TyDef
 *
SPIx
, ut8_
_da
);

52 
Spi_RdByAay
(
SPI_TyDef
 *
SPIx
, 
ut8_t
 *
_bufr
, ut8_
_n
);

53 
Spi_WreDaAay
(
SPI_TyDef
 *
SPIx
, 
ut8_t
 *
_da
, ut8_
_n
);

55 
Spi_SPsr
(
SPI_TyDef
 *
SPIx
, 
ut16_t
 
esr
);

56 
Spi_ChSe
(
SPI_TyDef
 *
SPIx
, 
bo
 

);

59 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\HAL\STM32\startup_stm32f446zetx.s

27 .
syax
 
	gunifd


28 .
u
 
	gc܋x
-
	gm4


29 .
u
 
	gsov


30 .
	gthumb


32 .
glob
 
	gg_pVes


33 .
glob
 
	gDeu_Hdr


37 .
wd
 
	g_sida


39 .
wd
 
	g_sda


41 .
wd
 
	g_eda


43 .
wd
 
	g_sbss


45 .
wd
 
	g_ebss


57 .
	gi
 .
	gxt
.
	gRet_Hdr


58 .
wk
 
	gRet_Hdr


59 .
ty
 
	gRet_Hdr
, %
funi


60 
	gRet_Hdr
:

61 
ldr
 

, =
_eack


64 
ldr
 
r0
, =
_sda


65 
ldr
 
r1
, =
_eda


66 
ldr
 
r2
, =
_sida


67 
movs
 
r3
, #0

68 
b
 
LoCyDaIn


70 
	gCyDaIn
:

71 
ldr
 
r4
, [
r2
, 
r3
]

72 
r
 
	gr4
, [
r0
, 
r3
]

73 
adds
 
	gr3
,3, #4

75 
	gLoCyDaIn
:

76 
adds
 
r4
, 
	gr0
, 
r3


77 
cmp
 
	gr4
, 
r1


78 
bcc
 
CyDaIn


81 
ldr
 
	gr2
, =
_sbss


82 
ldr
 
r4
, =
_ebss


83 
movs
 
r3
, #0

84 
b
 
LoFlZobss


86 
	gFlZobss
:

87 
r
 
r3
, [
r2
]

88 
adds
 
	gr2
,2, #4

90 
	gLoFlZobss
:

91 
cmp
 
r2
, 
r4


92 
bcc
 
FlZobss


95 
bl
 
SyemIn


97 
bl
 
__libc__y


99 
bl
 
ma


100 
bx
 
	g


101 .
size
 
	gRet_Hdr
, .-Reset_Handler

110 .
	gi
 .
	gxt
.
	gDeu_Hdr
,"ax",%
ogbs


111 
	gDeu_Hdr
:

112 
Infe_Lo
:

113 
b
 
Infe_Lo


114 .
size
 
Deu_Hdr
, .-
	gDeu_Hdr


122 .
	gi
 .
	gi_ve
,"a",%
	gogbs


123 .
ty
 
	gg_pVes
, %
	gobje


124 .
size
 
	gg_pVes
, .-
g_pVes


127 
	gg_pVes
:

128 .
wd
 
_eack


129 .
wd
 
Ret_Hdr


131 .
wd
 
NMI_Hdr


132 .
wd
 
HdFau_Hdr


133 .
wd
 
MemMage_Hdr


134 .
wd
 
BusFau_Hdr


135 .
wd
 
UgeFau_Hdr


136 .
wd
 0

137 .
wd
 0

138 .
wd
 0

139 .
wd
 0

140 .
wd
 
SVC_Hdr


141 .
wd
 
DebugM_Hdr


142 .
wd
 0

143 .
wd
 
PdSV_Hdr


144 .
wd
 
SysTick_Hdr


147 .
wd
 
WWDG_IRQHdr


148 .
wd
 
PVD_IRQHdr


149 .
wd
 
TAMP_STAMP_IRQHdr


150 .
wd
 
RTC_WKUP_IRQHdr


151 .
wd
 
FLASH_IRQHdr


152 .
wd
 
RCC_IRQHdr


153 .
wd
 
EXTI0_IRQHdr


154 .
wd
 
EXTI1_IRQHdr


155 .
wd
 
EXTI2_IRQHdr


156 .
wd
 
EXTI3_IRQHdr


157 .
wd
 
EXTI4_IRQHdr


158 .
wd
 
DMA1_Sm0_IRQHdr


159 .
wd
 
DMA1_Sm1_IRQHdr


160 .
wd
 
DMA1_Sm2_IRQHdr


161 .
wd
 
DMA1_Sm3_IRQHdr


162 .
wd
 
DMA1_Sm4_IRQHdr


163 .
wd
 
DMA1_Sm5_IRQHdr


164 .
wd
 
DMA1_Sm6_IRQHdr


165 .
wd
 
ADC_IRQHdr


166 .
wd
 
CAN1_TX_IRQHdr


167 .
wd
 
CAN1_RX0_IRQHdr


168 .
wd
 
CAN1_RX1_IRQHdr


169 .
wd
 
CAN1_SCE_IRQHdr


170 .
wd
 
EXTI9_5_IRQHdr


171 .
wd
 
TIM1_BRK_TIM9_IRQHdr


172 .
wd
 
TIM1_UP_TIM10_IRQHdr


173 .
wd
 
TIM1_TRG_COM_TIM11_IRQHdr


174 .
wd
 
TIM1_CC_IRQHdr


175 .
wd
 
TIM2_IRQHdr


176 .
wd
 
TIM3_IRQHdr


177 .
wd
 
TIM4_IRQHdr


178 .
wd
 
I2C1_EV_IRQHdr


179 .
wd
 
I2C1_ER_IRQHdr


180 .
wd
 
I2C2_EV_IRQHdr


181 .
wd
 
I2C2_ER_IRQHdr


182 .
wd
 
SPI1_IRQHdr


183 .
wd
 
SPI2_IRQHdr


184 .
wd
 
USART1_IRQHdr


185 .
wd
 
USART2_IRQHdr


186 .
wd
 
USART3_IRQHdr


187 .
wd
 
EXTI15_10_IRQHdr


188 .
wd
 
RTC_Arm_IRQHdr


189 .
wd
 
OTG_FS_WKUP_IRQHdr


190 .
wd
 
TIM8_BRK_TIM12_IRQHdr


191 .
wd
 
TIM8_UP_TIM13_IRQHdr


192 .
wd
 
TIM8_TRG_COM_TIM14_IRQHdr


193 .
wd
 
TIM8_CC_IRQHdr


194 .
wd
 
DMA1_Sm7_IRQHdr


195 .
wd
 
FMC_IRQHdr


196 .
wd
 
SDIO_IRQHdr


197 .
wd
 
TIM5_IRQHdr


198 .
wd
 
SPI3_IRQHdr


199 .
wd
 
UART4_IRQHdr


200 .
wd
 
UART5_IRQHdr


201 .
wd
 
TIM6_DAC_IRQHdr


202 .
wd
 
TIM7_IRQHdr


203 .
wd
 
DMA2_Sm0_IRQHdr


204 .
wd
 
DMA2_Sm1_IRQHdr


205 .
wd
 
DMA2_Sm2_IRQHdr


206 .
wd
 
DMA2_Sm3_IRQHdr


207 .
wd
 
DMA2_Sm4_IRQHdr


208 .
wd
 0

209 .
wd
 0

210 .
wd
 
CAN2_TX_IRQHdr


211 .
wd
 
CAN2_RX0_IRQHdr


212 .
wd
 
CAN2_RX1_IRQHdr


213 .
wd
 
CAN2_SCE_IRQHdr


214 .
wd
 
OTG_FS_IRQHdr


215 .
wd
 
DMA2_Sm5_IRQHdr


216 .
wd
 
DMA2_Sm6_IRQHdr


217 .
wd
 
DMA2_Sm7_IRQHdr


218 .
wd
 
USART6_IRQHdr


219 .
wd
 
I2C3_EV_IRQHdr


220 .
wd
 
I2C3_ER_IRQHdr


221 .
wd
 
OTG_HS_EP1_OUT_IRQHdr


222 .
wd
 
OTG_HS_EP1_IN_IRQHdr


223 .
wd
 
OTG_HS_WKUP_IRQHdr


224 .
wd
 
OTG_HS_IRQHdr


225 .
wd
 
DCMI_IRQHdr


226 .
wd
 0

227 .
wd
 0

228 .
wd
 
FPU_IRQHdr


229 .
wd
 0

230 .
wd
 0

231 .
wd
 
SPI4_IRQHdr


232 .
wd
 0

233 .
wd
 0

234 .
wd
 
SAI1_IRQHdr


235 .
wd
 0

236 .
wd
 0

237 .
wd
 0

238 .
wd
 
SAI2_IRQHdr


239 .
wd
 
QUADSPI_IRQHdr


240 .
wd
 
CEC_IRQHdr


241 .
wd
 
SPDIF_RX_IRQHdr


242 .
wd
 
FMPI2C1_EV_IRQHdr


243 .
wd
 
FMPI2C1_ER_IRQHdr


252 .
wk
 
NMI_Hdr


253 .
thumb_t
 
NMI_Hdr
,
	gDeu_Hdr


255 .
wk
 
	gHdFau_Hdr


256 .
thumb_t
 
	gHdFau_Hdr
,
	gDeu_Hdr


258 .
wk
 
	gMemMage_Hdr


259 .
thumb_t
 
	gMemMage_Hdr
,
	gDeu_Hdr


261 .
wk
 
	gBusFau_Hdr


262 .
thumb_t
 
	gBusFau_Hdr
,
	gDeu_Hdr


264 .
wk
 
	gUgeFau_Hdr


265 .
thumb_t
 
	gUgeFau_Hdr
,
	gDeu_Hdr


267 .
wk
 
	gSVC_Hdr


268 .
thumb_t
 
	gSVC_Hdr
,
	gDeu_Hdr


270 .
wk
 
	gDebugM_Hdr


271 .
thumb_t
 
	gDebugM_Hdr
,
	gDeu_Hdr


273 .
wk
 
	gPdSV_Hdr


274 .
thumb_t
 
	gPdSV_Hdr
,
	gDeu_Hdr


276 .
wk
 
	gSysTick_Hdr


277 .
thumb_t
 
	gSysTick_Hdr
,
	gDeu_Hdr


279 .
wk
 
	gWWDG_IRQHdr


280 .
thumb_t
 
	gWWDG_IRQHdr
,
	gDeu_Hdr


282 .
wk
 
	gPVD_IRQHdr


283 .
thumb_t
 
	gPVD_IRQHdr
,
	gDeu_Hdr


285 .
wk
 
	gTAMP_STAMP_IRQHdr


286 .
thumb_t
 
	gTAMP_STAMP_IRQHdr
,
	gDeu_Hdr


288 .
wk
 
	gRTC_WKUP_IRQHdr


289 .
thumb_t
 
	gRTC_WKUP_IRQHdr
,
	gDeu_Hdr


291 .
wk
 
	gFLASH_IRQHdr


292 .
thumb_t
 
	gFLASH_IRQHdr
,
	gDeu_Hdr


294 .
wk
 
	gRCC_IRQHdr


295 .
thumb_t
 
	gRCC_IRQHdr
,
	gDeu_Hdr


297 .
wk
 
	gEXTI0_IRQHdr


298 .
thumb_t
 
	gEXTI0_IRQHdr
,
	gDeu_Hdr


300 .
wk
 
	gEXTI1_IRQHdr


301 .
thumb_t
 
	gEXTI1_IRQHdr
,
	gDeu_Hdr


303 .
wk
 
	gEXTI2_IRQHdr


304 .
thumb_t
 
	gEXTI2_IRQHdr
,
	gDeu_Hdr


306 .
wk
 
	gEXTI3_IRQHdr


307 .
thumb_t
 
	gEXTI3_IRQHdr
,
	gDeu_Hdr


309 .
wk
 
	gEXTI4_IRQHdr


310 .
thumb_t
 
	gEXTI4_IRQHdr
,
	gDeu_Hdr


312 .
wk
 
	gDMA1_Sm0_IRQHdr


313 .
thumb_t
 
	gDMA1_Sm0_IRQHdr
,
	gDeu_Hdr


315 .
wk
 
	gDMA1_Sm1_IRQHdr


316 .
thumb_t
 
	gDMA1_Sm1_IRQHdr
,
	gDeu_Hdr


318 .
wk
 
	gDMA1_Sm2_IRQHdr


319 .
thumb_t
 
	gDMA1_Sm2_IRQHdr
,
	gDeu_Hdr


321 .
wk
 
	gDMA1_Sm3_IRQHdr


322 .
thumb_t
 
	gDMA1_Sm3_IRQHdr
,
	gDeu_Hdr


324 .
wk
 
	gDMA1_Sm4_IRQHdr


325 .
thumb_t
 
	gDMA1_Sm4_IRQHdr
,
	gDeu_Hdr


327 .
wk
 
	gDMA1_Sm5_IRQHdr


328 .
thumb_t
 
	gDMA1_Sm5_IRQHdr
,
	gDeu_Hdr


330 .
wk
 
	gDMA1_Sm6_IRQHdr


331 .
thumb_t
 
	gDMA1_Sm6_IRQHdr
,
	gDeu_Hdr


333 .
wk
 
	gADC_IRQHdr


334 .
thumb_t
 
	gADC_IRQHdr
,
	gDeu_Hdr


336 .
wk
 
	gCAN1_TX_IRQHdr


337 .
thumb_t
 
	gCAN1_TX_IRQHdr
,
	gDeu_Hdr


339 .
wk
 
	gCAN1_RX0_IRQHdr


340 .
thumb_t
 
	gCAN1_RX0_IRQHdr
,
	gDeu_Hdr


342 .
wk
 
	gCAN1_RX1_IRQHdr


343 .
thumb_t
 
	gCAN1_RX1_IRQHdr
,
	gDeu_Hdr


345 .
wk
 
	gCAN1_SCE_IRQHdr


346 .
thumb_t
 
	gCAN1_SCE_IRQHdr
,
	gDeu_Hdr


348 .
wk
 
	gEXTI9_5_IRQHdr


349 .
thumb_t
 
	gEXTI9_5_IRQHdr
,
	gDeu_Hdr


351 .
wk
 
	gTIM1_BRK_TIM9_IRQHdr


352 .
thumb_t
 
	gTIM1_BRK_TIM9_IRQHdr
,
	gDeu_Hdr


354 .
wk
 
	gTIM1_UP_TIM10_IRQHdr


355 .
thumb_t
 
	gTIM1_UP_TIM10_IRQHdr
,
	gDeu_Hdr


357 .
wk
 
	gTIM1_TRG_COM_TIM11_IRQHdr


358 .
thumb_t
 
	gTIM1_TRG_COM_TIM11_IRQHdr
,
	gDeu_Hdr


360 .
wk
 
	gTIM1_CC_IRQHdr


361 .
thumb_t
 
	gTIM1_CC_IRQHdr
,
	gDeu_Hdr


363 .
wk
 
	gTIM2_IRQHdr


364 .
thumb_t
 
	gTIM2_IRQHdr
,
	gDeu_Hdr


366 .
wk
 
	gTIM3_IRQHdr


367 .
thumb_t
 
	gTIM3_IRQHdr
,
	gDeu_Hdr


369 .
wk
 
	gTIM4_IRQHdr


370 .
thumb_t
 
	gTIM4_IRQHdr
,
	gDeu_Hdr


372 .
wk
 
	gI2C1_EV_IRQHdr


373 .
thumb_t
 
	gI2C1_EV_IRQHdr
,
	gDeu_Hdr


375 .
wk
 
	gI2C1_ER_IRQHdr


376 .
thumb_t
 
	gI2C1_ER_IRQHdr
,
	gDeu_Hdr


378 .
wk
 
	gI2C2_EV_IRQHdr


379 .
thumb_t
 
	gI2C2_EV_IRQHdr
,
	gDeu_Hdr


381 .
wk
 
	gI2C2_ER_IRQHdr


382 .
thumb_t
 
	gI2C2_ER_IRQHdr
,
	gDeu_Hdr


384 .
wk
 
	gSPI1_IRQHdr


385 .
thumb_t
 
	gSPI1_IRQHdr
,
	gDeu_Hdr


387 .
wk
 
	gSPI2_IRQHdr


388 .
thumb_t
 
	gSPI2_IRQHdr
,
	gDeu_Hdr


390 .
wk
 
	gUSART1_IRQHdr


391 .
thumb_t
 
	gUSART1_IRQHdr
,
	gDeu_Hdr


393 .
wk
 
	gUSART2_IRQHdr


394 .
thumb_t
 
	gUSART2_IRQHdr
,
	gDeu_Hdr


396 .
wk
 
	gUSART3_IRQHdr


397 .
thumb_t
 
	gUSART3_IRQHdr
,
	gDeu_Hdr


399 .
wk
 
	gEXTI15_10_IRQHdr


400 .
thumb_t
 
	gEXTI15_10_IRQHdr
,
	gDeu_Hdr


402 .
wk
 
	gRTC_Arm_IRQHdr


403 .
thumb_t
 
	gRTC_Arm_IRQHdr
,
	gDeu_Hdr


405 .
wk
 
	gOTG_FS_WKUP_IRQHdr


406 .
thumb_t
 
	gOTG_FS_WKUP_IRQHdr
,
	gDeu_Hdr


408 .
wk
 
	gTIM8_BRK_TIM12_IRQHdr


409 .
thumb_t
 
	gTIM8_BRK_TIM12_IRQHdr
,
	gDeu_Hdr


411 .
wk
 
	gTIM8_UP_TIM13_IRQHdr


412 .
thumb_t
 
	gTIM8_UP_TIM13_IRQHdr
,
	gDeu_Hdr


414 .
wk
 
	gTIM8_TRG_COM_TIM14_IRQHdr


415 .
thumb_t
 
	gTIM8_TRG_COM_TIM14_IRQHdr
,
	gDeu_Hdr


417 .
wk
 
	gTIM8_CC_IRQHdr


418 .
thumb_t
 
	gTIM8_CC_IRQHdr
,
	gDeu_Hdr


420 .
wk
 
	gDMA1_Sm7_IRQHdr


421 .
thumb_t
 
	gDMA1_Sm7_IRQHdr
,
	gDeu_Hdr


423 .
wk
 
	gFMC_IRQHdr


424 .
thumb_t
 
	gFMC_IRQHdr
,
	gDeu_Hdr


426 .
wk
 
	gSDIO_IRQHdr


427 .
thumb_t
 
	gSDIO_IRQHdr
,
	gDeu_Hdr


429 .
wk
 
	gTIM5_IRQHdr


430 .
thumb_t
 
	gTIM5_IRQHdr
,
	gDeu_Hdr


432 .
wk
 
	gSPI3_IRQHdr


433 .
thumb_t
 
	gSPI3_IRQHdr
,
	gDeu_Hdr


435 .
wk
 
	gUART4_IRQHdr


436 .
thumb_t
 
	gUART4_IRQHdr
,
	gDeu_Hdr


438 .
wk
 
	gUART5_IRQHdr


439 .
thumb_t
 
	gUART5_IRQHdr
,
	gDeu_Hdr


441 .
wk
 
	gTIM6_DAC_IRQHdr


442 .
thumb_t
 
	gTIM6_DAC_IRQHdr
,
	gDeu_Hdr


444 .
wk
 
	gTIM7_IRQHdr


445 .
thumb_t
 
	gTIM7_IRQHdr
,
	gDeu_Hdr


447 .
wk
 
	gDMA2_Sm0_IRQHdr


448 .
thumb_t
 
	gDMA2_Sm0_IRQHdr
,
	gDeu_Hdr


450 .
wk
 
	gDMA2_Sm1_IRQHdr


451 .
thumb_t
 
	gDMA2_Sm1_IRQHdr
,
	gDeu_Hdr


453 .
wk
 
	gDMA2_Sm2_IRQHdr


454 .
thumb_t
 
	gDMA2_Sm2_IRQHdr
,
	gDeu_Hdr


456 .
wk
 
	gDMA2_Sm3_IRQHdr


457 .
thumb_t
 
	gDMA2_Sm3_IRQHdr
,
	gDeu_Hdr


459 .
wk
 
	gDMA2_Sm4_IRQHdr


460 .
thumb_t
 
	gDMA2_Sm4_IRQHdr
,
	gDeu_Hdr


462 .
wk
 
	gCAN2_TX_IRQHdr


463 .
thumb_t
 
	gCAN2_TX_IRQHdr
,
	gDeu_Hdr


465 .
wk
 
	gCAN2_RX0_IRQHdr


466 .
thumb_t
 
	gCAN2_RX0_IRQHdr
,
	gDeu_Hdr


468 .
wk
 
	gCAN2_RX1_IRQHdr


469 .
thumb_t
 
	gCAN2_RX1_IRQHdr
,
	gDeu_Hdr


471 .
wk
 
	gCAN2_SCE_IRQHdr


472 .
thumb_t
 
	gCAN2_SCE_IRQHdr
,
	gDeu_Hdr


474 .
wk
 
	gOTG_FS_IRQHdr


475 .
thumb_t
 
	gOTG_FS_IRQHdr
,
	gDeu_Hdr


477 .
wk
 
	gDMA2_Sm5_IRQHdr


478 .
thumb_t
 
	gDMA2_Sm5_IRQHdr
,
	gDeu_Hdr


480 .
wk
 
	gDMA2_Sm6_IRQHdr


481 .
thumb_t
 
	gDMA2_Sm6_IRQHdr
,
	gDeu_Hdr


483 .
wk
 
	gDMA2_Sm7_IRQHdr


484 .
thumb_t
 
	gDMA2_Sm7_IRQHdr
,
	gDeu_Hdr


486 .
wk
 
	gUSART6_IRQHdr


487 .
thumb_t
 
	gUSART6_IRQHdr
,
	gDeu_Hdr


489 .
wk
 
	gI2C3_EV_IRQHdr


490 .
thumb_t
 
	gI2C3_EV_IRQHdr
,
	gDeu_Hdr


492 .
wk
 
	gI2C3_ER_IRQHdr


493 .
thumb_t
 
	gI2C3_ER_IRQHdr
,
	gDeu_Hdr


495 .
wk
 
	gOTG_HS_EP1_OUT_IRQHdr


496 .
thumb_t
 
	gOTG_HS_EP1_OUT_IRQHdr
,
	gDeu_Hdr


498 .
wk
 
	gOTG_HS_EP1_IN_IRQHdr


499 .
thumb_t
 
	gOTG_HS_EP1_IN_IRQHdr
,
	gDeu_Hdr


501 .
wk
 
	gOTG_HS_WKUP_IRQHdr


502 .
thumb_t
 
	gOTG_HS_WKUP_IRQHdr
,
	gDeu_Hdr


504 .
wk
 
	gOTG_HS_IRQHdr


505 .
thumb_t
 
	gOTG_HS_IRQHdr
,
	gDeu_Hdr


507 .
wk
 
	gDCMI_IRQHdr


508 .
thumb_t
 
	gDCMI_IRQHdr
,
	gDeu_Hdr


510 .
wk
 
	gFPU_IRQHdr


511 .
thumb_t
 
	gFPU_IRQHdr
,
	gDeu_Hdr


513 .
wk
 
	gSPI4_IRQHdr


514 .
thumb_t
 
	gSPI4_IRQHdr
,
	gDeu_Hdr


516 .
wk
 
	gSAI1_IRQHdr


517 .
thumb_t
 
	gSAI1_IRQHdr
,
	gDeu_Hdr


519 .
wk
 
	gSAI2_IRQHdr


520 .
thumb_t
 
	gSAI2_IRQHdr
,
	gDeu_Hdr


522 .
wk
 
	gQUADSPI_IRQHdr


523 .
thumb_t
 
	gQUADSPI_IRQHdr
,
	gDeu_Hdr


525 .
wk
 
	gCEC_IRQHdr


526 .
thumb_t
 
	gCEC_IRQHdr
,
	gDeu_Hdr


528 .
wk
 
	gSPDIF_RX_IRQHdr


529 .
thumb_t
 
	gSPDIF_RX_IRQHdr
,
	gDeu_Hdr


531 .
wk
 
	gFMPI2C1_EV_IRQHdr


532 .
thumb_t
 
	gFMPI2C1_EV_IRQHdr
,
	gDeu_Hdr


534 .
wk
 
	gFMPI2C1_ER_IRQHdr


535 .
thumb_t
 
	gFMPI2C1_ER_IRQHdr
,
	gDeu_Hdr


	@X:\GRBL-Advanced-F446ZE\HAL\STM32\stm32f4xx.h

53 #ide
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde
__lulus


68 #i!
defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

69 !
defed
(
STM32F411xE
&& !defed(
STM32F412xG
&& !defed(
STM32F413_423xx
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

107 #ifde
STM32F40XX


108 
	#STM32F40_41xxx


	)

112 #ifde
STM32F427X


113 
	#STM32F427_437xx


	)

120 #i!
	`defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

121 !
	`defed
(
STM32F411xE
&& !defed(
STM32F412xG
&& !defed(
STM32F413_423xx
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

125 #i!
	`defed
 (
USE_STDPERIPH_DRIVER
)

141 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
) || \

142 
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
|| 
	$defed
(
STM32F469_479xx
)

143 #i!
	`defed
 (
HSE_VALUE
)

144 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

146 #i
	`defed
 (
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

147 #i!
	`defed
 (
HSE_VALUE
)

148 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

155 #i!
	`defed
 (
HSE_STARTUP_TIMEOUT
)

156 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x05000

	)

159 #i!
	`defed
 (
HSI_VALUE
)

160 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

166 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

167 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x08

	)

168 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

169 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

170 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

171 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

172 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

173 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

186 
	#__CM4_REV
 0x0001

	)

187 
	#__MPU_PRESENT
 1

	)

188 
	#__NVIC_PRIO_BITS
 4

	)

189 
	#__Vd_SysTickCfig
 0

	)

190 
	#__FPU_PRESENT
 1

	)

196 
	eIRQn


199 
NMaskabI_IRQn
 = -14,

200 
MemyMagemt_IRQn
 = -12,

201 
BusFau_IRQn
 = -11,

202 
UgeFau_IRQn
 = -10,

203 
SVCl_IRQn
 = -5,

204 
DebugMڙ_IRQn
 = -4,

205 
PdSV_IRQn
 = -2,

206 
SysTick_IRQn
 = -1,

208 
WWDG_IRQn
 = 0,

209 
PVD_IRQn
 = 1,

210 
TAMP_STAMP_IRQn
 = 2,

211 
RTC_WKUP_IRQn
 = 3,

212 
FLASH_IRQn
 = 4,

213 
RCC_IRQn
 = 5,

214 
EXTI0_IRQn
 = 6,

215 
EXTI1_IRQn
 = 7,

216 
EXTI2_IRQn
 = 8,

217 
EXTI3_IRQn
 = 9,

218 
EXTI4_IRQn
 = 10,

219 
DMA1_Sm0_IRQn
 = 11,

220 
DMA1_Sm1_IRQn
 = 12,

221 
DMA1_Sm2_IRQn
 = 13,

222 
DMA1_Sm3_IRQn
 = 14,

223 
DMA1_Sm4_IRQn
 = 15,

224 
DMA1_Sm5_IRQn
 = 16,

225 
DMA1_Sm6_IRQn
 = 17,

226 
ADC_IRQn
 = 18,

228 #i
	`defed
(
STM32F40_41xxx
)

229 
CAN1_TX_IRQn
 = 19,

230 
CAN1_RX0_IRQn
 = 20,

231 
CAN1_RX1_IRQn
 = 21,

232 
CAN1_SCE_IRQn
 = 22,

233 
EXTI9_5_IRQn
 = 23,

234 
TIM1_BRK_TIM9_IRQn
 = 24,

235 
TIM1_UP_TIM10_IRQn
 = 25,

236 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

237 
TIM1_CC_IRQn
 = 27,

238 
TIM2_IRQn
 = 28,

239 
TIM3_IRQn
 = 29,

240 
TIM4_IRQn
 = 30,

241 
I2C1_EV_IRQn
 = 31,

242 
I2C1_ER_IRQn
 = 32,

243 
I2C2_EV_IRQn
 = 33,

244 
I2C2_ER_IRQn
 = 34,

245 
SPI1_IRQn
 = 35,

246 
SPI2_IRQn
 = 36,

247 
USART1_IRQn
 = 37,

248 
USART2_IRQn
 = 38,

249 
USART3_IRQn
 = 39,

250 
EXTI15_10_IRQn
 = 40,

251 
RTC_Arm_IRQn
 = 41,

252 
OTG_FS_WKUP_IRQn
 = 42,

253 
TIM8_BRK_TIM12_IRQn
 = 43,

254 
TIM8_UP_TIM13_IRQn
 = 44,

255 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

256 
TIM8_CC_IRQn
 = 46,

257 
DMA1_Sm7_IRQn
 = 47,

258 
FSMC_IRQn
 = 48,

259 
SDIO_IRQn
 = 49,

260 
TIM5_IRQn
 = 50,

261 
SPI3_IRQn
 = 51,

262 
UART4_IRQn
 = 52,

263 
UART5_IRQn
 = 53,

264 
TIM6_DAC_IRQn
 = 54,

265 
TIM7_IRQn
 = 55,

266 
DMA2_Sm0_IRQn
 = 56,

267 
DMA2_Sm1_IRQn
 = 57,

268 
DMA2_Sm2_IRQn
 = 58,

269 
DMA2_Sm3_IRQn
 = 59,

270 
DMA2_Sm4_IRQn
 = 60,

271 
ETH_IRQn
 = 61,

272 
ETH_WKUP_IRQn
 = 62,

273 
CAN2_TX_IRQn
 = 63,

274 
CAN2_RX0_IRQn
 = 64,

275 
CAN2_RX1_IRQn
 = 65,

276 
CAN2_SCE_IRQn
 = 66,

277 
OTG_FS_IRQn
 = 67,

278 
DMA2_Sm5_IRQn
 = 68,

279 
DMA2_Sm6_IRQn
 = 69,

280 
DMA2_Sm7_IRQn
 = 70,

281 
USART6_IRQn
 = 71,

282 
I2C3_EV_IRQn
 = 72,

283 
I2C3_ER_IRQn
 = 73,

284 
OTG_HS_EP1_OUT_IRQn
 = 74,

285 
OTG_HS_EP1_IN_IRQn
 = 75,

286 
OTG_HS_WKUP_IRQn
 = 76,

287 
OTG_HS_IRQn
 = 77,

288 
DCMI_IRQn
 = 78,

289 
CRYP_IRQn
 = 79,

290 
HASH_RNG_IRQn
 = 80,

291 
FPU_IRQn
 = 81

294 #i
	`defed
(
STM32F427_437xx
)

295 
CAN1_TX_IRQn
 = 19,

296 
CAN1_RX0_IRQn
 = 20,

297 
CAN1_RX1_IRQn
 = 21,

298 
CAN1_SCE_IRQn
 = 22,

299 
EXTI9_5_IRQn
 = 23,

300 
TIM1_BRK_TIM9_IRQn
 = 24,

301 
TIM1_UP_TIM10_IRQn
 = 25,

302 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

303 
TIM1_CC_IRQn
 = 27,

304 
TIM2_IRQn
 = 28,

305 
TIM3_IRQn
 = 29,

306 
TIM4_IRQn
 = 30,

307 
I2C1_EV_IRQn
 = 31,

308 
I2C1_ER_IRQn
 = 32,

309 
I2C2_EV_IRQn
 = 33,

310 
I2C2_ER_IRQn
 = 34,

311 
SPI1_IRQn
 = 35,

312 
SPI2_IRQn
 = 36,

313 
USART1_IRQn
 = 37,

314 
USART2_IRQn
 = 38,

315 
USART3_IRQn
 = 39,

316 
EXTI15_10_IRQn
 = 40,

317 
RTC_Arm_IRQn
 = 41,

318 
OTG_FS_WKUP_IRQn
 = 42,

319 
TIM8_BRK_TIM12_IRQn
 = 43,

320 
TIM8_UP_TIM13_IRQn
 = 44,

321 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

322 
TIM8_CC_IRQn
 = 46,

323 
DMA1_Sm7_IRQn
 = 47,

324 
FMC_IRQn
 = 48,

325 
SDIO_IRQn
 = 49,

326 
TIM5_IRQn
 = 50,

327 
SPI3_IRQn
 = 51,

328 
UART4_IRQn
 = 52,

329 
UART5_IRQn
 = 53,

330 
TIM6_DAC_IRQn
 = 54,

331 
TIM7_IRQn
 = 55,

332 
DMA2_Sm0_IRQn
 = 56,

333 
DMA2_Sm1_IRQn
 = 57,

334 
DMA2_Sm2_IRQn
 = 58,

335 
DMA2_Sm3_IRQn
 = 59,

336 
DMA2_Sm4_IRQn
 = 60,

337 
ETH_IRQn
 = 61,

338 
ETH_WKUP_IRQn
 = 62,

339 
CAN2_TX_IRQn
 = 63,

340 
CAN2_RX0_IRQn
 = 64,

341 
CAN2_RX1_IRQn
 = 65,

342 
CAN2_SCE_IRQn
 = 66,

343 
OTG_FS_IRQn
 = 67,

344 
DMA2_Sm5_IRQn
 = 68,

345 
DMA2_Sm6_IRQn
 = 69,

346 
DMA2_Sm7_IRQn
 = 70,

347 
USART6_IRQn
 = 71,

348 
I2C3_EV_IRQn
 = 72,

349 
I2C3_ER_IRQn
 = 73,

350 
OTG_HS_EP1_OUT_IRQn
 = 74,

351 
OTG_HS_EP1_IN_IRQn
 = 75,

352 
OTG_HS_WKUP_IRQn
 = 76,

353 
OTG_HS_IRQn
 = 77,

354 
DCMI_IRQn
 = 78,

355 
CRYP_IRQn
 = 79,

356 
HASH_RNG_IRQn
 = 80,

357 
FPU_IRQn
 = 81,

358 
UART7_IRQn
 = 82,

359 
UART8_IRQn
 = 83,

360 
SPI4_IRQn
 = 84,

361 
SPI5_IRQn
 = 85,

362 
SPI6_IRQn
 = 86,

363 
SAI1_IRQn
 = 87,

364 
DMA2D_IRQn
 = 90

367 #i
	`defed
(
STM32F429_439xx
)

368 
CAN1_TX_IRQn
 = 19,

369 
CAN1_RX0_IRQn
 = 20,

370 
CAN1_RX1_IRQn
 = 21,

371 
CAN1_SCE_IRQn
 = 22,

372 
EXTI9_5_IRQn
 = 23,

373 
TIM1_BRK_TIM9_IRQn
 = 24,

374 
TIM1_UP_TIM10_IRQn
 = 25,

375 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

376 
TIM1_CC_IRQn
 = 27,

377 
TIM2_IRQn
 = 28,

378 
TIM3_IRQn
 = 29,

379 
TIM4_IRQn
 = 30,

380 
I2C1_EV_IRQn
 = 31,

381 
I2C1_ER_IRQn
 = 32,

382 
I2C2_EV_IRQn
 = 33,

383 
I2C2_ER_IRQn
 = 34,

384 
SPI1_IRQn
 = 35,

385 
SPI2_IRQn
 = 36,

386 
USART1_IRQn
 = 37,

387 
USART2_IRQn
 = 38,

388 
USART3_IRQn
 = 39,

389 
EXTI15_10_IRQn
 = 40,

390 
RTC_Arm_IRQn
 = 41,

391 
OTG_FS_WKUP_IRQn
 = 42,

392 
TIM8_BRK_TIM12_IRQn
 = 43,

393 
TIM8_UP_TIM13_IRQn
 = 44,

394 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

395 
TIM8_CC_IRQn
 = 46,

396 
DMA1_Sm7_IRQn
 = 47,

397 
FMC_IRQn
 = 48,

398 
SDIO_IRQn
 = 49,

399 
TIM5_IRQn
 = 50,

400 
SPI3_IRQn
 = 51,

401 
UART4_IRQn
 = 52,

402 
UART5_IRQn
 = 53,

403 
TIM6_DAC_IRQn
 = 54,

404 
TIM7_IRQn
 = 55,

405 
DMA2_Sm0_IRQn
 = 56,

406 
DMA2_Sm1_IRQn
 = 57,

407 
DMA2_Sm2_IRQn
 = 58,

408 
DMA2_Sm3_IRQn
 = 59,

409 
DMA2_Sm4_IRQn
 = 60,

410 
ETH_IRQn
 = 61,

411 
ETH_WKUP_IRQn
 = 62,

412 
CAN2_TX_IRQn
 = 63,

413 
CAN2_RX0_IRQn
 = 64,

414 
CAN2_RX1_IRQn
 = 65,

415 
CAN2_SCE_IRQn
 = 66,

416 
OTG_FS_IRQn
 = 67,

417 
DMA2_Sm5_IRQn
 = 68,

418 
DMA2_Sm6_IRQn
 = 69,

419 
DMA2_Sm7_IRQn
 = 70,

420 
USART6_IRQn
 = 71,

421 
I2C3_EV_IRQn
 = 72,

422 
I2C3_ER_IRQn
 = 73,

423 
OTG_HS_EP1_OUT_IRQn
 = 74,

424 
OTG_HS_EP1_IN_IRQn
 = 75,

425 
OTG_HS_WKUP_IRQn
 = 76,

426 
OTG_HS_IRQn
 = 77,

427 
DCMI_IRQn
 = 78,

428 
CRYP_IRQn
 = 79,

429 
HASH_RNG_IRQn
 = 80,

430 
FPU_IRQn
 = 81,

431 
UART7_IRQn
 = 82,

432 
UART8_IRQn
 = 83,

433 
SPI4_IRQn
 = 84,

434 
SPI5_IRQn
 = 85,

435 
SPI6_IRQn
 = 86,

436 
SAI1_IRQn
 = 87,

437 
LTDC_IRQn
 = 88,

438 
LTDC_ER_IRQn
 = 89,

439 
DMA2D_IRQn
 = 90

442 #i
	`defed
(
STM32F410xx
)

443 
EXTI9_5_IRQn
 = 23,

444 
TIM1_BRK_TIM9_IRQn
 = 24,

445 
TIM1_UP_IRQn
 = 25,

446 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

447 
TIM1_CC_IRQn
 = 27,

448 
I2C1_EV_IRQn
 = 31,

449 
I2C1_ER_IRQn
 = 32,

450 
I2C2_EV_IRQn
 = 33,

451 
I2C2_ER_IRQn
 = 34,

452 
SPI1_IRQn
 = 35,

453 
SPI2_IRQn
 = 36,

454 
USART1_IRQn
 = 37,

455 
USART2_IRQn
 = 38,

456 
EXTI15_10_IRQn
 = 40,

457 
RTC_Arm_IRQn
 = 41,

458 
DMA1_Sm7_IRQn
 = 47,

459 
TIM5_IRQn
 = 50,

460 
TIM6_DAC_IRQn
 = 54,

461 
DMA2_Sm0_IRQn
 = 56,

462 
DMA2_Sm1_IRQn
 = 57,

463 
DMA2_Sm2_IRQn
 = 58,

464 
DMA2_Sm3_IRQn
 = 59,

465 
DMA2_Sm4_IRQn
 = 60,

466 
DMA2_Sm5_IRQn
 = 68,

467 
DMA2_Sm6_IRQn
 = 69,

468 
DMA2_Sm7_IRQn
 = 70,

469 
USART6_IRQn
 = 71,

470 
RNG_IRQn
 = 80,

471 
FPU_IRQn
 = 81,

472 
SPI5_IRQn
 = 85,

473 
FMPI2C1_EV_IRQn
 = 95,

474 
FMPI2C1_ER_IRQn
 = 96,

475 
LPTIM1_IRQn
 = 97

478 #i
	`defed
(
STM32F401xx
|| defed(
STM32F411xE
)

479 
EXTI9_5_IRQn
 = 23,

480 
TIM1_BRK_TIM9_IRQn
 = 24,

481 
TIM1_UP_TIM10_IRQn
 = 25,

482 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

483 
TIM1_CC_IRQn
 = 27,

484 
TIM2_IRQn
 = 28,

485 
TIM3_IRQn
 = 29,

486 
TIM4_IRQn
 = 30,

487 
I2C1_EV_IRQn
 = 31,

488 
I2C1_ER_IRQn
 = 32,

489 
I2C2_EV_IRQn
 = 33,

490 
I2C2_ER_IRQn
 = 34,

491 
SPI1_IRQn
 = 35,

492 
SPI2_IRQn
 = 36,

493 
USART1_IRQn
 = 37,

494 
USART2_IRQn
 = 38,

495 
EXTI15_10_IRQn
 = 40,

496 
RTC_Arm_IRQn
 = 41,

497 
OTG_FS_WKUP_IRQn
 = 42,

498 
DMA1_Sm7_IRQn
 = 47,

499 
SDIO_IRQn
 = 49,

500 
TIM5_IRQn
 = 50,

501 
SPI3_IRQn
 = 51,

502 
DMA2_Sm0_IRQn
 = 56,

503 
DMA2_Sm1_IRQn
 = 57,

504 
DMA2_Sm2_IRQn
 = 58,

505 
DMA2_Sm3_IRQn
 = 59,

506 
DMA2_Sm4_IRQn
 = 60,

507 
OTG_FS_IRQn
 = 67,

508 
DMA2_Sm5_IRQn
 = 68,

509 
DMA2_Sm6_IRQn
 = 69,

510 
DMA2_Sm7_IRQn
 = 70,

511 
USART6_IRQn
 = 71,

512 
I2C3_EV_IRQn
 = 72,

513 
I2C3_ER_IRQn
 = 73,

514 
FPU_IRQn
 = 81,

515 #i
	`defed
(
STM32F401xx
)

516 
SPI4_IRQn
 = 84

518 #i
	`defed
(
STM32F411xE
)

519 
SPI4_IRQn
 = 84,

520 
SPI5_IRQn
 = 85

524 #i
	`defed
(
STM32F469_479xx
)

525 
CAN1_TX_IRQn
 = 19,

526 
CAN1_RX0_IRQn
 = 20,

527 
CAN1_RX1_IRQn
 = 21,

528 
CAN1_SCE_IRQn
 = 22,

529 
EXTI9_5_IRQn
 = 23,

530 
TIM1_BRK_TIM9_IRQn
 = 24,

531 
TIM1_UP_TIM10_IRQn
 = 25,

532 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

533 
TIM1_CC_IRQn
 = 27,

534 
TIM2_IRQn
 = 28,

535 
TIM3_IRQn
 = 29,

536 
TIM4_IRQn
 = 30,

537 
I2C1_EV_IRQn
 = 31,

538 
I2C1_ER_IRQn
 = 32,

539 
I2C2_EV_IRQn
 = 33,

540 
I2C2_ER_IRQn
 = 34,

541 
SPI1_IRQn
 = 35,

542 
SPI2_IRQn
 = 36,

543 
USART1_IRQn
 = 37,

544 
USART2_IRQn
 = 38,

545 
USART3_IRQn
 = 39,

546 
EXTI15_10_IRQn
 = 40,

547 
RTC_Arm_IRQn
 = 41,

548 
OTG_FS_WKUP_IRQn
 = 42,

549 
TIM8_BRK_TIM12_IRQn
 = 43,

550 
TIM8_UP_TIM13_IRQn
 = 44,

551 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

552 
TIM8_CC_IRQn
 = 46,

553 
DMA1_Sm7_IRQn
 = 47,

554 
FMC_IRQn
 = 48,

555 
SDIO_IRQn
 = 49,

556 
TIM5_IRQn
 = 50,

557 
SPI3_IRQn
 = 51,

558 
UART4_IRQn
 = 52,

559 
UART5_IRQn
 = 53,

560 
TIM6_DAC_IRQn
 = 54,

561 
TIM7_IRQn
 = 55,

562 
DMA2_Sm0_IRQn
 = 56,

563 
DMA2_Sm1_IRQn
 = 57,

564 
DMA2_Sm2_IRQn
 = 58,

565 
DMA2_Sm3_IRQn
 = 59,

566 
DMA2_Sm4_IRQn
 = 60,

567 
ETH_IRQn
 = 61,

568 
ETH_WKUP_IRQn
 = 62,

569 
CAN2_TX_IRQn
 = 63,

570 
CAN2_RX0_IRQn
 = 64,

571 
CAN2_RX1_IRQn
 = 65,

572 
CAN2_SCE_IRQn
 = 66,

573 
OTG_FS_IRQn
 = 67,

574 
DMA2_Sm5_IRQn
 = 68,

575 
DMA2_Sm6_IRQn
 = 69,

576 
DMA2_Sm7_IRQn
 = 70,

577 
USART6_IRQn
 = 71,

578 
I2C3_EV_IRQn
 = 72,

579 
I2C3_ER_IRQn
 = 73,

580 
OTG_HS_EP1_OUT_IRQn
 = 74,

581 
OTG_HS_EP1_IN_IRQn
 = 75,

582 
OTG_HS_WKUP_IRQn
 = 76,

583 
OTG_HS_IRQn
 = 77,

584 
DCMI_IRQn
 = 78,

585 
CRYP_IRQn
 = 79,

586 
HASH_RNG_IRQn
 = 80,

587 
FPU_IRQn
 = 81,

588 
UART7_IRQn
 = 82,

589 
UART8_IRQn
 = 83,

590 
SPI4_IRQn
 = 84,

591 
SPI5_IRQn
 = 85,

592 
SPI6_IRQn
 = 86,

593 
SAI1_IRQn
 = 87,

594 
LTDC_IRQn
 = 88,

595 
LTDC_ER_IRQn
 = 89,

596 
DMA2D_IRQn
 = 90,

597 
QUADSPI_IRQn
 = 91,

598 
DSI_IRQn
 = 92

601 #i
	`defed
(
STM32F446xx
)

602 
CAN1_TX_IRQn
 = 19,

603 
CAN1_RX0_IRQn
 = 20,

604 
CAN1_RX1_IRQn
 = 21,

605 
CAN1_SCE_IRQn
 = 22,

606 
EXTI9_5_IRQn
 = 23,

607 
TIM1_BRK_TIM9_IRQn
 = 24,

608 
TIM1_UP_TIM10_IRQn
 = 25,

609 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

610 
TIM1_CC_IRQn
 = 27,

611 
TIM2_IRQn
 = 28,

612 
TIM3_IRQn
 = 29,

613 
TIM4_IRQn
 = 30,

614 
I2C1_EV_IRQn
 = 31,

615 
I2C1_ER_IRQn
 = 32,

616 
I2C2_EV_IRQn
 = 33,

617 
I2C2_ER_IRQn
 = 34,

618 
SPI1_IRQn
 = 35,

619 
SPI2_IRQn
 = 36,

620 
USART1_IRQn
 = 37,

621 
USART2_IRQn
 = 38,

622 
USART3_IRQn
 = 39,

623 
EXTI15_10_IRQn
 = 40,

624 
RTC_Arm_IRQn
 = 41,

625 
OTG_FS_WKUP_IRQn
 = 42,

626 
TIM8_BRK_IRQn
 = 43,

627 
TIM8_BRK_TIM12_IRQn
 = 43,

628 
TIM8_UP_TIM13_IRQn
 = 44,

629 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

630 
DMA1_Sm7_IRQn
 = 47,

631 
FMC_IRQn
 = 48,

632 
SDIO_IRQn
 = 49,

633 
TIM5_IRQn
 = 50,

634 
SPI3_IRQn
 = 51,

635 
UART4_IRQn
 = 52,

636 
UART5_IRQn
 = 53,

637 
TIM6_DAC_IRQn
 = 54,

638 
TIM7_IRQn
 = 55,

639 
DMA2_Sm0_IRQn
 = 56,

640 
DMA2_Sm1_IRQn
 = 57,

641 
DMA2_Sm2_IRQn
 = 58,

642 
DMA2_Sm3_IRQn
 = 59,

643 
DMA2_Sm4_IRQn
 = 60,

644 
CAN2_TX_IRQn
 = 63,

645 
CAN2_RX0_IRQn
 = 64,

646 
CAN2_RX1_IRQn
 = 65,

647 
CAN2_SCE_IRQn
 = 66,

648 
OTG_FS_IRQn
 = 67,

649 
DMA2_Sm5_IRQn
 = 68,

650 
DMA2_Sm6_IRQn
 = 69,

651 
DMA2_Sm7_IRQn
 = 70,

652 
USART6_IRQn
 = 71,

653 
I2C3_EV_IRQn
 = 72,

654 
I2C3_ER_IRQn
 = 73,

655 
OTG_HS_EP1_OUT_IRQn
 = 74,

656 
OTG_HS_EP1_IN_IRQn
 = 75,

657 
OTG_HS_WKUP_IRQn
 = 76,

658 
OTG_HS_IRQn
 = 77,

659 
DCMI_IRQn
 = 78,

660 
FPU_IRQn
 = 81,

661 
SPI4_IRQn
 = 84,

662 
SAI1_IRQn
 = 87,

663 
SAI2_IRQn
 = 91,

664 
QUADSPI_IRQn
 = 92,

665 
CEC_IRQn
 = 93,

666 
SPDIF_RX_IRQn
 = 94,

667 
FMPI2C1_EV_IRQn
 = 95,

668 
FMPI2C1_ER_IRQn
 = 96

671 #i
	`defed
(
STM32F412xG
)

672 
CAN1_TX_IRQn
 = 19,

673 
CAN1_RX0_IRQn
 = 20,

674 
CAN1_RX1_IRQn
 = 21,

675 
CAN1_SCE_IRQn
 = 22,

676 
EXTI9_5_IRQn
 = 23,

677 
TIM1_BRK_TIM9_IRQn
 = 24,

678 
TIM1_UP_TIM10_IRQn
 = 25,

679 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

680 
TIM1_CC_IRQn
 = 27,

681 
TIM2_IRQn
 = 28,

682 
TIM3_IRQn
 = 29,

683 
TIM4_IRQn
 = 30,

684 
I2C1_EV_IRQn
 = 31,

685 
I2C1_ER_IRQn
 = 32,

686 
I2C2_EV_IRQn
 = 33,

687 
I2C2_ER_IRQn
 = 34,

688 
SPI1_IRQn
 = 35,

689 
SPI2_IRQn
 = 36,

690 
USART1_IRQn
 = 37,

691 
USART2_IRQn
 = 38,

692 
USART3_IRQn
 = 39,

693 
EXTI15_10_IRQn
 = 40,

694 
RTC_Arm_IRQn
 = 41,

695 
OTG_FS_WKUP_IRQn
 = 42,

696 
TIM8_BRK_TIM12_IRQn
 = 43,

697 
TIM8_UP_TIM13_IRQn
 = 44,

698 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

699 
TIM8_CC_IRQn
 = 46,

700 
DMA1_Sm7_IRQn
 = 47,

701 
FSMC_IRQn
 = 48,

702 
SDIO_IRQn
 = 49,

703 
TIM5_IRQn
 = 50,

704 
SPI3_IRQn
 = 51,

705 
TIM6_IRQn
 = 54,

706 
TIM7_IRQn
 = 55,

707 
DMA2_Sm0_IRQn
 = 56,

708 
DMA2_Sm1_IRQn
 = 57,

709 
DMA2_Sm2_IRQn
 = 58,

710 
DMA2_Sm3_IRQn
 = 59,

711 
DMA2_Sm4_IRQn
 = 60,

712 
DFSDM1_FLT0_IRQn
 = 61,

713 
DFSDM1_FLT1_IRQn
 = 62,

714 
CAN2_TX_IRQn
 = 63,

715 
CAN2_RX0_IRQn
 = 64,

716 
CAN2_RX1_IRQn
 = 65,

717 
CAN2_SCE_IRQn
 = 66,

718 
OTG_FS_IRQn
 = 67,

719 
DMA2_Sm5_IRQn
 = 68,

720 
DMA2_Sm6_IRQn
 = 69,

721 
DMA2_Sm7_IRQn
 = 70,

722 
USART6_IRQn
 = 71,

723 
I2C3_EV_IRQn
 = 72,

724 
I2C3_ER_IRQn
 = 73,

725 
RNG_IRQn
 = 80,

726 
FPU_IRQn
 = 81,

727 
SPI4_IRQn
 = 84,

728 
SPI5_IRQn
 = 85,

729 
QUADSPI_IRQn
 = 92,

730 
FMPI2C1_EV_IRQn
 = 95,

731 
FMPI2C1_ER_IRQn
 = 96

734 #i
	`defed
(
STM32F413_423xx
)

735 
CAN1_TX_IRQn
 = 19,

736 
CAN1_RX0_IRQn
 = 20,

737 
CAN1_RX1_IRQn
 = 21,

738 
CAN1_SCE_IRQn
 = 22,

739 
EXTI9_5_IRQn
 = 23,

740 
TIM1_BRK_TIM9_IRQn
 = 24,

741 
TIM1_UP_TIM10_IRQn
 = 25,

742 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

743 
TIM1_CC_IRQn
 = 27,

744 
TIM2_IRQn
 = 28,

745 
TIM3_IRQn
 = 29,

746 
TIM4_IRQn
 = 30,

747 
I2C1_EV_IRQn
 = 31,

748 
I2C1_ER_IRQn
 = 32,

749 
I2C2_EV_IRQn
 = 33,

750 
I2C2_ER_IRQn
 = 34,

751 
SPI1_IRQn
 = 35,

752 
SPI2_IRQn
 = 36,

753 
USART1_IRQn
 = 37,

754 
USART2_IRQn
 = 38,

755 
USART3_IRQn
 = 39,

756 
EXTI15_10_IRQn
 = 40,

757 
RTC_Arm_IRQn
 = 41,

758 
OTG_FS_WKUP_IRQn
 = 42,

759 
TIM8_BRK_TIM12_IRQn
 = 43,

760 
TIM8_UP_TIM13_IRQn
 = 44,

761 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

762 
TIM8_CC_IRQn
 = 46,

763 
DMA1_Sm7_IRQn
 = 47,

764 
SDIO_IRQn
 = 49,

765 
TIM5_IRQn
 = 50,

766 
SPI3_IRQn
 = 51,

767 
UART4_IRQn
 = 52,

768 
UART5_IRQn
 = 53,

769 
TIM6_DAC_IRQn
 = 54,

770 
TIM7_IRQn
 = 55,

771 
DMA2_Sm0_IRQn
 = 56,

772 
DMA2_Sm1_IRQn
 = 57,

773 
DMA2_Sm2_IRQn
 = 58,

774 
DMA2_Sm3_IRQn
 = 59,

775 
DMA2_Sm4_IRQn
 = 60,

776 
DFSDM1_FLT0_IRQn
 = 61,

777 
DFSDM1_FLT1_IRQn
 = 62,

778 
CAN2_TX_IRQn
 = 63,

779 
CAN2_RX0_IRQn
 = 64,

780 
CAN2_RX1_IRQn
 = 65,

781 
CAN2_SCE_IRQn
 = 66,

782 
OTG_FS_IRQn
 = 67,

783 
DMA2_Sm5_IRQn
 = 68,

784 
DMA2_Sm6_IRQn
 = 69,

785 
DMA2_Sm7_IRQn
 = 70,

786 
USART6_IRQn
 = 71,

787 
I2C3_EV_IRQn
 = 72,

788 
I2C3_ER_IRQn
 = 73,

789 
CAN3_TX_IRQn
 = 74,

790 
CAN3_RX0_IRQn
 = 75,

791 
CAN3_RX1_IRQn
 = 76,

792 
CAN3_SCE_IRQn
 = 77,

793 
RNG_IRQn
 = 80,

794 
FPU_IRQn
 = 81,

795 
UART7_IRQn
 = 82,

796 
UART8_IRQn
 = 83,

797 
SPI4_IRQn
 = 84,

798 
SPI5_IRQn
 = 85,

799 
SAI1_IRQn
 = 87,

800 
UART9_IRQn
 = 88,

801 
UART10_IRQn
 = 89,

802 
QUADSPI_IRQn
 = 92,

803 
FMPI2C1_EV_IRQn
 = 95,

804 
FMPI2C1_ER_IRQn
 = 96,

805 
LPTIM1_IRQn
 = 97,

806 
DFSDM2_FLT0_IRQn
 = 98,

807 
DFSDM2_FLT1_IRQn
 = 99,

808 
DFSDM2_FLT2_IRQn
 = 100,

809 
DFSDM2_FLT3_IRQn
 = 101

811 } 
	tIRQn_Ty
;

817 
	~"ce_cm4.h
"

818 
	~"syem_m32f4xx.h
"

819 
	~<dt.h
>

825 
t32_t
 
	ts32
;

826 
t16_t
 
	ts16
;

827 
t8_t
 
	ts8
;

829 cڡ 
	tt32_t
 
	tsc32
;

830 cڡ 
	tt16_t
 
	tsc16
;

831 cڡ 
	tt8_t
 
	tsc8
;

833 
__IO
 
	tt32_t
 
	tvs32
;

834 
__IO
 
	tt16_t
 
	tvs16
;

835 
__IO
 
	tt8_t
 
	tvs8
;

837 
__I
 
	tt32_t
 
	tvsc32
;

838 
__I
 
	tt16_t
 
	tvsc16
;

839 
__I
 
	tt8_t
 
	tvsc8
;

841 
ut32_t
 
	tu32
;

842 
ut16_t
 
	tu16
;

843 
ut8_t
 
	tu8
;

845 cڡ 
	tut32_t
 
	tuc32
;

846 cڡ 
	tut16_t
 
	tuc16
;

847 cڡ 
	tut8_t
 
	tuc8
;

849 
__IO
 
	tut32_t
 
	tvu32
;

850 
__IO
 
	tut16_t
 
	tvu16
;

851 
__IO
 
	tut8_t
 
	tvu8
;

853 
__I
 
	tut32_t
 
	tvuc32
;

854 
__I
 
	tut16_t
 
	tvuc16
;

855 
__I
 
	tut8_t
 
	tvuc8
;

857 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

859 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

860 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

862 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

878 
__IO
 
ut32_t
 
SR
;

879 
__IO
 
ut32_t
 
CR1
;

880 
__IO
 
ut32_t
 
CR2
;

881 
__IO
 
ut32_t
 
SMPR1
;

882 
__IO
 
ut32_t
 
SMPR2
;

883 
__IO
 
ut32_t
 
JOFR1
;

884 
__IO
 
ut32_t
 
JOFR2
;

885 
__IO
 
ut32_t
 
JOFR3
;

886 
__IO
 
ut32_t
 
JOFR4
;

887 
__IO
 
ut32_t
 
HTR
;

888 
__IO
 
ut32_t
 
LTR
;

889 
__IO
 
ut32_t
 
SQR1
;

890 
__IO
 
ut32_t
 
SQR2
;

891 
__IO
 
ut32_t
 
SQR3
;

892 
__IO
 
ut32_t
 
JSQR
;

893 
__IO
 
ut32_t
 
JDR1
;

894 
__IO
 
ut32_t
 
JDR2
;

895 
__IO
 
ut32_t
 
JDR3
;

896 
__IO
 
ut32_t
 
JDR4
;

897 
__IO
 
ut32_t
 
DR
;

898 } 
	tADC_TyDef
;

902 
__IO
 
ut32_t
 
CSR
;

903 
__IO
 
ut32_t
 
CCR
;

904 
__IO
 
ut32_t
 
CDR
;

906 } 
	tADC_Comm_TyDef
;

915 
__IO
 
ut32_t
 
TIR
;

916 
__IO
 
ut32_t
 
TDTR
;

917 
__IO
 
ut32_t
 
TDLR
;

918 
__IO
 
ut32_t
 
TDHR
;

919 } 
	tCAN_TxMaBox_TyDef
;

927 
__IO
 
ut32_t
 
RIR
;

928 
__IO
 
ut32_t
 
RDTR
;

929 
__IO
 
ut32_t
 
RDLR
;

930 
__IO
 
ut32_t
 
RDHR
;

931 } 
	tCAN_FIFOMaBox_TyDef
;

939 
__IO
 
ut32_t
 
FR1
;

940 
__IO
 
ut32_t
 
FR2
;

941 } 
	tCAN_FrRegi_TyDef
;

949 
__IO
 
ut32_t
 
MCR
;

950 
__IO
 
ut32_t
 
MSR
;

951 
__IO
 
ut32_t
 
TSR
;

952 
__IO
 
ut32_t
 
RF0R
;

953 
__IO
 
ut32_t
 
RF1R
;

954 
__IO
 
ut32_t
 
IER
;

955 
__IO
 
ut32_t
 
ESR
;

956 
__IO
 
ut32_t
 
BTR
;

957 
ut32_t
 
RESERVED0
[88];

958 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

959 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

960 
ut32_t
 
RESERVED1
[12];

961 
__IO
 
ut32_t
 
FMR
;

962 
__IO
 
ut32_t
 
FM1R
;

963 
ut32_t
 
RESERVED2
;

964 
__IO
 
ut32_t
 
FS1R
;

965 
ut32_t
 
RESERVED3
;

966 
__IO
 
ut32_t
 
FFA1R
;

967 
ut32_t
 
RESERVED4
;

968 
__IO
 
ut32_t
 
FA1R
;

969 
ut32_t
 
RESERVED5
[8];

970 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

971 } 
	tCAN_TyDef
;

973 #i
	`defed
(
STM32F446xx
)

979 
__IO
 
ut32_t
 
CR
;

980 
__IO
 
ut32_t
 
CFGR
;

981 
__IO
 
ut32_t
 
TXDR
;

982 
__IO
 
ut32_t
 
RXDR
;

983 
__IO
 
ut32_t
 
ISR
;

984 
__IO
 
ut32_t
 
IER
;

985 }
	tCEC_TyDef
;

994 
__IO
 
ut32_t
 
DR
;

995 
__IO
 
ut8_t
 
IDR
;

996 
ut8_t
 
RESERVED0
;

997 
ut16_t
 
RESERVED1
;

998 
__IO
 
ut32_t
 
CR
;

999 } 
	tCRC_TyDef
;

1007 
__IO
 
ut32_t
 
CR
;

1008 
__IO
 
ut32_t
 
SWTRIGR
;

1009 
__IO
 
ut32_t
 
DHR12R1
;

1010 
__IO
 
ut32_t
 
DHR12L1
;

1011 
__IO
 
ut32_t
 
DHR8R1
;

1012 
__IO
 
ut32_t
 
DHR12R2
;

1013 
__IO
 
ut32_t
 
DHR12L2
;

1014 
__IO
 
ut32_t
 
DHR8R2
;

1015 
__IO
 
ut32_t
 
DHR12RD
;

1016 
__IO
 
ut32_t
 
DHR12LD
;

1017 
__IO
 
ut32_t
 
DHR8RD
;

1018 
__IO
 
ut32_t
 
DOR1
;

1019 
__IO
 
ut32_t
 
DOR2
;

1020 
__IO
 
ut32_t
 
SR
;

1021 } 
	tDAC_TyDef
;

1023 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

1029 
__IO
 
ut32_t
 
FLTCR1
;

1030 
__IO
 
ut32_t
 
FLTCR2
;

1031 
__IO
 
ut32_t
 
FLTISR
;

1032 
__IO
 
ut32_t
 
FLTICR
;

1033 
__IO
 
ut32_t
 
FLTJCHGR
;

1034 
__IO
 
ut32_t
 
FLTFCR
;

1035 
__IO
 
ut32_t
 
FLTJDATAR
;

1036 
__IO
 
ut32_t
 
FLTRDATAR
;

1037 
__IO
 
ut32_t
 
FLTAWHTR
;

1038 
__IO
 
ut32_t
 
FLTAWLTR
;

1039 
__IO
 
ut32_t
 
FLTAWSR
;

1040 
__IO
 
ut32_t
 
FLTAWCFR
;

1041 
__IO
 
ut32_t
 
FLTEXMAX
;

1042 
__IO
 
ut32_t
 
FLTEXMIN
;

1043 
__IO
 
ut32_t
 
FLTCNVTIMR
;

1044 } 
	tDFSDM_Fr_TyDef
;

1051 
__IO
 
ut32_t
 
CHCFGR1
;

1052 
__IO
 
ut32_t
 
CHCFGR2
;

1053 
__IO
 
ut32_t
 
CHAWSCDR
;

1055 
__IO
 
ut32_t
 
CHWDATAR
;

1056 
__IO
 
ut32_t
 
CHDATINR
;

1057 } 
	tDFSDM_Chl_TyDef
;

1060 
	#DFSDM_TyDef
 
DFSDM_Fr_TyDef


	)

1068 
__IO
 
ut32_t
 
IDCODE
;

1069 
__IO
 
ut32_t
 
CR
;

1070 
__IO
 
ut32_t
 
APB1FZ
;

1071 
__IO
 
ut32_t
 
APB2FZ
;

1072 }
	tDBGMCU_TyDef
;

1080 
__IO
 
ut32_t
 
CR
;

1081 
__IO
 
ut32_t
 
SR
;

1082 
__IO
 
ut32_t
 
RISR
;

1083 
__IO
 
ut32_t
 
IER
;

1084 
__IO
 
ut32_t
 
MISR
;

1085 
__IO
 
ut32_t
 
ICR
;

1086 
__IO
 
ut32_t
 
ESCR
;

1087 
__IO
 
ut32_t
 
ESUR
;

1088 
__IO
 
ut32_t
 
CWSTRTR
;

1089 
__IO
 
ut32_t
 
CWSIZER
;

1090 
__IO
 
ut32_t
 
DR
;

1091 } 
	tDCMI_TyDef
;

1099 
__IO
 
ut32_t
 
CR
;

1100 
__IO
 
ut32_t
 
NDTR
;

1101 
__IO
 
ut32_t
 
PAR
;

1102 
__IO
 
ut32_t
 
M0AR
;

1103 
__IO
 
ut32_t
 
M1AR
;

1104 
__IO
 
ut32_t
 
FCR
;

1105 } 
	tDMA_Sm_TyDef
;

1109 
__IO
 
ut32_t
 
LISR
;

1110 
__IO
 
ut32_t
 
HISR
;

1111 
__IO
 
ut32_t
 
LIFCR
;

1112 
__IO
 
ut32_t
 
HIFCR
;

1113 } 
	tDMA_TyDef
;

1121 
__IO
 
ut32_t
 
CR
;

1122 
__IO
 
ut32_t
 
ISR
;

1123 
__IO
 
ut32_t
 
IFCR
;

1124 
__IO
 
ut32_t
 
FGMAR
;

1125 
__IO
 
ut32_t
 
FGOR
;

1126 
__IO
 
ut32_t
 
BGMAR
;

1127 
__IO
 
ut32_t
 
BGOR
;

1128 
__IO
 
ut32_t
 
FGPFCCR
;

1129 
__IO
 
ut32_t
 
FGCOLR
;

1130 
__IO
 
ut32_t
 
BGPFCCR
;

1131 
__IO
 
ut32_t
 
BGCOLR
;

1132 
__IO
 
ut32_t
 
FGCMAR
;

1133 
__IO
 
ut32_t
 
BGCMAR
;

1134 
__IO
 
ut32_t
 
OPFCCR
;

1135 
__IO
 
ut32_t
 
OCOLR
;

1136 
__IO
 
ut32_t
 
OMAR
;

1137 
__IO
 
ut32_t
 
OOR
;

1138 
__IO
 
ut32_t
 
NLR
;

1139 
__IO
 
ut32_t
 
LWR
;

1140 
__IO
 
ut32_t
 
AMTCR
;

1141 
ut32_t
 
RESERVED
[236];

1142 
__IO
 
ut32_t
 
FGCLUT
[256];

1143 
__IO
 
ut32_t
 
BGCLUT
[256];

1144 } 
	tDMA2D_TyDef
;

1146 #i
	`defed
(
STM32F469_479xx
)

1153 
__IO
 
ut32_t
 
VR
;

1154 
__IO
 
ut32_t
 
CR
;

1155 
__IO
 
ut32_t
 
CCR
;

1156 
__IO
 
ut32_t
 
LVCIDR
;

1157 
__IO
 
ut32_t
 
LCOLCR
;

1158 
__IO
 
ut32_t
 
LPCR
;

1159 
__IO
 
ut32_t
 
LPMCR
;

1160 
ut32_t
 
RESERVED0
[4];

1161 
__IO
 
ut32_t
 
PCR
;

1162 
__IO
 
ut32_t
 
GVCIDR
;

1163 
__IO
 
ut32_t
 
MCR
;

1164 
__IO
 
ut32_t
 
VMCR
;

1165 
__IO
 
ut32_t
 
VPCR
;

1166 
__IO
 
ut32_t
 
VCCR
;

1167 
__IO
 
ut32_t
 
VNPCR
;

1168 
__IO
 
ut32_t
 
VHSACR
;

1169 
__IO
 
ut32_t
 
VHBPCR
;

1170 
__IO
 
ut32_t
 
VLCR
;

1171 
__IO
 
ut32_t
 
VVSACR
;

1172 
__IO
 
ut32_t
 
VVBPCR
;

1173 
__IO
 
ut32_t
 
VVFPCR
;

1174 
__IO
 
ut32_t
 
VVACR
;

1175 
__IO
 
ut32_t
 
LCCR
;

1176 
__IO
 
ut32_t
 
CMCR
;

1177 
__IO
 
ut32_t
 
GHCR
;

1178 
__IO
 
ut32_t
 
GPDR
;

1179 
__IO
 
ut32_t
 
GPSR
;

1180 
__IO
 
ut32_t
 
TCCR
[6];

1181 
__IO
 
ut32_t
 
TDCR
;

1182 
__IO
 
ut32_t
 
CLCR
;

1183 
__IO
 
ut32_t
 
CLTCR
;

1184 
__IO
 
ut32_t
 
DLTCR
;

1185 
__IO
 
ut32_t
 
PCTLR
;

1186 
__IO
 
ut32_t
 
PCONFR
;

1187 
__IO
 
ut32_t
 
PUCR
;

1188 
__IO
 
ut32_t
 
PTTCR
;

1189 
__IO
 
ut32_t
 
PSR
;

1190 
ut32_t
 
RESERVED1
[2];

1191 
__IO
 
ut32_t
 
ISR
[2];

1192 
__IO
 
ut32_t
 
IER
[2];

1193 
ut32_t
 
RESERVED2
[3];

1194 
__IO
 
ut32_t
 
FIR
[2];

1195 
ut32_t
 
RESERVED3
[8];

1196 
__IO
 
ut32_t
 
VSCR
;

1197 
ut32_t
 
RESERVED4
[2];

1198 
__IO
 
ut32_t
 
LCVCIDR
;

1199 
__IO
 
ut32_t
 
LCCCR
;

1200 
ut32_t
 
RESERVED5
;

1201 
__IO
 
ut32_t
 
LPMCCR
;

1202 
ut32_t
 
RESERVED6
[7];

1203 
__IO
 
ut32_t
 
VMCCR
;

1204 
__IO
 
ut32_t
 
VPCCR
;

1205 
__IO
 
ut32_t
 
VCCCR
;

1206 
__IO
 
ut32_t
 
VNPCCR
;

1207 
__IO
 
ut32_t
 
VHSACCR
;

1208 
__IO
 
ut32_t
 
VHBPCCR
;

1209 
__IO
 
ut32_t
 
VLCCR
;

1210 
__IO
 
ut32_t
 
VVSACCR
;

1211 
__IO
 
ut32_t
 
VVBPCCR
;

1212 
__IO
 
ut32_t
 
VVFPCCR
;

1213 
__IO
 
ut32_t
 
VVACCR
;

1214 
ut32_t
 
RESERVED7
[11];

1215 
__IO
 
ut32_t
 
TDCCR
;

1216 
ut32_t
 
RESERVED8
[155];

1217 
__IO
 
ut32_t
 
WCFGR
;

1218 
__IO
 
ut32_t
 
WCR
;

1219 
__IO
 
ut32_t
 
WIER
;

1220 
__IO
 
ut32_t
 
WISR
;

1221 
__IO
 
ut32_t
 
WIFCR
;

1222 
ut32_t
 
RESERVED9
;

1223 
__IO
 
ut32_t
 
WPCR
[5];

1224 
ut32_t
 
RESERVED10
;

1225 
__IO
 
ut32_t
 
WRPCR
;

1226 } 
	tDSI_TyDef
;

1235 
__IO
 
ut32_t
 
MACCR
;

1236 
__IO
 
ut32_t
 
MACFFR
;

1237 
__IO
 
ut32_t
 
MACHTHR
;

1238 
__IO
 
ut32_t
 
MACHTLR
;

1239 
__IO
 
ut32_t
 
MACMIIAR
;

1240 
__IO
 
ut32_t
 
MACMIIDR
;

1241 
__IO
 
ut32_t
 
MACFCR
;

1242 
__IO
 
ut32_t
 
MACVLANTR
;

1243 
ut32_t
 
RESERVED0
[2];

1244 
__IO
 
ut32_t
 
MACRWUFFR
;

1245 
__IO
 
ut32_t
 
MACPMTCSR
;

1246 
ut32_t
 
RESERVED1
[2];

1247 
__IO
 
ut32_t
 
MACSR
;

1248 
__IO
 
ut32_t
 
MACIMR
;

1249 
__IO
 
ut32_t
 
MACA0HR
;

1250 
__IO
 
ut32_t
 
MACA0LR
;

1251 
__IO
 
ut32_t
 
MACA1HR
;

1252 
__IO
 
ut32_t
 
MACA1LR
;

1253 
__IO
 
ut32_t
 
MACA2HR
;

1254 
__IO
 
ut32_t
 
MACA2LR
;

1255 
__IO
 
ut32_t
 
MACA3HR
;

1256 
__IO
 
ut32_t
 
MACA3LR
;

1257 
ut32_t
 
RESERVED2
[40];

1258 
__IO
 
ut32_t
 
MMCCR
;

1259 
__IO
 
ut32_t
 
MMCRIR
;

1260 
__IO
 
ut32_t
 
MMCTIR
;

1261 
__IO
 
ut32_t
 
MMCRIMR
;

1262 
__IO
 
ut32_t
 
MMCTIMR
;

1263 
ut32_t
 
RESERVED3
[14];

1264 
__IO
 
ut32_t
 
MMCTGFSCCR
;

1265 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

1266 
ut32_t
 
RESERVED4
[5];

1267 
__IO
 
ut32_t
 
MMCTGFCR
;

1268 
ut32_t
 
RESERVED5
[10];

1269 
__IO
 
ut32_t
 
MMCRFCECR
;

1270 
__IO
 
ut32_t
 
MMCRFAECR
;

1271 
ut32_t
 
RESERVED6
[10];

1272 
__IO
 
ut32_t
 
MMCRGUFCR
;

1273 
ut32_t
 
RESERVED7
[334];

1274 
__IO
 
ut32_t
 
PTPTSCR
;

1275 
__IO
 
ut32_t
 
PTPSSIR
;

1276 
__IO
 
ut32_t
 
PTPTSHR
;

1277 
__IO
 
ut32_t
 
PTPTSLR
;

1278 
__IO
 
ut32_t
 
PTPTSHUR
;

1279 
__IO
 
ut32_t
 
PTPTSLUR
;

1280 
__IO
 
ut32_t
 
PTPTSAR
;

1281 
__IO
 
ut32_t
 
PTPTTHR
;

1282 
__IO
 
ut32_t
 
PTPTTLR
;

1283 
__IO
 
ut32_t
 
RESERVED8
;

1284 
__IO
 
ut32_t
 
PTPTSSR
;

1285 
ut32_t
 
RESERVED9
[565];

1286 
__IO
 
ut32_t
 
DMABMR
;

1287 
__IO
 
ut32_t
 
DMATPDR
;

1288 
__IO
 
ut32_t
 
DMARPDR
;

1289 
__IO
 
ut32_t
 
DMARDLAR
;

1290 
__IO
 
ut32_t
 
DMATDLAR
;

1291 
__IO
 
ut32_t
 
DMASR
;

1292 
__IO
 
ut32_t
 
DMAOMR
;

1293 
__IO
 
ut32_t
 
DMAIER
;

1294 
__IO
 
ut32_t
 
DMAMFBOCR
;

1295 
__IO
 
ut32_t
 
DMARSWTR
;

1296 
ut32_t
 
RESERVED10
[8];

1297 
__IO
 
ut32_t
 
DMACHTDR
;

1298 
__IO
 
ut32_t
 
DMACHRDR
;

1299 
__IO
 
ut32_t
 
DMACHTBAR
;

1300 
__IO
 
ut32_t
 
DMACHRBAR
;

1301 } 
	tETH_TyDef
;

1309 
__IO
 
ut32_t
 
IMR
;

1310 
__IO
 
ut32_t
 
EMR
;

1311 
__IO
 
ut32_t
 
RTSR
;

1312 
__IO
 
ut32_t
 
FTSR
;

1313 
__IO
 
ut32_t
 
SWIER
;

1314 
__IO
 
ut32_t
 
PR
;

1315 } 
	tEXTI_TyDef
;

1323 
__IO
 
ut32_t
 
ACR
;

1324 
__IO
 
ut32_t
 
KEYR
;

1325 
__IO
 
ut32_t
 
OPTKEYR
;

1326 
__IO
 
ut32_t
 
SR
;

1327 
__IO
 
ut32_t
 
CR
;

1328 
__IO
 
ut32_t
 
OPTCR
;

1329 
__IO
 
ut32_t
 
OPTCR1
;

1330 } 
	tFLASH_TyDef
;

1332 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

1339 
__IO
 
ut32_t
 
BTCR
[8];

1340 } 
	tFSMC_Bk1_TyDef
;

1348 
__IO
 
ut32_t
 
BWTR
[7];

1349 } 
	tFSMC_Bk1E_TyDef
;

1357 
__IO
 
ut32_t
 
PCR2
;

1358 
__IO
 
ut32_t
 
SR2
;

1359 
__IO
 
ut32_t
 
PMEM2
;

1360 
__IO
 
ut32_t
 
PATT2
;

1361 
ut32_t
 
RESERVED0
;

1362 
__IO
 
ut32_t
 
ECCR2
;

1363 } 
	tFSMC_Bk2_TyDef
;

1371 
__IO
 
ut32_t
 
PCR3
;

1372 
__IO
 
ut32_t
 
SR3
;

1373 
__IO
 
ut32_t
 
PMEM3
;

1374 
__IO
 
ut32_t
 
PATT3
;

1375 
ut32_t
 
RESERVED0
;

1376 
__IO
 
ut32_t
 
ECCR3
;

1377 } 
	tFSMC_Bk3_TyDef
;

1385 
__IO
 
ut32_t
 
PCR4
;

1386 
__IO
 
ut32_t
 
SR4
;

1387 
__IO
 
ut32_t
 
PMEM4
;

1388 
__IO
 
ut32_t
 
PATT4
;

1389 
__IO
 
ut32_t
 
PIO4
;

1390 } 
	tFSMC_Bk4_TyDef
;

1393 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1400 
__IO
 
ut32_t
 
BTCR
[8];

1401 } 
	tFMC_Bk1_TyDef
;

1409 
__IO
 
ut32_t
 
BWTR
[7];

1410 } 
	tFMC_Bk1E_TyDef
;

1418 
__IO
 
ut32_t
 
PCR2
;

1419 
__IO
 
ut32_t
 
SR2
;

1420 
__IO
 
ut32_t
 
PMEM2
;

1421 
__IO
 
ut32_t
 
PATT2
;

1422 
ut32_t
 
RESERVED0
;

1423 
__IO
 
ut32_t
 
ECCR2
;

1424 } 
	tFMC_Bk2_TyDef
;

1432 
__IO
 
ut32_t
 
PCR3
;

1433 
__IO
 
ut32_t
 
SR3
;

1434 
__IO
 
ut32_t
 
PMEM3
;

1435 
__IO
 
ut32_t
 
PATT3
;

1436 
ut32_t
 
RESERVED0
;

1437 
__IO
 
ut32_t
 
ECCR3
;

1438 } 
	tFMC_Bk3_TyDef
;

1446 
__IO
 
ut32_t
 
PCR4
;

1447 
__IO
 
ut32_t
 
SR4
;

1448 
__IO
 
ut32_t
 
PMEM4
;

1449 
__IO
 
ut32_t
 
PATT4
;

1450 
__IO
 
ut32_t
 
PIO4
;

1451 } 
	tFMC_Bk4_TyDef
;

1459 
__IO
 
ut32_t
 
SDCR
[2];

1460 
__IO
 
ut32_t
 
SDTR
[2];

1461 
__IO
 
ut32_t
 
SDCMR
;

1462 
__IO
 
ut32_t
 
SDRTR
;

1463 
__IO
 
ut32_t
 
SDSR
;

1464 } 
	tFMC_Bk5_6_TyDef
;

1473 
__IO
 
ut32_t
 
MODER
;

1474 
__IO
 
ut32_t
 
OTYPER
;

1475 
__IO
 
ut32_t
 
OSPEEDR
;

1476 
__IO
 
ut32_t
 
PUPDR
;

1477 
__IO
 
ut32_t
 
IDR
;

1478 
__IO
 
ut32_t
 
ODR
;

1479 
__IO
 
ut16_t
 
BSRRL
;

1480 
__IO
 
ut16_t
 
BSRRH
;

1481 
__IO
 
ut32_t
 
LCKR
;

1482 
__IO
 
ut32_t
 
AFR
[2];

1483 } 
	tGPIO_TyDef
;

1491 
__IO
 
ut32_t
 
MEMRMP
;

1492 
__IO
 
ut32_t
 
PMC
;

1493 
__IO
 
ut32_t
 
EXTICR
[4];

1494 #i
	`defed
 (
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

1495 
ut32_t
 
RESERVED
;

1496 
__IO
 
ut32_t
 
CFGR2
;

1497 
__IO
 
ut32_t
 
CMPCR
;

1498 
ut32_t
 
RESERVED1
[2];

1499 
__IO
 
ut32_t
 
CFGR
;

1501 
ut32_t
 
RESERVED
[2];

1502 
__IO
 
ut32_t
 
CMPCR
;

1504 #i
	`defed
(
STM32F413_423xx
)

1505 
__IO
 
ut32_t
 
MCHDLYCR
;

1507 } 
	tSYSCFG_TyDef
;

1515 
__IO
 
ut16_t
 
CR1
;

1516 
ut16_t
 
RESERVED0
;

1517 
__IO
 
ut16_t
 
CR2
;

1518 
ut16_t
 
RESERVED1
;

1519 
__IO
 
ut16_t
 
OAR1
;

1520 
ut16_t
 
RESERVED2
;

1521 
__IO
 
ut16_t
 
OAR2
;

1522 
ut16_t
 
RESERVED3
;

1523 
__IO
 
ut16_t
 
DR
;

1524 
ut16_t
 
RESERVED4
;

1525 
__IO
 
ut16_t
 
SR1
;

1526 
ut16_t
 
RESERVED5
;

1527 
__IO
 
ut16_t
 
SR2
;

1528 
ut16_t
 
RESERVED6
;

1529 
__IO
 
ut16_t
 
CCR
;

1530 
ut16_t
 
RESERVED7
;

1531 
__IO
 
ut16_t
 
TRISE
;

1532 
ut16_t
 
RESERVED8
;

1533 
__IO
 
ut16_t
 
FLTR
;

1534 
ut16_t
 
RESERVED9
;

1535 } 
	tI2C_TyDef
;

1537 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

1544 
__IO
 
ut32_t
 
CR1
;

1545 
__IO
 
ut32_t
 
CR2
;

1546 
__IO
 
ut32_t
 
OAR1
;

1547 
__IO
 
ut32_t
 
OAR2
;

1548 
__IO
 
ut32_t
 
TIMINGR
;

1549 
__IO
 
ut32_t
 
TIMEOUTR
;

1550 
__IO
 
ut32_t
 
ISR
;

1551 
__IO
 
ut32_t
 
ICR
;

1552 
__IO
 
ut32_t
 
PECR
;

1553 
__IO
 
ut32_t
 
RXDR
;

1554 
__IO
 
ut32_t
 
TXDR
;

1555 }
	tFMPI2C_TyDef
;

1564 
__IO
 
ut32_t
 
KR
;

1565 
__IO
 
ut32_t
 
PR
;

1566 
__IO
 
ut32_t
 
RLR
;

1567 
__IO
 
ut32_t
 
SR
;

1568 } 
	tIWDG_TyDef
;

1576 
ut32_t
 
RESERVED0
[2];

1577 
__IO
 
ut32_t
 
SSCR
;

1578 
__IO
 
ut32_t
 
BPCR
;

1579 
__IO
 
ut32_t
 
AWCR
;

1580 
__IO
 
ut32_t
 
TWCR
;

1581 
__IO
 
ut32_t
 
GCR
;

1582 
ut32_t
 
RESERVED1
[2];

1583 
__IO
 
ut32_t
 
SRCR
;

1584 
ut32_t
 
RESERVED2
[1];

1585 
__IO
 
ut32_t
 
BCCR
;

1586 
ut32_t
 
RESERVED3
[1];

1587 
__IO
 
ut32_t
 
IER
;

1588 
__IO
 
ut32_t
 
ISR
;

1589 
__IO
 
ut32_t
 
ICR
;

1590 
__IO
 
ut32_t
 
LIPCR
;

1591 
__IO
 
ut32_t
 
CPSR
;

1592 
__IO
 
ut32_t
 
CDSR
;

1593 } 
	tLTDC_TyDef
;

1601 
__IO
 
ut32_t
 
CR
;

1602 
__IO
 
ut32_t
 
WHPCR
;

1603 
__IO
 
ut32_t
 
WVPCR
;

1604 
__IO
 
ut32_t
 
CKCR
;

1605 
__IO
 
ut32_t
 
PFCR
;

1606 
__IO
 
ut32_t
 
CACR
;

1607 
__IO
 
ut32_t
 
DCCR
;

1608 
__IO
 
ut32_t
 
BFCR
;

1609 
ut32_t
 
RESERVED0
[2];

1610 
__IO
 
ut32_t
 
CFBAR
;

1611 
__IO
 
ut32_t
 
CFBLR
;

1612 
__IO
 
ut32_t
 
CFBLNR
;

1613 
ut32_t
 
RESERVED1
[3];

1614 
__IO
 
ut32_t
 
CLUTWR
;

1616 } 
	tLTDC_Lay_TyDef
;

1624 
__IO
 
ut32_t
 
CR
;

1625 
__IO
 
ut32_t
 
CSR
;

1626 } 
	tPWR_TyDef
;

1634 
__IO
 
ut32_t
 
CR
;

1635 
__IO
 
ut32_t
 
PLLCFGR
;

1636 
__IO
 
ut32_t
 
CFGR
;

1637 
__IO
 
ut32_t
 
CIR
;

1638 
__IO
 
ut32_t
 
AHB1RSTR
;

1639 
__IO
 
ut32_t
 
AHB2RSTR
;

1640 
__IO
 
ut32_t
 
AHB3RSTR
;

1641 
ut32_t
 
RESERVED0
;

1642 
__IO
 
ut32_t
 
APB1RSTR
;

1643 
__IO
 
ut32_t
 
APB2RSTR
;

1644 
ut32_t
 
RESERVED1
[2];

1645 
__IO
 
ut32_t
 
AHB1ENR
;

1646 
__IO
 
ut32_t
 
AHB2ENR
;

1647 
__IO
 
ut32_t
 
AHB3ENR
;

1648 
ut32_t
 
RESERVED2
;

1649 
__IO
 
ut32_t
 
APB1ENR
;

1650 
__IO
 
ut32_t
 
APB2ENR
;

1651 
ut32_t
 
RESERVED3
[2];

1652 
__IO
 
ut32_t
 
AHB1LPENR
;

1653 
__IO
 
ut32_t
 
AHB2LPENR
;

1654 
__IO
 
ut32_t
 
AHB3LPENR
;

1655 
ut32_t
 
RESERVED4
;

1656 
__IO
 
ut32_t
 
APB1LPENR
;

1657 
__IO
 
ut32_t
 
APB2LPENR
;

1658 
ut32_t
 
RESERVED5
[2];

1659 
__IO
 
ut32_t
 
BDCR
;

1660 
__IO
 
ut32_t
 
CSR
;

1661 
ut32_t
 
RESERVED6
[2];

1662 
__IO
 
ut32_t
 
SSCGR
;

1663 
__IO
 
ut32_t
 
PLLI2SCFGR
;

1664 
__IO
 
ut32_t
 
PLLSAICFGR
;

1665 
__IO
 
ut32_t
 
DCKCFGR
;

1666 
__IO
 
ut32_t
 
CKGATENR
;

1667 
__IO
 
ut32_t
 
DCKCFGR2
;

1669 } 
	tRCC_TyDef
;

1677 
__IO
 
ut32_t
 
TR
;

1678 
__IO
 
ut32_t
 
DR
;

1679 
__IO
 
ut32_t
 
CR
;

1680 
__IO
 
ut32_t
 
ISR
;

1681 
__IO
 
ut32_t
 
PRER
;

1682 
__IO
 
ut32_t
 
WUTR
;

1683 
__IO
 
ut32_t
 
CALIBR
;

1684 
__IO
 
ut32_t
 
ALRMAR
;

1685 
__IO
 
ut32_t
 
ALRMBR
;

1686 
__IO
 
ut32_t
 
WPR
;

1687 
__IO
 
ut32_t
 
SSR
;

1688 
__IO
 
ut32_t
 
SHIFTR
;

1689 
__IO
 
ut32_t
 
TSTR
;

1690 
__IO
 
ut32_t
 
TSDR
;

1691 
__IO
 
ut32_t
 
TSSSR
;

1692 
__IO
 
ut32_t
 
CALR
;

1693 
__IO
 
ut32_t
 
TAFCR
;

1694 
__IO
 
ut32_t
 
ALRMASSR
;

1695 
__IO
 
ut32_t
 
ALRMBSSR
;

1696 
ut32_t
 
RESERVED7
;

1697 
__IO
 
ut32_t
 
BKP0R
;

1698 
__IO
 
ut32_t
 
BKP1R
;

1699 
__IO
 
ut32_t
 
BKP2R
;

1700 
__IO
 
ut32_t
 
BKP3R
;

1701 
__IO
 
ut32_t
 
BKP4R
;

1702 
__IO
 
ut32_t
 
BKP5R
;

1703 
__IO
 
ut32_t
 
BKP6R
;

1704 
__IO
 
ut32_t
 
BKP7R
;

1705 
__IO
 
ut32_t
 
BKP8R
;

1706 
__IO
 
ut32_t
 
BKP9R
;

1707 
__IO
 
ut32_t
 
BKP10R
;

1708 
__IO
 
ut32_t
 
BKP11R
;

1709 
__IO
 
ut32_t
 
BKP12R
;

1710 
__IO
 
ut32_t
 
BKP13R
;

1711 
__IO
 
ut32_t
 
BKP14R
;

1712 
__IO
 
ut32_t
 
BKP15R
;

1713 
__IO
 
ut32_t
 
BKP16R
;

1714 
__IO
 
ut32_t
 
BKP17R
;

1715 
__IO
 
ut32_t
 
BKP18R
;

1716 
__IO
 
ut32_t
 
BKP19R
;

1717 } 
	tRTC_TyDef
;

1726 
__IO
 
ut32_t
 
GCR
;

1727 } 
	tSAI_TyDef
;

1731 
__IO
 
ut32_t
 
CR1
;

1732 
__IO
 
ut32_t
 
CR2
;

1733 
__IO
 
ut32_t
 
FRCR
;

1734 
__IO
 
ut32_t
 
SLOTR
;

1735 
__IO
 
ut32_t
 
IMR
;

1736 
__IO
 
ut32_t
 
SR
;

1737 
__IO
 
ut32_t
 
CLRFR
;

1738 
__IO
 
ut32_t
 
DR
;

1739 } 
	tSAI_Block_TyDef
;

1747 
__IO
 
ut32_t
 
POWER
;

1748 
__IO
 
ut32_t
 
CLKCR
;

1749 
__IO
 
ut32_t
 
ARG
;

1750 
__IO
 
ut32_t
 
CMD
;

1751 
__I
 
ut32_t
 
RESPCMD
;

1752 
__I
 
ut32_t
 
RESP1
;

1753 
__I
 
ut32_t
 
RESP2
;

1754 
__I
 
ut32_t
 
RESP3
;

1755 
__I
 
ut32_t
 
RESP4
;

1756 
__IO
 
ut32_t
 
DTIMER
;

1757 
__IO
 
ut32_t
 
DLEN
;

1758 
__IO
 
ut32_t
 
DCTRL
;

1759 
__I
 
ut32_t
 
DCOUNT
;

1760 
__I
 
ut32_t
 
STA
;

1761 
__IO
 
ut32_t
 
ICR
;

1762 
__IO
 
ut32_t
 
MASK
;

1763 
ut32_t
 
RESERVED0
[2];

1764 
__I
 
ut32_t
 
FIFOCNT
;

1765 
ut32_t
 
RESERVED1
[13];

1766 
__IO
 
ut32_t
 
FIFO
;

1767 } 
	tSDIO_TyDef
;

1775 
__IO
 
ut16_t
 
CR1
;

1776 
ut16_t
 
RESERVED0
;

1777 
__IO
 
ut16_t
 
CR2
;

1778 
ut16_t
 
RESERVED1
;

1779 
__IO
 
ut16_t
 
SR
;

1780 
ut16_t
 
RESERVED2
;

1781 
__IO
 
ut16_t
 
DR
;

1782 
ut16_t
 
RESERVED3
;

1783 
__IO
 
ut16_t
 
CRCPR
;

1784 
ut16_t
 
RESERVED4
;

1785 
__IO
 
ut16_t
 
RXCRCR
;

1786 
ut16_t
 
RESERVED5
;

1787 
__IO
 
ut16_t
 
TXCRCR
;

1788 
ut16_t
 
RESERVED6
;

1789 
__IO
 
ut16_t
 
I2SCFGR
;

1790 
ut16_t
 
RESERVED7
;

1791 
__IO
 
ut16_t
 
I2SPR
;

1792 
ut16_t
 
RESERVED8
;

1793 } 
	tSPI_TyDef
;

1795 #i
	`defed
(
STM32F446xx
)

1801 
__IO
 
ut32_t
 
CR
;

1802 
__IO
 
ut16_t
 
IMR
;

1803 
ut16_t
 
RESERVED0
;

1804 
__IO
 
ut32_t
 
SR
;

1805 
__IO
 
ut16_t
 
IFCR
;

1806 
ut16_t
 
RESERVED1
;

1807 
__IO
 
ut32_t
 
DR
;

1808 
__IO
 
ut32_t
 
CSR
;

1809 
__IO
 
ut32_t
 
DIR
;

1810 
ut16_t
 
RESERVED2
;

1811 } 
	tSPDIFRX_TyDef
;

1814 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1820 
__IO
 
ut32_t
 
CR
;

1821 
__IO
 
ut32_t
 
DCR
;

1822 
__IO
 
ut32_t
 
SR
;

1823 
__IO
 
ut32_t
 
FCR
;

1824 
__IO
 
ut32_t
 
DLR
;

1825 
__IO
 
ut32_t
 
CCR
;

1826 
__IO
 
ut32_t
 
AR
;

1827 
__IO
 
ut32_t
 
ABR
;

1828 
__IO
 
ut32_t
 
DR
;

1829 
__IO
 
ut32_t
 
PSMKR
;

1830 
__IO
 
ut32_t
 
PSMAR
;

1831 
__IO
 
ut32_t
 
PIR
;

1832 
__IO
 
ut32_t
 
LPTR
;

1833 } 
	tQUADSPI_TyDef
;

1836 #i
	`defed
(
STM32F446xx
)

1842 
__IO
 
ut32_t
 
CR
;

1843 
__IO
 
ut16_t
 
IMR
;

1844 
ut16_t
 
RESERVED0
;

1845 
__IO
 
ut32_t
 
SR
;

1846 
__IO
 
ut16_t
 
IFCR
;

1847 
ut16_t
 
RESERVED1
;

1848 
__IO
 
ut32_t
 
DR
;

1849 
__IO
 
ut32_t
 
CSR
;

1850 
__IO
 
ut32_t
 
DIR
;

1851 
ut16_t
 
RESERVED2
;

1852 } 
	tSPDIF_TyDef
;

1861 
__IO
 
ut16_t
 
CR1
;

1862 
ut16_t
 
RESERVED0
;

1863 
__IO
 
ut16_t
 
CR2
;

1864 
ut16_t
 
RESERVED1
;

1865 
__IO
 
ut16_t
 
SMCR
;

1866 
ut16_t
 
RESERVED2
;

1867 
__IO
 
ut16_t
 
DIER
;

1868 
ut16_t
 
RESERVED3
;

1869 
__IO
 
ut16_t
 
SR
;

1870 
ut16_t
 
RESERVED4
;

1871 
__IO
 
ut16_t
 
EGR
;

1872 
ut16_t
 
RESERVED5
;

1873 
__IO
 
ut16_t
 
CCMR1
;

1874 
ut16_t
 
RESERVED6
;

1875 
__IO
 
ut16_t
 
CCMR2
;

1876 
ut16_t
 
RESERVED7
;

1877 
__IO
 
ut16_t
 
CCER
;

1878 
ut16_t
 
RESERVED8
;

1879 
__IO
 
ut32_t
 
CNT
;

1880 
__IO
 
ut16_t
 
PSC
;

1881 
ut16_t
 
RESERVED9
;

1882 
__IO
 
ut32_t
 
ARR
;

1883 
__IO
 
ut16_t
 
RCR
;

1884 
ut16_t
 
RESERVED10
;

1885 
__IO
 
ut32_t
 
CCR1
;

1886 
__IO
 
ut32_t
 
CCR2
;

1887 
__IO
 
ut32_t
 
CCR3
;

1888 
__IO
 
ut32_t
 
CCR4
;

1889 
__IO
 
ut16_t
 
BDTR
;

1890 
ut16_t
 
RESERVED11
;

1891 
__IO
 
ut16_t
 
DCR
;

1892 
ut16_t
 
RESERVED12
;

1893 
__IO
 
ut16_t
 
DMAR
;

1894 
ut16_t
 
RESERVED13
;

1895 
__IO
 
ut16_t
 
OR
;

1896 
ut16_t
 
RESERVED14
;

1897 } 
	tTIM_TyDef
;

1905 
__IO
 
ut16_t
 
SR
;

1906 
ut16_t
 
RESERVED0
;

1907 
__IO
 
ut16_t
 
DR
;

1908 
ut16_t
 
RESERVED1
;

1909 
__IO
 
ut16_t
 
BRR
;

1910 
ut16_t
 
RESERVED2
;

1911 
__IO
 
ut16_t
 
CR1
;

1912 
ut16_t
 
RESERVED3
;

1913 
__IO
 
ut16_t
 
CR2
;

1914 
ut16_t
 
RESERVED4
;

1915 
__IO
 
ut16_t
 
CR3
;

1916 
ut16_t
 
RESERVED5
;

1917 
__IO
 
ut16_t
 
GTPR
;

1918 
ut16_t
 
RESERVED6
;

1919 } 
	tUSART_TyDef
;

1927 
__IO
 
ut32_t
 
CR
;

1928 
__IO
 
ut32_t
 
CFR
;

1929 
__IO
 
ut32_t
 
SR
;

1930 } 
	tWWDG_TyDef
;

1938 
__IO
 
ut32_t
 
CR
;

1939 
__IO
 
ut32_t
 
SR
;

1940 
__IO
 
ut32_t
 
DR
;

1941 
__IO
 
ut32_t
 
DOUT
;

1942 
__IO
 
ut32_t
 
DMACR
;

1943 
__IO
 
ut32_t
 
IMSCR
;

1944 
__IO
 
ut32_t
 
RISR
;

1945 
__IO
 
ut32_t
 
MISR
;

1946 
__IO
 
ut32_t
 
K0LR
;

1947 
__IO
 
ut32_t
 
K0RR
;

1948 
__IO
 
ut32_t
 
K1LR
;

1949 
__IO
 
ut32_t
 
K1RR
;

1950 
__IO
 
ut32_t
 
K2LR
;

1951 
__IO
 
ut32_t
 
K2RR
;

1952 
__IO
 
ut32_t
 
K3LR
;

1953 
__IO
 
ut32_t
 
K3RR
;

1954 
__IO
 
ut32_t
 
IV0LR
;

1955 
__IO
 
ut32_t
 
IV0RR
;

1956 
__IO
 
ut32_t
 
IV1LR
;

1957 
__IO
 
ut32_t
 
IV1RR
;

1958 
__IO
 
ut32_t
 
CSGCMCCM0R
;

1959 
__IO
 
ut32_t
 
CSGCMCCM1R
;

1960 
__IO
 
ut32_t
 
CSGCMCCM2R
;

1961 
__IO
 
ut32_t
 
CSGCMCCM3R
;

1962 
__IO
 
ut32_t
 
CSGCMCCM4R
;

1963 
__IO
 
ut32_t
 
CSGCMCCM5R
;

1964 
__IO
 
ut32_t
 
CSGCMCCM6R
;

1965 
__IO
 
ut32_t
 
CSGCMCCM7R
;

1966 
__IO
 
ut32_t
 
CSGCM0R
;

1967 
__IO
 
ut32_t
 
CSGCM1R
;

1968 
__IO
 
ut32_t
 
CSGCM2R
;

1969 
__IO
 
ut32_t
 
CSGCM3R
;

1970 
__IO
 
ut32_t
 
CSGCM4R
;

1971 
__IO
 
ut32_t
 
CSGCM5R
;

1972 
__IO
 
ut32_t
 
CSGCM6R
;

1973 
__IO
 
ut32_t
 
CSGCM7R
;

1974 } 
	tCRYP_TyDef
;

1982 
__IO
 
ut32_t
 
CR
;

1983 
__IO
 
ut32_t
 
DIN
;

1984 
__IO
 
ut32_t
 
STR
;

1985 
__IO
 
ut32_t
 
HR
[5];

1986 
__IO
 
ut32_t
 
IMR
;

1987 
__IO
 
ut32_t
 
SR
;

1988 
ut32_t
 
RESERVED
[52];

1989 
__IO
 
ut32_t
 
CSR
[54];

1990 } 
	tHASH_TyDef
;

1998 
__IO
 
ut32_t
 
HR
[8];

1999 } 
	tHASH_DIGEST_TyDef
;

2007 
__IO
 
ut32_t
 
CR
;

2008 
__IO
 
ut32_t
 
SR
;

2009 
__IO
 
ut32_t
 
DR
;

2010 } 
	tRNG_TyDef
;

2012 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

2018 
__IO
 
ut32_t
 
ISR
;

2019 
__IO
 
ut32_t
 
ICR
;

2020 
__IO
 
ut32_t
 
IER
;

2021 
__IO
 
ut32_t
 
CFGR
;

2022 
__IO
 
ut32_t
 
CR
;

2023 
__IO
 
ut32_t
 
CMP
;

2024 
__IO
 
ut32_t
 
ARR
;

2025 
__IO
 
ut32_t
 
CNT
;

2026 
__IO
 
ut32_t
 
OR
;

2027 } 
	tLPTIM_TyDef
;

2037 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

2038 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

2039 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

2040 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

2041 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

2042 
	#SRAM3_BASE
 ((
ut32_t
)0x20020000

	)

2043 #i
	`defed
(
STM32F469_479xx
)

2044 
	#SRAM2_BASE
 ((
ut32_t
)0x20028000

	)

2045 
	#SRAM3_BASE
 ((
ut32_t
)0x20030000

	)

2046 #i
	`defed
(
STM32F413_423xx
)

2047 
	#SRAM2_BASE
 ((
ut32_t
)0x20040000

	)

2050 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

2051 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

2053 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

2054 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

2057 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2058 
	#FMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

2061 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2062 
	#QSPI_R_BASE
 ((
ut32_t
)0xA0001000

	)

2065 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

2066 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

2067 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

2068 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x22380000

	)

2069 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22400000

	)

2070 #i
	`defed
(
STM32F469_479xx
)

2071 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x22500000

	)

2072 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22600000

	)

2073 #i
	`defed
(
STM32F413_423xx
)

2074 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x22800000

	)

2077 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

2078 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42480000

	)

2081 
	#SRAM_BASE
 
SRAM1_BASE


	)

2082 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

2086 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

2087 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

2088 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

2089 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

2092 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

2093 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

2094 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

2095 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

2096 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

2097 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

2098 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

2099 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

2101 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

2102 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

2103 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

2104 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

2105 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

2106 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

2107 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

2108 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

2109 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

2110 #i
	`defed
(
STM32F446xx
)

2111 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2113 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2114 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

2115 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

2116 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

2117 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

2118 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

2119 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

2120 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

2121 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

2122 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

2124 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

2125 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

2126 #i
	`defed
(
STM32F413_423xx
)

2127 
	#CAN3_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2129 #i
	`defed
(
STM32F446xx
)

2130 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2132 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

2133 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

2134 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

2135 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

2138 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

2139 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

2140 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

2141 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

2142 
	#UART9_BASE
 (
APB2PERIPH_BASE
 + 0x1800U)

	)

2143 
	#UART10_BASE
 (
APB2PERIPH_BASE
 + 0x1C00U)

	)

2144 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

2145 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

2146 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

2147 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

2148 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

2149 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

2150 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

2151 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

2152 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

2153 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

2154 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

2155 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

2156 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

2157 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

2158 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

2159 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

2160 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

2161 #i
	`defed
(
STM32F446xx
)

2162 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

2163 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

2164 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

2166 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

2167 
	#LTDC_Lay1_BASE
 (
LTDC_BASE
 + 0x84)

	)

2168 
	#LTDC_Lay2_BASE
 (
LTDC_BASE
 + 0x104)

	)

2169 #i
	`defed
(
STM32F469_479xx
)

2170 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

2172 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

2173 
	#DFSDM1_BASE
 (
APB2PERIPH_BASE
 + 0x6000)

	)

2174 
	#DFSDM1_Chl0_BASE
 (
DFSDM1_BASE
 + 0x00)

	)

2175 
	#DFSDM1_Chl1_BASE
 (
DFSDM1_BASE
 + 0x20)

	)

2176 
	#DFSDM1_Chl2_BASE
 (
DFSDM1_BASE
 + 0x40)

	)

2177 
	#DFSDM1_Chl3_BASE
 (
DFSDM1_BASE
 + 0x60)

	)

2178 
	#DFSDM1_Fr0_BASE
 (
DFSDM1_BASE
 + 0x100)

	)

2179 
	#DFSDM1_Fr1_BASE
 (
DFSDM1_BASE
 + 0x180)

	)

2180 
	#DFSDM1_0
 ((
DFSDM_TyDef
 *
DFSDM1_Fr0_BASE
)

	)

2181 
	#DFSDM1_1
 ((
DFSDM_TyDef
 *
DFSDM1_Fr1_BASE
)

	)

2183 
	#DFSDM0
 
DFSDM1_0


	)

2184 
	#DFSDM1
 
DFSDM1_1


	)

2185 #i
	`defed
(
STM32F413_423xx
)

2186 
	#DFSDM2_BASE
 (
APB2PERIPH_BASE
 + 0x6400U)

	)

2187 
	#DFSDM2_Chl0_BASE
 (
DFSDM2_BASE
 + 0x00U)

	)

2188 
	#DFSDM2_Chl1_BASE
 (
DFSDM2_BASE
 + 0x20U)

	)

2189 
	#DFSDM2_Chl2_BASE
 (
DFSDM2_BASE
 + 0x40U)

	)

2190 
	#DFSDM2_Chl3_BASE
 (
DFSDM2_BASE
 + 0x60U)

	)

2191 
	#DFSDM2_Chl4_BASE
 (
DFSDM2_BASE
 + 0x80U)

	)

2192 
	#DFSDM2_Chl5_BASE
 (
DFSDM2_BASE
 + 0xA0U)

	)

2193 
	#DFSDM2_Chl6_BASE
 (
DFSDM2_BASE
 + 0xC0U)

	)

2194 
	#DFSDM2_Chl7_BASE
 (
DFSDM2_BASE
 + 0xE0U)

	)

2195 
	#DFSDM2_Fr0_BASE
 (
DFSDM2_BASE
 + 0x100U)

	)

2196 
	#DFSDM2_Fr1_BASE
 (
DFSDM2_BASE
 + 0x180U)

	)

2197 
	#DFSDM2_Fr2_BASE
 (
DFSDM2_BASE
 + 0x200U)

	)

2198 
	#DFSDM2_Fr3_BASE
 (
DFSDM2_BASE
 + 0x280U)

	)

2199 
	#DFSDM2_0
 ((
DFSDM_TyDef
 *
DFSDM2_Fr0_BASE
)

	)

2200 
	#DFSDM2_1
 ((
DFSDM_TyDef
 *
DFSDM2_Fr1_BASE
)

	)

2201 
	#DFSDM2_2
 ((
DFSDM_TyDef
 *
DFSDM2_Fr2_BASE
)

	)

2202 
	#DFSDM2_3
 ((
DFSDM_TyDef
 *
DFSDM2_Fr3_BASE
)

	)

2207 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

2208 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

2209 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

2210 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

2211 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

2212 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

2213 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

2214 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

2215 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

2216 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

2217 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

2218 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

2219 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

2220 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

2221 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

2222 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

2223 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

2224 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

2225 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

2226 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

2227 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

2228 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

2229 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

2230 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

2231 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

2232 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

2233 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

2234 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

2235 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

2236 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

2237 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

2238 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

2239 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

2240 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

2241 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

2242 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

2243 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

2244 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

2247 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2248 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2249 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2250 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2251 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2253 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

2255 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2256 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2257 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2258 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2259 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2262 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2264 
	#FMC_Bk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2265 
	#FMC_Bk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2266 
	#FMC_Bk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2267 
	#FMC_Bk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2268 
	#FMC_Bk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2269 
	#FMC_Bk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2273 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

2282 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2283 
	#QUADSPI
 ((
QUADSPI_TyDef
 *
QSPI_R_BASE
)

	)

2285 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

2286 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

2287 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

2288 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

2289 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

2290 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

2291 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

2292 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

2293 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

2294 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

2295 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

2296 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

2297 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

2298 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

2299 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

2300 #i
	`defed
(
STM32F446xx
)

2301 
	#SPDIFRX
 ((
SPDIFRX_TyDef
 *
SPDIFRX_BASE
)

	)

2303 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

2304 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

2305 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

2306 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

2307 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

2308 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

2309 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

2310 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

2311 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

2312 
	#FMPI2C1
 ((
FMPI2C_TyDef
 *
FMPI2C1_BASE
)

	)

2314 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

2315 
	#LPTIM1
 ((
LPTIM_TyDef
 *
LPTIM1_BASE
)

	)

2317 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

2318 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

2319 #i
	`defed
(
STM32F413_423xx
)

2320 
	#CAN3
 ((
CAN_TyDef
 *
CAN3_BASE
)

	)

2322 #i
	`defed
(
STM32F446xx
)

2323 
	#CEC
 ((
CEC_TyDef
 *
CEC_BASE
)

	)

2325 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

2326 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

2327 
	#UART7
 ((
USART_TyDef
 *
UART7_BASE
)

	)

2328 
	#UART8
 ((
USART_TyDef
 *
UART8_BASE
)

	)

2329 
	#UART9
 ((
USART_TyDef
 *
UART9_BASE
)

	)

2330 
	#UART10
 ((
USART_TyDef
 *
UART10_BASE
)

	)

2331 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

2332 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

2333 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

2334 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

2335 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

2336 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

2337 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

2338 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

2339 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

2340 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

2341 
	#SPI4
 ((
SPI_TyDef
 *
SPI4_BASE
)

	)

2342 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

2343 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

2344 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

2345 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

2346 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

2347 
	#SPI5
 ((
SPI_TyDef
 *
SPI5_BASE
)

	)

2348 
	#SPI6
 ((
SPI_TyDef
 *
SPI6_BASE
)

	)

2349 
	#SAI1
 ((
SAI_TyDef
 *
SAI1_BASE
)

	)

2350 
	#SAI1_Block_A
 ((
SAI_Block_TyDef
 *)
SAI1_Block_A_BASE
)

	)

2351 
	#SAI1_Block_B
 ((
SAI_Block_TyDef
 *)
SAI1_Block_B_BASE
)

	)

2352 #i
	`defed
(
STM32F446xx
)

2353 
	#SAI2
 ((
SAI_TyDef
 *
SAI2_BASE
)

	)

2354 
	#SAI2_Block_A
 ((
SAI_Block_TyDef
 *)
SAI2_Block_A_BASE
)

	)

2355 
	#SAI2_Block_B
 ((
SAI_Block_TyDef
 *)
SAI2_Block_B_BASE
)

	)

2357 
	#LTDC
 ((
LTDC_TyDef
 *)
LTDC_BASE
)

	)

2358 
	#LTDC_Lay1
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay1_BASE
)

	)

2359 
	#LTDC_Lay2
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay2_BASE
)

	)

2360 #i
	`defed
(
STM32F469_479xx
)

2361 
	#DSI
 ((
DSI_TyDef
 *)
DSI_BASE
)

	)

2363 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

2364 
	#DFSDM1_Chl0
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl0_BASE
)

	)

2365 
	#DFSDM1_Chl1
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl1_BASE
)

	)

2366 
	#DFSDM1_Chl2
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl2_BASE
)

	)

2367 
	#DFSDM1_Chl3
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl3_BASE
)

	)

2368 
	#DFSDM1_Fr0
 ((
DFSDM_TyDef
 *
DFSDM_Fr0_BASE
)

	)

2369 
	#DFSDM1_Fr1
 ((
DFSDM_TyDef
 *
DFSDM_Fr1_BASE
)

	)

2370 #i
	`defed
(
STM32F413_423xx
)

2371 
	#DFSDM2_Chl0
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl0_BASE
)

	)

2372 
	#DFSDM2_Chl1
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl1_BASE
)

	)

2373 
	#DFSDM2_Chl2
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl2_BASE
)

	)

2374 
	#DFSDM2_Chl3
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl3_BASE
)

	)

2375 
	#DFSDM2_Chl4
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl4_BASE
)

	)

2376 
	#DFSDM2_Chl5
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl5_BASE
)

	)

2377 
	#DFSDM2_Chl6
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl6_BASE
)

	)

2378 
	#DFSDM2_Chl7
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl7_BASE
)

	)

2379 
	#DFSDM2_Fr0
 ((
DFSDM_Fr_TyDef
 *
DFSDM2_Fr0_BASE
)

	)

2380 
	#DFSDM2_Fr1
 ((
DFSDM_Fr_TyDef
 *
DFSDM2_Fr1_BASE
)

	)

2381 
	#DFSDM2_Fr2
 ((
DFSDM_Fr_TyDef
 *
DFSDM2_Fr2_BASE
)

	)

2382 
	#DFSDM2_Fr3
 ((
DFSDM_Fr_TyDef
 *
DFSDM2_Fr3_BASE
)

	)

2385 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

2386 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

2387 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

2388 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

2389 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

2390 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

2391 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

2392 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

2393 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

2394 
	#GPIOJ
 ((
GPIO_TyDef
 *
GPIOJ_BASE
)

	)

2395 
	#GPIOK
 ((
GPIO_TyDef
 *
GPIOK_BASE
)

	)

2396 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

2397 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

2398 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

2399 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

2400 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

2401 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

2402 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

2403 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

2404 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

2405 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

2406 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

2407 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

2408 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

2409 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

2410 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

2411 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

2412 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

2413 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

2414 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

2415 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

2416 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

2417 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

2418 
	#DMA2D
 ((
DMA2D_TyDef
 *)
DMA2D_BASE
)

	)

2419 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

2420 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

2421 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

2422 
	#HASH_DIGEST
 ((
HASH_DIGEST_TyDef
 *
HASH_DIGEST_BASE
)

	)

2423 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

2425 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

2426 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

2427 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

2428 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

2429 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

2430 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

2433 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2434 
	#FMC_Bk1
 ((
FMC_Bk1_TyDef
 *
FMC_Bk1_R_BASE
)

	)

2435 
	#FMC_Bk1E
 ((
FMC_Bk1E_TyDef
 *
FMC_Bk1E_R_BASE
)

	)

2436 
	#FMC_Bk2
 ((
FMC_Bk2_TyDef
 *
FMC_Bk2_R_BASE
)

	)

2437 
	#FMC_Bk3
 ((
FMC_Bk3_TyDef
 *
FMC_Bk3_R_BASE
)

	)

2438 
	#FMC_Bk4
 ((
FMC_Bk4_TyDef
 *
FMC_Bk4_R_BASE
)

	)

2439 
	#FMC_Bk5_6
 ((
FMC_Bk5_6_TyDef
 *
FMC_Bk5_6_R_BASE
)

	)

2442 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

2466 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

2467 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

2468 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

2469 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

2470 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

2471 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

2474 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

2475 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

2476 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

2477 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

2478 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

2479 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

2480 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

2481 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

2482 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

2483 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

2484 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

2485 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

2486 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

2487 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

2488 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

2489 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

2490 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

2491 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

2492 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

2493 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

2494 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

2495 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

2496 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

2497 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

2500 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

2501 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

2502 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

2503 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

2504 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

2505 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

2506 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

2507 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

2508 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

2509 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

2510 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

2511 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

2512 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

2513 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

2514 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

2515 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

2516 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

2517 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

2518 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

2519 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

2520 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

2521 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

2522 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

2523 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

2526 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

2527 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

2528 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

2529 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

2530 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

2531 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

2532 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

2533 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

2534 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

2535 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

2536 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

2537 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

2538 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

2539 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

2540 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

2541 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

2542 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

2543 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

2544 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

2545 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

2546 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

2547 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

2548 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

2549 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

2550 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

2551 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

2552 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

2553 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

2554 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

2555 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

2556 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

2557 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

2558 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

2559 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

2560 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

2561 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

2564 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

2565 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

2566 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

2567 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

2568 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

2569 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

2570 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

2571 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

2572 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

2573 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

2574 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

2575 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

2576 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

2577 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

2578 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

2579 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

2580 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

2581 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

2582 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

2583 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

2584 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

2585 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

2586 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

2587 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

2588 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

2589 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

2590 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

2591 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

2592 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

2593 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

2594 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

2595 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

2596 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

2597 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

2598 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

2599 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

2600 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

2601 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

2602 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

2603 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

2606 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

2609 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

2612 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

2615 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

2618 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

2621 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

2624 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

2625 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

2626 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

2627 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

2628 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

2629 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

2630 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

2631 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

2632 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

2633 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

2634 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

2635 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

2636 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

2637 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

2638 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

2639 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

2640 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

2641 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

2642 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

2643 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

2644 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

2645 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

2646 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

2647 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

2648 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

2649 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

2650 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

2651 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

2652 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

2655 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

2656 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

2657 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

2658 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

2659 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

2660 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

2661 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

2662 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

2663 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

2664 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

2665 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

2666 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

2667 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

2668 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

2669 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

2670 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

2671 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

2672 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

2673 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

2674 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

2675 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

2676 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

2677 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

2678 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

2679 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

2680 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

2681 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

2682 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

2683 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

2684 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

2685 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

2686 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

2687 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

2688 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

2689 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

2690 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

2693 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

2694 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

2695 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

2696 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

2697 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

2698 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

2699 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

2700 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

2701 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

2702 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

2703 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

2704 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

2705 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

2706 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

2707 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

2708 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

2709 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

2710 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

2711 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

2712 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

2713 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

2714 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

2715 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

2716 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

2717 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

2718 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

2719 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

2720 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

2721 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

2722 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

2723 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

2724 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

2725 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

2726 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

2727 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

2728 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

2731 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

2732 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

2733 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

2734 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

2735 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

2736 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

2737 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

2738 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

2739 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

2740 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

2741 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

2742 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

2743 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

2744 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

2745 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

2746 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

2747 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

2748 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

2749 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

2750 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

2751 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

2752 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

2753 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

2754 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

2755 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

2756 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

2757 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

2760 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

2763 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

2766 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

2769 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

2772 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

2773 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

2776 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

2777 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

2778 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

2779 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

2780 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

2781 
	#ADC_CSR_OVR1
 ((
ut32_t
)0x00000020

	)

2782 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

2783 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

2784 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

2785 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

2786 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

2787 
	#ADC_CSR_OVR2
 ((
ut32_t
)0x00002000

	)

2788 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

2789 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

2790 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

2791 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

2792 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

2793 
	#ADC_CSR_OVR3
 ((
ut32_t
)0x00200000

	)

2796 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

2797 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

2798 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

2801 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

2802 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

2803 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

2804 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

2805 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

2806 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

2807 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

2808 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

2809 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

2810 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

2811 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

2812 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

2813 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

2814 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

2815 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

2816 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

2817 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

2818 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

2819 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

2820 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

2823 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

2824 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

2833 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2834 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2835 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2836 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2837 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2838 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2839 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2840 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2841 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2844 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2845 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2846 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2847 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2848 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2849 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2850 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2851 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2852 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2855 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2856 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2857 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2858 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2859 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2860 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2861 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2862 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2863 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2864 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2865 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2866 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2867 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2868 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2869 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2870 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2872 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2873 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2874 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2875 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2877 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2878 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2879 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2880 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2883 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2884 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2885 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2886 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2889 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2890 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2891 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2892 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2895 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2896 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2897 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2898 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2899 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2900 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2901 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2902 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2903 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2904 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2905 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2906 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2907 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2908 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2911 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2912 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2913 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2915 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2916 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2917 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2918 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2920 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2921 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2924 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2925 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2926 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2927 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2928 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2929 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2933 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2934 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2935 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2936 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2937 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2940 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2941 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2942 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2945 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2946 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2947 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2948 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2951 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2952 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2953 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2954 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2957 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2958 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2959 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2960 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2961 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2964 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2965 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2966 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2969 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2970 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2971 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2972 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2975 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2976 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2977 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2978 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2981 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2982 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2983 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2984 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2985 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2988 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2989 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2990 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2993 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2994 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2995 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2996 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2999 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

3000 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

3001 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

3002 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

3005 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

3006 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

3007 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

3008 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

3011 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

3012 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

3013 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

3016 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

3017 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

3018 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

3019 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

3022 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

3023 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

3024 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

3025 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

3028 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

3029 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

3030 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

3031 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

3034 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

3035 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

3036 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

3039 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

3040 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

3041 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

3042 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

3045 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

3046 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

3047 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

3048 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

3052 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

3055 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

3056 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

3057 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

3058 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

3059 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

3060 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

3061 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

3062 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

3063 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

3064 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

3065 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

3066 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

3067 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

3068 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

3069 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

3072 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

3073 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

3074 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

3075 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

3076 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

3077 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

3078 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

3079 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

3080 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

3081 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

3082 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

3083 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

3084 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

3085 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

3086 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

3089 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

3090 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

3091 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

3092 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

3093 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

3094 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

3095 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

3096 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

3097 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

3098 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

3099 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

3100 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

3101 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

3102 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

3103 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

3106 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

3107 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

3108 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

3109 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

3110 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

3111 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

3112 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

3113 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

3114 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

3115 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

3116 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

3117 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

3118 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

3119 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

3120 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

3123 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

3124 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

3125 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

3126 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

3127 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

3128 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

3129 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

3130 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

3131 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

3132 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

3133 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

3134 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

3135 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

3136 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

3137 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

3138 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

3139 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

3140 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

3141 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

3142 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

3143 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

3144 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

3145 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

3146 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

3147 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

3148 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

3149 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

3150 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

3151 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

3152 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

3153 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

3154 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

3157 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

3158 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

3159 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

3160 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

3161 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

3162 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

3163 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

3164 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

3165 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

3166 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

3167 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

3168 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

3169 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

3170 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

3171 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

3172 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

3173 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

3174 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

3175 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

3176 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

3177 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

3178 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

3179 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

3180 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

3181 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

3182 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

3183 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

3184 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

3185 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

3186 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

3187 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

3188 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

3191 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

3192 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

3193 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

3194 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

3195 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

3196 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

3197 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

3198 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

3199 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

3200 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

3201 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

3202 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

3203 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

3204 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

3205 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

3206 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

3207 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

3208 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

3209 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

3210 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

3211 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

3212 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

3213 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

3214 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

3215 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

3216 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

3217 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

3218 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

3219 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

3220 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

3221 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

3222 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

3225 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

3226 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

3227 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

3228 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

3229 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

3230 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

3231 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

3232 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

3233 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

3234 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

3235 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

3236 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

3237 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

3238 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

3239 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

3240 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

3241 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

3242 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

3243 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

3244 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

3245 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

3246 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

3247 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

3248 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

3249 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

3250 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

3251 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

3252 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

3253 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

3254 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

3255 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

3256 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

3259 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

3260 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

3261 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

3262 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

3263 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

3264 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

3265 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

3266 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

3267 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

3268 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

3269 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

3270 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

3271 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

3272 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

3273 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

3274 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

3275 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

3276 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

3277 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

3278 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

3279 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

3280 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

3281 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

3282 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

3283 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

3284 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

3285 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

3286 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

3287 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

3288 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

3289 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

3290 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

3293 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

3294 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

3295 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

3296 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

3297 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

3298 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

3299 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

3300 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

3301 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

3302 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

3303 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

3304 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

3305 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

3306 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

3307 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

3308 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

3309 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

3310 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

3311 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

3312 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

3313 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

3314 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

3315 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

3316 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

3317 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

3318 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

3319 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

3320 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

3321 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

3322 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

3323 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

3324 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

3327 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

3328 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

3329 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

3330 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

3331 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

3332 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

3333 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

3334 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

3335 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

3336 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

3337 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

3338 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

3339 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

3340 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

3341 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

3342 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

3343 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

3344 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

3345 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

3346 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

3347 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

3348 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

3349 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

3350 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

3351 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

3352 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

3353 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

3354 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

3355 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

3356 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

3357 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

3358 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

3361 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

3362 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

3363 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

3364 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

3365 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

3366 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

3367 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

3368 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

3369 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

3370 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

3371 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

3372 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

3373 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

3374 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

3375 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

3376 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

3377 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

3378 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

3379 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

3380 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

3381 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

3382 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

3383 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

3384 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

3385 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

3386 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

3387 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

3388 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

3389 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

3390 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

3391 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

3392 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

3395 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

3396 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

3397 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

3398 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

3399 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

3400 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

3401 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

3402 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

3403 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

3404 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

3405 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

3406 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

3407 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

3408 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

3409 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

3410 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

3411 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

3412 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

3413 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

3414 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

3415 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

3416 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

3417 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

3418 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

3419 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

3420 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

3421 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

3422 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

3423 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

3424 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

3425 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

3426 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

3429 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

3430 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

3431 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

3432 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

3433 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

3434 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

3435 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

3436 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

3437 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

3438 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

3439 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

3440 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

3441 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

3442 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

3443 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

3444 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

3445 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

3446 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

3447 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

3448 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

3449 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

3450 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

3451 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

3452 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

3453 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

3454 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

3455 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

3456 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

3457 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

3458 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

3459 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

3460 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

3463 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

3464 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

3465 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

3466 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

3467 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

3468 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

3469 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

3470 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

3471 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

3472 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

3473 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

3474 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

3475 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

3476 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

3477 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

3478 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

3479 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

3480 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

3481 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

3482 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

3483 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

3484 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

3485 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

3486 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

3487 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

3488 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

3489 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

3490 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

3491 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

3492 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

3493 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

3494 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

3497 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

3498 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

3499 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

3500 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

3501 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

3502 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

3503 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

3504 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

3505 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

3506 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

3507 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

3508 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

3509 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

3510 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

3511 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

3512 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

3513 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

3514 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

3515 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

3516 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

3517 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

3518 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

3519 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

3520 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

3521 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

3522 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

3523 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

3524 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

3525 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

3526 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

3527 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

3528 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

3531 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

3532 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

3533 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

3534 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

3535 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

3536 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

3537 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

3538 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

3539 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

3540 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

3541 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

3542 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

3543 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

3544 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

3545 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

3546 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

3547 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

3548 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

3549 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

3550 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

3551 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

3552 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

3553 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

3554 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

3555 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

3556 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

3557 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

3558 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

3559 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

3560 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

3561 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

3562 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

3565 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

3566 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

3567 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

3568 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

3569 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

3570 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

3571 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

3572 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

3573 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

3574 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

3575 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

3576 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

3577 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

3578 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

3579 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

3580 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

3581 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

3582 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

3583 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

3584 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

3585 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

3586 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

3587 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

3588 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

3589 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

3590 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

3591 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

3592 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

3593 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

3594 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

3595 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

3596 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

3599 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

3600 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

3601 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

3602 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

3603 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

3604 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

3605 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

3606 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

3607 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

3608 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

3609 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

3610 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

3611 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

3612 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

3613 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

3614 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

3615 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

3616 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

3617 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

3618 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

3619 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

3620 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

3621 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

3622 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

3623 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

3624 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

3625 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

3626 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

3627 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

3628 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

3629 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

3630 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

3633 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

3634 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

3635 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

3636 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

3637 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

3638 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

3639 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

3640 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

3641 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

3642 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

3643 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

3644 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

3645 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

3646 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

3647 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

3648 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

3649 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

3650 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

3651 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

3652 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

3653 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

3654 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

3655 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

3656 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

3657 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

3658 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

3659 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

3660 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

3661 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

3662 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

3663 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

3664 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

3667 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

3668 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

3669 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

3670 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

3671 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

3672 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

3673 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

3674 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

3675 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

3676 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

3677 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

3678 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

3679 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

3680 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

3681 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

3682 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

3683 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

3684 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

3685 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

3686 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

3687 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

3688 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

3689 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

3690 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

3691 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

3692 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

3693 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

3694 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

3695 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

3696 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

3697 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

3698 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

3701 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

3702 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

3703 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

3704 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

3705 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

3706 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

3707 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

3708 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

3709 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

3710 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

3711 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

3712 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

3713 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

3714 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

3715 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

3716 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

3717 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

3718 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

3719 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

3720 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

3721 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

3722 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

3723 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

3724 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

3725 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

3726 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

3727 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

3728 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3729 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3730 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3731 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3732 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3735 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3736 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3737 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3738 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3739 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3740 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3741 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3742 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3743 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3744 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3745 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3746 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3747 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3748 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3749 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3750 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3751 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3752 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3753 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3754 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3755 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3756 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3757 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3758 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3759 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3760 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3761 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3762 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3763 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3764 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3765 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3766 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3769 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3770 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3771 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3772 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3773 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3774 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3775 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3776 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3777 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3778 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3779 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3780 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3781 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3782 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3783 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3784 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3785 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3786 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3787 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3788 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3789 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3790 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3791 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3792 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3793 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3794 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3795 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3796 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3797 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3798 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3799 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3800 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3803 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3804 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3805 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3806 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3807 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3808 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3809 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3810 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3811 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3812 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3813 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3814 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3815 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3816 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3817 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3818 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3819 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3820 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3821 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3822 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3823 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3824 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3825 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3826 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3827 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3828 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3829 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3830 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3831 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3832 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3833 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3834 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3837 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3838 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3839 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3840 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3841 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3842 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3843 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3844 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3845 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3846 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3847 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3848 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3849 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3850 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3851 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3852 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3853 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3854 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3855 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3856 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3857 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3858 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3859 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3860 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3861 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3862 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3863 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3864 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3865 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3866 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3867 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3868 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3871 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3872 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3873 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3874 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3875 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3876 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3877 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3878 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3879 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3880 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3881 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3882 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3883 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3884 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3885 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3886 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3887 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3888 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3889 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3890 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3891 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3892 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3893 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3894 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3895 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3896 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3897 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3898 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3899 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3900 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3901 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3902 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3905 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3906 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3907 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3908 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3909 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3910 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3911 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3912 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3913 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3914 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3915 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3916 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3917 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3918 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3919 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3920 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3921 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3922 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3923 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3924 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3925 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3926 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3927 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3928 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3929 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3930 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3931 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3932 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3933 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3934 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3935 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3936 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3939 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3940 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3941 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3942 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3943 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3944 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3945 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3946 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3947 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3948 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3949 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3950 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3951 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3952 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3953 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3954 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3955 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3956 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3957 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3958 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3959 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3960 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3961 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3962 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3963 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3964 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3965 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3966 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3967 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3968 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3969 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3970 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3973 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3974 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3975 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3976 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3977 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3978 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3979 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3980 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3981 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3982 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3983 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3984 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3985 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3986 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3987 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3988 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3989 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3990 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3991 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3992 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3993 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3994 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3995 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3996 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3997 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3998 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3999 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

4000 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

4001 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

4002 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

4003 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

4004 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

4007 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

4008 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

4009 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

4010 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

4011 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

4012 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

4013 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

4014 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

4015 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

4016 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

4017 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

4018 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

4019 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

4020 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

4021 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

4022 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

4023 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

4024 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

4025 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

4026 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

4027 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

4028 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

4029 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

4030 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

4031 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

4032 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

4033 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

4034 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

4035 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

4036 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

4037 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

4038 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

4041 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

4042 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

4043 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

4044 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

4045 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

4046 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

4047 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

4048 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

4049 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

4050 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

4051 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

4052 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

4053 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

4054 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

4055 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

4056 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

4057 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

4058 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

4059 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

4060 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

4061 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

4062 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

4063 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

4064 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

4065 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

4066 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

4067 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

4068 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

4069 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

4070 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

4071 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

4072 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

4074 #i
	`defed
(
STM32F446xx
)

4082 
	#CEC_CR_CECEN
 ((
ut32_t
)0x00000001

	)

4083 
	#CEC_CR_TXSOM
 ((
ut32_t
)0x00000002

	)

4084 
	#CEC_CR_TXEOM
 ((
ut32_t
)0x00000004

	)

4087 
	#CEC_CFGR_SFT
 ((
ut32_t
)0x00000007

	)

4088 
	#CEC_CFGR_RXTOL
 ((
ut32_t
)0x00000008

	)

4089 
	#CEC_CFGR_BRESTP
 ((
ut32_t
)0x00000010

	)

4090 
	#CEC_CFGR_BREGEN
 ((
ut32_t
)0x00000020

	)

4091 
	#CEC_CFGR_LREGEN
 ((
ut32_t
)0x00000040

	)

4092 
	#CEC_CFGR_SFTOPT
 ((
ut32_t
)0x00000100

	)

4093 
	#CEC_CFGR_BRDNOGEN
 ((
ut32_t
)0x00000080

	)

4094 
	#CEC_CFGR_OAR
 ((
ut32_t
)0x7FFF0000

	)

4095 
	#CEC_CFGR_LSTN
 ((
ut32_t
)0x80000000

	)

4098 
	#CEC_TXDR_TXD
 ((
ut32_t
)0x000000FF

	)

4101 
	#CEC_TXDR_RXD
 ((
ut32_t
)0x000000FF

	)

4104 
	#CEC_ISR_RXBR
 ((
ut32_t
)0x00000001

	)

4105 
	#CEC_ISR_RXEND
 ((
ut32_t
)0x00000002

	)

4106 
	#CEC_ISR_RXOVR
 ((
ut32_t
)0x00000004

	)

4107 
	#CEC_ISR_BRE
 ((
ut32_t
)0x00000008

	)

4108 
	#CEC_ISR_SBPE
 ((
ut32_t
)0x00000010

	)

4109 
	#CEC_ISR_LBPE
 ((
ut32_t
)0x00000020

	)

4110 
	#CEC_ISR_RXACKE
 ((
ut32_t
)0x00000040

	)

4111 
	#CEC_ISR_ARBLST
 ((
ut32_t
)0x00000080

	)

4112 
	#CEC_ISR_TXBR
 ((
ut32_t
)0x00000100

	)

4113 
	#CEC_ISR_TXEND
 ((
ut32_t
)0x00000200

	)

4114 
	#CEC_ISR_TXUDR
 ((
ut32_t
)0x00000400

	)

4115 
	#CEC_ISR_TXERR
 ((
ut32_t
)0x00000800

	)

4116 
	#CEC_ISR_TXACKE
 ((
ut32_t
)0x00001000

	)

4119 
	#CEC_IER_RXBRIE
 ((
ut32_t
)0x00000001

	)

4120 
	#CEC_IER_RXENDIE
 ((
ut32_t
)0x00000002

	)

4121 
	#CEC_IER_RXOVRIE
 ((
ut32_t
)0x00000004

	)

4122 
	#CEC_IER_BREIEIE
 ((
ut32_t
)0x00000008

	)

4123 
	#CEC_IER_SBPEIE
 ((
ut32_t
)0x00000010

	)

4124 
	#CEC_IER_LBPEIE
 ((
ut32_t
)0x00000020

	)

4125 
	#CEC_IER_RXACKEIE
 ((
ut32_t
)0x00000040

	)

4126 
	#CEC_IER_ARBLSTIE
 ((
ut32_t
)0x00000080

	)

4127 
	#CEC_IER_TXBRIE
 ((
ut32_t
)0x00000100

	)

4128 
	#CEC_IER_TXENDIE
 ((
ut32_t
)0x00000200

	)

4129 
	#CEC_IER_TXUDRIE
 ((
ut32_t
)0x00000400

	)

4130 
	#CEC_IER_TXERRIE
 ((
ut32_t
)0x00000800

	)

4131 
	#CEC_IER_TXACKEIE
 ((
ut32_t
)0x00001000

	)

4140 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

4144 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

4148 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

4156 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

4158 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00080038)

	)

4159 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

4160 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

4161 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

4162 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

4163 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

4164 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

4165 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

4166 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

4167 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

4168 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

4169 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

4171 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

4172 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

4173 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

4174 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

4175 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

4176 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

4177 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

4178 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

4180 
	#CRYP_CR_GCM_CCMPH
 ((
ut32_t
)0x00030000)

	)

4181 
	#CRYP_CR_GCM_CCMPH_0
 ((
ut32_t
)0x00010000)

	)

4182 
	#CRYP_CR_GCM_CCMPH_1
 ((
ut32_t
)0x00020000)

	)

4183 
	#CRYP_CR_ALGOMODE_3
 ((
ut32_t
)0x00080000)

	)

4186 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

4187 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

4188 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

4189 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

4190 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

4192 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

4193 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

4195 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

4196 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

4198 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

4199 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

4201 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

4202 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

4210 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

4211 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

4212 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

4214 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

4215 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

4216 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

4217 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

4219 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

4220 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

4221 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

4223 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

4224 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

4225 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

4226 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

4227 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

4229 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

4230 
	#DAC_CR_DMAUDRIE1
 ((
ut32_t
)0x00002000

	)

4231 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

4232 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

4233 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

4235 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

4236 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

4237 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

4238 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

4240 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

4241 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

4242 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

4244 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

4245 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

4246 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

4247 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

4248 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

4250 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

4251 
	#DAC_CR_DMAUDRIE2
 ((
ut32_t
)0x20000000U

	)

4254 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

4255 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

4258 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

4261 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

4264 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

4267 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

4270 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

4273 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

4276 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

4277 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

4280 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

4281 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

4284 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

4285 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

4288 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

4291 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

4294 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

4295 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

4309 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

4310 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

4311 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

4312 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

4313 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

4314 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

4315 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

4316 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

4317 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

4318 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

4319 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

4320 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

4321 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

4322 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

4325 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

4326 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

4327 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

4330 
	#DCMI_RIS_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

4331 
	#DCMI_RIS_OVR_RIS
 ((
ut32_t
)0x00000002)

	)

4332 
	#DCMI_RIS_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

4333 
	#DCMI_RIS_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

4334 
	#DCMI_RIS_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

4336 
	#DCMI_RISR_FRAME_RIS
 
DCMI_RIS_FRAME_RIS


	)

4337 
	#DCMI_RISR_OVR_RIS
 
DCMI_RIS_OVR_RIS


	)

4338 
	#DCMI_RISR_ERR_RIS
 
DCMI_RIS_ERR_RIS


	)

4339 
	#DCMI_RISR_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS


	)

4340 
	#DCMI_RISR_LINE_RIS
 
DCMI_RIS_LINE_RIS


	)

4341 
	#DCMI_RISR_OVF_RIS
 
DCMI_RIS_OVR_RIS


	)

4344 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

4345 
	#DCMI_IER_OVR_IE
 ((
ut32_t
)0x00000002)

	)

4346 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

4347 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

4348 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

4351 
	#DCMI_IER_OVF_IE
 
DCMI_IER_OVR_IE


	)

4354 
	#DCMI_MIS_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

4355 
	#DCMI_MIS_OVR_MIS
 ((
ut32_t
)0x00000002)

	)

4356 
	#DCMI_MIS_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

4357 
	#DCMI_MIS_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

4358 
	#DCMI_MIS_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

4361 
	#DCMI_MISR_FRAME_MIS
 
DCMI_MIS_FRAME_MIS


	)

4362 
	#DCMI_MISR_OVF_MIS
 
DCMI_MIS_OVR_MIS


	)

4363 
	#DCMI_MISR_ERR_MIS
 
DCMI_MIS_ERR_MIS


	)

4364 
	#DCMI_MISR_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS


	)

4365 
	#DCMI_MISR_LINE_MIS
 
DCMI_MIS_LINE_MIS


	)

4368 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

4369 
	#DCMI_ICR_OVR_ISC
 ((
ut32_t
)0x00000002)

	)

4370 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

4371 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

4372 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

4375 
	#DCMI_ICR_OVF_ISC
 
DCMI_ICR_OVR_ISC


	)

4378 
	#DCMI_ESCR_FSC
 ((
ut32_t
)0x000000FF)

	)

4379 
	#DCMI_ESCR_LSC
 ((
ut32_t
)0x0000FF00)

	)

4380 
	#DCMI_ESCR_LEC
 ((
ut32_t
)0x00FF0000)

	)

4381 
	#DCMI_ESCR_FEC
 ((
ut32_t
)0xFF000000)

	)

4384 
	#DCMI_ESUR_FSU
 ((
ut32_t
)0x000000FF)

	)

4385 
	#DCMI_ESUR_LSU
 ((
ut32_t
)0x0000FF00)

	)

4386 
	#DCMI_ESUR_LEU
 ((
ut32_t
)0x00FF0000)

	)

4387 
	#DCMI_ESUR_FEU
 ((
ut32_t
)0xFF000000)

	)

4390 
	#DCMI_CWSTRT_HOFFCNT
 ((
ut32_t
)0x00003FFF)

	)

4391 
	#DCMI_CWSTRT_VST
 ((
ut32_t
)0x1FFF0000)

	)

4394 
	#DCMI_CWSIZE_CAPCNT
 ((
ut32_t
)0x00003FFF)

	)

4395 
	#DCMI_CWSIZE_VLINE
 ((
ut32_t
)0x3FFF0000)

	)

4398 
	#DCMI_DR_BYTE0
 ((
ut32_t
)0x000000FF)

	)

4399 
	#DCMI_DR_BYTE1
 ((
ut32_t
)0x0000FF00)

	)

4400 
	#DCMI_DR_BYTE2
 ((
ut32_t
)0x00FF0000)

	)

4401 
	#DCMI_DR_BYTE3
 ((
ut32_t
)0xFF000000)

	)

4412 
	#DFSDM_CHCFGR1_DFSDMEN
 ((
ut32_t
)0x80000000

	)

4413 
	#DFSDM_CHCFGR1_CKOUTSRC
 ((
ut32_t
)0x40000000

	)

4414 
	#DFSDM_CHCFGR1_CKOUTDIV
 ((
ut32_t
)0x00FF0000

	)

4415 
	#DFSDM_CHCFGR1_DATPACK
 ((
ut32_t
)0x0000C000

	)

4416 
	#DFSDM_CHCFGR1_DATPACK_1
 ((
ut32_t
)0x00008000

	)

4417 
	#DFSDM_CHCFGR1_DATPACK_0
 ((
ut32_t
)0x00004000

	)

4418 
	#DFSDM_CHCFGR1_DATMPX
 ((
ut32_t
)0x00003000

	)

4419 
	#DFSDM_CHCFGR1_DATMPX_1
 ((
ut32_t
)0x00002000

	)

4420 
	#DFSDM_CHCFGR1_DATMPX_0
 ((
ut32_t
)0x00001000

	)

4421 
	#DFSDM_CHCFGR1_CHINSEL
 ((
ut32_t
)0x00000100

	)

4422 
	#DFSDM_CHCFGR1_CHEN
 ((
ut32_t
)0x00000080

	)

4423 
	#DFSDM_CHCFGR1_CKABEN
 ((
ut32_t
)0x00000040

	)

4424 
	#DFSDM_CHCFGR1_SCDEN
 ((
ut32_t
)0x00000020

	)

4425 
	#DFSDM_CHCFGR1_SPICKSEL
 ((
ut32_t
)0x0000000C

	)

4426 
	#DFSDM_CHCFGR1_SPICKSEL_1
 ((
ut32_t
)0x00000008

	)

4427 
	#DFSDM_CHCFGR1_SPICKSEL_0
 ((
ut32_t
)0x00000004

	)

4428 
	#DFSDM_CHCFGR1_SITP
 ((
ut32_t
)0x00000003

	)

4429 
	#DFSDM_CHCFGR1_SITP_1
 ((
ut32_t
)0x00000002

	)

4430 
	#DFSDM_CHCFGR1_SITP_0
 ((
ut32_t
)0x00000001

	)

4433 
	#DFSDM_CHCFGR2_OFFSET
 ((
ut32_t
)0xFFFFFF00

	)

4434 
	#DFSDM_CHCFGR2_DTRBS
 ((
ut32_t
)0x000000F8

	)

4437 
	#DFSDM_CHAWSCDR_AWFORD
 ((
ut32_t
)0x00C00000

	)

4438 
	#DFSDM_CHAWSCDR_AWFORD_1
 ((
ut32_t
)0x00800000

	)

4439 
	#DFSDM_CHAWSCDR_AWFORD_0
 ((
ut32_t
)0x00400000

	)

4440 
	#DFSDM_CHAWSCDR_AWFOSR
 ((
ut32_t
)0x001F0000

	)

4441 
	#DFSDM_CHAWSCDR_BKSCD
 ((
ut32_t
)0x0000F000

	)

4442 
	#DFSDM_CHAWSCDR_SCDT
 ((
ut32_t
)0x000000FF

	)

4445 
	#DFSDM_CHWDATR_WDATA
 ((
ut32_t
)0x0000FFFF

	)

4448 
	#DFSDM_CHDATINR_INDAT0
 ((
ut32_t
)0x0000FFFF

	)

4449 
	#DFSDM_CHDATINR_INDAT1
 ((
ut32_t
)0xFFFF0000

	)

4454 
	#DFSDM_FLTCR1_AWFSEL
 ((
ut32_t
)0x40000000

	)

4455 
	#DFSDM_FLTCR1_FAST
 ((
ut32_t
)0x20000000

	)

4456 
	#DFSDM_FLTCR1_RCH
 ((
ut32_t
)0x07000000

	)

4457 
	#DFSDM_FLTCR1_RDMAEN
 ((
ut32_t
)0x00200000

	)

4458 
	#DFSDM_FLTCR1_RSYNC
 ((
ut32_t
)0x00080000

	)

4459 
	#DFSDM_FLTCR1_RCONT
 ((
ut32_t
)0x00040000

	)

4460 
	#DFSDM_FLTCR1_RSWSTART
 ((
ut32_t
)0x00020000

	)

4461 
	#DFSDM_FLTCR1_JEXTEN
 ((
ut32_t
)0x00006000

	)

4462 
	#DFSDM_FLTCR1_JEXTEN_1
 ((
ut32_t
)0x00004000

	)

4463 
	#DFSDM_FLTCR1_JEXTEN_0
 ((
ut32_t
)0x00002000

	)

4464 
	#DFSDM_FLTCR1_JEXTSEL
 ((
ut32_t
)0x00000700

	)

4465 
	#DFSDM_FLTCR1_JEXTSEL_2
 ((
ut32_t
)0x00000400

	)

4466 
	#DFSDM_FLTCR1_JEXTSEL_1
 ((
ut32_t
)0x00000200

	)

4467 
	#DFSDM_FLTCR1_JEXTSEL_0
 ((
ut32_t
)0x00000100

	)

4468 
	#DFSDM_FLTCR1_JDMAEN
 ((
ut32_t
)0x00000020

	)

4469 
	#DFSDM_FLTCR1_JSCAN
 ((
ut32_t
)0x00000010

	)

4470 
	#DFSDM_FLTCR1_JSYNC
 ((
ut32_t
)0x00000008

	)

4471 
	#DFSDM_FLTCR1_JSWSTART
 ((
ut32_t
)0x00000002

	)

4472 
	#DFSDM_FLTCR1_DFEN
 ((
ut32_t
)0x00000001

	)

4475 
	#DFSDM_FLTCR2_AWDCH
 ((
ut32_t
)0x000F0000

	)

4476 
	#DFSDM_FLTCR2_EXCH
 ((
ut32_t
)0x00000F00

	)

4477 
	#DFSDM_FLTCR2_CKABIE
 ((
ut32_t
)0x00000040

	)

4478 
	#DFSDM_FLTCR2_SCDIE
 ((
ut32_t
)0x00000020

	)

4479 
	#DFSDM_FLTCR2_AWDIE
 ((
ut32_t
)0x00000010

	)

4480 
	#DFSDM_FLTCR2_ROVRIE
 ((
ut32_t
)0x00000008

	)

4481 
	#DFSDM_FLTCR2_JOVRIE
 ((
ut32_t
)0x00000004

	)

4482 
	#DFSDM_FLTCR2_REOCIE
 ((
ut32_t
)0x00000002

	)

4483 
	#DFSDM_FLTCR2_JEOCIE
 ((
ut32_t
)0x00000001

	)

4486 
	#DFSDM_FLTISR_SCDF
 ((
ut32_t
)0x0F000000

	)

4487 
	#DFSDM_FLTISR_CKABF
 ((
ut32_t
)0x000F0000

	)

4488 
	#DFSDM_FLTISR_RCIP
 ((
ut32_t
)0x00004000

	)

4489 
	#DFSDM_FLTISR_JCIP
 ((
ut32_t
)0x00002000

	)

4490 
	#DFSDM_FLTISR_AWDF
 ((
ut32_t
)0x00000010

	)

4491 
	#DFSDM_FLTISR_ROVRF
 ((
ut32_t
)0x00000008

	)

4492 
	#DFSDM_FLTISR_JOVRF
 ((
ut32_t
)0x00000004

	)

4493 
	#DFSDM_FLTISR_REOCF
 ((
ut32_t
)0x00000002

	)

4494 
	#DFSDM_FLTISR_JEOCF
 ((
ut32_t
)0x00000001

	)

4497 
	#DFSDM_FLTICR_CLRSCSDF
 ((
ut32_t
)0x0F000000

	)

4498 
	#DFSDM_FLTICR_CLRCKABF
 ((
ut32_t
)0x000F0000

	)

4499 
	#DFSDM_FLTICR_CLRROVRF
 ((
ut32_t
)0x00000008

	)

4500 
	#DFSDM_FLTICR_CLRJOVRF
 ((
ut32_t
)0x00000004

	)

4503 
	#DFSDM_FLTJCHGR_JCHG
 ((
ut32_t
)0x000000FF

	)

4506 
	#DFSDM_FLTFCR_FORD
 ((
ut32_t
)0xE0000000

	)

4507 
	#DFSDM_FLTFCR_FORD_2
 ((
ut32_t
)0x80000000

	)

4508 
	#DFSDM_FLTFCR_FORD_1
 ((
ut32_t
)0x40000000

	)

4509 
	#DFSDM_FLTFCR_FORD_0
 ((
ut32_t
)0x20000000

	)

4510 
	#DFSDM_FLTFCR_FOSR
 ((
ut32_t
)0x03FF0000

	)

4511 
	#DFSDM_FLTFCR_IOSR
 ((
ut32_t
)0x000000FF

	)

4514 
	#DFSDM_FLTJDATAR_JDATA
 ((
ut32_t
)0xFFFFFF00

	)

4515 
	#DFSDM_FLTJDATAR_JDATACH
 ((
ut32_t
)0x00000007

	)

4518 
	#DFSDM_FLTRDATAR_RDATA
 ((
ut32_t
)0xFFFFFF00

	)

4519 
	#DFSDM_FLTRDATAR_RPEND
 ((
ut32_t
)0x00000010

	)

4520 
	#DFSDM_FLTRDATAR_RDATACH
 ((
ut32_t
)0x00000007

	)

4523 
	#DFSDM_FLTAWHTR_AWHT
 ((
ut32_t
)0xFFFFFF00

	)

4524 
	#DFSDM_FLTAWHTR_BKAWH
 ((
ut32_t
)0x0000000F

	)

4527 
	#DFSDM_FLTAWLTR_AWLT
 ((
ut32_t
)0xFFFFFF00

	)

4528 
	#DFSDM_FLTAWLTR_BKAWL
 ((
ut32_t
)0x0000000F

	)

4531 
	#DFSDM_FLTAWSR_AWHTF
 ((
ut32_t
)0x00000F00

	)

4532 
	#DFSDM_FLTAWSR_AWLTF
 ((
ut32_t
)0x0000000F

	)

4535 
	#DFSDM_FLTAWCFR_CLRAWHTF
 ((
ut32_t
)0x00000F00

	)

4536 
	#DFSDM_FLTAWCFR_CLRAWLTF
 ((
ut32_t
)0x0000000F

	)

4539 
	#DFSDM_FLTEXMAX_EXMAX
 ((
ut32_t
)0xFFFFFF00

	)

4540 
	#DFSDM_FLTEXMAX_EXMAXCH
 ((
ut32_t
)0x00000007

	)

4543 
	#DFSDM_FLTEXMIN_EXMIN
 ((
ut32_t
)0xFFFFFF00

	)

4544 
	#DFSDM_FLTEXMIN_EXMINCH
 ((
ut32_t
)0x00000007

	)

4547 
	#DFSDM_FLTCNVTIMR_CNVCNT
 ((
ut32_t
)0xFFFFFFF0

	)

4555 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

4556 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

4557 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

4558 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

4559 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

4560 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

4561 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

4562 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

4563 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

4564 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

4565 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

4566 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

4567 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

4568 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

4569 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

4570 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

4571 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

4572 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

4573 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

4574 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

4575 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

4576 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

4577 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

4578 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

4579 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

4580 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

4581 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

4582 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

4583 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

4584 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

4585 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

4586 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

4587 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

4588 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

4589 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

4592 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

4593 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

4594 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

4595 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

4596 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

4597 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

4598 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

4599 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

4600 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

4601 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

4602 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

4603 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

4604 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

4605 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

4606 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

4607 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

4608 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

4611 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

4612 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

4613 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

4614 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

4615 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

4616 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

4617 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

4618 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

4619 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

4622 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

4623 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

4624 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

4625 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

4626 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

4627 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

4628 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

4629 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

4630 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

4631 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

4632 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

4633 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

4634 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

4635 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

4636 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

4637 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

4638 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

4639 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

4640 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

4641 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

4644 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

4645 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

4646 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

4647 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

4648 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

4649 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

4650 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

4651 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

4652 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

4653 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

4654 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

4655 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

4656 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

4657 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

4658 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

4659 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

4660 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

4661 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

4662 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

4663 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

4666 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

4667 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

4668 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

4669 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

4670 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

4671 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

4672 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

4673 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

4674 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

4675 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

4676 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

4677 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

4678 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

4679 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

4680 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

4681 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

4682 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

4683 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

4684 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

4685 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

4688 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

4689 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

4690 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

4691 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

4692 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

4693 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

4694 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

4695 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

4696 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

4697 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

4698 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

4699 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

4700 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

4701 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

4702 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

4703 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

4704 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

4705 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

4706 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

4707 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

4717 
	#DMA2D_CR_START
 ((
ut32_t
)0x00000001

	)

4718 
	#DMA2D_CR_SUSP
 ((
ut32_t
)0x00000002

	)

4719 
	#DMA2D_CR_ABORT
 ((
ut32_t
)0x00000004

	)

4720 
	#DMA2D_CR_TEIE
 ((
ut32_t
)0x00000100

	)

4721 
	#DMA2D_CR_TCIE
 ((
ut32_t
)0x00000200

	)

4722 
	#DMA2D_CR_TWIE
 ((
ut32_t
)0x00000400

	)

4723 
	#DMA2D_CR_CAEIE
 ((
ut32_t
)0x00000800

	)

4724 
	#DMA2D_CR_CTCIE
 ((
ut32_t
)0x00001000

	)

4725 
	#DMA2D_CR_CEIE
 ((
ut32_t
)0x00002000

	)

4726 
	#DMA2D_CR_MODE
 ((
ut32_t
)0x00030000

	)

4730 
	#DMA2D_ISR_TEIF
 ((
ut32_t
)0x00000001

	)

4731 
	#DMA2D_ISR_TCIF
 ((
ut32_t
)0x00000002

	)

4732 
	#DMA2D_ISR_TWIF
 ((
ut32_t
)0x00000004

	)

4733 
	#DMA2D_ISR_CAEIF
 ((
ut32_t
)0x00000008

	)

4734 
	#DMA2D_ISR_CTCIF
 ((
ut32_t
)0x00000010

	)

4735 
	#DMA2D_ISR_CEIF
 ((
ut32_t
)0x00000020

	)

4739 
	#DMA2D_IFCR_CTEIF
 ((
ut32_t
)0x00000001

	)

4740 
	#DMA2D_IFCR_CTCIF
 ((
ut32_t
)0x00000002

	)

4741 
	#DMA2D_IFCR_CTWIF
 ((
ut32_t
)0x00000004

	)

4742 
	#DMA2D_IFCR_CAECIF
 ((
ut32_t
)0x00000008

	)

4743 
	#DMA2D_IFCR_CCTCIF
 ((
ut32_t
)0x00000010

	)

4744 
	#DMA2D_IFCR_CCEIF
 ((
ut32_t
)0x00000020

	)

4747 
	#DMA2D_IFSR_CTEIF
 
DMA2D_IFCR_CTEIF


	)

4748 
	#DMA2D_IFSR_CTCIF
 
DMA2D_IFCR_CTCIF


	)

4749 
	#DMA2D_IFSR_CTWIF
 
DMA2D_IFCR_CTWIF


	)

4750 
	#DMA2D_IFSR_CCAEIF
 
DMA2D_IFCR_CAECIF


	)

4751 
	#DMA2D_IFSR_CCTCIF
 
DMA2D_IFCR_CCTCIF


	)

4752 
	#DMA2D_IFSR_CCEIF
 
DMA2D_IFCR_CCEIF


	)

4756 
	#DMA2D_FGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4760 
	#DMA2D_FGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4764 
	#DMA2D_BGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4768 
	#DMA2D_BGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4772 
	#DMA2D_FGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4773 
	#DMA2D_FGPFCCR_CM_0
 ((
ut32_t
)0x00000001

	)

4774 
	#DMA2D_FGPFCCR_CM_1
 ((
ut32_t
)0x00000002

	)

4775 
	#DMA2D_FGPFCCR_CM_2
 ((
ut32_t
)0x00000004

	)

4776 
	#DMA2D_FGPFCCR_CM_3
 ((
ut32_t
)0x00000008

	)

4777 
	#DMA2D_FGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4778 
	#DMA2D_FGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4779 
	#DMA2D_FGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4780 
	#DMA2D_FGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4781 
	#DMA2D_FGPFCCR_AM_0
 ((
ut32_t
)0x00010000

	)

4782 
	#DMA2D_FGPFCCR_AM_1
 ((
ut32_t
)0x00020000

	)

4783 
	#DMA2D_FGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4787 
	#DMA2D_FGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4788 
	#DMA2D_FGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4789 
	#DMA2D_FGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4793 
	#DMA2D_BGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4794 
	#DMA2D_BGPFCCR_CM_0
 ((
ut32_t
)0x00000001

	)

4795 
	#DMA2D_BGPFCCR_CM_1
 ((
ut32_t
)0x00000002

	)

4796 
	#DMA2D_BGPFCCR_CM_2
 ((
ut32_t
)0x00000004

	)

4797 
	#DMA2D_FGPFCCR_CM_3
 ((
ut32_t
)0x00000008

	)

4798 
	#DMA2D_BGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4799 
	#DMA2D_BGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4800 
	#DMA2D_BGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4801 
	#DMA2D_BGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4802 
	#DMA2D_BGPFCCR_AM_0
 ((
ut32_t
)0x00010000

	)

4803 
	#DMA2D_BGPFCCR_AM_1
 ((
ut32_t
)0x00020000

	)

4804 
	#DMA2D_BGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4808 
	#DMA2D_BGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4809 
	#DMA2D_BGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4810 
	#DMA2D_BGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4814 
	#DMA2D_FGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4818 
	#DMA2D_BGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4822 
	#DMA2D_OPFCCR_CM
 ((
ut32_t
)0x00000007

	)

4823 
	#DMA2D_OPFCCR_CM_0
 ((
ut32_t
)0x00000001

	)

4824 
	#DMA2D_OPFCCR_CM_1
 ((
ut32_t
)0x00000002

	)

4825 
	#DMA2D_OPFCCR_CM_2
 ((
ut32_t
)0x00000004

	)

4831 
	#DMA2D_OCOLR_BLUE_1
 ((
ut32_t
)0x000000FF

	)

4832 
	#DMA2D_OCOLR_GREEN_1
 ((
ut32_t
)0x0000FF00

	)

4833 
	#DMA2D_OCOLR_RED_1
 ((
ut32_t
)0x00FF0000

	)

4834 
	#DMA2D_OCOLR_ALPHA_1
 ((
ut32_t
)0xFF000000

	)

4837 
	#DMA2D_OCOLR_BLUE_2
 ((
ut32_t
)0x0000001F

	)

4838 
	#DMA2D_OCOLR_GREEN_2
 ((
ut32_t
)0x000007E0

	)

4839 
	#DMA2D_OCOLR_RED_2
 ((
ut32_t
)0x0000F800

	)

4842 
	#DMA2D_OCOLR_BLUE_3
 ((
ut32_t
)0x0000001F

	)

4843 
	#DMA2D_OCOLR_GREEN_3
 ((
ut32_t
)0x000003E0

	)

4844 
	#DMA2D_OCOLR_RED_3
 ((
ut32_t
)0x00007C00

	)

4845 
	#DMA2D_OCOLR_ALPHA_3
 ((
ut32_t
)0x00008000

	)

4848 
	#DMA2D_OCOLR_BLUE_4
 ((
ut32_t
)0x0000000F

	)

4849 
	#DMA2D_OCOLR_GREEN_4
 ((
ut32_t
)0x000000F0

	)

4850 
	#DMA2D_OCOLR_RED_4
 ((
ut32_t
)0x00000F00

	)

4851 
	#DMA2D_OCOLR_ALPHA_4
 ((
ut32_t
)0x0000F000

	)

4855 
	#DMA2D_OMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4859 
	#DMA2D_OOR_LO
 ((
ut32_t
)0x00003FFF

	)

4863 
	#DMA2D_NLR_NL
 ((
ut32_t
)0x0000FFFF

	)

4864 
	#DMA2D_NLR_PL
 ((
ut32_t
)0x3FFF0000

	)

4868 
	#DMA2D_LWR_LW
 ((
ut32_t
)0x0000FFFF

	)

4872 
	#DMA2D_AMTCR_EN
 ((
ut32_t
)0x00000001

	)

4873 
	#DMA2D_AMTCR_DT
 ((
ut32_t
)0x0000FF00

	)

4888 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

4889 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

4890 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

4891 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

4892 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

4893 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

4894 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

4895 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

4896 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

4897 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

4898 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

4899 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

4900 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

4901 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

4902 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

4903 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

4904 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

4905 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

4906 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

4907 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

4908 
	#EXTI_IMR_MR23
 ((
ut32_t
)0x00800000

	)

4911 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

4912 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

4913 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

4914 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

4915 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

4916 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

4917 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

4918 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

4919 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

4920 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

4921 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

4922 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

4923 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

4924 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

4925 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

4926 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

4927 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

4928 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

4929 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

4930 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

4931 
	#EXTI_EMR_MR23
 ((
ut32_t
)0x00800000

	)

4934 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

4935 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

4936 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

4937 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

4938 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

4939 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

4940 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

4941 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

4942 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

4943 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

4944 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

4945 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

4946 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

4947 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

4948 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

4949 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

4950 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

4951 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

4952 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

4953 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

4954 
	#EXTI_RTSR_TR23
 ((
ut32_t
)0x00800000

	)

4957 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

4958 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

4959 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

4960 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

4961 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

4962 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

4963 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

4964 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

4965 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

4966 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

4967 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

4968 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

4969 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

4970 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

4971 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

4972 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

4973 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

4974 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

4975 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

4976 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

4977 
	#EXTI_FTSR_TR23
 ((
ut32_t
)0x00800000

	)

4980 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

4981 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

4982 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

4983 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

4984 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

4985 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

4986 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

4987 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

4988 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

4989 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

4990 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

4991 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

4992 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

4993 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

4994 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

4995 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

4996 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

4997 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

4998 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

4999 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

5000 
	#EXTI_SWIER_SWIER23
 ((
ut32_t
)0x00800000

	)

5003 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

5004 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

5005 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

5006 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

5007 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

5008 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

5009 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

5010 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

5011 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

5012 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

5013 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

5014 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

5015 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

5016 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

5017 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

5018 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

5019 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

5020 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

5021 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

5022 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

5023 
	#EXTI_PR_PR23
 ((
ut32_t
)0x00800000

	)

5031 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x0000000F)

	)

5032 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

5033 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

5034 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

5035 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

5036 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

5037 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

5038 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

5039 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

5040 
	#FLASH_ACR_LATENCY_8WS
 ((
ut32_t
)0x00000008)

	)

5041 
	#FLASH_ACR_LATENCY_9WS
 ((
ut32_t
)0x00000009)

	)

5042 
	#FLASH_ACR_LATENCY_10WS
 ((
ut32_t
)0x0000000A)

	)

5043 
	#FLASH_ACR_LATENCY_11WS
 ((
ut32_t
)0x0000000B)

	)

5044 
	#FLASH_ACR_LATENCY_12WS
 ((
ut32_t
)0x0000000C)

	)

5045 
	#FLASH_ACR_LATENCY_13WS
 ((
ut32_t
)0x0000000D)

	)

5046 
	#FLASH_ACR_LATENCY_14WS
 ((
ut32_t
)0x0000000E)

	)

5047 
	#FLASH_ACR_LATENCY_15WS
 ((
ut32_t
)0x0000000F)

	)

5049 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

5050 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

5051 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

5052 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

5053 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

5054 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

5055 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

5058 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

5059 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

5060 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

5061 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

5062 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

5063 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

5064 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

5067 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

5068 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

5069 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

5070 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

5071 
	#FLASH_CR_SNB
 ((
ut32_t
)0x000000F8)

	)

5072 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

5073 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

5074 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

5075 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

5076 
	#FLASH_CR_SNB_4
 ((
ut32_t
)0x00000040)

	)

5077 
	#FLASH_CR_PSIZE
 ((
ut32_t
)0x00000300)

	)

5078 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

5079 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

5080 
	#FLASH_CR_MER2
 ((
ut32_t
)0x00008000)

	)

5081 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

5082 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

5083 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

5086 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

5087 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

5088 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

5089 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

5090 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

5091 
	#FLASH_OPTCR_BFB2
 ((
ut32_t
)0x00000010)

	)

5093 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

5094 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

5095 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

5096 
	#FLASH_OPTCR_RDP
 ((
ut32_t
)0x0000FF00)

	)

5097 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

5098 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

5099 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

5100 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

5101 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

5102 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

5103 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

5104 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

5105 
	#FLASH_OPTCR_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

5106 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

5107 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

5108 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

5109 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

5110 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

5111 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

5112 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

5113 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

5114 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

5115 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

5116 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

5117 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

5119 
	#FLASH_OPTCR_DB1M
 ((
ut32_t
)0x40000000)

	)

5120 
	#FLASH_OPTCR_SPRMOD
 ((
ut32_t
)0x80000000)

	)

5123 
	#FLASH_OPTCR1_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

5124 
	#FLASH_OPTCR1_nWRP_0
 ((
ut32_t
)0x00010000)

	)

5125 
	#FLASH_OPTCR1_nWRP_1
 ((
ut32_t
)0x00020000)

	)

5126 
	#FLASH_OPTCR1_nWRP_2
 ((
ut32_t
)0x00040000)

	)

5127 
	#FLASH_OPTCR1_nWRP_3
 ((
ut32_t
)0x00080000)

	)

5128 
	#FLASH_OPTCR1_nWRP_4
 ((
ut32_t
)0x00100000)

	)

5129 
	#FLASH_OPTCR1_nWRP_5
 ((
ut32_t
)0x00200000)

	)

5130 
	#FLASH_OPTCR1_nWRP_6
 ((
ut32_t
)0x00400000)

	)

5131 
	#FLASH_OPTCR1_nWRP_7
 ((
ut32_t
)0x00800000)

	)

5132 
	#FLASH_OPTCR1_nWRP_8
 ((
ut32_t
)0x01000000)

	)

5133 
	#FLASH_OPTCR1_nWRP_9
 ((
ut32_t
)0x02000000)

	)

5134 
	#FLASH_OPTCR1_nWRP_10
 ((
ut32_t
)0x04000000)

	)

5135 
	#FLASH_OPTCR1_nWRP_11
 ((
ut32_t
)0x08000000)

	)

5137 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

5144 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

5145 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

5147 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

5148 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

5149 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

5151 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

5152 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5153 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5155 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

5156 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

5157 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

5158 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5159 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

5160 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

5161 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

5162 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

5163 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5164 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5167 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

5168 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

5170 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

5171 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

5172 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

5174 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

5175 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5176 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5178 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

5179 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

5180 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

5181 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5182 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

5183 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

5184 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

5185 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

5186 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5187 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5190 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

5191 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

5193 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

5194 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

5195 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

5197 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

5198 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

5199 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

5201 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

5202 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

5203 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5204 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5205 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5206 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5207 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5208 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5209 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5210 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5213 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5214 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

5216 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

5217 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

5218 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

5220 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

5221 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

5222 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

5224 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

5225 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

5226 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

5227 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5228 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

5229 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

5230 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

5231 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

5232 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5233 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5236 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5237 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5238 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5239 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5240 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5242 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5243 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5244 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5245 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5246 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5248 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5249 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5250 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5251 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5252 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5254 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5255 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5256 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5257 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5258 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5260 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5261 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5262 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5263 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5264 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5266 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5267 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5268 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5269 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5270 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5272 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5273 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5274 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5277 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5278 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5279 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5280 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5281 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5283 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5284 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5285 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5286 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5287 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5289 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5290 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5291 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5292 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5293 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5295 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5296 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5297 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5298 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5299 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5301 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5302 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5303 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5304 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5305 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5307 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5308 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5309 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5310 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5311 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5313 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5314 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5315 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5318 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5319 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5320 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5321 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5322 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5324 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5325 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5326 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5327 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5328 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5330 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5331 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5332 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5333 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5334 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5336 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5337 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5338 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5339 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5340 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5342 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5343 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5344 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5345 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5346 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5348 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5349 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5350 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5351 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5352 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5354 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5355 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5356 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5359 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5360 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5361 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5362 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5363 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5365 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5366 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5367 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5368 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5369 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5371 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5372 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5373 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5374 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5375 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5377 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5378 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5379 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5380 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5381 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5383 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5384 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5385 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5386 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5387 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5389 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5390 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5391 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5392 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5393 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5395 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5396 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5397 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5400 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5401 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5402 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5403 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5404 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5406 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5407 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5408 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5409 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5410 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5412 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5413 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5414 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5415 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5416 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5418 
	#FSMC_BWTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5419 
	#FSMC_BWTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5420 
	#FSMC_BWTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5421 
	#FSMC_BWTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5422 
	#FSMC_BWTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5424 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5425 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5426 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5429 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5430 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5431 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5432 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5433 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5435 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5436 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5437 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5438 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5439 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5441 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5442 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5443 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5444 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5445 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5447 
	#FSMC_BWTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5448 
	#FSMC_BWTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5449 
	#FSMC_BWTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5450 
	#FSMC_BWTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5451 
	#FSMC_BWTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5453 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5454 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5455 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5458 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5459 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5460 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5461 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5462 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5464 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5465 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5466 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5467 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5468 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5470 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5471 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5472 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5473 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5474 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5476 
	#FSMC_BWTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5477 
	#FSMC_BWTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5478 
	#FSMC_BWTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5479 
	#FSMC_BWTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5480 
	#FSMC_BWTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5482 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5483 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5484 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5487 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5488 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5489 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5490 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5491 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5493 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5494 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5495 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5496 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5497 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5499 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5500 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5501 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5502 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5503 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5505 
	#FSMC_BWTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5506 
	#FSMC_BWTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5507 
	#FSMC_BWTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5508 
	#FSMC_BWTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5509 
	#FSMC_BWTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5511 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5512 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5513 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5516 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5517 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5518 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5520 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5521 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5522 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5524 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5526 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5527 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5528 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5529 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5530 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5532 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5533 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5534 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5535 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5536 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5538 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5539 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5540 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5541 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5544 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5545 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5546 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5548 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5549 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5550 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5552 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5554 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5555 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5556 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5557 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5558 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5560 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5561 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5562 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5563 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5564 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5566 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5567 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5568 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5569 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5572 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5573 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5574 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5576 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5577 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5578 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5580 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5582 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5583 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5584 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5585 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5586 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5588 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5589 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5590 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5591 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5592 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5594 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5595 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5596 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5597 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5600 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5601 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5602 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5603 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5604 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5605 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5606 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5609 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5610 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5611 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5612 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5613 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5614 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5615 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5618 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5619 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5620 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5621 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5622 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5623 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5624 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5627 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5628 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5629 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5630 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5631 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5632 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5633 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5634 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5635 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5637 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5638 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5639 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5640 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5641 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5642 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5643 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5644 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5645 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5647 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5648 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5649 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5650 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5651 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5652 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5653 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5654 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5655 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5657 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5658 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5659 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5660 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5661 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5662 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5663 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5664 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5665 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5668 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5669 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5670 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5671 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5672 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5673 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5674 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5675 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5676 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5678 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5679 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5680 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5681 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5682 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5683 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5684 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5685 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5686 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5688 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5689 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5690 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5691 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5692 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5693 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5694 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5695 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5696 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5698 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5699 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5700 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5701 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5702 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5703 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5704 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5705 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5706 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5709 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5710 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5711 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5712 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5713 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5714 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5715 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5716 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5717 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5719 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5720 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5721 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5722 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5723 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5724 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5725 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5726 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5727 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5729 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5730 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5731 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5732 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5733 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5734 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5735 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5736 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5737 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5739 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5740 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5741 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5742 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5743 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5744 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5745 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5746 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5747 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5750 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5751 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5752 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5753 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5754 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5755 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5756 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5757 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5758 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5760 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5761 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5762 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5763 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5764 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5765 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5766 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5767 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5768 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5770 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5771 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5772 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5773 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5774 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5775 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5776 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5777 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5778 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5780 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5781 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5782 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5783 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5784 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5785 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5786 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5787 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5788 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5791 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5792 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5793 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5794 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5795 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5796 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5797 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5798 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5799 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5801 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5802 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5803 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5804 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5805 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5806 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5807 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5808 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5809 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5811 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5812 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5813 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5814 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5815 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5816 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5817 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5818 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5819 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5821 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5822 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5823 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5824 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5825 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5826 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5827 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5828 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5829 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5832 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5833 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5834 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5835 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5836 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5837 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5838 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5839 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5840 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5842 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5843 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5844 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5845 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5846 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5847 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5848 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5849 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5850 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5852 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5853 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5854 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5855 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5856 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5857 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5858 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5859 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5860 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5862 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5863 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5864 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5865 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5866 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5867 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5868 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5869 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5870 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5873 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5874 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5875 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5876 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5877 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5878 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5879 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5880 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5881 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5883 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5884 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5885 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5886 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5887 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5888 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5889 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5890 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5891 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5893 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5894 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5895 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5896 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5897 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5898 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5899 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5900 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5901 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5903 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5904 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5905 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5906 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5907 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5908 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5909 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5910 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5911 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5914 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5917 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5920 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

5927 
	#FMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

5928 
	#FMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

5930 
	#FMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

5931 
	#FMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

5932 
	#FMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

5934 
	#FMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

5935 
	#FMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5936 
	#FMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5938 
	#FMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

5939 
	#FMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

5940 
	#FMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

5941 
	#FMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5942 
	#FMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

5943 
	#FMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

5944 
	#FMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

5945 
	#FMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

5946 
	#FMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5947 
	#FMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5948 
	#FMC_BCR1_CCLKEN
 ((
ut32_t
)0x00100000

	)

5951 
	#FMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

5952 
	#FMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

5954 
	#FMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

5955 
	#FMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

5956 
	#FMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

5958 
	#FMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

5959 
	#FMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5960 
	#FMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5962 
	#FMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

5963 
	#FMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

5964 
	#FMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

5965 
	#FMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5966 
	#FMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

5967 
	#FMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

5968 
	#FMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

5969 
	#FMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

5970 
	#FMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5971 
	#FMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5974 
	#FMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

5975 
	#FMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

5977 
	#FMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

5978 
	#FMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

5979 
	#FMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

5981 
	#FMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

5982 
	#FMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

5983 
	#FMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

5985 
	#FMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

5986 
	#FMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

5987 
	#FMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5988 
	#FMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5989 
	#FMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5990 
	#FMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5991 
	#FMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5992 
	#FMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5993 
	#FMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5994 
	#FMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5997 
	#FMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5998 
	#FMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

6000 
	#FMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

6001 
	#FMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

6002 
	#FMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

6004 
	#FMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

6005 
	#FMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

6006 
	#FMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

6008 
	#FMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

6009 
	#FMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

6010 
	#FMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

6011 
	#FMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

6012 
	#FMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

6013 
	#FMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

6014 
	#FMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

6015 
	#FMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

6016 
	#FMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

6017 
	#FMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

6020 
	#FMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

6021 
	#FMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6022 
	#FMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6023 
	#FMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6024 
	#FMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6026 
	#FMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6027 
	#FMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6028 
	#FMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6029 
	#FMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6030 
	#FMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6032 
	#FMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

6033 
	#FMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

6034 
	#FMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

6035 
	#FMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

6036 
	#FMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

6037 
	#FMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

6038 
	#FMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

6039 
	#FMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

6040 
	#FMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

6042 
	#FMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6043 
	#FMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6044 
	#FMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6045 
	#FMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6046 
	#FMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6048 
	#FMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

6049 
	#FMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

6050 
	#FMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

6051 
	#FMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

6052 
	#FMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

6054 
	#FMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

6055 
	#FMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

6056 
	#FMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

6057 
	#FMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

6058 
	#FMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6060 
	#FMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

6061 
	#FMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6062 
	#FMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6065 
	#FMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

6066 
	#FMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6067 
	#FMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6068 
	#FMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6069 
	#FMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6071 
	#FMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6072 
	#FMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6073 
	#FMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6074 
	#FMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6075 
	#FMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6077 
	#FMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

6078 
	#FMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

6079 
	#FMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

6080 
	#FMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

6081 
	#FMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

6082 
	#FMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

6083 
	#FMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

6084 
	#FMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

6085 
	#FMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

6087 
	#FMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6088 
	#FMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6089 
	#FMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6090 
	#FMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6091 
	#FMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6093 
	#FMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

6094 
	#FMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

6095 
	#FMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

6096 
	#FMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

6097 
	#FMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

6099 
	#FMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

6100 
	#FMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

6101 
	#FMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

6102 
	#FMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

6103 
	#FMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6105 
	#FMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

6106 
	#FMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6107 
	#FMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6110 
	#FMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

6111 
	#FMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6112 
	#FMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6113 
	#FMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6114 
	#FMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6116 
	#FMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6117 
	#FMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6118 
	#FMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6119 
	#FMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6120 
	#FMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6122 
	#FMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

6123 
	#FMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

6124 
	#FMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

6125 
	#FMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

6126 
	#FMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

6127 
	#FMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

6128 
	#FMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

6129 
	#FMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

6130 
	#FMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

6132 
	#FMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6133 
	#FMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6134 
	#FMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6135 
	#FMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6136 
	#FMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6138 
	#FMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

6139 
	#FMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

6140 
	#FMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

6141 
	#FMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

6142 
	#FMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

6144 
	#FMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

6145 
	#FMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

6146 
	#FMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

6147 
	#FMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

6148 
	#FMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6150 
	#FMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

6151 
	#FMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6152 
	#FMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6155 
	#FMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

6156 
	#FMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6157 
	#FMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6158 
	#FMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6159 
	#FMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6161 
	#FMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6162 
	#FMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6163 
	#FMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6164 
	#FMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6165 
	#FMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6167 
	#FMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

6168 
	#FMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

6169 
	#FMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

6170 
	#FMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

6171 
	#FMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

6172 
	#FMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

6173 
	#FMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

6174 
	#FMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

6175 
	#FMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

6177 
	#FMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6178 
	#FMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6179 
	#FMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6180 
	#FMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6181 
	#FMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6183 
	#FMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

6184 
	#FMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

6185 
	#FMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

6186 
	#FMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

6187 
	#FMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

6189 
	#FMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

6190 
	#FMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

6191 
	#FMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

6192 
	#FMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

6193 
	#FMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6195 
	#FMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

6196 
	#FMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6197 
	#FMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6200 
	#FMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

6201 
	#FMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6202 
	#FMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6203 
	#FMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6204 
	#FMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6206 
	#FMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6207 
	#FMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6208 
	#FMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6209 
	#FMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6210 
	#FMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6212 
	#FMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

6213 
	#FMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

6214 
	#FMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

6215 
	#FMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

6216 
	#FMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

6217 
	#FMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

6218 
	#FMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

6219 
	#FMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

6220 
	#FMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

6222 
	#FMC_BWTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6223 
	#FMC_BWTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6224 
	#FMC_BWTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6225 
	#FMC_BWTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6226 
	#FMC_BWTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6228 
	#FMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

6229 
	#FMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6230 
	#FMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6233 
	#FMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

6234 
	#FMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6235 
	#FMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6236 
	#FMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6237 
	#FMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6239 
	#FMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6240 
	#FMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6241 
	#FMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6242 
	#FMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6243 
	#FMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6245 
	#FMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

6246 
	#FMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

6247 
	#FMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

6248 
	#FMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

6249 
	#FMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

6250 
	#FMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

6251 
	#FMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

6252 
	#FMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

6253 
	#FMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

6255 
	#FMC_BWTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6256 
	#FMC_BWTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6257 
	#FMC_BWTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6258 
	#FMC_BWTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6259 
	#FMC_BWTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6261 
	#FMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

6262 
	#FMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6263 
	#FMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6266 
	#FMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

6267 
	#FMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6268 
	#FMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6269 
	#FMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6270 
	#FMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6272 
	#FMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6273 
	#FMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6274 
	#FMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6275 
	#FMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6276 
	#FMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6278 
	#FMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

6279 
	#FMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

6280 
	#FMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

6281 
	#FMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

6282 
	#FMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

6283 
	#FMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

6284 
	#FMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

6285 
	#FMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

6286 
	#FMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

6288 
	#FMC_BWTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6289 
	#FMC_BWTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6290 
	#FMC_BWTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6291 
	#FMC_BWTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6292 
	#FMC_BWTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6294 
	#FMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

6295 
	#FMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6296 
	#FMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6299 
	#FMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

6300 
	#FMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6301 
	#FMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6302 
	#FMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6303 
	#FMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6305 
	#FMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6306 
	#FMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6307 
	#FMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6308 
	#FMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6309 
	#FMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6311 
	#FMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

6312 
	#FMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

6313 
	#FMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

6314 
	#FMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

6315 
	#FMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

6316 
	#FMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

6317 
	#FMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

6318 
	#FMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

6319 
	#FMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

6321 
	#FMC_BWTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6322 
	#FMC_BWTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6323 
	#FMC_BWTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6324 
	#FMC_BWTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6325 
	#FMC_BWTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6327 
	#FMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

6328 
	#FMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6329 
	#FMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6332 
	#FMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

6333 
	#FMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

6334 
	#FMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

6336 
	#FMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

6337 
	#FMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

6338 
	#FMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

6340 
	#FMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

6342 
	#FMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

6343 
	#FMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

6344 
	#FMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

6345 
	#FMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

6346 
	#FMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

6348 
	#FMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

6349 
	#FMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

6350 
	#FMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

6351 
	#FMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

6352 
	#FMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

6354 
	#FMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

6355 
	#FMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

6356 
	#FMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

6357 
	#FMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

6360 
	#FMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

6361 
	#FMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

6362 
	#FMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

6364 
	#FMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

6365 
	#FMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

6366 
	#FMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

6368 
	#FMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

6370 
	#FMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

6371 
	#FMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

6372 
	#FMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

6373 
	#FMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

6374 
	#FMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

6376 
	#FMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

6377 
	#FMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

6378 
	#FMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

6379 
	#FMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

6380 
	#FMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

6382 
	#FMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

6383 
	#FMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

6384 
	#FMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

6385 
	#FMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

6388 
	#FMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

6389 
	#FMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

6390 
	#FMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

6392 
	#FMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

6393 
	#FMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

6394 
	#FMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

6396 
	#FMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

6398 
	#FMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

6399 
	#FMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

6400 
	#FMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

6401 
	#FMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

6402 
	#FMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

6404 
	#FMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

6405 
	#FMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

6406 
	#FMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

6407 
	#FMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

6408 
	#FMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

6410 
	#FMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

6411 
	#FMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

6412 
	#FMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

6413 
	#FMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

6416 
	#FMC_SR2_IRS
 ((
ut8_t
)0x01

	)

6417 
	#FMC_SR2_ILS
 ((
ut8_t
)0x02

	)

6418 
	#FMC_SR2_IFS
 ((
ut8_t
)0x04

	)

6419 
	#FMC_SR2_IREN
 ((
ut8_t
)0x08

	)

6420 
	#FMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

6421 
	#FMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

6422 
	#FMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

6425 
	#FMC_SR3_IRS
 ((
ut8_t
)0x01

	)

6426 
	#FMC_SR3_ILS
 ((
ut8_t
)0x02

	)

6427 
	#FMC_SR3_IFS
 ((
ut8_t
)0x04

	)

6428 
	#FMC_SR3_IREN
 ((
ut8_t
)0x08

	)

6429 
	#FMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

6430 
	#FMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

6431 
	#FMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

6434 
	#FMC_SR4_IRS
 ((
ut8_t
)0x01

	)

6435 
	#FMC_SR4_ILS
 ((
ut8_t
)0x02

	)

6436 
	#FMC_SR4_IFS
 ((
ut8_t
)0x04

	)

6437 
	#FMC_SR4_IREN
 ((
ut8_t
)0x08

	)

6438 
	#FMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

6439 
	#FMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

6440 
	#FMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

6443 
	#FMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

6444 
	#FMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

6445 
	#FMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

6446 
	#FMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

6447 
	#FMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

6448 
	#FMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

6449 
	#FMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

6450 
	#FMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

6451 
	#FMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

6453 
	#FMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

6454 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

6455 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

6456 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

6457 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

6458 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

6459 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

6460 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

6461 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

6463 
	#FMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

6464 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

6465 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

6466 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

6467 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

6468 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

6469 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

6470 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

6471 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

6473 
	#FMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

6474 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

6475 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

6476 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

6477 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

6478 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

6479 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

6480 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

6481 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

6484 
	#FMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

6485 
	#FMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

6486 
	#FMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

6487 
	#FMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

6488 
	#FMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

6489 
	#FMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

6490 
	#FMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

6491 
	#FMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

6492 
	#FMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

6494 
	#FMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

6495 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

6496 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

6497 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

6498 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

6499 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

6500 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

6501 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

6502 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

6504 
	#FMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

6505 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

6506 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

6507 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

6508 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

6509 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

6510 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

6511 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

6512 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

6514 
	#FMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

6515 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

6516 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

6517 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

6518 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

6519 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

6520 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

6521 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

6522 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

6525 
	#FMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

6526 
	#FMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

6527 
	#FMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

6528 
	#FMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

6529 
	#FMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

6530 
	#FMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

6531 
	#FMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

6532 
	#FMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

6533 
	#FMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

6535 
	#FMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

6536 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

6537 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

6538 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

6539 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

6540 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

6541 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

6542 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

6543 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

6545 
	#FMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

6546 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

6547 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

6548 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

6549 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

6550 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

6551 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

6552 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

6553 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

6555 
	#FMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

6556 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

6557 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

6558 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

6559 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

6560 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

6561 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

6562 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

6563 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

6566 
	#FMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

6567 
	#FMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

6568 
	#FMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

6569 
	#FMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

6570 
	#FMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

6571 
	#FMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

6572 
	#FMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

6573 
	#FMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

6574 
	#FMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

6576 
	#FMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

6577 
	#FMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

6578 
	#FMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

6579 
	#FMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

6580 
	#FMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

6581 
	#FMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

6582 
	#FMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

6583 
	#FMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

6584 
	#FMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

6586 
	#FMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

6587 
	#FMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

6588 
	#FMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

6589 
	#FMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

6590 
	#FMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

6591 
	#FMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

6592 
	#FMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

6593 
	#FMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

6594 
	#FMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

6596 
	#FMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

6597 
	#FMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

6598 
	#FMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

6599 
	#FMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

6600 
	#FMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

6601 
	#FMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

6602 
	#FMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

6603 
	#FMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

6604 
	#FMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

6607 
	#FMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

6608 
	#FMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

6609 
	#FMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

6610 
	#FMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

6611 
	#FMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

6612 
	#FMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

6613 
	#FMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

6614 
	#FMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

6615 
	#FMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

6617 
	#FMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

6618 
	#FMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

6619 
	#FMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

6620 
	#FMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

6621 
	#FMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

6622 
	#FMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

6623 
	#FMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

6624 
	#FMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

6625 
	#FMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

6627 
	#FMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

6628 
	#FMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

6629 
	#FMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

6630 
	#FMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

6631 
	#FMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

6632 
	#FMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

6633 
	#FMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

6634 
	#FMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

6635 
	#FMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

6637 
	#FMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

6638 
	#FMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

6639 
	#FMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

6640 
	#FMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

6641 
	#FMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

6642 
	#FMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

6643 
	#FMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

6644 
	#FMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

6645 
	#FMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

6648 
	#FMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

6649 
	#FMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

6650 
	#FMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

6651 
	#FMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

6652 
	#FMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

6653 
	#FMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

6654 
	#FMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

6655 
	#FMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

6656 
	#FMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

6658 
	#FMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

6659 
	#FMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

6660 
	#FMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

6661 
	#FMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

6662 
	#FMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

6663 
	#FMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

6664 
	#FMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

6665 
	#FMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

6666 
	#FMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

6668 
	#FMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

6669 
	#FMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

6670 
	#FMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

6671 
	#FMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

6672 
	#FMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

6673 
	#FMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

6674 
	#FMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

6675 
	#FMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

6676 
	#FMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

6678 
	#FMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

6679 
	#FMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

6680 
	#FMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

6681 
	#FMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

6682 
	#FMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

6683 
	#FMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

6684 
	#FMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

6685 
	#FMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

6686 
	#FMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

6689 
	#FMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

6690 
	#FMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

6691 
	#FMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

6692 
	#FMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

6693 
	#FMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

6694 
	#FMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

6695 
	#FMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

6696 
	#FMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

6697 
	#FMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

6699 
	#FMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

6700 
	#FMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

6701 
	#FMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

6702 
	#FMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

6703 
	#FMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

6704 
	#FMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

6705 
	#FMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

6706 
	#FMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

6707 
	#FMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

6709 
	#FMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

6710 
	#FMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

6711 
	#FMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

6712 
	#FMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

6713 
	#FMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

6714 
	#FMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

6715 
	#FMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

6716 
	#FMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

6717 
	#FMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

6719 
	#FMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

6720 
	#FMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

6721 
	#FMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

6722 
	#FMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

6723 
	#FMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

6724 
	#FMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

6725 
	#FMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

6726 
	#FMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

6727 
	#FMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

6730 
	#FMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

6733 
	#FMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

6736 
	#FMC_SDCR1_NC
 ((
ut32_t
)0x00000003

	)

6737 
	#FMC_SDCR1_NC_0
 ((
ut32_t
)0x00000001

	)

6738 
	#FMC_SDCR1_NC_1
 ((
ut32_t
)0x00000002

	)

6740 
	#FMC_SDCR1_NR
 ((
ut32_t
)0x0000000C

	)

6741 
	#FMC_SDCR1_NR_0
 ((
ut32_t
)0x00000004

	)

6742 
	#FMC_SDCR1_NR_1
 ((
ut32_t
)0x00000008

	)

6744 
	#FMC_SDCR1_MWID
 ((
ut32_t
)0x00000030

	)

6745 
	#FMC_SDCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

6746 
	#FMC_SDCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

6748 
	#FMC_SDCR1_NB
 ((
ut32_t
)0x00000040

	)

6750 
	#FMC_SDCR1_CAS
 ((
ut32_t
)0x00000180

	)

6751 
	#FMC_SDCR1_CAS_0
 ((
ut32_t
)0x00000080

	)

6752 
	#FMC_SDCR1_CAS_1
 ((
ut32_t
)0x00000100

	)

6754 
	#FMC_SDCR1_WP
 ((
ut32_t
)0x00000200

	)

6756 
	#FMC_SDCR1_SDCLK
 ((
ut32_t
)0x00000C00

	)

6757 
	#FMC_SDCR1_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6758 
	#FMC_SDCR1_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6760 
	#FMC_SDCR1_RBURST
 ((
ut32_t
)0x00001000

	)

6762 
	#FMC_SDCR1_RPIPE
 ((
ut32_t
)0x00006000

	)

6763 
	#FMC_SDCR1_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6764 
	#FMC_SDCR1_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6767 
	#FMC_SDCR2_NC
 ((
ut32_t
)0x00000003

	)

6768 
	#FMC_SDCR2_NC_0
 ((
ut32_t
)0x00000001

	)

6769 
	#FMC_SDCR2_NC_1
 ((
ut32_t
)0x00000002

	)

6771 
	#FMC_SDCR2_NR
 ((
ut32_t
)0x0000000C

	)

6772 
	#FMC_SDCR2_NR_0
 ((
ut32_t
)0x00000004

	)

6773 
	#FMC_SDCR2_NR_1
 ((
ut32_t
)0x00000008

	)

6775 
	#FMC_SDCR2_MWID
 ((
ut32_t
)0x00000030

	)

6776 
	#FMC_SDCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

6777 
	#FMC_SDCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

6779 
	#FMC_SDCR2_NB
 ((
ut32_t
)0x00000040

	)

6781 
	#FMC_SDCR2_CAS
 ((
ut32_t
)0x00000180

	)

6782 
	#FMC_SDCR2_CAS_0
 ((
ut32_t
)0x00000080

	)

6783 
	#FMC_SDCR2_CAS_1
 ((
ut32_t
)0x00000100

	)

6785 
	#FMC_SDCR2_WP
 ((
ut32_t
)0x00000200

	)

6787 
	#FMC_SDCR2_SDCLK
 ((
ut32_t
)0x00000C00

	)

6788 
	#FMC_SDCR2_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6789 
	#FMC_SDCR2_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6791 
	#FMC_SDCR2_RBURST
 ((
ut32_t
)0x00001000

	)

6793 
	#FMC_SDCR2_RPIPE
 ((
ut32_t
)0x00006000

	)

6794 
	#FMC_SDCR2_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6795 
	#FMC_SDCR2_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6798 
	#FMC_SDTR1_TMRD
 ((
ut32_t
)0x0000000F

	)

6799 
	#FMC_SDTR1_TMRD_0
 ((
ut32_t
)0x00000001

	)

6800 
	#FMC_SDTR1_TMRD_1
 ((
ut32_t
)0x00000002

	)

6801 
	#FMC_SDTR1_TMRD_2
 ((
ut32_t
)0x00000004

	)

6802 
	#FMC_SDTR1_TMRD_3
 ((
ut32_t
)0x00000008

	)

6804 
	#FMC_SDTR1_TXSR
 ((
ut32_t
)0x000000F0

	)

6805 
	#FMC_SDTR1_TXSR_0
 ((
ut32_t
)0x00000010

	)

6806 
	#FMC_SDTR1_TXSR_1
 ((
ut32_t
)0x00000020

	)

6807 
	#FMC_SDTR1_TXSR_2
 ((
ut32_t
)0x00000040

	)

6808 
	#FMC_SDTR1_TXSR_3
 ((
ut32_t
)0x00000080

	)

6810 
	#FMC_SDTR1_TRAS
 ((
ut32_t
)0x00000F00

	)

6811 
	#FMC_SDTR1_TRAS_0
 ((
ut32_t
)0x00000100

	)

6812 
	#FMC_SDTR1_TRAS_1
 ((
ut32_t
)0x00000200

	)

6813 
	#FMC_SDTR1_TRAS_2
 ((
ut32_t
)0x00000400

	)

6814 
	#FMC_SDTR1_TRAS_3
 ((
ut32_t
)0x00000800

	)

6816 
	#FMC_SDTR1_TRC
 ((
ut32_t
)0x0000F000

	)

6817 
	#FMC_SDTR1_TRC_0
 ((
ut32_t
)0x00001000

	)

6818 
	#FMC_SDTR1_TRC_1
 ((
ut32_t
)0x00002000

	)

6819 
	#FMC_SDTR1_TRC_2
 ((
ut32_t
)0x00004000

	)

6821 
	#FMC_SDTR1_TWR
 ((
ut32_t
)0x000F0000

	)

6822 
	#FMC_SDTR1_TWR_0
 ((
ut32_t
)0x00010000

	)

6823 
	#FMC_SDTR1_TWR_1
 ((
ut32_t
)0x00020000

	)

6824 
	#FMC_SDTR1_TWR_2
 ((
ut32_t
)0x00040000

	)

6826 
	#FMC_SDTR1_TRP
 ((
ut32_t
)0x00F00000

	)

6827 
	#FMC_SDTR1_TRP_0
 ((
ut32_t
)0x00100000

	)

6828 
	#FMC_SDTR1_TRP_1
 ((
ut32_t
)0x00200000

	)

6829 
	#FMC_SDTR1_TRP_2
 ((
ut32_t
)0x00400000

	)

6831 
	#FMC_SDTR1_TRCD
 ((
ut32_t
)0x0F000000

	)

6832 
	#FMC_SDTR1_TRCD_0
 ((
ut32_t
)0x01000000

	)

6833 
	#FMC_SDTR1_TRCD_1
 ((
ut32_t
)0x02000000

	)

6834 
	#FMC_SDTR1_TRCD_2
 ((
ut32_t
)0x04000000

	)

6837 
	#FMC_SDTR2_TMRD
 ((
ut32_t
)0x0000000F

	)

6838 
	#FMC_SDTR2_TMRD_0
 ((
ut32_t
)0x00000001

	)

6839 
	#FMC_SDTR2_TMRD_1
 ((
ut32_t
)0x00000002

	)

6840 
	#FMC_SDTR2_TMRD_2
 ((
ut32_t
)0x00000004

	)

6841 
	#FMC_SDTR2_TMRD_3
 ((
ut32_t
)0x00000008

	)

6843 
	#FMC_SDTR2_TXSR
 ((
ut32_t
)0x000000F0

	)

6844 
	#FMC_SDTR2_TXSR_0
 ((
ut32_t
)0x00000010

	)

6845 
	#FMC_SDTR2_TXSR_1
 ((
ut32_t
)0x00000020

	)

6846 
	#FMC_SDTR2_TXSR_2
 ((
ut32_t
)0x00000040

	)

6847 
	#FMC_SDTR2_TXSR_3
 ((
ut32_t
)0x00000080

	)

6849 
	#FMC_SDTR2_TRAS
 ((
ut32_t
)0x00000F00

	)

6850 
	#FMC_SDTR2_TRAS_0
 ((
ut32_t
)0x00000100

	)

6851 
	#FMC_SDTR2_TRAS_1
 ((
ut32_t
)0x00000200

	)

6852 
	#FMC_SDTR2_TRAS_2
 ((
ut32_t
)0x00000400

	)

6853 
	#FMC_SDTR2_TRAS_3
 ((
ut32_t
)0x00000800

	)

6855 
	#FMC_SDTR2_TRC
 ((
ut32_t
)0x0000F000

	)

6856 
	#FMC_SDTR2_TRC_0
 ((
ut32_t
)0x00001000

	)

6857 
	#FMC_SDTR2_TRC_1
 ((
ut32_t
)0x00002000

	)

6858 
	#FMC_SDTR2_TRC_2
 ((
ut32_t
)0x00004000

	)

6860 
	#FMC_SDTR2_TWR
 ((
ut32_t
)0x000F0000

	)

6861 
	#FMC_SDTR2_TWR_0
 ((
ut32_t
)0x00010000

	)

6862 
	#FMC_SDTR2_TWR_1
 ((
ut32_t
)0x00020000

	)

6863 
	#FMC_SDTR2_TWR_2
 ((
ut32_t
)0x00040000

	)

6865 
	#FMC_SDTR2_TRP
 ((
ut32_t
)0x00F00000

	)

6866 
	#FMC_SDTR2_TRP_0
 ((
ut32_t
)0x00100000

	)

6867 
	#FMC_SDTR2_TRP_1
 ((
ut32_t
)0x00200000

	)

6868 
	#FMC_SDTR2_TRP_2
 ((
ut32_t
)0x00400000

	)

6870 
	#FMC_SDTR2_TRCD
 ((
ut32_t
)0x0F000000

	)

6871 
	#FMC_SDTR2_TRCD_0
 ((
ut32_t
)0x01000000

	)

6872 
	#FMC_SDTR2_TRCD_1
 ((
ut32_t
)0x02000000

	)

6873 
	#FMC_SDTR2_TRCD_2
 ((
ut32_t
)0x04000000

	)

6876 
	#FMC_SDCMR_MODE
 ((
ut32_t
)0x00000007

	)

6877 
	#FMC_SDCMR_MODE_0
 ((
ut32_t
)0x00000001

	)

6878 
	#FMC_SDCMR_MODE_1
 ((
ut32_t
)0x00000002

	)

6879 
	#FMC_SDCMR_MODE_2
 ((
ut32_t
)0x00000003

	)

6881 
	#FMC_SDCMR_CTB2
 ((
ut32_t
)0x00000008

	)

6883 
	#FMC_SDCMR_CTB1
 ((
ut32_t
)0x00000010

	)

6885 
	#FMC_SDCMR_NRFS
 ((
ut32_t
)0x000001E0

	)

6886 
	#FMC_SDCMR_NRFS_0
 ((
ut32_t
)0x00000020

	)

6887 
	#FMC_SDCMR_NRFS_1
 ((
ut32_t
)0x00000040

	)

6888 
	#FMC_SDCMR_NRFS_2
 ((
ut32_t
)0x00000080

	)

6889 
	#FMC_SDCMR_NRFS_3
 ((
ut32_t
)0x00000100

	)

6891 
	#FMC_SDCMR_MRD
 ((
ut32_t
)0x003FFE00

	)

6894 
	#FMC_SDRTR_CRE
 ((
ut32_t
)0x00000001

	)

6896 
	#FMC_SDRTR_COUNT
 ((
ut32_t
)0x00003FFE

	)

6898 
	#FMC_SDRTR_REIE
 ((
ut32_t
)0x00004000

	)

6901 
	#FMC_SDSR_RE
 ((
ut32_t
)0x00000001

	)

6903 
	#FMC_SDSR_MODES1
 ((
ut32_t
)0x00000006

	)

6904 
	#FMC_SDSR_MODES1_0
 ((
ut32_t
)0x00000002

	)

6905 
	#FMC_SDSR_MODES1_1
 ((
ut32_t
)0x00000004

	)

6907 
	#FMC_SDSR_MODES2
 ((
ut32_t
)0x00000018

	)

6908 
	#FMC_SDSR_MODES2_0
 ((
ut32_t
)0x00000008

	)

6909 
	#FMC_SDSR_MODES2_1
 ((
ut32_t
)0x00000010

	)

6911 
	#FMC_SDSR_BUSY
 ((
ut32_t
)0x00000020

	)

6921 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

6922 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

6923 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

6925 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

6926 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

6927 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

6929 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

6930 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

6931 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

6933 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

6934 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

6935 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

6937 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

6938 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

6939 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

6941 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

6942 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

6943 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

6945 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

6946 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

6947 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

6949 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

6950 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

6951 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

6953 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

6954 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

6955 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

6957 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

6958 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

6959 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

6961 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

6962 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

6963 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

6965 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

6966 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

6967 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

6969 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

6970 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

6971 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

6973 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

6974 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

6975 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

6977 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

6978 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

6979 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

6981 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

6982 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

6983 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

6986 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

6987 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

6988 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

6989 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

6990 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

6991 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

6992 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

6993 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

6994 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

6995 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

6996 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

6997 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

6998 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

6999 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

7000 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

7001 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

7004 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

7005 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

7006 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

7008 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

7009 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

7010 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

7012 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

7013 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

7014 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

7016 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

7017 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

7018 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

7020 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

7021 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

7022 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

7024 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

7025 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

7026 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

7028 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

7029 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

7030 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

7032 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

7033 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

7034 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

7036 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

7037 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

7038 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

7040 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

7041 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

7042 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

7044 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

7045 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

7046 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

7048 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

7049 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

7050 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

7052 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

7053 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

7054 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

7056 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

7057 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

7058 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

7060 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

7061 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

7062 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

7064 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

7065 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

7066 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

7069 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

7070 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

7071 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

7073 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

7074 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

7075 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

7077 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

7078 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

7079 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

7081 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

7082 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

7083 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

7085 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

7086 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

7087 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

7089 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

7090 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

7091 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

7093 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

7094 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

7095 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

7097 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

7098 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

7099 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

7101 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

7102 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

7103 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

7105 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

7106 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

7107 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

7109 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

7110 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

7111 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

7113 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

7114 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

7115 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

7117 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

7118 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

7119 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

7121 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

7122 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

7123 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

7125 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

7126 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

7127 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

7129 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

7130 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

7131 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

7134 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

7135 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

7136 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

7137 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

7138 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

7139 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

7140 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

7141 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

7142 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

7143 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

7144 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

7145 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

7146 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

7147 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

7148 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

7149 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

7151 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

7152 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

7153 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

7154 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

7155 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

7156 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

7157 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

7158 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

7159 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

7160 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

7161 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

7162 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

7163 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

7164 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

7165 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

7166 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

7169 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

7170 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

7171 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

7172 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

7173 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

7174 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

7175 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

7176 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

7177 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

7178 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

7179 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

7180 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

7181 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

7182 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

7183 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

7184 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

7186 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

7187 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

7188 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

7189 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

7190 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

7191 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

7192 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

7193 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

7194 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

7195 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

7196 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

7197 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

7198 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

7199 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

7200 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

7201 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

7204 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

7205 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

7206 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

7207 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

7208 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

7209 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

7210 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

7211 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

7212 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

7213 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

7214 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

7215 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

7216 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

7217 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

7218 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

7219 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

7220 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

7221 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

7222 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

7223 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

7224 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

7225 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

7226 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

7227 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

7228 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

7229 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

7230 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

7231 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

7232 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

7233 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

7234 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

7235 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

7243 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

7244 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

7245 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

7246 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

7247 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

7248 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

7249 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00040080)

	)

7250 
	#HASH_CR_ALGO_0
 ((
ut32_t
)0x00000080)

	)

7251 
	#HASH_CR_ALGO_1
 ((
ut32_t
)0x00040000)

	)

7252 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

7253 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

7254 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

7255 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

7256 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

7257 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

7258 
	#HASH_CR_MDMAT
 ((
ut32_t
)0x00002000)

	)

7259 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

7262 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

7263 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

7264 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

7265 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

7266 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

7267 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

7268 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

7271 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

7272 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

7275 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

7276 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

7277 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

7278 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

7286 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

7287 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

7288 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

7289 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

7290 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

7291 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

7292 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

7293 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

7294 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

7295 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

7296 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

7297 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

7298 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

7299 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

7302 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

7303 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

7304 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

7305 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

7306 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

7307 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

7308 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

7310 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

7311 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

7312 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

7313 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

7314 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

7317 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

7318 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

7320 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

7321 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

7322 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

7323 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

7324 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

7325 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

7326 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

7327 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

7328 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

7329 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

7331 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

7334 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

7335 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

7338 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

7341 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

7342 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

7343 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

7344 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

7345 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

7346 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

7347 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

7348 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

7349 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

7350 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

7351 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

7352 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

7353 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

7354 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

7357 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

7358 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

7359 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

7360 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

7361 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

7362 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

7363 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

7364 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

7367 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

7368 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

7369 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

7372 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

7375 
	#I2C_FLTR_DNF
 ((
ut8_t
)0x0F

	)

7376 
	#I2C_FLTR_ANOFF
 ((
ut8_t
)0x10

	)

7378 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

7385 
	#FMPI2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

7386 
	#FMPI2C_CR1_TXIE
 ((
ut32_t
)0x00000002

	)

7387 
	#FMPI2C_CR1_RXIE
 ((
ut32_t
)0x00000004

	)

7388 
	#FMPI2C_CR1_ADDRIE
 ((
ut32_t
)0x00000008

	)

7389 
	#FMPI2C_CR1_NACKIE
 ((
ut32_t
)0x00000010

	)

7390 
	#FMPI2C_CR1_STOPIE
 ((
ut32_t
)0x00000020

	)

7391 
	#FMPI2C_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

7392 
	#FMPI2C_CR1_ERRIE
 ((
ut32_t
)0x00000080

	)

7393 
	#FMPI2C_CR1_DFN
 ((
ut32_t
)0x00000F00

	)

7394 
	#FMPI2C_CR1_ANFOFF
 ((
ut32_t
)0x00001000

	)

7395 
	#FMPI2C_CR1_TXDMAEN
 ((
ut32_t
)0x00004000

	)

7396 
	#FMPI2C_CR1_RXDMAEN
 ((
ut32_t
)0x00008000

	)

7397 
	#FMPI2C_CR1_SBC
 ((
ut32_t
)0x00010000

	)

7398 
	#FMPI2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00020000

	)

7399 
	#FMPI2C_CR1_GCEN
 ((
ut32_t
)0x00080000

	)

7400 
	#FMPI2C_CR1_SMBHEN
 ((
ut32_t
)0x00100000

	)

7401 
	#FMPI2C_CR1_SMBDEN
 ((
ut32_t
)0x00200000

	)

7402 
	#FMPI2C_CR1_ALERTEN
 ((
ut32_t
)0x00400000

	)

7403 
	#FMPI2C_CR1_PECEN
 ((
ut32_t
)0x00800000

	)

7406 
	#FMPI2C_CR2_SADD
 ((
ut32_t
)0x000003FF

	)

7407 
	#FMPI2C_CR2_RD_WRN
 ((
ut32_t
)0x00000400

	)

7408 
	#FMPI2C_CR2_ADD10
 ((
ut32_t
)0x00000800

	)

7409 
	#FMPI2C_CR2_HEAD10R
 ((
ut32_t
)0x00001000

	)

7410 
	#FMPI2C_CR2_START
 ((
ut32_t
)0x00002000

	)

7411 
	#FMPI2C_CR2_STOP
 ((
ut32_t
)0x00004000

	)

7412 
	#FMPI2C_CR2_NACK
 ((
ut32_t
)0x00008000

	)

7413 
	#FMPI2C_CR2_NBYTES
 ((
ut32_t
)0x00FF0000

	)

7414 
	#FMPI2C_CR2_RELOAD
 ((
ut32_t
)0x01000000

	)

7415 
	#FMPI2C_CR2_AUTOEND
 ((
ut32_t
)0x02000000

	)

7416 
	#FMPI2C_CR2_PECBYTE
 ((
ut32_t
)0x04000000

	)

7419 
	#FMPI2C_OAR1_OA1
 ((
ut32_t
)0x000003FF

	)

7420 
	#FMPI2C_OAR1_OA1MODE
 ((
ut32_t
)0x00000400

	)

7421 
	#FMPI2C_OAR1_OA1EN
 ((
ut32_t
)0x00008000

	)

7424 
	#FMPI2C_OAR2_OA2
 ((
ut32_t
)0x000000FE

	)

7425 
	#FMPI2C_OAR2_OA2MSK
 ((
ut32_t
)0x00000700

	)

7426 
	#FMPI2C_OAR2_OA2EN
 ((
ut32_t
)0x00008000

	)

7429 
	#FMPI2C_TIMINGR_SCLL
 ((
ut32_t
)0x000000FF

	)

7430 
	#FMPI2C_TIMINGR_SCLH
 ((
ut32_t
)0x0000FF00

	)

7431 
	#FMPI2C_TIMINGR_SDADEL
 ((
ut32_t
)0x000F0000

	)

7432 
	#FMPI2C_TIMINGR_SCLDEL
 ((
ut32_t
)0x00F00000

	)

7433 
	#FMPI2C_TIMINGR_PRESC
 ((
ut32_t
)0xF0000000

	)

7436 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
ut32_t
)0x00000FFF

	)

7437 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
ut32_t
)0x00001000

	)

7438 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
ut32_t
)0x00008000

	)

7439 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
ut32_t
)0x0FFF0000

	)

7440 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
ut32_t
)0x80000000

	)

7443 
	#FMPI2C_ISR_TXE
 ((
ut32_t
)0x00000001

	)

7444 
	#FMPI2C_ISR_TXIS
 ((
ut32_t
)0x00000002

	)

7445 
	#FMPI2C_ISR_RXNE
 ((
ut32_t
)0x00000004

	)

7446 
	#FMPI2C_ISR_ADDR
 ((
ut32_t
)0x00000008

	)

7447 
	#FMPI2C_ISR_NACKF
 ((
ut32_t
)0x00000010

	)

7448 
	#FMPI2C_ISR_STOPF
 ((
ut32_t
)0x00000020

	)

7449 
	#FMPI2C_ISR_TC
 ((
ut32_t
)0x00000040

	)

7450 
	#FMPI2C_ISR_TCR
 ((
ut32_t
)0x00000080

	)

7451 
	#FMPI2C_ISR_BERR
 ((
ut32_t
)0x00000100

	)

7452 
	#FMPI2C_ISR_ARLO
 ((
ut32_t
)0x00000200

	)

7453 
	#FMPI2C_ISR_OVR
 ((
ut32_t
)0x00000400

	)

7454 
	#FMPI2C_ISR_PECERR
 ((
ut32_t
)0x00000800

	)

7455 
	#FMPI2C_ISR_TIMEOUT
 ((
ut32_t
)0x00001000

	)

7456 
	#FMPI2C_ISR_ALERT
 ((
ut32_t
)0x00002000

	)

7457 
	#FMPI2C_ISR_BUSY
 ((
ut32_t
)0x00008000

	)

7458 
	#FMPI2C_ISR_DIR
 ((
ut32_t
)0x00010000

	)

7459 
	#FMPI2C_ISR_ADDCODE
 ((
ut32_t
)0x00FE0000

	)

7462 
	#FMPI2C_ICR_ADDRCF
 ((
ut32_t
)0x00000008

	)

7463 
	#FMPI2C_ICR_NACKCF
 ((
ut32_t
)0x00000010

	)

7464 
	#FMPI2C_ICR_STOPCF
 ((
ut32_t
)0x00000020

	)

7465 
	#FMPI2C_ICR_BERRCF
 ((
ut32_t
)0x00000100

	)

7466 
	#FMPI2C_ICR_ARLOCF
 ((
ut32_t
)0x00000200

	)

7467 
	#FMPI2C_ICR_OVRCF
 ((
ut32_t
)0x00000400

	)

7468 
	#FMPI2C_ICR_PECCF
 ((
ut32_t
)0x00000800

	)

7469 
	#FMPI2C_ICR_TIMOUTCF
 ((
ut32_t
)0x00001000

	)

7470 
	#FMPI2C_ICR_ALERTCF
 ((
ut32_t
)0x00002000

	)

7473 
	#FMPI2C_PECR_PEC
 ((
ut32_t
)0x000000FF

	)

7476 
	#FMPI2C_RXDR_RXDATA
 ((
ut32_t
)0x000000FF

	)

7479 
	#FMPI2C_TXDR_TXDATA
 ((
ut32_t
)0x000000FF

	)

7487 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

7490 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

7491 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

7492 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

7493 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

7496 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

7499 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

7500 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

7510 
	#LTDC_SSCR_VSH
 ((
ut32_t
)0x000007FF

	)

7511 
	#LTDC_SSCR_HSW
 ((
ut32_t
)0x0FFF0000

	)

7515 
	#LTDC_BPCR_AVBP
 ((
ut32_t
)0x000007FF

	)

7516 
	#LTDC_BPCR_AHBP
 ((
ut32_t
)0x0FFF0000

	)

7520 
	#LTDC_AWCR_AAH
 ((
ut32_t
)0x000007FF

	)

7521 
	#LTDC_AWCR_AAW
 ((
ut32_t
)0x0FFF0000

	)

7525 
	#LTDC_TWCR_TOTALH
 ((
ut32_t
)0x000007FF

	)

7526 
	#LTDC_TWCR_TOTALW
 ((
ut32_t
)0x0FFF0000

	)

7530 
	#LTDC_GCR_LTDCEN
 ((
ut32_t
)0x00000001

	)

7531 
	#LTDC_GCR_DBW
 ((
ut32_t
)0x00000070

	)

7532 
	#LTDC_GCR_DGW
 ((
ut32_t
)0x00000700

	)

7533 
	#LTDC_GCR_DRW
 ((
ut32_t
)0x00007000

	)

7534 
	#LTDC_GCR_DEN
 ((
ut32_t
)0x00010000

	)

7535 
	#LTDC_GCR_PCPOL
 ((
ut32_t
)0x10000000

	)

7536 
	#LTDC_GCR_DEPOL
 ((
ut32_t
)0x20000000

	)

7537 
	#LTDC_GCR_VSPOL
 ((
ut32_t
)0x40000000

	)

7538 
	#LTDC_GCR_HSPOL
 ((
ut32_t
)0x80000000

	)

7541 
	#LTDC_GCR_DTEN
 
LTDC_GCR_DEN


	)

7545 
	#LTDC_SRCR_IMR
 ((
ut32_t
)0x00000001

	)

7546 
	#LTDC_SRCR_VBR
 ((
ut32_t
)0x00000002

	)

7550 
	#LTDC_BCCR_BCBLUE
 ((
ut32_t
)0x000000FF

	)

7551 
	#LTDC_BCCR_BCGREEN
 ((
ut32_t
)0x0000FF00

	)

7552 
	#LTDC_BCCR_BCRED
 ((
ut32_t
)0x00FF0000

	)

7556 
	#LTDC_IER_LIE
 ((
ut32_t
)0x00000001

	)

7557 
	#LTDC_IER_FUIE
 ((
ut32_t
)0x00000002

	)

7558 
	#LTDC_IER_TERRIE
 ((
ut32_t
)0x00000004

	)

7559 
	#LTDC_IER_RRIE
 ((
ut32_t
)0x00000008

	)

7563 
	#LTDC_ISR_LIF
 ((
ut32_t
)0x00000001

	)

7564 
	#LTDC_ISR_FUIF
 ((
ut32_t
)0x00000002

	)

7565 
	#LTDC_ISR_TERRIF
 ((
ut32_t
)0x00000004

	)

7566 
	#LTDC_ISR_RRIF
 ((
ut32_t
)0x00000008

	)

7570 
	#LTDC_ICR_CLIF
 ((
ut32_t
)0x00000001

	)

7571 
	#LTDC_ICR_CFUIF
 ((
ut32_t
)0x00000002

	)

7572 
	#LTDC_ICR_CTERRIF
 ((
ut32_t
)0x00000004

	)

7573 
	#LTDC_ICR_CRRIF
 ((
ut32_t
)0x00000008

	)

7577 
	#LTDC_LIPCR_LIPOS
 ((
ut32_t
)0x000007FF

	)

7581 
	#LTDC_CPSR_CYPOS
 ((
ut32_t
)0x0000FFFF

	)

7582 
	#LTDC_CPSR_CXPOS
 ((
ut32_t
)0xFFFF0000

	)

7586 
	#LTDC_CDSR_VDES
 ((
ut32_t
)0x00000001

	)

7587 
	#LTDC_CDSR_HDES
 ((
ut32_t
)0x00000002

	)

7588 
	#LTDC_CDSR_VSYNCS
 ((
ut32_t
)0x00000004

	)

7589 
	#LTDC_CDSR_HSYNCS
 ((
ut32_t
)0x00000008

	)

7593 
	#LTDC_LxCR_LEN
 ((
ut32_t
)0x00000001

	)

7594 
	#LTDC_LxCR_COLKEN
 ((
ut32_t
)0x00000002

	)

7595 
	#LTDC_LxCR_CLUTEN
 ((
ut32_t
)0x00000010

	)

7599 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ut32_t
)0x00000FFF

	)

7600 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7604 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ut32_t
)0x00000FFF

	)

7605 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7609 
	#LTDC_LxCKCR_CKBLUE
 ((
ut32_t
)0x000000FF

	)

7610 
	#LTDC_LxCKCR_CKGREEN
 ((
ut32_t
)0x0000FF00

	)

7611 
	#LTDC_LxCKCR_CKRED
 ((
ut32_t
)0x00FF0000

	)

7615 
	#LTDC_LxPFCR_PF
 ((
ut32_t
)0x00000007

	)

7619 
	#LTDC_LxCACR_CONSTA
 ((
ut32_t
)0x000000FF

	)

7623 
	#LTDC_LxDCCR_DCBLUE
 ((
ut32_t
)0x000000FF

	)

7624 
	#LTDC_LxDCCR_DCGREEN
 ((
ut32_t
)0x0000FF00

	)

7625 
	#LTDC_LxDCCR_DCRED
 ((
ut32_t
)0x00FF0000

	)

7626 
	#LTDC_LxDCCR_DCALPHA
 ((
ut32_t
)0xFF000000

	)

7630 
	#LTDC_LxBFCR_BF2
 ((
ut32_t
)0x00000007

	)

7631 
	#LTDC_LxBFCR_BF1
 ((
ut32_t
)0x00000700

	)

7635 
	#LTDC_LxCFBAR_CFBADD
 ((
ut32_t
)0xFFFFFFFF

	)

7639 
	#LTDC_LxCFBLR_CFBLL
 ((
ut32_t
)0x00001FFF

	)

7640 
	#LTDC_LxCFBLR_CFBP
 ((
ut32_t
)0x1FFF0000

	)

7644 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ut32_t
)0x000007FF

	)

7648 
	#LTDC_LxCLUTWR_BLUE
 ((
ut32_t
)0x000000FF

	)

7649 
	#LTDC_LxCLUTWR_GREEN
 ((
ut32_t
)0x0000FF00

	)

7650 
	#LTDC_LxCLUTWR_RED
 ((
ut32_t
)0x00FF0000

	)

7651 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ut32_t
)0xFF000000

	)

7653 #i
	`defed
(
STM32F469_479xx
)

7660 
	#DSI_VR
 ((
ut32_t
)0x3133302A

	)

7663 
	#DSI_CR_EN
 ((
ut32_t
)0x00000001

	)

7666 
	#DSI_CCR_TXECKDIV
 ((
ut32_t
)0x000000FF

	)

7667 
	#DSI_CCR_TXECKDIV0
 ((
ut32_t
)0x00000001)

	)

7668 
	#DSI_CCR_TXECKDIV1
 ((
ut32_t
)0x00000002)

	)

7669 
	#DSI_CCR_TXECKDIV2
 ((
ut32_t
)0x00000004)

	)

7670 
	#DSI_CCR_TXECKDIV3
 ((
ut32_t
)0x00000008)

	)

7671 
	#DSI_CCR_TXECKDIV4
 ((
ut32_t
)0x00000010)

	)

7672 
	#DSI_CCR_TXECKDIV5
 ((
ut32_t
)0x00000020)

	)

7673 
	#DSI_CCR_TXECKDIV6
 ((
ut32_t
)0x00000040)

	)

7674 
	#DSI_CCR_TXECKDIV7
 ((
ut32_t
)0x00000080)

	)

7676 
	#DSI_CCR_TOCKDIV
 ((
ut32_t
)0x0000FF00

	)

7677 
	#DSI_CCR_TOCKDIV0
 ((
ut32_t
)0x00000100)

	)

7678 
	#DSI_CCR_TOCKDIV1
 ((
ut32_t
)0x00000200)

	)

7679 
	#DSI_CCR_TOCKDIV2
 ((
ut32_t
)0x00000400)

	)

7680 
	#DSI_CCR_TOCKDIV3
 ((
ut32_t
)0x00000800)

	)

7681 
	#DSI_CCR_TOCKDIV4
 ((
ut32_t
)0x00001000)

	)

7682 
	#DSI_CCR_TOCKDIV5
 ((
ut32_t
)0x00002000)

	)

7683 
	#DSI_CCR_TOCKDIV6
 ((
ut32_t
)0x00004000)

	)

7684 
	#DSI_CCR_TOCKDIV7
 ((
ut32_t
)0x00008000)

	)

7687 
	#DSI_LVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7688 
	#DSI_LVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7689 
	#DSI_LVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7692 
	#DSI_LCOLCR_COLC
 ((
ut32_t
)0x0000000F

	)

7693 
	#DSI_LCOLCR_COLC0
 ((
ut32_t
)0x00000001)

	)

7694 
	#DSI_LCOLCR_COLC1
 ((
ut32_t
)0x00000020)

	)

7695 
	#DSI_LCOLCR_COLC2
 ((
ut32_t
)0x00000040)

	)

7696 
	#DSI_LCOLCR_COLC3
 ((
ut32_t
)0x00000080)

	)

7698 
	#DSI_LCOLCR_LPE
 ((
ut32_t
)0x00000100

	)

7701 
	#DSI_LPCR_DEP
 ((
ut32_t
)0x00000001

	)

7702 
	#DSI_LPCR_VSP
 ((
ut32_t
)0x00000002

	)

7703 
	#DSI_LPCR_HSP
 ((
ut32_t
)0x00000004

	)

7706 
	#DSI_LPMCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

7707 
	#DSI_LPMCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

7708 
	#DSI_LPMCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

7709 
	#DSI_LPMCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

7710 
	#DSI_LPMCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

7711 
	#DSI_LPMCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

7712 
	#DSI_LPMCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

7713 
	#DSI_LPMCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

7714 
	#DSI_LPMCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

7716 
	#DSI_LPMCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

7717 
	#DSI_LPMCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

7718 
	#DSI_LPMCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

7719 
	#DSI_LPMCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

7720 
	#DSI_LPMCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

7721 
	#DSI_LPMCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

7722 
	#DSI_LPMCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

7723 
	#DSI_LPMCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

7724 
	#DSI_LPMCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

7727 
	#DSI_PCR_ETTXE
 ((
ut32_t
)0x00000001

	)

7728 
	#DSI_PCR_ETRXE
 ((
ut32_t
)0x00000002

	)

7729 
	#DSI_PCR_BTAE
 ((
ut32_t
)0x00000004

	)

7730 
	#DSI_PCR_ECCRXE
 ((
ut32_t
)0x00000008

	)

7731 
	#DSI_PCR_CRCRXE
 ((
ut32_t
)0x00000010

	)

7734 
	#DSI_GVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7735 
	#DSI_GVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7736 
	#DSI_GVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7739 
	#DSI_MCR_CMDM
 ((
ut32_t
)0x00000001

	)

7742 
	#DSI_VMCR_VMT
 ((
ut32_t
)0x00000003

	)

7743 
	#DSI_VMCR_VMT0
 ((
ut32_t
)0x00000001)

	)

7744 
	#DSI_VMCR_VMT1
 ((
ut32_t
)0x00000002)

	)

7746 
	#DSI_VMCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

7747 
	#DSI_VMCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

7748 
	#DSI_VMCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

7749 
	#DSI_VMCR_LPVAE
 ((
ut32_t
)0x00000800

	)

7750 
	#DSI_VMCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

7751 
	#DSI_VMCR_LPHFPE
 ((
ut32_t
)0x00002000

	)

7752 
	#DSI_VMCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

7753 
	#DSI_VMCR_LPCE
 ((
ut32_t
)0x00008000

	)

7754 
	#DSI_VMCR_PGE
 ((
ut32_t
)0x00010000

	)

7755 
	#DSI_VMCR_PGM
 ((
ut32_t
)0x00100000

	)

7756 
	#DSI_VMCR_PGO
 ((
ut32_t
)0x01000000

	)

7759 
	#DSI_VPCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

7760 
	#DSI_VPCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

7761 
	#DSI_VPCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

7762 
	#DSI_VPCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

7763 
	#DSI_VPCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

7764 
	#DSI_VPCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

7765 
	#DSI_VPCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

7766 
	#DSI_VPCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

7767 
	#DSI_VPCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

7768 
	#DSI_VPCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

7769 
	#DSI_VPCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

7770 
	#DSI_VPCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

7771 
	#DSI_VPCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

7772 
	#DSI_VPCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

7773 
	#DSI_VPCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

7776 
	#DSI_VCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

7777 
	#DSI_VCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

7778 
	#DSI_VCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

7779 
	#DSI_VCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

7780 
	#DSI_VCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

7781 
	#DSI_VCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

7782 
	#DSI_VCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

7783 
	#DSI_VCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

7784 
	#DSI_VCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

7785 
	#DSI_VCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

7786 
	#DSI_VCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

7787 
	#DSI_VCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

7788 
	#DSI_VCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

7789 
	#DSI_VCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

7792 
	#DSI_VNPCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

7793 
	#DSI_VNPCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

7794 
	#DSI_VNPCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

7795 
	#DSI_VNPCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

7796 
	#DSI_VNPCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

7797 
	#DSI_VNPCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

7798 
	#DSI_VNPCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

7799 
	#DSI_VNPCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

7800 
	#DSI_VNPCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

7801 
	#DSI_VNPCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

7802 
	#DSI_VNPCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

7803 
	#DSI_VNPCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

7804 
	#DSI_VNPCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

7805 
	#DSI_VNPCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

7808 
	#DSI_VHSACR_HSA
 ((
ut32_t
)0x00000FFF

	)

7809 
	#DSI_VHSACR_HSA0
 ((
ut32_t
)0x00000001)

	)

7810 
	#DSI_VHSACR_HSA1
 ((
ut32_t
)0x00000002)

	)

7811 
	#DSI_VHSACR_HSA2
 ((
ut32_t
)0x00000004)

	)

7812 
	#DSI_VHSACR_HSA3
 ((
ut32_t
)0x00000008)

	)

7813 
	#DSI_VHSACR_HSA4
 ((
ut32_t
)0x00000010)

	)

7814 
	#DSI_VHSACR_HSA5
 ((
ut32_t
)0x00000020)

	)

7815 
	#DSI_VHSACR_HSA6
 ((
ut32_t
)0x00000040)

	)

7816 
	#DSI_VHSACR_HSA7
 ((
ut32_t
)0x00000080)

	)

7817 
	#DSI_VHSACR_HSA8
 ((
ut32_t
)0x00000100)

	)

7818 
	#DSI_VHSACR_HSA9
 ((
ut32_t
)0x00000200)

	)

7819 
	#DSI_VHSACR_HSA10
 ((
ut32_t
)0x00000400)

	)

7820 
	#DSI_VHSACR_HSA11
 ((
ut32_t
)0x00000800)

	)

7823 
	#DSI_VHBPCR_HBP
 ((
ut32_t
)0x00000FFF

	)

7824 
	#DSI_VHBPCR_HBP0
 ((
ut32_t
)0x00000001)

	)

7825 
	#DSI_VHBPCR_HBP1
 ((
ut32_t
)0x00000002)

	)

7826 
	#DSI_VHBPCR_HBP2
 ((
ut32_t
)0x00000004)

	)

7827 
	#DSI_VHBPCR_HBP3
 ((
ut32_t
)0x00000008)

	)

7828 
	#DSI_VHBPCR_HBP4
 ((
ut32_t
)0x00000010)

	)

7829 
	#DSI_VHBPCR_HBP5
 ((
ut32_t
)0x00000020)

	)

7830 
	#DSI_VHBPCR_HBP6
 ((
ut32_t
)0x00000040)

	)

7831 
	#DSI_VHBPCR_HBP7
 ((
ut32_t
)0x00000080)

	)

7832 
	#DSI_VHBPCR_HBP8
 ((
ut32_t
)0x00000100)

	)

7833 
	#DSI_VHBPCR_HBP9
 ((
ut32_t
)0x00000200)

	)

7834 
	#DSI_VHBPCR_HBP10
 ((
ut32_t
)0x00000400)

	)

7835 
	#DSI_VHBPCR_HBP11
 ((
ut32_t
)0x00000800)

	)

7838 
	#DSI_VLCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

7839 
	#DSI_VLCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

7840 
	#DSI_VLCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

7841 
	#DSI_VLCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

7842 
	#DSI_VLCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

7843 
	#DSI_VLCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

7844 
	#DSI_VLCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

7845 
	#DSI_VLCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

7846 
	#DSI_VLCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

7847 
	#DSI_VLCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

7848 
	#DSI_VLCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

7849 
	#DSI_VLCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

7850 
	#DSI_VLCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

7851 
	#DSI_VLCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

7852 
	#DSI_VLCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

7853 
	#DSI_VLCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

7856 
	#DSI_VVSACR_VSA
 ((
ut32_t
)0x000003FF

	)

7857 
	#DSI_VVSACR_VSA0
 ((
ut32_t
)0x00000001)

	)

7858 
	#DSI_VVSACR_VSA1
 ((
ut32_t
)0x00000002)

	)

7859 
	#DSI_VVSACR_VSA2
 ((
ut32_t
)0x00000004)

	)

7860 
	#DSI_VVSACR_VSA3
 ((
ut32_t
)0x00000008)

	)

7861 
	#DSI_VVSACR_VSA4
 ((
ut32_t
)0x00000010)

	)

7862 
	#DSI_VVSACR_VSA5
 ((
ut32_t
)0x00000020)

	)

7863 
	#DSI_VVSACR_VSA6
 ((
ut32_t
)0x00000040)

	)

7864 
	#DSI_VVSACR_VSA7
 ((
ut32_t
)0x00000080)

	)

7865 
	#DSI_VVSACR_VSA8
 ((
ut32_t
)0x00000100)

	)

7866 
	#DSI_VVSACR_VSA9
 ((
ut32_t
)0x00000200)

	)

7869 
	#DSI_VVBPCR_VBP
 ((
ut32_t
)0x000003FF

	)

7870 
	#DSI_VVBPCR_VBP0
 ((
ut32_t
)0x00000001)

	)

7871 
	#DSI_VVBPCR_VBP1
 ((
ut32_t
)0x00000002)

	)

7872 
	#DSI_VVBPCR_VBP2
 ((
ut32_t
)0x00000004)

	)

7873 
	#DSI_VVBPCR_VBP3
 ((
ut32_t
)0x00000008)

	)

7874 
	#DSI_VVBPCR_VBP4
 ((
ut32_t
)0x00000010)

	)

7875 
	#DSI_VVBPCR_VBP5
 ((
ut32_t
)0x00000020)

	)

7876 
	#DSI_VVBPCR_VBP6
 ((
ut32_t
)0x00000040)

	)

7877 
	#DSI_VVBPCR_VBP7
 ((
ut32_t
)0x00000080)

	)

7878 
	#DSI_VVBPCR_VBP8
 ((
ut32_t
)0x00000100)

	)

7879 
	#DSI_VVBPCR_VBP9
 ((
ut32_t
)0x00000200)

	)

7882 
	#DSI_VVFPCR_VFP
 ((
ut32_t
)0x000003FF

	)

7883 
	#DSI_VVFPCR_VFP0
 ((
ut32_t
)0x00000001)

	)

7884 
	#DSI_VVFPCR_VFP1
 ((
ut32_t
)0x00000002)

	)

7885 
	#DSI_VVFPCR_VFP2
 ((
ut32_t
)0x00000004)

	)

7886 
	#DSI_VVFPCR_VFP3
 ((
ut32_t
)0x00000008)

	)

7887 
	#DSI_VVFPCR_VFP4
 ((
ut32_t
)0x00000010)

	)

7888 
	#DSI_VVFPCR_VFP5
 ((
ut32_t
)0x00000020)

	)

7889 
	#DSI_VVFPCR_VFP6
 ((
ut32_t
)0x00000040)

	)

7890 
	#DSI_VVFPCR_VFP7
 ((
ut32_t
)0x00000080)

	)

7891 
	#DSI_VVFPCR_VFP8
 ((
ut32_t
)0x00000100)

	)

7892 
	#DSI_VVFPCR_VFP9
 ((
ut32_t
)0x00000200)

	)

7895 
	#DSI_VVACR_VA
 ((
ut32_t
)0x00003FFF

	)

7896 
	#DSI_VVACR_VA0
 ((
ut32_t
)0x00000001)

	)

7897 
	#DSI_VVACR_VA1
 ((
ut32_t
)0x00000002)

	)

7898 
	#DSI_VVACR_VA2
 ((
ut32_t
)0x00000004)

	)

7899 
	#DSI_VVACR_VA3
 ((
ut32_t
)0x00000008)

	)

7900 
	#DSI_VVACR_VA4
 ((
ut32_t
)0x00000010)

	)

7901 
	#DSI_VVACR_VA5
 ((
ut32_t
)0x00000020)

	)

7902 
	#DSI_VVACR_VA6
 ((
ut32_t
)0x00000040)

	)

7903 
	#DSI_VVACR_VA7
 ((
ut32_t
)0x00000080)

	)

7904 
	#DSI_VVACR_VA8
 ((
ut32_t
)0x00000100)

	)

7905 
	#DSI_VVACR_VA9
 ((
ut32_t
)0x00000200)

	)

7906 
	#DSI_VVACR_VA10
 ((
ut32_t
)0x00000400)

	)

7907 
	#DSI_VVACR_VA11
 ((
ut32_t
)0x00000800)

	)

7908 
	#DSI_VVACR_VA12
 ((
ut32_t
)0x00001000)

	)

7909 
	#DSI_VVACR_VA13
 ((
ut32_t
)0x00002000)

	)

7912 
	#DSI_LCCR_CMDSIZE
 ((
ut32_t
)0x0000FFFF

	)

7913 
	#DSI_LCCR_CMDSIZE0
 ((
ut32_t
)0x00000001)

	)

7914 
	#DSI_LCCR_CMDSIZE1
 ((
ut32_t
)0x00000002)

	)

7915 
	#DSI_LCCR_CMDSIZE2
 ((
ut32_t
)0x00000004)

	)

7916 
	#DSI_LCCR_CMDSIZE3
 ((
ut32_t
)0x00000008)

	)

7917 
	#DSI_LCCR_CMDSIZE4
 ((
ut32_t
)0x00000010)

	)

7918 
	#DSI_LCCR_CMDSIZE5
 ((
ut32_t
)0x00000020)

	)

7919 
	#DSI_LCCR_CMDSIZE6
 ((
ut32_t
)0x00000040)

	)

7920 
	#DSI_LCCR_CMDSIZE7
 ((
ut32_t
)0x00000080)

	)

7921 
	#DSI_LCCR_CMDSIZE8
 ((
ut32_t
)0x00000100)

	)

7922 
	#DSI_LCCR_CMDSIZE9
 ((
ut32_t
)0x00000200)

	)

7923 
	#DSI_LCCR_CMDSIZE10
 ((
ut32_t
)0x00000400)

	)

7924 
	#DSI_LCCR_CMDSIZE11
 ((
ut32_t
)0x00000800)

	)

7925 
	#DSI_LCCR_CMDSIZE12
 ((
ut32_t
)0x00001000)

	)

7926 
	#DSI_LCCR_CMDSIZE13
 ((
ut32_t
)0x00002000)

	)

7927 
	#DSI_LCCR_CMDSIZE14
 ((
ut32_t
)0x00004000)

	)

7928 
	#DSI_LCCR_CMDSIZE15
 ((
ut32_t
)0x00008000)

	)

7931 
	#DSI_CMCR_TEARE
 ((
ut32_t
)0x00000001

	)

7932 
	#DSI_CMCR_ARE
 ((
ut32_t
)0x00000002

	)

7933 
	#DSI_CMCR_GSW0TX
 ((
ut32_t
)0x00000100

	)

7934 
	#DSI_CMCR_GSW1TX
 ((
ut32_t
)0x00000200

	)

7935 
	#DSI_CMCR_GSW2TX
 ((
ut32_t
)0x00000400

	)

7936 
	#DSI_CMCR_GSR0TX
 ((
ut32_t
)0x00000800

	)

7937 
	#DSI_CMCR_GSR1TX
 ((
ut32_t
)0x00001000

	)

7938 
	#DSI_CMCR_GSR2TX
 ((
ut32_t
)0x00002000

	)

7939 
	#DSI_CMCR_GLWTX
 ((
ut32_t
)0x00004000

	)

7940 
	#DSI_CMCR_DSW0TX
 ((
ut32_t
)0x00010000

	)

7941 
	#DSI_CMCR_DSW1TX
 ((
ut32_t
)0x00020000

	)

7942 
	#DSI_CMCR_DSR0TX
 ((
ut32_t
)0x00040000

	)

7943 
	#DSI_CMCR_DLWTX
 ((
ut32_t
)0x00080000

	)

7944 
	#DSI_CMCR_MRDPS
 ((
ut32_t
)0x01000000

	)

7947 
	#DSI_GHCR_DT
 ((
ut32_t
)0x0000003F

	)

7948 
	#DSI_GHCR_DT0
 ((
ut32_t
)0x00000001)

	)

7949 
	#DSI_GHCR_DT1
 ((
ut32_t
)0x00000002)

	)

7950 
	#DSI_GHCR_DT2
 ((
ut32_t
)0x00000004)

	)

7951 
	#DSI_GHCR_DT3
 ((
ut32_t
)0x00000008)

	)

7952 
	#DSI_GHCR_DT4
 ((
ut32_t
)0x00000010)

	)

7953 
	#DSI_GHCR_DT5
 ((
ut32_t
)0x00000020)

	)

7955 
	#DSI_GHCR_VCID
 ((
ut32_t
)0x000000C0

	)

7956 
	#DSI_GHCR_VCID0
 ((
ut32_t
)0x00000040)

	)

7957 
	#DSI_GHCR_VCID1
 ((
ut32_t
)0x00000080)

	)

7959 
	#DSI_GHCR_WCLSB
 ((
ut32_t
)0x0000FF00

	)

7960 
	#DSI_GHCR_WCLSB0
 ((
ut32_t
)0x00000100)

	)

7961 
	#DSI_GHCR_WCLSB1
 ((
ut32_t
)0x00000200)

	)

7962 
	#DSI_GHCR_WCLSB2
 ((
ut32_t
)0x00000400)

	)

7963 
	#DSI_GHCR_WCLSB3
 ((
ut32_t
)0x00000800)

	)

7964 
	#DSI_GHCR_WCLSB4
 ((
ut32_t
)0x00001000)

	)

7965 
	#DSI_GHCR_WCLSB5
 ((
ut32_t
)0x00002000)

	)

7966 
	#DSI_GHCR_WCLSB6
 ((
ut32_t
)0x00004000)

	)

7967 
	#DSI_GHCR_WCLSB7
 ((
ut32_t
)0x00008000)

	)

7969 
	#DSI_GHCR_WCMSB
 ((
ut32_t
)0x00FF0000

	)

7970 
	#DSI_GHCR_WCMSB0
 ((
ut32_t
)0x00010000)

	)

7971 
	#DSI_GHCR_WCMSB1
 ((
ut32_t
)0x00020000)

	)

7972 
	#DSI_GHCR_WCMSB2
 ((
ut32_t
)0x00040000)

	)

7973 
	#DSI_GHCR_WCMSB3
 ((
ut32_t
)0x00080000)

	)

7974 
	#DSI_GHCR_WCMSB4
 ((
ut32_t
)0x00100000)

	)

7975 
	#DSI_GHCR_WCMSB5
 ((
ut32_t
)0x00200000)

	)

7976 
	#DSI_GHCR_WCMSB6
 ((
ut32_t
)0x00400000)

	)

7977 
	#DSI_GHCR_WCMSB7
 ((
ut32_t
)0x00800000)

	)

7980 
	#DSI_GPDR_DATA1
 ((
ut32_t
)0x000000FF

	)

7981 
	#DSI_GPDR_DATA1_0
 ((
ut32_t
)0x00000001)

	)

7982 
	#DSI_GPDR_DATA1_1
 ((
ut32_t
)0x00000002)

	)

7983 
	#DSI_GPDR_DATA1_2
 ((
ut32_t
)0x00000004)

	)

7984 
	#DSI_GPDR_DATA1_3
 ((
ut32_t
)0x00000008)

	)

7985 
	#DSI_GPDR_DATA1_4
 ((
ut32_t
)0x00000010)

	)

7986 
	#DSI_GPDR_DATA1_5
 ((
ut32_t
)0x00000020)

	)

7987 
	#DSI_GPDR_DATA1_6
 ((
ut32_t
)0x00000040)

	)

7988 
	#DSI_GPDR_DATA1_7
 ((
ut32_t
)0x00000080)

	)

7990 
	#DSI_GPDR_DATA2
 ((
ut32_t
)0x0000FF00

	)

7991 
	#DSI_GPDR_DATA2_0
 ((
ut32_t
)0x00000100)

	)

7992 
	#DSI_GPDR_DATA2_1
 ((
ut32_t
)0x00000200)

	)

7993 
	#DSI_GPDR_DATA2_2
 ((
ut32_t
)0x00000400)

	)

7994 
	#DSI_GPDR_DATA2_3
 ((
ut32_t
)0x00000800)

	)

7995 
	#DSI_GPDR_DATA2_4
 ((
ut32_t
)0x00001000)

	)

7996 
	#DSI_GPDR_DATA2_5
 ((
ut32_t
)0x00002000)

	)

7997 
	#DSI_GPDR_DATA2_6
 ((
ut32_t
)0x00004000)

	)

7998 
	#DSI_GPDR_DATA2_7
 ((
ut32_t
)0x00008000)

	)

8000 
	#DSI_GPDR_DATA3
 ((
ut32_t
)0x00FF0000

	)

8001 
	#DSI_GPDR_DATA3_0
 ((
ut32_t
)0x00010000)

	)

8002 
	#DSI_GPDR_DATA3_1
 ((
ut32_t
)0x00020000)

	)

8003 
	#DSI_GPDR_DATA3_2
 ((
ut32_t
)0x00040000)

	)

8004 
	#DSI_GPDR_DATA3_3
 ((
ut32_t
)0x00080000)

	)

8005 
	#DSI_GPDR_DATA3_4
 ((
ut32_t
)0x00100000)

	)

8006 
	#DSI_GPDR_DATA3_5
 ((
ut32_t
)0x00200000)

	)

8007 
	#DSI_GPDR_DATA3_6
 ((
ut32_t
)0x00400000)

	)

8008 
	#DSI_GPDR_DATA3_7
 ((
ut32_t
)0x00800000)

	)

8010 
	#DSI_GPDR_DATA4
 ((
ut32_t
)0xFF000000

	)

8011 
	#DSI_GPDR_DATA4_0
 ((
ut32_t
)0x01000000)

	)

8012 
	#DSI_GPDR_DATA4_1
 ((
ut32_t
)0x02000000)

	)

8013 
	#DSI_GPDR_DATA4_2
 ((
ut32_t
)0x04000000)

	)

8014 
	#DSI_GPDR_DATA4_3
 ((
ut32_t
)0x08000000)

	)

8015 
	#DSI_GPDR_DATA4_4
 ((
ut32_t
)0x10000000)

	)

8016 
	#DSI_GPDR_DATA4_5
 ((
ut32_t
)0x20000000)

	)

8017 
	#DSI_GPDR_DATA4_6
 ((
ut32_t
)0x40000000)

	)

8018 
	#DSI_GPDR_DATA4_7
 ((
ut32_t
)0x80000000)

	)

8021 
	#DSI_GPSR_CMDFE
 ((
ut32_t
)0x00000001

	)

8022 
	#DSI_GPSR_CMDFF
 ((
ut32_t
)0x00000002

	)

8023 
	#DSI_GPSR_PWRFE
 ((
ut32_t
)0x00000004

	)

8024 
	#DSI_GPSR_PWRFF
 ((
ut32_t
)0x00000008

	)

8025 
	#DSI_GPSR_PRDFE
 ((
ut32_t
)0x00000010

	)

8026 
	#DSI_GPSR_PRDFF
 ((
ut32_t
)0x00000020

	)

8027 
	#DSI_GPSR_RCB
 ((
ut32_t
)0x00000040

	)

8030 
	#DSI_TCCR0_LPRX_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8031 
	#DSI_TCCR0_LPRX_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8032 
	#DSI_TCCR0_LPRX_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8033 
	#DSI_TCCR0_LPRX_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8034 
	#DSI_TCCR0_LPRX_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8035 
	#DSI_TCCR0_LPRX_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8036 
	#DSI_TCCR0_LPRX_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8037 
	#DSI_TCCR0_LPRX_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8038 
	#DSI_TCCR0_LPRX_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8039 
	#DSI_TCCR0_LPRX_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8040 
	#DSI_TCCR0_LPRX_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8041 
	#DSI_TCCR0_LPRX_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8042 
	#DSI_TCCR0_LPRX_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8043 
	#DSI_TCCR0_LPRX_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8044 
	#DSI_TCCR0_LPRX_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8045 
	#DSI_TCCR0_LPRX_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8046 
	#DSI_TCCR0_LPRX_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8048 
	#DSI_TCCR0_HSTX_TOCNT
 ((
ut32_t
)0xFFFF0000

	)

8049 
	#DSI_TCCR0_HSTX_TOCNT0
 ((
ut32_t
)0x00010000)

	)

8050 
	#DSI_TCCR0_HSTX_TOCNT1
 ((
ut32_t
)0x00020000)

	)

8051 
	#DSI_TCCR0_HSTX_TOCNT2
 ((
ut32_t
)0x00040000)

	)

8052 
	#DSI_TCCR0_HSTX_TOCNT3
 ((
ut32_t
)0x00080000)

	)

8053 
	#DSI_TCCR0_HSTX_TOCNT4
 ((
ut32_t
)0x00100000)

	)

8054 
	#DSI_TCCR0_HSTX_TOCNT5
 ((
ut32_t
)0x00200000)

	)

8055 
	#DSI_TCCR0_HSTX_TOCNT6
 ((
ut32_t
)0x00400000)

	)

8056 
	#DSI_TCCR0_HSTX_TOCNT7
 ((
ut32_t
)0x00800000)

	)

8057 
	#DSI_TCCR0_HSTX_TOCNT8
 ((
ut32_t
)0x01000000)

	)

8058 
	#DSI_TCCR0_HSTX_TOCNT9
 ((
ut32_t
)0x02000000)

	)

8059 
	#DSI_TCCR0_HSTX_TOCNT10
 ((
ut32_t
)0x04000000)

	)

8060 
	#DSI_TCCR0_HSTX_TOCNT11
 ((
ut32_t
)0x08000000)

	)

8061 
	#DSI_TCCR0_HSTX_TOCNT12
 ((
ut32_t
)0x10000000)

	)

8062 
	#DSI_TCCR0_HSTX_TOCNT13
 ((
ut32_t
)0x20000000)

	)

8063 
	#DSI_TCCR0_HSTX_TOCNT14
 ((
ut32_t
)0x40000000)

	)

8064 
	#DSI_TCCR0_HSTX_TOCNT15
 ((
ut32_t
)0x80000000)

	)

8067 
	#DSI_TCCR1_HSRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8068 
	#DSI_TCCR1_HSRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8069 
	#DSI_TCCR1_HSRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8070 
	#DSI_TCCR1_HSRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8071 
	#DSI_TCCR1_HSRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8072 
	#DSI_TCCR1_HSRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8073 
	#DSI_TCCR1_HSRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8074 
	#DSI_TCCR1_HSRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8075 
	#DSI_TCCR1_HSRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8076 
	#DSI_TCCR1_HSRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8077 
	#DSI_TCCR1_HSRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8078 
	#DSI_TCCR1_HSRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8079 
	#DSI_TCCR1_HSRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8080 
	#DSI_TCCR1_HSRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8081 
	#DSI_TCCR1_HSRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8082 
	#DSI_TCCR1_HSRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8083 
	#DSI_TCCR1_HSRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8086 
	#DSI_TCCR2_LPRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8087 
	#DSI_TCCR2_LPRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8088 
	#DSI_TCCR2_LPRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8089 
	#DSI_TCCR2_LPRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8090 
	#DSI_TCCR2_LPRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8091 
	#DSI_TCCR2_LPRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8092 
	#DSI_TCCR2_LPRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8093 
	#DSI_TCCR2_LPRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8094 
	#DSI_TCCR2_LPRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8095 
	#DSI_TCCR2_LPRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8096 
	#DSI_TCCR2_LPRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8097 
	#DSI_TCCR2_LPRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8098 
	#DSI_TCCR2_LPRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8099 
	#DSI_TCCR2_LPRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8100 
	#DSI_TCCR2_LPRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8101 
	#DSI_TCCR2_LPRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8102 
	#DSI_TCCR2_LPRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8105 
	#DSI_TCCR3_HSWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8106 
	#DSI_TCCR3_HSWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8107 
	#DSI_TCCR3_HSWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8108 
	#DSI_TCCR3_HSWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8109 
	#DSI_TCCR3_HSWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8110 
	#DSI_TCCR3_HSWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8111 
	#DSI_TCCR3_HSWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8112 
	#DSI_TCCR3_HSWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8113 
	#DSI_TCCR3_HSWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8114 
	#DSI_TCCR3_HSWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8115 
	#DSI_TCCR3_HSWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8116 
	#DSI_TCCR3_HSWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8117 
	#DSI_TCCR3_HSWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8118 
	#DSI_TCCR3_HSWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8119 
	#DSI_TCCR3_HSWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8120 
	#DSI_TCCR3_HSWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8121 
	#DSI_TCCR3_HSWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8123 
	#DSI_TCCR3_PM
 ((
ut32_t
)0x01000000

	)

8126 
	#DSI_TCCR4_LPWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8127 
	#DSI_TCCR4_LPWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8128 
	#DSI_TCCR4_LPWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8129 
	#DSI_TCCR4_LPWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8130 
	#DSI_TCCR4_LPWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8131 
	#DSI_TCCR4_LPWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8132 
	#DSI_TCCR4_LPWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8133 
	#DSI_TCCR4_LPWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8134 
	#DSI_TCCR4_LPWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8135 
	#DSI_TCCR4_LPWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8136 
	#DSI_TCCR4_LPWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8137 
	#DSI_TCCR4_LPWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8138 
	#DSI_TCCR4_LPWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8139 
	#DSI_TCCR4_LPWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8140 
	#DSI_TCCR4_LPWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8141 
	#DSI_TCCR4_LPWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8142 
	#DSI_TCCR4_LPWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8145 
	#DSI_TCCR5_BTA_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8146 
	#DSI_TCCR5_BTA_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8147 
	#DSI_TCCR5_BTA_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8148 
	#DSI_TCCR5_BTA_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8149 
	#DSI_TCCR5_BTA_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8150 
	#DSI_TCCR5_BTA_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8151 
	#DSI_TCCR5_BTA_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8152 
	#DSI_TCCR5_BTA_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8153 
	#DSI_TCCR5_BTA_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8154 
	#DSI_TCCR5_BTA_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8155 
	#DSI_TCCR5_BTA_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8156 
	#DSI_TCCR5_BTA_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8157 
	#DSI_TCCR5_BTA_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8158 
	#DSI_TCCR5_BTA_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8159 
	#DSI_TCCR5_BTA_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8160 
	#DSI_TCCR5_BTA_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8161 
	#DSI_TCCR5_BTA_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8164 
	#DSI_TDCR_3DM
 ((
ut32_t
)0x00000003

	)

8165 
	#DSI_TDCR_3DM0
 ((
ut32_t
)0x00000001)

	)

8166 
	#DSI_TDCR_3DM1
 ((
ut32_t
)0x00000002)

	)

8168 
	#DSI_TDCR_3DF
 ((
ut32_t
)0x0000000C

	)

8169 
	#DSI_TDCR_3DF0
 ((
ut32_t
)0x00000004)

	)

8170 
	#DSI_TDCR_3DF1
 ((
ut32_t
)0x00000008)

	)

8172 
	#DSI_TDCR_SVS
 ((
ut32_t
)0x00000010

	)

8173 
	#DSI_TDCR_RF
 ((
ut32_t
)0x00000020

	)

8174 
	#DSI_TDCR_S3DC
 ((
ut32_t
)0x00010000

	)

8177 
	#DSI_CLCR_DPCC
 ((
ut32_t
)0x00000001

	)

8178 
	#DSI_CLCR_ACR
 ((
ut32_t
)0x00000002

	)

8181 
	#DSI_CLTCR_LP2HS_TIME
 ((
ut32_t
)0x000003FF

	)

8182 
	#DSI_CLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00000001)

	)

8183 
	#DSI_CLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00000002)

	)

8184 
	#DSI_CLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00000004)

	)

8185 
	#DSI_CLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00000008)

	)

8186 
	#DSI_CLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00000010)

	)

8187 
	#DSI_CLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00000020)

	)

8188 
	#DSI_CLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00000040)

	)

8189 
	#DSI_CLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00000080)

	)

8190 
	#DSI_CLTCR_LP2HS_TIME8
 ((
ut32_t
)0x00000100)

	)

8191 
	#DSI_CLTCR_LP2HS_TIME9
 ((
ut32_t
)0x00000200)

	)

8193 
	#DSI_CLTCR_HS2LP_TIME
 ((
ut32_t
)0x03FF0000

	)

8194 
	#DSI_CLTCR_HS2LP_TIME0
 ((
ut32_t
)0x00010000)

	)

8195 
	#DSI_CLTCR_HS2LP_TIME1
 ((
ut32_t
)0x00020000)

	)

8196 
	#DSI_CLTCR_HS2LP_TIME2
 ((
ut32_t
)0x00040000)

	)

8197 
	#DSI_CLTCR_HS2LP_TIME3
 ((
ut32_t
)0x00080000)

	)

8198 
	#DSI_CLTCR_HS2LP_TIME4
 ((
ut32_t
)0x00100000)

	)

8199 
	#DSI_CLTCR_HS2LP_TIME5
 ((
ut32_t
)0x00200000)

	)

8200 
	#DSI_CLTCR_HS2LP_TIME6
 ((
ut32_t
)0x00400000)

	)

8201 
	#DSI_CLTCR_HS2LP_TIME7
 ((
ut32_t
)0x00800000)

	)

8202 
	#DSI_CLTCR_HS2LP_TIME8
 ((
ut32_t
)0x01000000)

	)

8203 
	#DSI_CLTCR_HS2LP_TIME9
 ((
ut32_t
)0x02000000)

	)

8206 
	#DSI_DLTCR_MRD_TIME
 ((
ut32_t
)0x00007FFF

	)

8207 
	#DSI_DLTCR_MRD_TIME0
 ((
ut32_t
)0x00000001)

	)

8208 
	#DSI_DLTCR_MRD_TIME1
 ((
ut32_t
)0x00000002)

	)

8209 
	#DSI_DLTCR_MRD_TIME2
 ((
ut32_t
)0x00000004)

	)

8210 
	#DSI_DLTCR_MRD_TIME3
 ((
ut32_t
)0x00000008)

	)

8211 
	#DSI_DLTCR_MRD_TIME4
 ((
ut32_t
)0x00000010)

	)

8212 
	#DSI_DLTCR_MRD_TIME5
 ((
ut32_t
)0x00000020)

	)

8213 
	#DSI_DLTCR_MRD_TIME6
 ((
ut32_t
)0x00000040)

	)

8214 
	#DSI_DLTCR_MRD_TIME7
 ((
ut32_t
)0x00000080)

	)

8215 
	#DSI_DLTCR_MRD_TIME8
 ((
ut32_t
)0x00000100)

	)

8216 
	#DSI_DLTCR_MRD_TIME9
 ((
ut32_t
)0x00000200)

	)

8217 
	#DSI_DLTCR_MRD_TIME10
 ((
ut32_t
)0x00000400)

	)

8218 
	#DSI_DLTCR_MRD_TIME11
 ((
ut32_t
)0x00000800)

	)

8219 
	#DSI_DLTCR_MRD_TIME12
 ((
ut32_t
)0x00001000)

	)

8220 
	#DSI_DLTCR_MRD_TIME13
 ((
ut32_t
)0x00002000)

	)

8221 
	#DSI_DLTCR_MRD_TIME14
 ((
ut32_t
)0x00004000)

	)

8223 
	#DSI_DLTCR_LP2HS_TIME
 ((
ut32_t
)0x00FF0000

	)

8224 
	#DSI_DLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00010000)

	)

8225 
	#DSI_DLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00020000)

	)

8226 
	#DSI_DLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00040000)

	)

8227 
	#DSI_DLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00080000)

	)

8228 
	#DSI_DLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00100000)

	)

8229 
	#DSI_DLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00200000)

	)

8230 
	#DSI_DLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00400000)

	)

8231 
	#DSI_DLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00800000)

	)

8233 
	#DSI_DLTCR_HS2LP_TIME
 ((
ut32_t
)0xFF000000

	)

8234 
	#DSI_DLTCR_HS2LP_TIME0
 ((
ut32_t
)0x01000000)

	)

8235 
	#DSI_DLTCR_HS2LP_TIME1
 ((
ut32_t
)0x02000000)

	)

8236 
	#DSI_DLTCR_HS2LP_TIME2
 ((
ut32_t
)0x04000000)

	)

8237 
	#DSI_DLTCR_HS2LP_TIME3
 ((
ut32_t
)0x08000000)

	)

8238 
	#DSI_DLTCR_HS2LP_TIME4
 ((
ut32_t
)0x10000000)

	)

8239 
	#DSI_DLTCR_HS2LP_TIME5
 ((
ut32_t
)0x20000000)

	)

8240 
	#DSI_DLTCR_HS2LP_TIME6
 ((
ut32_t
)0x40000000)

	)

8241 
	#DSI_DLTCR_HS2LP_TIME7
 ((
ut32_t
)0x80000000)

	)

8244 
	#DSI_PCTLR_DEN
 ((
ut32_t
)0x00000002

	)

8245 
	#DSI_PCTLR_CKE
 ((
ut32_t
)0x00000004

	)

8248 
	#DSI_PCONFR_NL
 ((
ut32_t
)0x00000003

	)

8249 
	#DSI_PCONFR_NL0
 ((
ut32_t
)0x00000001)

	)

8250 
	#DSI_PCONFR_NL1
 ((
ut32_t
)0x00000002)

	)

8252 
	#DSI_PCONFR_SW_TIME
 ((
ut32_t
)0x0000FF00

	)

8253 
	#DSI_PCONFR_SW_TIME0
 ((
ut32_t
)0x00000100)

	)

8254 
	#DSI_PCONFR_SW_TIME1
 ((
ut32_t
)0x00000200)

	)

8255 
	#DSI_PCONFR_SW_TIME2
 ((
ut32_t
)0x00000400)

	)

8256 
	#DSI_PCONFR_SW_TIME3
 ((
ut32_t
)0x00000800)

	)

8257 
	#DSI_PCONFR_SW_TIME4
 ((
ut32_t
)0x00001000)

	)

8258 
	#DSI_PCONFR_SW_TIME5
 ((
ut32_t
)0x00002000)

	)

8259 
	#DSI_PCONFR_SW_TIME6
 ((
ut32_t
)0x00004000)

	)

8260 
	#DSI_PCONFR_SW_TIME7
 ((
ut32_t
)0x00008000)

	)

8263 
	#DSI_PUCR_URCL
 ((
ut32_t
)0x00000001

	)

8264 
	#DSI_PUCR_UECL
 ((
ut32_t
)0x00000002

	)

8265 
	#DSI_PUCR_URDL
 ((
ut32_t
)0x00000004

	)

8266 
	#DSI_PUCR_UEDL
 ((
ut32_t
)0x00000008

	)

8269 
	#DSI_PTTCR_TX_TRIG
 ((
ut32_t
)0x0000000F

	)

8270 
	#DSI_PTTCR_TX_TRIG0
 ((
ut32_t
)0x00000001)

	)

8271 
	#DSI_PTTCR_TX_TRIG1
 ((
ut32_t
)0x00000002)

	)

8272 
	#DSI_PTTCR_TX_TRIG2
 ((
ut32_t
)0x00000004)

	)

8273 
	#DSI_PTTCR_TX_TRIG3
 ((
ut32_t
)0x00000008)

	)

8276 
	#DSI_PSR_PD
 ((
ut32_t
)0x00000002

	)

8277 
	#DSI_PSR_PSSC
 ((
ut32_t
)0x00000004

	)

8278 
	#DSI_PSR_UANC
 ((
ut32_t
)0x00000008

	)

8279 
	#DSI_PSR_PSS0
 ((
ut32_t
)0x00000010

	)

8280 
	#DSI_PSR_UAN0
 ((
ut32_t
)0x00000020

	)

8281 
	#DSI_PSR_RUE0
 ((
ut32_t
)0x00000040

	)

8282 
	#DSI_PSR_PSS1
 ((
ut32_t
)0x00000080

	)

8283 
	#DSI_PSR_UAN1
 ((
ut32_t
)0x00000100

	)

8286 
	#DSI_ISR0_AE0
 ((
ut32_t
)0x00000001

	)

8287 
	#DSI_ISR0_AE1
 ((
ut32_t
)0x00000002

	)

8288 
	#DSI_ISR0_AE2
 ((
ut32_t
)0x00000004

	)

8289 
	#DSI_ISR0_AE3
 ((
ut32_t
)0x00000008

	)

8290 
	#DSI_ISR0_AE4
 ((
ut32_t
)0x00000010

	)

8291 
	#DSI_ISR0_AE5
 ((
ut32_t
)0x00000020

	)

8292 
	#DSI_ISR0_AE6
 ((
ut32_t
)0x00000040

	)

8293 
	#DSI_ISR0_AE7
 ((
ut32_t
)0x00000080

	)

8294 
	#DSI_ISR0_AE8
 ((
ut32_t
)0x00000100

	)

8295 
	#DSI_ISR0_AE9
 ((
ut32_t
)0x00000200

	)

8296 
	#DSI_ISR0_AE10
 ((
ut32_t
)0x00000400

	)

8297 
	#DSI_ISR0_AE11
 ((
ut32_t
)0x00000800

	)

8298 
	#DSI_ISR0_AE12
 ((
ut32_t
)0x00001000

	)

8299 
	#DSI_ISR0_AE13
 ((
ut32_t
)0x00002000

	)

8300 
	#DSI_ISR0_AE14
 ((
ut32_t
)0x00004000

	)

8301 
	#DSI_ISR0_AE15
 ((
ut32_t
)0x00008000

	)

8302 
	#DSI_ISR0_PE0
 ((
ut32_t
)0x00010000

	)

8303 
	#DSI_ISR0_PE1
 ((
ut32_t
)0x00020000

	)

8304 
	#DSI_ISR0_PE2
 ((
ut32_t
)0x00040000

	)

8305 
	#DSI_ISR0_PE3
 ((
ut32_t
)0x00080000

	)

8306 
	#DSI_ISR0_PE4
 ((
ut32_t
)0x00100000

	)

8309 
	#DSI_ISR1_TOHSTX
 ((
ut32_t
)0x00000001

	)

8310 
	#DSI_ISR1_TOLPRX
 ((
ut32_t
)0x00000002

	)

8311 
	#DSI_ISR1_ECCSE
 ((
ut32_t
)0x00000004

	)

8312 
	#DSI_ISR1_ECCME
 ((
ut32_t
)0x00000008

	)

8313 
	#DSI_ISR1_CRCE
 ((
ut32_t
)0x00000010

	)

8314 
	#DSI_ISR1_PSE
 ((
ut32_t
)0x00000020

	)

8315 
	#DSI_ISR1_EOTPE
 ((
ut32_t
)0x00000040

	)

8316 
	#DSI_ISR1_LPWRE
 ((
ut32_t
)0x00000080

	)

8317 
	#DSI_ISR1_GCWRE
 ((
ut32_t
)0x00000100

	)

8318 
	#DSI_ISR1_GPWRE
 ((
ut32_t
)0x00000200

	)

8319 
	#DSI_ISR1_GPTXE
 ((
ut32_t
)0x00000400

	)

8320 
	#DSI_ISR1_GPRDE
 ((
ut32_t
)0x00000800

	)

8321 
	#DSI_ISR1_GPRXE
 ((
ut32_t
)0x00001000

	)

8324 
	#DSI_IER0_AE0IE
 ((
ut32_t
)0x00000001

	)

8325 
	#DSI_IER0_AE1IE
 ((
ut32_t
)0x00000002

	)

8326 
	#DSI_IER0_AE2IE
 ((
ut32_t
)0x00000004

	)

8327 
	#DSI_IER0_AE3IE
 ((
ut32_t
)0x00000008

	)

8328 
	#DSI_IER0_AE4IE
 ((
ut32_t
)0x00000010

	)

8329 
	#DSI_IER0_AE5IE
 ((
ut32_t
)0x00000020

	)

8330 
	#DSI_IER0_AE6IE
 ((
ut32_t
)0x00000040

	)

8331 
	#DSI_IER0_AE7IE
 ((
ut32_t
)0x00000080

	)

8332 
	#DSI_IER0_AE8IE
 ((
ut32_t
)0x00000100

	)

8333 
	#DSI_IER0_AE9IE
 ((
ut32_t
)0x00000200

	)

8334 
	#DSI_IER0_AE10IE
 ((
ut32_t
)0x00000400

	)

8335 
	#DSI_IER0_AE11IE
 ((
ut32_t
)0x00000800

	)

8336 
	#DSI_IER0_AE12IE
 ((
ut32_t
)0x00001000

	)

8337 
	#DSI_IER0_AE13IE
 ((
ut32_t
)0x00002000

	)

8338 
	#DSI_IER0_AE14IE
 ((
ut32_t
)0x00004000

	)

8339 
	#DSI_IER0_AE15IE
 ((
ut32_t
)0x00008000

	)

8340 
	#DSI_IER0_PE0IE
 ((
ut32_t
)0x00010000

	)

8341 
	#DSI_IER0_PE1IE
 ((
ut32_t
)0x00020000

	)

8342 
	#DSI_IER0_PE2IE
 ((
ut32_t
)0x00040000

	)

8343 
	#DSI_IER0_PE3IE
 ((
ut32_t
)0x00080000

	)

8344 
	#DSI_IER0_PE4IE
 ((
ut32_t
)0x00100000

	)

8347 
	#DSI_IER1_TOHSTXIE
 ((
ut32_t
)0x00000001

	)

8348 
	#DSI_IER1_TOLPRXIE
 ((
ut32_t
)0x00000002

	)

8349 
	#DSI_IER1_ECCSEIE
 ((
ut32_t
)0x00000004

	)

8350 
	#DSI_IER1_ECCMEIE
 ((
ut32_t
)0x00000008

	)

8351 
	#DSI_IER1_CRCEIE
 ((
ut32_t
)0x00000010

	)

8352 
	#DSI_IER1_PSEIE
 ((
ut32_t
)0x00000020

	)

8353 
	#DSI_IER1_EOTPEIE
 ((
ut32_t
)0x00000040

	)

8354 
	#DSI_IER1_LPWREIE
 ((
ut32_t
)0x00000080

	)

8355 
	#DSI_IER1_GCWREIE
 ((
ut32_t
)0x00000100

	)

8356 
	#DSI_IER1_GPWREIE
 ((
ut32_t
)0x00000200

	)

8357 
	#DSI_IER1_GPTXEIE
 ((
ut32_t
)0x00000400

	)

8358 
	#DSI_IER1_GPRDEIE
 ((
ut32_t
)0x00000800

	)

8359 
	#DSI_IER1_GPRXEIE
 ((
ut32_t
)0x00001000

	)

8362 
	#DSI_FIR0_FAE0
 ((
ut32_t
)0x00000001

	)

8363 
	#DSI_FIR0_FAE1
 ((
ut32_t
)0x00000002

	)

8364 
	#DSI_FIR0_FAE2
 ((
ut32_t
)0x00000004

	)

8365 
	#DSI_FIR0_FAE3
 ((
ut32_t
)0x00000008

	)

8366 
	#DSI_FIR0_FAE4
 ((
ut32_t
)0x00000010

	)

8367 
	#DSI_FIR0_FAE5
 ((
ut32_t
)0x00000020

	)

8368 
	#DSI_FIR0_FAE6
 ((
ut32_t
)0x00000040

	)

8369 
	#DSI_FIR0_FAE7
 ((
ut32_t
)0x00000080

	)

8370 
	#DSI_FIR0_FAE8
 ((
ut32_t
)0x00000100

	)

8371 
	#DSI_FIR0_FAE9
 ((
ut32_t
)0x00000200

	)

8372 
	#DSI_FIR0_FAE10
 ((
ut32_t
)0x00000400

	)

8373 
	#DSI_FIR0_FAE11
 ((
ut32_t
)0x00000800

	)

8374 
	#DSI_FIR0_FAE12
 ((
ut32_t
)0x00001000

	)

8375 
	#DSI_FIR0_FAE13
 ((
ut32_t
)0x00002000

	)

8376 
	#DSI_FIR0_FAE14
 ((
ut32_t
)0x00004000

	)

8377 
	#DSI_FIR0_FAE15
 ((
ut32_t
)0x00008000

	)

8378 
	#DSI_FIR0_FPE0
 ((
ut32_t
)0x00010000

	)

8379 
	#DSI_FIR0_FPE1
 ((
ut32_t
)0x00020000

	)

8380 
	#DSI_FIR0_FPE2
 ((
ut32_t
)0x00040000

	)

8381 
	#DSI_FIR0_FPE3
 ((
ut32_t
)0x00080000

	)

8382 
	#DSI_FIR0_FPE4
 ((
ut32_t
)0x00100000

	)

8385 
	#DSI_FIR1_FTOHSTX
 ((
ut32_t
)0x00000001

	)

8386 
	#DSI_FIR1_FTOLPRX
 ((
ut32_t
)0x00000002

	)

8387 
	#DSI_FIR1_FECCSE
 ((
ut32_t
)0x00000004

	)

8388 
	#DSI_FIR1_FECCME
 ((
ut32_t
)0x00000008

	)

8389 
	#DSI_FIR1_FCRCE
 ((
ut32_t
)0x00000010

	)

8390 
	#DSI_FIR1_FPSE
 ((
ut32_t
)0x00000020

	)

8391 
	#DSI_FIR1_FEOTPE
 ((
ut32_t
)0x00000040

	)

8392 
	#DSI_FIR1_FLPWRE
 ((
ut32_t
)0x00000080

	)

8393 
	#DSI_FIR1_FGCWRE
 ((
ut32_t
)0x00000100

	)

8394 
	#DSI_FIR1_FGPWRE
 ((
ut32_t
)0x00000200

	)

8395 
	#DSI_FIR1_FGPTXE
 ((
ut32_t
)0x00000400

	)

8396 
	#DSI_FIR1_FGPRDE
 ((
ut32_t
)0x00000800

	)

8397 
	#DSI_FIR1_FGPRXE
 ((
ut32_t
)0x00001000

	)

8400 
	#DSI_VSCR_EN
 ((
ut32_t
)0x00000001

	)

8401 
	#DSI_VSCR_UR
 ((
ut32_t
)0x00000100

	)

8404 
	#DSI_LCVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

8405 
	#DSI_LCVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

8406 
	#DSI_LCVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

8409 
	#DSI_LCCCR_COLC
 ((
ut32_t
)0x0000000F

	)

8410 
	#DSI_LCCCR_COLC0
 ((
ut32_t
)0x00000001)

	)

8411 
	#DSI_LCCCR_COLC1
 ((
ut32_t
)0x00000002)

	)

8412 
	#DSI_LCCCR_COLC2
 ((
ut32_t
)0x00000004)

	)

8413 
	#DSI_LCCCR_COLC3
 ((
ut32_t
)0x00000008)

	)

8415 
	#DSI_LCCCR_LPE
 ((
ut32_t
)0x00000100

	)

8418 
	#DSI_LPMCCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

8419 
	#DSI_LPMCCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

8420 
	#DSI_LPMCCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

8421 
	#DSI_LPMCCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

8422 
	#DSI_LPMCCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

8423 
	#DSI_LPMCCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

8424 
	#DSI_LPMCCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

8425 
	#DSI_LPMCCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

8426 
	#DSI_LPMCCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

8428 
	#DSI_LPMCCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

8429 
	#DSI_LPMCCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

8430 
	#DSI_LPMCCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

8431 
	#DSI_LPMCCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

8432 
	#DSI_LPMCCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

8433 
	#DSI_LPMCCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

8434 
	#DSI_LPMCCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

8435 
	#DSI_LPMCCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

8436 
	#DSI_LPMCCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

8439 
	#DSI_VMCCR_VMT
 ((
ut32_t
)0x00000003

	)

8440 
	#DSI_VMCCR_VMT0
 ((
ut32_t
)0x00000001)

	)

8441 
	#DSI_VMCCR_VMT1
 ((
ut32_t
)0x00000002)

	)

8443 
	#DSI_VMCCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

8444 
	#DSI_VMCCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

8445 
	#DSI_VMCCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

8446 
	#DSI_VMCCR_LPVAE
 ((
ut32_t
)0x00000800

	)

8447 
	#DSI_VMCCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

8448 
	#DSI_VMCCR_LPHFE
 ((
ut32_t
)0x00002000

	)

8449 
	#DSI_VMCCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

8450 
	#DSI_VMCCR_LPCE
 ((
ut32_t
)0x00008000

	)

8453 
	#DSI_VPCCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

8454 
	#DSI_VPCCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

8455 
	#DSI_VPCCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

8456 
	#DSI_VPCCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

8457 
	#DSI_VPCCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

8458 
	#DSI_VPCCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

8459 
	#DSI_VPCCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

8460 
	#DSI_VPCCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

8461 
	#DSI_VPCCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

8462 
	#DSI_VPCCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

8463 
	#DSI_VPCCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

8464 
	#DSI_VPCCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

8465 
	#DSI_VPCCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

8466 
	#DSI_VPCCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

8467 
	#DSI_VPCCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

8470 
	#DSI_VCCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

8471 
	#DSI_VCCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

8472 
	#DSI_VCCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

8473 
	#DSI_VCCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

8474 
	#DSI_VCCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

8475 
	#DSI_VCCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

8476 
	#DSI_VCCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

8477 
	#DSI_VCCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

8478 
	#DSI_VCCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

8479 
	#DSI_VCCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

8480 
	#DSI_VCCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

8481 
	#DSI_VCCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

8482 
	#DSI_VCCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

8483 
	#DSI_VCCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

8486 
	#DSI_VNPCCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

8487 
	#DSI_VNPCCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

8488 
	#DSI_VNPCCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

8489 
	#DSI_VNPCCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

8490 
	#DSI_VNPCCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

8491 
	#DSI_VNPCCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

8492 
	#DSI_VNPCCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

8493 
	#DSI_VNPCCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

8494 
	#DSI_VNPCCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

8495 
	#DSI_VNPCCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

8496 
	#DSI_VNPCCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

8497 
	#DSI_VNPCCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

8498 
	#DSI_VNPCCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

8499 
	#DSI_VNPCCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

8502 
	#DSI_VHSACCR_HSA
 ((
ut32_t
)0x00000FFF

	)

8503 
	#DSI_VHSACCR_HSA0
 ((
ut32_t
)0x00000001)

	)

8504 
	#DSI_VHSACCR_HSA1
 ((
ut32_t
)0x00000002)

	)

8505 
	#DSI_VHSACCR_HSA2
 ((
ut32_t
)0x00000004)

	)

8506 
	#DSI_VHSACCR_HSA3
 ((
ut32_t
)0x00000008)

	)

8507 
	#DSI_VHSACCR_HSA4
 ((
ut32_t
)0x00000010)

	)

8508 
	#DSI_VHSACCR_HSA5
 ((
ut32_t
)0x00000020)

	)

8509 
	#DSI_VHSACCR_HSA6
 ((
ut32_t
)0x00000040)

	)

8510 
	#DSI_VHSACCR_HSA7
 ((
ut32_t
)0x00000080)

	)

8511 
	#DSI_VHSACCR_HSA8
 ((
ut32_t
)0x00000100)

	)

8512 
	#DSI_VHSACCR_HSA9
 ((
ut32_t
)0x00000200)

	)

8513 
	#DSI_VHSACCR_HSA10
 ((
ut32_t
)0x00000400)

	)

8514 
	#DSI_VHSACCR_HSA11
 ((
ut32_t
)0x00000800)

	)

8517 
	#DSI_VHBPCCR_HBP
 ((
ut32_t
)0x00000FFF

	)

8518 
	#DSI_VHBPCCR_HBP0
 ((
ut32_t
)0x00000001)

	)

8519 
	#DSI_VHBPCCR_HBP1
 ((
ut32_t
)0x00000002)

	)

8520 
	#DSI_VHBPCCR_HBP2
 ((
ut32_t
)0x00000004)

	)

8521 
	#DSI_VHBPCCR_HBP3
 ((
ut32_t
)0x00000008)

	)

8522 
	#DSI_VHBPCCR_HBP4
 ((
ut32_t
)0x00000010)

	)

8523 
	#DSI_VHBPCCR_HBP5
 ((
ut32_t
)0x00000020)

	)

8524 
	#DSI_VHBPCCR_HBP6
 ((
ut32_t
)0x00000040)

	)

8525 
	#DSI_VHBPCCR_HBP7
 ((
ut32_t
)0x00000080)

	)

8526 
	#DSI_VHBPCCR_HBP8
 ((
ut32_t
)0x00000100)

	)

8527 
	#DSI_VHBPCCR_HBP9
 ((
ut32_t
)0x00000200)

	)

8528 
	#DSI_VHBPCCR_HBP10
 ((
ut32_t
)0x00000400)

	)

8529 
	#DSI_VHBPCCR_HBP11
 ((
ut32_t
)0x00000800)

	)

8532 
	#DSI_VLCCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

8533 
	#DSI_VLCCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

8534 
	#DSI_VLCCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

8535 
	#DSI_VLCCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

8536 
	#DSI_VLCCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

8537 
	#DSI_VLCCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

8538 
	#DSI_VLCCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

8539 
	#DSI_VLCCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

8540 
	#DSI_VLCCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

8541 
	#DSI_VLCCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

8542 
	#DSI_VLCCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

8543 
	#DSI_VLCCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

8544 
	#DSI_VLCCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

8545 
	#DSI_VLCCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

8546 
	#DSI_VLCCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

8547 
	#DSI_VLCCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

8550 
	#DSI_VVSACCR_VSA
 ((
ut32_t
)0x000003FF

	)

8551 
	#DSI_VVSACCR_VSA0
 ((
ut32_t
)0x00000001)

	)

8552 
	#DSI_VVSACCR_VSA1
 ((
ut32_t
)0x00000002)

	)

8553 
	#DSI_VVSACCR_VSA2
 ((
ut32_t
)0x00000004)

	)

8554 
	#DSI_VVSACCR_VSA3
 ((
ut32_t
)0x00000008)

	)

8555 
	#DSI_VVSACCR_VSA4
 ((
ut32_t
)0x00000010)

	)

8556 
	#DSI_VVSACCR_VSA5
 ((
ut32_t
)0x00000020)

	)

8557 
	#DSI_VVSACCR_VSA6
 ((
ut32_t
)0x00000040)

	)

8558 
	#DSI_VVSACCR_VSA7
 ((
ut32_t
)0x00000080)

	)

8559 
	#DSI_VVSACCR_VSA8
 ((
ut32_t
)0x00000100)

	)

8560 
	#DSI_VVSACCR_VSA9
 ((
ut32_t
)0x00000200)

	)

8563 
	#DSI_VVBPCCR_VBP
 ((
ut32_t
)0x000003FF

	)

8564 
	#DSI_VVBPCCR_VBP0
 ((
ut32_t
)0x00000001)

	)

8565 
	#DSI_VVBPCCR_VBP1
 ((
ut32_t
)0x00000002)

	)

8566 
	#DSI_VVBPCCR_VBP2
 ((
ut32_t
)0x00000004)

	)

8567 
	#DSI_VVBPCCR_VBP3
 ((
ut32_t
)0x00000008)

	)

8568 
	#DSI_VVBPCCR_VBP4
 ((
ut32_t
)0x00000010)

	)

8569 
	#DSI_VVBPCCR_VBP5
 ((
ut32_t
)0x00000020)

	)

8570 
	#DSI_VVBPCCR_VBP6
 ((
ut32_t
)0x00000040)

	)

8571 
	#DSI_VVBPCCR_VBP7
 ((
ut32_t
)0x00000080)

	)

8572 
	#DSI_VVBPCCR_VBP8
 ((
ut32_t
)0x00000100)

	)

8573 
	#DSI_VVBPCCR_VBP9
 ((
ut32_t
)0x00000200)

	)

8576 
	#DSI_VVFPCCR_VFP
 ((
ut32_t
)0x000003FF

	)

8577 
	#DSI_VVFPCCR_VFP0
 ((
ut32_t
)0x00000001)

	)

8578 
	#DSI_VVFPCCR_VFP1
 ((
ut32_t
)0x00000002)

	)

8579 
	#DSI_VVFPCCR_VFP2
 ((
ut32_t
)0x00000004)

	)

8580 
	#DSI_VVFPCCR_VFP3
 ((
ut32_t
)0x00000008)

	)

8581 
	#DSI_VVFPCCR_VFP4
 ((
ut32_t
)0x00000010)

	)

8582 
	#DSI_VVFPCCR_VFP5
 ((
ut32_t
)0x00000020)

	)

8583 
	#DSI_VVFPCCR_VFP6
 ((
ut32_t
)0x00000040)

	)

8584 
	#DSI_VVFPCCR_VFP7
 ((
ut32_t
)0x00000080)

	)

8585 
	#DSI_VVFPCCR_VFP8
 ((
ut32_t
)0x00000100)

	)

8586 
	#DSI_VVFPCCR_VFP9
 ((
ut32_t
)0x00000200)

	)

8589 
	#DSI_VVACCR_VA
 ((
ut32_t
)0x00003FFF

	)

8590 
	#DSI_VVACCR_VA0
 ((
ut32_t
)0x00000001)

	)

8591 
	#DSI_VVACCR_VA1
 ((
ut32_t
)0x00000002)

	)

8592 
	#DSI_VVACCR_VA2
 ((
ut32_t
)0x00000004)

	)

8593 
	#DSI_VVACCR_VA3
 ((
ut32_t
)0x00000008)

	)

8594 
	#DSI_VVACCR_VA4
 ((
ut32_t
)0x00000010)

	)

8595 
	#DSI_VVACCR_VA5
 ((
ut32_t
)0x00000020)

	)

8596 
	#DSI_VVACCR_VA6
 ((
ut32_t
)0x00000040)

	)

8597 
	#DSI_VVACCR_VA7
 ((
ut32_t
)0x00000080)

	)

8598 
	#DSI_VVACCR_VA8
 ((
ut32_t
)0x00000100)

	)

8599 
	#DSI_VVACCR_VA9
 ((
ut32_t
)0x00000200)

	)

8600 
	#DSI_VVACCR_VA10
 ((
ut32_t
)0x00000400)

	)

8601 
	#DSI_VVACCR_VA11
 ((
ut32_t
)0x00000800)

	)

8602 
	#DSI_VVACCR_VA12
 ((
ut32_t
)0x00001000)

	)

8603 
	#DSI_VVACCR_VA13
 ((
ut32_t
)0x00002000)

	)

8606 
	#DSI_TDCCR_3DM
 ((
ut32_t
)0x00000003

	)

8607 
	#DSI_TDCCR_3DM0
 ((
ut32_t
)0x00000001)

	)

8608 
	#DSI_TDCCR_3DM1
 ((
ut32_t
)0x00000002)

	)

8610 
	#DSI_TDCCR_3DF
 ((
ut32_t
)0x0000000C

	)

8611 
	#DSI_TDCCR_3DF0
 ((
ut32_t
)0x00000004)

	)

8612 
	#DSI_TDCCR_3DF1
 ((
ut32_t
)0x00000008)

	)

8614 
	#DSI_TDCCR_SVS
 ((
ut32_t
)0x00000010

	)

8615 
	#DSI_TDCCR_RF
 ((
ut32_t
)0x00000020

	)

8616 
	#DSI_TDCCR_S3DC
 ((
ut32_t
)0x00010000

	)

8619 
	#DSI_WCFGR_DSIM
 ((
ut32_t
)0x00000001

	)

8620 
	#DSI_WCFGR_COLMUX
 ((
ut32_t
)0x0000000E

	)

8621 
	#DSI_WCFGR_COLMUX0
 ((
ut32_t
)0x00000002)

	)

8622 
	#DSI_WCFGR_COLMUX1
 ((
ut32_t
)0x00000004)

	)

8623 
	#DSI_WCFGR_COLMUX2
 ((
ut32_t
)0x00000008)

	)

8625 
	#DSI_WCFGR_TESRC
 ((
ut32_t
)0x00000010

	)

8626 
	#DSI_WCFGR_TEPOL
 ((
ut32_t
)0x00000020

	)

8627 
	#DSI_WCFGR_AR
 ((
ut32_t
)0x00000040

	)

8628 
	#DSI_WCFGR_VSPOL
 ((
ut32_t
)0x00000080

	)

8631 
	#DSI_WCR_COLM
 ((
ut32_t
)0x00000001

	)

8632 
	#DSI_WCR_SHTDN
 ((
ut32_t
)0x00000002

	)

8633 
	#DSI_WCR_LTDCEN
 ((
ut32_t
)0x00000004

	)

8634 
	#DSI_WCR_DSIEN
 ((
ut32_t
)0x00000008

	)

8637 
	#DSI_WIER_TEIE
 ((
ut32_t
)0x00000001

	)

8638 
	#DSI_WIER_ERIE
 ((
ut32_t
)0x00000002

	)

8639 
	#DSI_WIER_PLLLIE
 ((
ut32_t
)0x00000200

	)

8640 
	#DSI_WIER_PLLUIE
 ((
ut32_t
)0x00000400

	)

8641 
	#DSI_WIER_RRIE
 ((
ut32_t
)0x00002000

	)

8644 
	#DSI_WISR_TEIF
 ((
ut32_t
)0x00000001

	)

8645 
	#DSI_WISR_ERIF
 ((
ut32_t
)0x00000002

	)

8646 
	#DSI_WISR_BUSY
 ((
ut32_t
)0x00000004

	)

8647 
	#DSI_WISR_PLLLS
 ((
ut32_t
)0x00000100

	)

8648 
	#DSI_WISR_PLLLIF
 ((
ut32_t
)0x00000200

	)

8649 
	#DSI_WISR_PLLUIF
 ((
ut32_t
)0x00000400

	)

8650 
	#DSI_WISR_RRS
 ((
ut32_t
)0x00001000

	)

8651 
	#DSI_WISR_RRIF
 ((
ut32_t
)0x00002000

	)

8654 
	#DSI_WIFCR_CTEIF
 ((
ut32_t
)0x00000001

	)

8655 
	#DSI_WIFCR_CERIF
 ((
ut32_t
)0x00000002

	)

8656 
	#DSI_WIFCR_CPLLLIF
 ((
ut32_t
)0x00000200

	)

8657 
	#DSI_WIFCR_CPLLUIF
 ((
ut32_t
)0x00000400

	)

8658 
	#DSI_WIFCR_CRRIF
 ((
ut32_t
)0x00002000

	)

8661 
	#DSI_WPCR0_UIX4
 ((
ut32_t
)0x0000003F

	)

8662 
	#DSI_WPCR0_UIX4_0
 ((
ut32_t
)0x00000001)

	)

8663 
	#DSI_WPCR0_UIX4_1
 ((
ut32_t
)0x00000002)

	)

8664 
	#DSI_WPCR0_UIX4_2
 ((
ut32_t
)0x00000004)

	)

8665 
	#DSI_WPCR0_UIX4_3
 ((
ut32_t
)0x00000008)

	)

8666 
	#DSI_WPCR0_UIX4_4
 ((
ut32_t
)0x00000010)

	)

8667 
	#DSI_WPCR0_UIX4_5
 ((
ut32_t
)0x00000020)

	)

8669 
	#DSI_WPCR0_SWCL
 ((
ut32_t
)0x00000040

	)

8670 
	#DSI_WPCR0_SWDL0
 ((
ut32_t
)0x00000080

	)

8671 
	#DSI_WPCR0_SWDL1
 ((
ut32_t
)0x00000100

	)

8672 
	#DSI_WPCR0_HSICL
 ((
ut32_t
)0x00000200

	)

8673 
	#DSI_WPCR0_HSIDL0
 ((
ut32_t
)0x00000400

	)

8674 
	#DSI_WPCR0_HSIDL1
 ((
ut32_t
)0x00000800

	)

8675 
	#DSI_WPCR0_FTXSMCL
 ((
ut32_t
)0x00001000

	)

8676 
	#DSI_WPCR0_FTXSMDL
 ((
ut32_t
)0x00002000

	)

8677 
	#DSI_WPCR0_CDOFFDL
 ((
ut32_t
)0x00004000

	)

8678 
	#DSI_WPCR0_TDDL
 ((
ut32_t
)0x00010000

	)

8679 
	#DSI_WPCR0_PDEN
 ((
ut32_t
)0x00040000

	)

8680 
	#DSI_WPCR0_TCLKPREPEN
 ((
ut32_t
)0x00080000

	)

8681 
	#DSI_WPCR0_TCLKZEROEN
 ((
ut32_t
)0x00100000

	)

8682 
	#DSI_WPCR0_THSPREPEN
 ((
ut32_t
)0x00200000

	)

8683 
	#DSI_WPCR0_THSTRAILEN
 ((
ut32_t
)0x00400000

	)

8684 
	#DSI_WPCR0_THSZEROEN
 ((
ut32_t
)0x00800000

	)

8685 
	#DSI_WPCR0_TLPXDEN
 ((
ut32_t
)0x01000000

	)

8686 
	#DSI_WPCR0_THSEXITEN
 ((
ut32_t
)0x02000000

	)

8687 
	#DSI_WPCR0_TLPXCEN
 ((
ut32_t
)0x04000000

	)

8688 
	#DSI_WPCR0_TCLKPOSTEN
 ((
ut32_t
)0x08000000

	)

8691 
	#DSI_WPCR1_HSTXDCL
 ((
ut32_t
)0x00000003

	)

8692 
	#DSI_WPCR1_HSTXDCL0
 ((
ut32_t
)0x00000001)

	)

8693 
	#DSI_WPCR1_HSTXDCL1
 ((
ut32_t
)0x00000002)

	)

8695 
	#DSI_WPCR1_HSTXDDL
 ((
ut32_t
)0x0000000C

	)

8696 
	#DSI_WPCR1_HSTXDDL0
 ((
ut32_t
)0x00000004)

	)

8697 
	#DSI_WPCR1_HSTXDDL1
 ((
ut32_t
)0x00000008)

	)

8699 
	#DSI_WPCR1_LPSRCCL
 ((
ut32_t
)0x000000C0

	)

8700 
	#DSI_WPCR1_LPSRCCL0
 ((
ut32_t
)0x00000040)

	)

8701 
	#DSI_WPCR1_LPSRCCL1
 ((
ut32_t
)0x00000080)

	)

8703 
	#DSI_WPCR1_LPSRCDL
 ((
ut32_t
)0x00000300

	)

8704 
	#DSI_WPCR1_LPSRCDL0
 ((
ut32_t
)0x00000100)

	)

8705 
	#DSI_WPCR1_LPSRCDL1
 ((
ut32_t
)0x00000200)

	)

8707 
	#DSI_WPCR1_SDDC
 ((
ut32_t
)0x00001000

	)

8709 
	#DSI_WPCR1_LPRXVCDL
 ((
ut32_t
)0x0000C000

	)

8710 
	#DSI_WPCR1_LPRXVCDL0
 ((
ut32_t
)0x00004000)

	)

8711 
	#DSI_WPCR1_LPRXVCDL1
 ((
ut32_t
)0x00008000)

	)

8713 
	#DSI_WPCR1_HSTXSRCCL
 ((
ut32_t
)0x00030000

	)

8714 
	#DSI_WPCR1_HSTXSRCCL0
 ((
ut32_t
)0x00010000)

	)

8715 
	#DSI_WPCR1_HSTXSRCCL1
 ((
ut32_t
)0x00020000)

	)

8717 
	#DSI_WPCR1_HSTXSRCDL
 ((
ut32_t
)0x000C0000

	)

8718 
	#DSI_WPCR1_HSTXSRCDL0
 ((
ut32_t
)0x00040000)

	)

8719 
	#DSI_WPCR1_HSTXSRCDL1
 ((
ut32_t
)0x00080000)

	)

8721 
	#DSI_WPCR1_FLPRXLPM
 ((
ut32_t
)0x00400000

	)

8723 
	#DSI_WPCR1_LPRXFT
 ((
ut32_t
)0x06000000

	)

8724 
	#DSI_WPCR1_LPRXFT0
 ((
ut32_t
)0x02000000)

	)

8725 
	#DSI_WPCR1_LPRXFT1
 ((
ut32_t
)0x04000000)

	)

8728 
	#DSI_WPCR2_TCLKPREP
 ((
ut32_t
)0x000000FF

	)

8729 
	#DSI_WPCR2_TCLKPREP0
 ((
ut32_t
)0x00000001)

	)

8730 
	#DSI_WPCR2_TCLKPREP1
 ((
ut32_t
)0x00000002)

	)

8731 
	#DSI_WPCR2_TCLKPREP2
 ((
ut32_t
)0x00000004)

	)

8732 
	#DSI_WPCR2_TCLKPREP3
 ((
ut32_t
)0x00000008)

	)

8733 
	#DSI_WPCR2_TCLKPREP4
 ((
ut32_t
)0x00000010)

	)

8734 
	#DSI_WPCR2_TCLKPREP5
 ((
ut32_t
)0x00000020)

	)

8735 
	#DSI_WPCR2_TCLKPREP6
 ((
ut32_t
)0x00000040)

	)

8736 
	#DSI_WPCR2_TCLKPREP7
 ((
ut32_t
)0x00000080)

	)

8738 
	#DSI_WPCR2_TCLKZERO
 ((
ut32_t
)0x0000FF00

	)

8739 
	#DSI_WPCR2_TCLKZERO0
 ((
ut32_t
)0x00000100)

	)

8740 
	#DSI_WPCR2_TCLKZERO1
 ((
ut32_t
)0x00000200)

	)

8741 
	#DSI_WPCR2_TCLKZERO2
 ((
ut32_t
)0x00000400)

	)

8742 
	#DSI_WPCR2_TCLKZERO3
 ((
ut32_t
)0x00000800)

	)

8743 
	#DSI_WPCR2_TCLKZERO4
 ((
ut32_t
)0x00001000)

	)

8744 
	#DSI_WPCR2_TCLKZERO5
 ((
ut32_t
)0x00002000)

	)

8745 
	#DSI_WPCR2_TCLKZERO6
 ((
ut32_t
)0x00004000)

	)

8746 
	#DSI_WPCR2_TCLKZERO7
 ((
ut32_t
)0x00008000)

	)

8748 
	#DSI_WPCR2_THSPREP
 ((
ut32_t
)0x00FF0000

	)

8749 
	#DSI_WPCR2_THSPREP0
 ((
ut32_t
)0x00010000)

	)

8750 
	#DSI_WPCR2_THSPREP1
 ((
ut32_t
)0x00020000)

	)

8751 
	#DSI_WPCR2_THSPREP2
 ((
ut32_t
)0x00040000)

	)

8752 
	#DSI_WPCR2_THSPREP3
 ((
ut32_t
)0x00080000)

	)

8753 
	#DSI_WPCR2_THSPREP4
 ((
ut32_t
)0x00100000)

	)

8754 
	#DSI_WPCR2_THSPREP5
 ((
ut32_t
)0x00200000)

	)

8755 
	#DSI_WPCR2_THSPREP6
 ((
ut32_t
)0x00400000)

	)

8756 
	#DSI_WPCR2_THSPREP7
 ((
ut32_t
)0x00800000)

	)

8758 
	#DSI_WPCR2_THSTRAIL
 ((
ut32_t
)0xFF000000

	)

8759 
	#DSI_WPCR2_THSTRAIL0
 ((
ut32_t
)0x01000000)

	)

8760 
	#DSI_WPCR2_THSTRAIL1
 ((
ut32_t
)0x02000000)

	)

8761 
	#DSI_WPCR2_THSTRAIL2
 ((
ut32_t
)0x04000000)

	)

8762 
	#DSI_WPCR2_THSTRAIL3
 ((
ut32_t
)0x08000000)

	)

8763 
	#DSI_WPCR2_THSTRAIL4
 ((
ut32_t
)0x10000000)

	)

8764 
	#DSI_WPCR2_THSTRAIL5
 ((
ut32_t
)0x20000000)

	)

8765 
	#DSI_WPCR2_THSTRAIL6
 ((
ut32_t
)0x40000000)

	)

8766 
	#DSI_WPCR2_THSTRAIL7
 ((
ut32_t
)0x80000000)

	)

8769 
	#DSI_WPCR3_THSZERO
 ((
ut32_t
)0x000000FF

	)

8770 
	#DSI_WPCR3_THSZERO0
 ((
ut32_t
)0x00000001)

	)

8771 
	#DSI_WPCR3_THSZERO1
 ((
ut32_t
)0x00000002)

	)

8772 
	#DSI_WPCR3_THSZERO2
 ((
ut32_t
)0x00000004)

	)

8773 
	#DSI_WPCR3_THSZERO3
 ((
ut32_t
)0x00000008)

	)

8774 
	#DSI_WPCR3_THSZERO4
 ((
ut32_t
)0x00000010)

	)

8775 
	#DSI_WPCR3_THSZERO5
 ((
ut32_t
)0x00000020)

	)

8776 
	#DSI_WPCR3_THSZERO6
 ((
ut32_t
)0x00000040)

	)

8777 
	#DSI_WPCR3_THSZERO7
 ((
ut32_t
)0x00000080)

	)

8779 
	#DSI_WPCR3_TLPXD
 ((
ut32_t
)0x0000FF00

	)

8780 
	#DSI_WPCR3_TLPXD0
 ((
ut32_t
)0x00000100)

	)

8781 
	#DSI_WPCR3_TLPXD1
 ((
ut32_t
)0x00000200)

	)

8782 
	#DSI_WPCR3_TLPXD2
 ((
ut32_t
)0x00000400)

	)

8783 
	#DSI_WPCR3_TLPXD3
 ((
ut32_t
)0x00000800)

	)

8784 
	#DSI_WPCR3_TLPXD4
 ((
ut32_t
)0x00001000)

	)

8785 
	#DSI_WPCR3_TLPXD5
 ((
ut32_t
)0x00002000)

	)

8786 
	#DSI_WPCR3_TLPXD6
 ((
ut32_t
)0x00004000)

	)

8787 
	#DSI_WPCR3_TLPXD7
 ((
ut32_t
)0x00008000)

	)

8789 
	#DSI_WPCR3_THSEXIT
 ((
ut32_t
)0x00FF0000

	)

8790 
	#DSI_WPCR3_THSEXIT0
 ((
ut32_t
)0x00010000)

	)

8791 
	#DSI_WPCR3_THSEXIT1
 ((
ut32_t
)0x00020000)

	)

8792 
	#DSI_WPCR3_THSEXIT2
 ((
ut32_t
)0x00040000)

	)

8793 
	#DSI_WPCR3_THSEXIT3
 ((
ut32_t
)0x00080000)

	)

8794 
	#DSI_WPCR3_THSEXIT4
 ((
ut32_t
)0x00100000)

	)

8795 
	#DSI_WPCR3_THSEXIT5
 ((
ut32_t
)0x00200000)

	)

8796 
	#DSI_WPCR3_THSEXIT6
 ((
ut32_t
)0x00400000)

	)

8797 
	#DSI_WPCR3_THSEXIT7
 ((
ut32_t
)0x00800000)

	)

8799 
	#DSI_WPCR3_TLPXC
 ((
ut32_t
)0xFF000000

	)

8800 
	#DSI_WPCR3_TLPXC0
 ((
ut32_t
)0x01000000)

	)

8801 
	#DSI_WPCR3_TLPXC1
 ((
ut32_t
)0x02000000)

	)

8802 
	#DSI_WPCR3_TLPXC2
 ((
ut32_t
)0x04000000)

	)

8803 
	#DSI_WPCR3_TLPXC3
 ((
ut32_t
)0x08000000)

	)

8804 
	#DSI_WPCR3_TLPXC4
 ((
ut32_t
)0x10000000)

	)

8805 
	#DSI_WPCR3_TLPXC5
 ((
ut32_t
)0x20000000)

	)

8806 
	#DSI_WPCR3_TLPXC6
 ((
ut32_t
)0x40000000)

	)

8807 
	#DSI_WPCR3_TLPXC7
 ((
ut32_t
)0x80000000)

	)

8810 
	#DSI_WPCR4_TCLKPOST
 ((
ut32_t
)0x000000FF

	)

8811 
	#DSI_WPCR4_TCLKPOST0
 ((
ut32_t
)0x00000001)

	)

8812 
	#DSI_WPCR4_TCLKPOST1
 ((
ut32_t
)0x00000002)

	)

8813 
	#DSI_WPCR4_TCLKPOST2
 ((
ut32_t
)0x00000004)

	)

8814 
	#DSI_WPCR4_TCLKPOST3
 ((
ut32_t
)0x00000008)

	)

8815 
	#DSI_WPCR4_TCLKPOST4
 ((
ut32_t
)0x00000010)

	)

8816 
	#DSI_WPCR4_TCLKPOST5
 ((
ut32_t
)0x00000020)

	)

8817 
	#DSI_WPCR4_TCLKPOST6
 ((
ut32_t
)0x00000040)

	)

8818 
	#DSI_WPCR4_TCLKPOST7
 ((
ut32_t
)0x00000080)

	)

8821 
	#DSI_WRPCR_PLLEN
 ((
ut32_t
)0x00000001

	)

8822 
	#DSI_WRPCR_PLL_NDIV
 ((
ut32_t
)0x000001FC

	)

8823 
	#DSI_WRPCR_PLL_NDIV0
 ((
ut32_t
)0x00000004)

	)

8824 
	#DSI_WRPCR_PLL_NDIV1
 ((
ut32_t
)0x00000008)

	)

8825 
	#DSI_WRPCR_PLL_NDIV2
 ((
ut32_t
)0x00000010)

	)

8826 
	#DSI_WRPCR_PLL_NDIV3
 ((
ut32_t
)0x00000020)

	)

8827 
	#DSI_WRPCR_PLL_NDIV4
 ((
ut32_t
)0x00000040)

	)

8828 
	#DSI_WRPCR_PLL_NDIV5
 ((
ut32_t
)0x00000080)

	)

8829 
	#DSI_WRPCR_PLL_NDIV6
 ((
ut32_t
)0x00000100)

	)

8831 
	#DSI_WRPCR_PLL_IDF
 ((
ut32_t
)0x00007800

	)

8832 
	#DSI_WRPCR_PLL_IDF0
 ((
ut32_t
)0x00000800)

	)

8833 
	#DSI_WRPCR_PLL_IDF1
 ((
ut32_t
)0x00001000)

	)

8834 
	#DSI_WRPCR_PLL_IDF2
 ((
ut32_t
)0x00002000)

	)

8835 
	#DSI_WRPCR_PLL_IDF3
 ((
ut32_t
)0x00004000)

	)

8837 
	#DSI_WRPCR_PLL_ODF
 ((
ut32_t
)0x00030000

	)

8838 
	#DSI_WRPCR_PLL_ODF0
 ((
ut32_t
)0x00010000)

	)

8839 
	#DSI_WRPCR_PLL_ODF1
 ((
ut32_t
)0x00020000)

	)

8841 
	#DSI_WRPCR_REGEN
 ((
ut32_t
)0x01000000

	)

8850 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

8851 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

8852 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

8853 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

8854 
	#PWR_CR_PVDE
 ((
ut32_t
)0x00000010

	)

8856 
	#PWR_CR_PLS
 ((
ut32_t
)0x000000E0

	)

8857 
	#PWR_CR_PLS_0
 ((
ut32_t
)0x00000020

	)

8858 
	#PWR_CR_PLS_1
 ((
ut32_t
)0x00000040

	)

8859 
	#PWR_CR_PLS_2
 ((
ut32_t
)0x00000080

	)

8862 
	#PWR_CR_PLS_LEV0
 ((
ut32_t
)0x00000000

	)

8863 
	#PWR_CR_PLS_LEV1
 ((
ut32_t
)0x00000020

	)

8864 
	#PWR_CR_PLS_LEV2
 ((
ut32_t
)0x00000040

	)

8865 
	#PWR_CR_PLS_LEV3
 ((
ut32_t
)0x00000060

	)

8866 
	#PWR_CR_PLS_LEV4
 ((
ut32_t
)0x00000080

	)

8867 
	#PWR_CR_PLS_LEV5
 ((
ut32_t
)0x000000A0

	)

8868 
	#PWR_CR_PLS_LEV6
 ((
ut32_t
)0x000000C0

	)

8869 
	#PWR_CR_PLS_LEV7
 ((
ut32_t
)0x000000E0

	)

8871 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

8872 
	#PWR_CR_FPDS
 ((
ut32_t
)0x00000200

	)

8873 
	#PWR_CR_LPUDS
 ((
ut32_t
)0x00000400

	)

8874 
	#PWR_CR_MRUDS
 ((
ut32_t
)0x00000800

	)

8876 
	#PWR_CR_LPLVDS
 ((
ut32_t
)0x00000400

	)

8877 
	#PWR_CR_MRLVDS
 ((
ut32_t
)0x00000800

	)

8879 
	#PWR_CR_ADCDC1
 ((
ut32_t
)0x00002000

	)

8881 
	#PWR_CR_VOS
 ((
ut32_t
)0x0000C000

	)

8882 
	#PWR_CR_VOS_0
 ((
ut32_t
)0x00004000

	)

8883 
	#PWR_CR_VOS_1
 ((
ut32_t
)0x00008000

	)

8885 
	#PWR_CR_ODEN
 ((
ut32_t
)0x00010000

	)

8886 
	#PWR_CR_ODSWEN
 ((
ut32_t
)0x00020000

	)

8887 
	#PWR_CR_UDEN
 ((
ut32_t
)0x000C0000

	)

8888 
	#PWR_CR_UDEN_0
 ((
ut32_t
)0x00040000

	)

8889 
	#PWR_CR_UDEN_1
 ((
ut32_t
)0x00080000

	)

8891 
	#PWR_CR_FMSSR
 ((
ut32_t
)0x00100000

	)

8892 
	#PWR_CR_FISSR
 ((
ut32_t
)0x00200000

	)

8895 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8898 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

8899 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

8900 
	#PWR_CSR_PVDO
 ((
ut32_t
)0x00000004

	)

8901 
	#PWR_CSR_BRR
 ((
ut32_t
)0x00000008

	)

8902 
	#PWR_CSR_WUPP
 ((
ut32_t
)0x00000080

	)

8903 
	#PWR_CSR_EWUP
 ((
ut32_t
)0x00000100

	)

8904 
	#PWR_CSR_BRE
 ((
ut32_t
)0x00000200

	)

8905 
	#PWR_CSR_VOSRDY
 ((
ut32_t
)0x00004000

	)

8906 
	#PWR_CSR_ODRDY
 ((
ut32_t
)0x00010000

	)

8907 
	#PWR_CSR_ODSWRDY
 ((
ut32_t
)0x00020000

	)

8908 
	#PWR_CSR_UDSWRDY
 ((
ut32_t
)0x000C0000

	)

8911 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8913 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

8920 
	#QUADSPI_CR_EN
 ((
ut32_t
)0x00000001

	)

8921 
	#QUADSPI_CR_ABORT
 ((
ut32_t
)0x00000002

	)

8922 
	#QUADSPI_CR_DMAEN
 ((
ut32_t
)0x00000004

	)

8923 
	#QUADSPI_CR_TCEN
 ((
ut32_t
)0x00000008

	)

8924 
	#QUADSPI_CR_SSHIFT
 ((
ut32_t
)0x00000010

	)

8925 
	#QUADSPI_CR_DFM
 ((
ut32_t
)0x00000040

	)

8926 
	#QUADSPI_CR_FSEL
 ((
ut32_t
)0x00000080

	)

8927 
	#QUADSPI_CR_FTHRES
 ((
ut32_t
)0x00001F00

	)

8928 
	#QUADSPI_CR_FTHRES_0
 ((
ut32_t
)0x00000100

	)

8929 
	#QUADSPI_CR_FTHRES_1
 ((
ut32_t
)0x00000200

	)

8930 
	#QUADSPI_CR_FTHRES_2
 ((
ut32_t
)0x00000400

	)

8931 
	#QUADSPI_CR_FTHRES_3
 ((
ut32_t
)0x00000800

	)

8932 
	#QUADSPI_CR_FTHRES_4
 ((
ut32_t
)0x00001000

	)

8933 
	#QUADSPI_CR_TEIE
 ((
ut32_t
)0x00010000

	)

8934 
	#QUADSPI_CR_TCIE
 ((
ut32_t
)0x00020000

	)

8935 
	#QUADSPI_CR_FTIE
 ((
ut32_t
)0x00040000

	)

8936 
	#QUADSPI_CR_SMIE
 ((
ut32_t
)0x00080000

	)

8937 
	#QUADSPI_CR_TOIE
 ((
ut32_t
)0x00100000

	)

8938 
	#QUADSPI_CR_APMS
 ((
ut32_t
)0x00400000

	)

8939 
	#QUADSPI_CR_PMM
 ((
ut32_t
)0x00800000

	)

8940 
	#QUADSPI_CR_PRESCALER
 ((
ut32_t
)0xFF000000

	)

8941 
	#QUADSPI_CR_PRESCALER_0
 ((
ut32_t
)0x01000000

	)

8942 
	#QUADSPI_CR_PRESCALER_1
 ((
ut32_t
)0x02000000

	)

8943 
	#QUADSPI_CR_PRESCALER_2
 ((
ut32_t
)0x04000000

	)

8944 
	#QUADSPI_CR_PRESCALER_3
 ((
ut32_t
)0x08000000

	)

8945 
	#QUADSPI_CR_PRESCALER_4
 ((
ut32_t
)0x10000000

	)

8946 
	#QUADSPI_CR_PRESCALER_5
 ((
ut32_t
)0x20000000

	)

8947 
	#QUADSPI_CR_PRESCALER_6
 ((
ut32_t
)0x40000000

	)

8948 
	#QUADSPI_CR_PRESCALER_7
 ((
ut32_t
)0x80000000

	)

8951 
	#QUADSPI_DCR_CKMODE
 ((
ut32_t
)0x00000001

	)

8952 
	#QUADSPI_DCR_CSHT
 ((
ut32_t
)0x00000700

	)

8953 
	#QUADSPI_DCR_CSHT_0
 ((
ut32_t
)0x00000100

	)

8954 
	#QUADSPI_DCR_CSHT_1
 ((
ut32_t
)0x00000200

	)

8955 
	#QUADSPI_DCR_CSHT_2
 ((
ut32_t
)0x00000400

	)

8956 
	#QUADSPI_DCR_FSIZE
 ((
ut32_t
)0x001F0000

	)

8957 
	#QUADSPI_DCR_FSIZE_0
 ((
ut32_t
)0x00010000

	)

8958 
	#QUADSPI_DCR_FSIZE_1
 ((
ut32_t
)0x00020000

	)

8959 
	#QUADSPI_DCR_FSIZE_2
 ((
ut32_t
)0x00040000

	)

8960 
	#QUADSPI_DCR_FSIZE_3
 ((
ut32_t
)0x00080000

	)

8961 
	#QUADSPI_DCR_FSIZE_4
 ((
ut32_t
)0x00100000

	)

8964 
	#QUADSPI_SR_TEF
 ((
ut32_t
)0x00000001

	)

8965 
	#QUADSPI_SR_TCF
 ((
ut32_t
)0x00000002

	)

8966 
	#QUADSPI_SR_FTF
 ((
ut32_t
)0x00000004

	)

8967 
	#QUADSPI_SR_SMF
 ((
ut32_t
)0x00000008

	)

8968 
	#QUADSPI_SR_TOF
 ((
ut32_t
)0x00000010

	)

8969 
	#QUADSPI_SR_BUSY
 ((
ut32_t
)0x00000020

	)

8970 
	#QUADSPI_SR_FLEVEL
 ((
ut32_t
)0x00003F00

	)

8971 
	#QUADSPI_SR_FLEVEL_0
 ((
ut32_t
)0x00000100

	)

8972 
	#QUADSPI_SR_FLEVEL_1
 ((
ut32_t
)0x00000200

	)

8973 
	#QUADSPI_SR_FLEVEL_2
 ((
ut32_t
)0x00000400

	)

8974 
	#QUADSPI_SR_FLEVEL_3
 ((
ut32_t
)0x00000800

	)

8975 
	#QUADSPI_SR_FLEVEL_4
 ((
ut32_t
)0x00001000

	)

8976 
	#QUADSPI_SR_FLEVEL_5
 ((
ut32_t
)0x00002000

	)

8979 
	#QUADSPI_FCR_CTEF
 ((
ut32_t
)0x00000001

	)

8980 
	#QUADSPI_FCR_CTCF
 ((
ut32_t
)0x00000002

	)

8981 
	#QUADSPI_FCR_CSMF
 ((
ut32_t
)0x00000008

	)

8982 
	#QUADSPI_FCR_CTOF
 ((
ut32_t
)0x00000010

	)

8985 
	#QUADSPI_DLR_DL
 ((
ut32_t
)0xFFFFFFFF

	)

8988 
	#QUADSPI_CCR_INSTRUCTION
 ((
ut32_t
)0x000000FF

	)

8989 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
ut32_t
)0x00000001

	)

8990 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
ut32_t
)0x00000002

	)

8991 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
ut32_t
)0x00000004

	)

8992 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
ut32_t
)0x00000008

	)

8993 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
ut32_t
)0x00000010

	)

8994 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
ut32_t
)0x00000020

	)

8995 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
ut32_t
)0x00000040

	)

8996 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
ut32_t
)0x00000080

	)

8997 
	#QUADSPI_CCR_IMODE
 ((
ut32_t
)0x00000300

	)

8998 
	#QUADSPI_CCR_IMODE_0
 ((
ut32_t
)0x00000100

	)

8999 
	#QUADSPI_CCR_IMODE_1
 ((
ut32_t
)0x00000200

	)

9000 
	#QUADSPI_CCR_ADMODE
 ((
ut32_t
)0x00000C00

	)

9001 
	#QUADSPI_CCR_ADMODE_0
 ((
ut32_t
)0x00000400

	)

9002 
	#QUADSPI_CCR_ADMODE_1
 ((
ut32_t
)0x00000800

	)

9003 
	#QUADSPI_CCR_ADSIZE
 ((
ut32_t
)0x00003000

	)

9004 
	#QUADSPI_CCR_ADSIZE_0
 ((
ut32_t
)0x00001000

	)

9005 
	#QUADSPI_CCR_ADSIZE_1
 ((
ut32_t
)0x00002000

	)

9006 
	#QUADSPI_CCR_ABMODE
 ((
ut32_t
)0x0000C000

	)

9007 
	#QUADSPI_CCR_ABMODE_0
 ((
ut32_t
)0x00004000

	)

9008 
	#QUADSPI_CCR_ABMODE_1
 ((
ut32_t
)0x00008000

	)

9009 
	#QUADSPI_CCR_ABSIZE
 ((
ut32_t
)0x00030000

	)

9010 
	#QUADSPI_CCR_ABSIZE_0
 ((
ut32_t
)0x00010000

	)

9011 
	#QUADSPI_CCR_ABSIZE_1
 ((
ut32_t
)0x00020000

	)

9012 
	#QUADSPI_CCR_DCYC
 ((
ut32_t
)0x007C0000

	)

9013 
	#QUADSPI_CCR_DCYC_0
 ((
ut32_t
)0x00040000

	)

9014 
	#QUADSPI_CCR_DCYC_1
 ((
ut32_t
)0x00080000

	)

9015 
	#QUADSPI_CCR_DCYC_2
 ((
ut32_t
)0x00100000

	)

9016 
	#QUADSPI_CCR_DCYC_3
 ((
ut32_t
)0x00200000

	)

9017 
	#QUADSPI_CCR_DCYC_4
 ((
ut32_t
)0x00400000

	)

9018 
	#QUADSPI_CCR_DMODE
 ((
ut32_t
)0x03000000

	)

9019 
	#QUADSPI_CCR_DMODE_0
 ((
ut32_t
)0x01000000

	)

9020 
	#QUADSPI_CCR_DMODE_1
 ((
ut32_t
)0x02000000

	)

9021 
	#QUADSPI_CCR_FMODE
 ((
ut32_t
)0x0C000000

	)

9022 
	#QUADSPI_CCR_FMODE_0
 ((
ut32_t
)0x04000000

	)

9023 
	#QUADSPI_CCR_FMODE_1
 ((
ut32_t
)0x08000000

	)

9024 
	#QUADSPI_CCR_SIOO
 ((
ut32_t
)0x10000000

	)

9025 
	#QUADSPI_CCR_DHHC
 ((
ut32_t
)0x40000000

	)

9026 
	#QUADSPI_CCR_DDRM
 ((
ut32_t
)0x80000000

	)

9028 
	#QUADSPI_AR_ADDRESS
 ((
ut32_t
)0xFFFFFFFF

	)

9031 
	#QUADSPI_ABR_ALTERNATE
 ((
ut32_t
)0xFFFFFFFF

	)

9034 
	#QUADSPI_DR_DATA
 ((
ut32_t
)0xFFFFFFFF

	)

9037 
	#QUADSPI_PSMKR_MASK
 ((
ut32_t
)0xFFFFFFFF

	)

9040 
	#QUADSPI_PSMAR_MATCH
 ((
ut32_t
)0xFFFFFFFF

	)

9043 
	#QUADSPI_PIR_INTERVAL
 ((
ut32_t
)0x0000FFFF

	)

9046 
	#QUADSPI_LPTR_TIMEOUT
 ((
ut32_t
)0x0000FFFF

	)

9055 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

9056 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

9058 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

9059 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

9060 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

9061 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

9062 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

9063 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

9065 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

9066 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

9067 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

9068 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

9069 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

9070 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

9071 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

9072 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

9073 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

9075 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

9076 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

9077 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

9078 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

9079 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

9080 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

9081 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

9082 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

9083 
	#RCC_CR_PLLSAION
 ((
ut32_t
)0x10000000)

	)

9084 
	#RCC_CR_PLLSAIRDY
 ((
ut32_t
)0x20000000)

	)

9087 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

9088 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

9089 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

9090 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

9091 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

9092 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

9093 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

9095 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

9096 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

9097 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

9098 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

9099 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

9100 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

9101 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

9102 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

9103 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

9104 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

9106 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

9107 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

9108 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

9110 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

9111 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

9112 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

9114 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

9115 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

9116 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

9117 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

9118 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

9120 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9121 
	#RCC_PLLCFGR_PLLR
 ((
ut32_t
)0x70000000)

	)

9122 
	#RCC_PLLCFGR_PLLR_0
 ((
ut32_t
)0x10000000)

	)

9123 
	#RCC_PLLCFGR_PLLR_1
 ((
ut32_t
)0x20000000)

	)

9124 
	#RCC_PLLCFGR_PLLR_2
 ((
ut32_t
)0x40000000)

	)

9129 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

9130 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

9131 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

9133 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

9134 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

9135 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

9136 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9137 
	#RCC_CFGR_SW_PLLR
 ((
ut32_t
)0x00000003

	)

9141 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

9142 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

9143 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

9145 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

9146 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

9147 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

9148 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F469_479xx
|| defed(
STM32F446xx
)

9149 
	#RCC_CFGR_SWS_PLLR
 ((
ut32_t
)0x0000000C

	)

9153 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

9154 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

9155 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

9156 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

9157 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

9159 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

9160 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

9161 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

9162 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

9163 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

9164 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

9165 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

9166 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

9167 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

9169 #i
	`defed
(
STM32F410xx
)

9171 
	#RCC_CFGR_MCO1EN
 ((
ut32_t
)0x00000100

	)

9173 
	#RCC_CFGR_MCO2EN
 ((
ut32_t
)0x00000200

	)

9176 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

9177 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

9178 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

9179 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

9181 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

9182 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

9183 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

9184 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

9185 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

9188 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

9189 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

9190 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

9191 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

9193 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

9194 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

9195 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

9196 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

9197 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

9200 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

9201 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

9202 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

9203 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

9204 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

9205 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

9208 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

9209 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

9210 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

9212 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

9214 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

9215 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

9216 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

9217 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

9219 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

9220 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

9221 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

9222 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

9224 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

9225 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

9226 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

9229 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

9230 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

9231 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

9232 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

9233 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

9234 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

9235 
	#RCC_CIR_PLLSAIRDYF
 ((
ut32_t
)0x00000040)

	)

9236 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

9237 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

9238 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

9239 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

9240 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

9241 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

9242 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

9243 
	#RCC_CIR_PLLSAIRDYIE
 ((
ut32_t
)0x00004000)

	)

9244 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

9245 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

9246 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

9247 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

9248 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

9249 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

9250 
	#RCC_CIR_PLLSAIRDYC
 ((
ut32_t
)0x00400000)

	)

9251 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

9254 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

9255 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

9256 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

9257 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

9258 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

9259 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

9260 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

9261 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

9262 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

9263 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ut32_t
)0x00000200)

	)

9264 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ut32_t
)0x00000400)

	)

9265 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

9266 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

9267 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

9268 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ut32_t
)0x00800000)

	)

9269 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

9270 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

9273 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

9274 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

9275 
	#RCC_AHB2RSTR_HASHRST
 ((
ut32_t
)0x00000020)

	)

9277 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

9278 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

9279 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

9282 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

9283 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

9286 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9287 
	#RCC_AHB3RSTR_FMCRST
 ((
ut32_t
)0x00000001)

	)

9289 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9290 
	#RCC_AHB3RSTR_QSPIRST
 ((
ut32_t
)0x00000002)

	)

9294 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

9295 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

9296 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

9297 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

9298 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

9299 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

9300 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

9301 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

9302 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

9303 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

9304 
	#RCC_APB1RSTR_LPTIM1RST
 ((
ut32_t
)0x00000200)

	)

9306 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800)

	)

9307 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000)

	)

9308 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000)

	)

9309 #i
	`defed
(
STM32F446xx
)

9310 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
ut32_t
)0x00010000)

	)

9312 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

9313 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

9314 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

9315 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

9316 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

9317 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

9318 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

9319 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

9320 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
ut32_t
)0x01000000)

	)

9322 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

9323 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

9324 #i
	`defed
(
STM32F446xx
)

9325 
	#RCC_APB1RSTR_CECRST
 ((
ut32_t
)0x08000000)

	)

9327 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

9328 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

9329 
	#RCC_APB1RSTR_UART7RST
 ((
ut32_t
)0x40000000)

	)

9330 
	#RCC_APB1RSTR_UART8RST
 ((
ut32_t
)0x80000000)

	)

9333 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

9334 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

9335 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

9336 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

9337 
	#RCC_APB2RSTR_UART9RST
 ((
ut32_t
)0x00000040)

	)

9338 
	#RCC_APB2RSTR_UART10RST
 ((
ut32_t
)0x00000080)

	)

9339 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

9340 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

9341 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

9342 
	#RCC_APB2RSTR_SPI4RST
 ((
ut32_t
)0x00002000)

	)

9343 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

9344 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

9345 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

9346 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

9347 
	#RCC_APB2RSTR_SPI5RST
 ((
ut32_t
)0x00100000)

	)

9348 
	#RCC_APB2RSTR_SPI6RST
 ((
ut32_t
)0x00200000)

	)

9349 
	#RCC_APB2RSTR_SAI1RST
 ((
ut32_t
)0x00400000)

	)

9350 #i
	`defed
(
STM32F446xx
)

9351 
	#RCC_APB2RSTR_SAI2RST
 ((
ut32_t
)0x00800000)

	)

9353 
	#RCC_APB2RSTR_LTDCRST
 ((
ut32_t
)0x04000000)

	)

9354 #i
	`defed
(
STM32F469_479xx
)

9355 
	#RCC_APB2RSTR_DSIRST
 ((
ut32_t
)0x08000000)

	)

9357 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9358 
	#RCC_APB2RSTR_DFSDM1RST
 ((
ut32_t
)0x01000000)

	)

9361 #i
	`defed
(
STM32F413_423xx
)

9362 
	#RCC_APB2RSTR_DFSDM2RST
 ((
ut32_t
)0x02000000)

	)

9365 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9366 
	#RCC_APB2RSTR_DFSDMRST
 
RCC_APB2RSTR_DFSDM1RST


	)

9369 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

9370 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

9371 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

9372 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

9373 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

9374 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

9375 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

9376 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

9377 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

9378 
	#RCC_AHB1ENR_GPIOJEN
 ((
ut32_t
)0x00000200)

	)

9379 
	#RCC_AHB1ENR_GPIOKEN
 ((
ut32_t
)0x00000400)

	)

9380 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

9381 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

9382 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

9383 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

9384 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

9385 
	#RCC_AHB1ENR_DMA2DEN
 ((
ut32_t
)0x00800000)

	)

9386 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

9387 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

9388 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

9389 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

9390 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

9391 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

9394 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

9395 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

9396 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

9397 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

9398 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

9402 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

9403 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

9406 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9407 
	#RCC_AHB3ENR_FMCEN
 ((
ut32_t
)0x00000001)

	)

9410 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9411 
	#RCC_AHB3ENR_QSPIEN
 ((
ut32_t
)0x00000002)

	)

9415 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

9416 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

9417 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

9418 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

9419 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

9420 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

9421 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

9422 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

9423 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

9424 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

9425 
	#RCC_APB1ENR_LPTIM1EN
 ((
ut32_t
)0x00000200)

	)

9427 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

9428 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

9429 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

9430 #i
	`defed
(
STM32F446xx
)

9431 
	#RCC_APB1ENR_SPDIFRXEN
 ((
ut32_t
)0x00010000)

	)

9433 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

9434 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

9435 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

9436 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

9437 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

9438 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

9439 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

9440 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

9441 
	#RCC_APB1ENR_FMPI2C1EN
 ((
ut32_t
)0x01000000)

	)

9443 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

9444 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

9445 #i
	`defed
(
STM32F446xx
)

9446 
	#RCC_APB1ENR_CECEN
 ((
ut32_t
)0x08000000)

	)

9448 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

9449 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

9450 
	#RCC_APB1ENR_UART7EN
 ((
ut32_t
)0x40000000)

	)

9451 
	#RCC_APB1ENR_UART8EN
 ((
ut32_t
)0x80000000)

	)

9454 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

9455 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

9456 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

9457 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

9458 
	#RCC_APB2ENR_UART9EN
 ((
ut32_t
)0x00000040)

	)

9459 
	#RCC_APB2ENR_UART10EN
 ((
ut32_t
)0x00000080)

	)

9460 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

9461 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

9462 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

9463 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

9464 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

9465 
	#RCC_APB2ENR_SPI4EN
 ((
ut32_t
)0x00002000)

	)

9466 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

9467 
	#RCC_APB2ENR_EXTIEN
 ((
ut32_t
)0x00008000)

	)

9468 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

9469 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

9470 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

9471 
	#RCC_APB2ENR_SPI5EN
 ((
ut32_t
)0x00100000)

	)

9472 
	#RCC_APB2ENR_SPI6EN
 ((
ut32_t
)0x00200000)

	)

9473 
	#RCC_APB2ENR_SAI1EN
 ((
ut32_t
)0x00400000)

	)

9474 #i
	`defed
(
STM32F446xx
)

9475 
	#RCC_APB2ENR_SAI2EN
 ((
ut32_t
)0x00800000)

	)

9477 
	#RCC_APB2ENR_LTDCEN
 ((
ut32_t
)0x04000000)

	)

9478 #i
	`defed
(
STM32F469_479xx
)

9479 
	#RCC_APB2ENR_DSIEN
 ((
ut32_t
)0x08000000)

	)

9481 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9482 
	#RCC_APB2ENR_DFSDM1EN
 ((
ut32_t
)0x01000000)

	)

9484 #i
	`defed
(
STM32F413_423xx
)

9485 
	#RCC_APB2ENR_DFSDM2EN
 ((
ut32_t
)0x02000000)

	)

9488 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

9489 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

9490 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

9491 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

9492 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

9493 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

9494 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

9495 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

9496 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

9497 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ut32_t
)0x00000200)

	)

9498 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ut32_t
)0x00000400)

	)

9499 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

9500 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

9501 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

9502 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

9503 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

9504 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ut32_t
)0x00080000)

	)

9505 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

9506 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

9507 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ut32_t
)0x00800000)

	)

9508 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

9509 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

9510 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

9511 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

9512 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

9513 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

9516 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

9517 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

9518 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

9519 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

9520 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

9523 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

9524 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

9527 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9528 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ut32_t
)0x00000001)

	)

9530 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9531 
	#RCC_AHB3LPENR_QSPILPEN
 ((
ut32_t
)0x00000002)

	)

9535 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

9536 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

9537 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

9538 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

9539 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

9540 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

9541 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

9542 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

9543 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

9544 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

9545 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
ut32_t
)0x00000200)

	)

9547 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

9548 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

9549 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

9550 #i
	`defed
(
STM32F446xx
)

9551 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
ut32_t
)0x00010000)

	)

9553 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

9554 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

9555 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

9556 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

9557 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

9558 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

9559 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

9560 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

9561 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
ut32_t
)0x01000000)

	)

9563 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

9564 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

9565 #i
	`defed
(
STM32F446xx
)

9566 
	#RCC_APB1LPENR_CECLPEN
 ((
ut32_t
)0x08000000)

	)

9568 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

9569 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

9570 
	#RCC_APB1LPENR_UART7LPEN
 ((
ut32_t
)0x40000000)

	)

9571 
	#RCC_APB1LPENR_UART8LPEN
 ((
ut32_t
)0x80000000)

	)

9574 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

9575 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

9576 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

9577 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

9578 
	#RCC_APB2LPENR_UART9LPEN
 ((
ut32_t
)0x00000040)

	)

9579 
	#RCC_APB2LPENR_UART10LPEN
 ((
ut32_t
)0x00000080)

	)

9580 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

9581 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

9582 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

9583 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

9584 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

9585 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ut32_t
)0x00002000)

	)

9586 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

9587 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

9588 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

9589 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

9590 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ut32_t
)0x00100000)

	)

9591 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ut32_t
)0x00200000)

	)

9592 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ut32_t
)0x00400000)

	)

9593 #i
	`defed
(
STM32F446xx
)

9594 
	#RCC_APB2LPENR_SAI2LPEN
 ((
ut32_t
)0x00800000)

	)

9596 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ut32_t
)0x04000000)

	)

9597 #i
	`defed
(
STM32F469_479xx
)

9598 
	#RCC_APB2LPENR_DSILPEN
 ((
ut32_t
)0x08000000)

	)

9600 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9601 
	#RCC_APB2LPENR_DFSDM1LPEN
 ((
ut32_t
)0x01000000)

	)

9603 #i
	`defed
(
STM32F413_423xx
)

9604 
	#RCC_APB2LPENR_DFSDM2LPEN
 ((
ut32_t
)0x02000000)

	)

9608 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

9609 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

9610 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

9611 
	#RCC_BDCR_LSEMOD
 ((
ut32_t
)0x00000008)

	)

9613 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

9614 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

9615 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

9617 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

9618 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

9621 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

9622 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

9623 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

9624 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

9625 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

9626 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

9627 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

9628 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

9629 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

9630 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

9633 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

9634 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

9635 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

9636 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

9639 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ut32_t
)0x0000003F)

	)

9640 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ut32_t
)0x00000001)

	)

9641 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ut32_t
)0x00000002)

	)

9642 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ut32_t
)0x00000004)

	)

9643 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ut32_t
)0x00000008)

	)

9644 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ut32_t
)0x00000010)

	)

9645 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ut32_t
)0x00000020)

	)

9647 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

9648 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
ut32_t
)0x00000040)

	)

9649 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
ut32_t
)0x00000080)

	)

9650 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
ut32_t
)0x00000100)

	)

9651 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
ut32_t
)0x00000200)

	)

9652 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
ut32_t
)0x00000400)

	)

9653 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
ut32_t
)0x00000800)

	)

9654 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
ut32_t
)0x00001000)

	)

9655 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
ut32_t
)0x00002000)

	)

9656 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
ut32_t
)0x00004000)

	)

9658 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9659 
	#RCC_PLLI2SCFGR_PLLI2SSRC
 ((
ut32_t
)0x00400000)

	)

9662 #i
	`defed
(
STM32F446xx
)

9663 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
ut32_t
)0x00030000)

	)

9664 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
ut32_t
)0x00010000)

	)

9665 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
ut32_t
)0x00020000)

	)

9668 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

9669 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
ut32_t
)0x01000000)

	)

9670 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
ut32_t
)0x02000000)

	)

9671 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
ut32_t
)0x04000000)

	)

9672 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
ut32_t
)0x08000000)

	)

9674 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

9675 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
ut32_t
)0x10000000)

	)

9676 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
ut32_t
)0x20000000)

	)

9677 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
ut32_t
)0x40000000)

	)

9680 #i
	`defed
(
STM32F446xx
)

9681 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
ut32_t
)0x0000003F)

	)

9682 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
ut32_t
)0x00000001)

	)

9683 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
ut32_t
)0x00000002)

	)

9684 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
ut32_t
)0x00000004)

	)

9685 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
ut32_t
)0x00000008)

	)

9686 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
ut32_t
)0x00000010)

	)

9687 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
ut32_t
)0x00000020)

	)

9690 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
ut32_t
)0x00007FC0)

	)

9691 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
ut32_t
)0x00000040)

	)

9692 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
ut32_t
)0x00000080)

	)

9693 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
ut32_t
)0x00000100)

	)

9694 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
ut32_t
)0x00000200)

	)

9695 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
ut32_t
)0x00000400)

	)

9696 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
ut32_t
)0x00000800)

	)

9697 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
ut32_t
)0x00001000)

	)

9698 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
ut32_t
)0x00002000)

	)

9699 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
ut32_t
)0x00004000)

	)

9701 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

9702 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
ut32_t
)0x00030000)

	)

9703 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
ut32_t
)0x00010000)

	)

9704 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
ut32_t
)0x00020000)

	)

9707 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
ut32_t
)0x0F000000)

	)

9708 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
ut32_t
)0x01000000)

	)

9709 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
ut32_t
)0x02000000)

	)

9710 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
ut32_t
)0x04000000)

	)

9711 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
ut32_t
)0x08000000)

	)

9713 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
ut32_t
)0x70000000)

	)

9714 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
ut32_t
)0x10000000)

	)

9715 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
ut32_t
)0x20000000)

	)

9716 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
ut32_t
)0x40000000)

	)

9719 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ut32_t
)0x0000001F)

	)

9720 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ut32_t
)0x00001F00)

	)

9721 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ut32_t
)0x00030000)

	)

9723 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9724 
	#RCC_DCKCFGR_CKDFSDM1SEL
 ((
ut32_t
)0x80000000)

	)

9725 
	#RCC_DCKCFGR_CKDFSDM1ASEL
 ((
ut32_t
)0x00008000)

	)

9728 #i
	`defed
(
STM32F413_423xx
)

9729 
	#RCC_DCKCFGR_PLLI2SDIVR
 ((
ut32_t
)0x0000001F)

	)

9730 
	#RCC_DCKCFGR_PLLI2SDIVR_0
 ((
ut32_t
)0x00000001)

	)

9731 
	#RCC_DCKCFGR_PLLI2SDIVR_1
 ((
ut32_t
)0x00000002)

	)

9732 
	#RCC_DCKCFGR_PLLI2SDIVR_2
 ((
ut32_t
)0x00000004)

	)

9733 
	#RCC_DCKCFGR_PLLI2SDIVR_3
 ((
ut32_t
)0x00000008)

	)

9734 
	#RCC_DCKCFGR_PLLI2SDIVR_4
 ((
ut32_t
)0x00000010)

	)

9736 
	#RCC_DCKCFGR_PLLDIVR
 ((
ut32_t
)0x00001F00)

	)

9737 
	#RCC_DCKCFGR_PLLDIVR_0
 ((
ut32_t
)0x00000100)

	)

9738 
	#RCC_DCKCFGR_PLLDIVR_1
 ((
ut32_t
)0x00000200)

	)

9739 
	#RCC_DCKCFGR_PLLDIVR_2
 ((
ut32_t
)0x00000400)

	)

9740 
	#RCC_DCKCFGR_PLLDIVR_3
 ((
ut32_t
)0x00000800)

	)

9741 
	#RCC_DCKCFGR_PLLDIVR_4
 ((
ut32_t
)0x00001000)

	)

9742 
	#RCC_DCKCFGR_CKDFSDM2ASEL
 ((
ut32_t
)0x00004000)

	)

9745 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ut32_t
)0x00300000)

	)

9746 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
ut32_t
)0x00100000)

	)

9747 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
ut32_t
)0x00200000)

	)

9748 #i
	`defed
(
STM32F446xx
)

9749 
	#RCC_DCKCFGR_SAI1SRC
 ((
ut32_t
)0x00300000)

	)

9750 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
ut32_t
)0x00100000)

	)

9751 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
ut32_t
)0x00200000)

	)

9754 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ut32_t
)0x00C00000)

	)

9755 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
ut32_t
)0x00400000)

	)

9756 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
ut32_t
)0x00800000)

	)

9757 #i
	`defed
(
STM32F446xx
)

9758 
	#RCC_DCKCFGR_SAI2SRC
 ((
ut32_t
)0x00C00000)

	)

9759 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
ut32_t
)0x00400000)

	)

9760 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
ut32_t
)0x00800000)

	)

9763 
	#RCC_DCKCFGR_TIMPRE
 ((
ut32_t
)0x01000000)

	)

9764 #i
	`defed
(
STM32F469_479xx
)

9765 
	#RCC_DCKCFGR_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9766 
	#RCC_DCKCFGR_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9767 
	#RCC_DCKCFGR_DSISEL
 ((
ut32_t
)0x20000000)

	)

9770 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

9771 
	#RCC_DCKCFGR_I2S1SRC
 ((
ut32_t
)0x06000000)

	)

9772 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
ut32_t
)0x02000000)

	)

9773 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
ut32_t
)0x04000000)

	)

9774 
	#RCC_DCKCFGR_I2S2SRC
 ((
ut32_t
)0x18000000)

	)

9775 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
ut32_t
)0x08000000)

	)

9776 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
ut32_t
)0x10000000)

	)

9779 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
ut32_t
)0x00000001)

	)

9780 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
ut32_t
)0x00000002)

	)

9781 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
ut32_t
)0x00000004)

	)

9782 
	#RCC_CKGATENR_SPARE_CKEN
 ((
ut32_t
)0x00000008)

	)

9783 
	#RCC_CKGATENR_SRAM_CKEN
 ((
ut32_t
)0x00000010)

	)

9784 
	#RCC_CKGATENR_FLITF_CKEN
 ((
ut32_t
)0x00000020)

	)

9785 
	#RCC_CKGATENR_RCC_CKEN
 ((
ut32_t
)0x00000040)

	)

9786 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9787 
	#RCC_CKGATENR_RCC_EVTCTL
 ((
ut32_t
)0x00000080)

	)

9791 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9792 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9793 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9794 
	#RCC_DCKCFGR2_CECSEL
 ((
ut32_t
)0x04000000)

	)

9795 
	#RCC_DCKCFGR2_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9796 
	#RCC_DCKCFGR2_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9797 #i
	`defed
(
STM32F446xx
)

9798 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
ut32_t
)0x20000000)

	)

9800 #i
	`defed
(
STM32F413_423xx
)

9801 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ut32_t
)0xC0000000)

	)

9802 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ut32_t
)0x40000000)

	)

9803 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ut32_t
)0x80000000)

	)

9807 #i
	`defed
(
STM32F410xx
)

9808 
	#RCC_DCKCFGR_I2SSRC
 ((
ut32_t
)0x06000000)

	)

9809 
	#RCC_DCKCFGR_I2SSRC_0
 ((
ut32_t
)0x02000000)

	)

9810 
	#RCC_DCKCFGR_I2SSRC_1
 ((
ut32_t
)0x04000000)

	)

9813 #i
	`defed
(
STM32F410xx
)

9815 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9816 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9817 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9818 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ut32_t
)0xC0000000)

	)

9819 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ut32_t
)0x40000000)

	)

9820 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ut32_t
)0x80000000)

	)

9828 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

9829 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

9832 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

9833 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

9834 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

9835 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

9836 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

9844 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

9845 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

9846 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

9847 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

9848 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

9849 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

9850 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

9851 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

9852 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

9853 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

9854 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9855 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9856 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9857 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

9858 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9859 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9860 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9861 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9862 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

9863 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

9864 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

9865 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

9866 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

9867 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

9868 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

9869 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

9870 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

9873 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

9874 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

9875 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

9876 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

9877 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

9878 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

9879 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

9880 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

9881 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

9882 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

9883 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

9884 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

9885 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

9886 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

9887 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

9888 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

9889 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

9890 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

9891 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

9892 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

9893 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

9894 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

9895 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

9896 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

9897 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

9898 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

9899 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

9900 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

9903 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

9904 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

9905 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

9906 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

9907 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

9908 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

9909 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

9910 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

9911 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

9912 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

9913 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

9914 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

9915 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

9916 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

9917 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

9918 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

9919 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

9920 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

9921 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

9922 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

9923 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

9924 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

9925 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

9926 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

9927 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

9928 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

9931 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

9932 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

9933 
	#RTC_ISR_TAMP2F
 ((
ut32_t
)0x00004000)

	)

9934 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

9935 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

9936 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

9937 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

9938 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

9939 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

9940 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

9941 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

9942 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

9943 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

9944 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

9945 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

9946 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

9949 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

9950 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

9953 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

9956 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

9957 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

9960 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

9961 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

9962 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

9963 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

9964 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

9965 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

9966 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

9967 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

9968 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

9969 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

9970 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

9971 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

9972 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

9973 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

9974 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

9975 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

9976 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

9977 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

9978 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

9979 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

9980 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

9981 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

9982 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9983 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9984 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9985 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

9986 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9987 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9988 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9989 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9990 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

9991 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

9992 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

9993 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

9994 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

9995 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

9996 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

9997 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

9998 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

9999 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

10002 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

10003 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

10004 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

10005 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

10006 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

10007 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

10008 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

10009 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

10010 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

10011 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

10012 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

10013 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

10014 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

10015 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

10016 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

10017 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

10018 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

10019 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

10020 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

10021 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

10022 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

10023 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

10024 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

10025 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

10026 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

10027 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

10028 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

10029 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

10030 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

10031 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

10032 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

10033 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

10034 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

10035 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

10036 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

10037 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

10038 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

10039 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

10040 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

10041 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

10044 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

10047 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

10050 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

10051 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

10054 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

10055 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

10056 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

10057 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

10058 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

10059 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

10060 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

10061 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

10062 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

10063 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

10064 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

10065 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

10066 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

10067 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

10068 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

10069 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

10070 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

10071 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

10072 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

10073 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

10074 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

10075 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

10076 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

10077 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

10078 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

10079 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

10080 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

10083 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

10084 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

10085 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

10086 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

10087 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

10088 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

10089 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

10090 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

10091 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

10092 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

10093 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

10094 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

10095 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

10096 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

10097 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

10098 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

10099 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

10100 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

10103 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

10106 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

10107 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

10108 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

10109 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

10110 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

10111 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

10112 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

10113 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

10114 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

10115 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

10116 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

10117 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

10118 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

10121 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

10122 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

10123 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

10124 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

10125 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

10126 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

10127 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

10128 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

10129 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

10130 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

10131 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

10132 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

10133 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

10134 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

10135 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

10136 
	#RTC_TAFCR_TAMP2TRG
 ((
ut32_t
)0x00000010)

	)

10137 
	#RTC_TAFCR_TAMP2E
 ((
ut32_t
)0x00000008)

	)

10138 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

10139 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

10140 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

10143 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

10144 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

10145 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

10146 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

10147 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

10148 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

10151 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

10152 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

10153 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

10154 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

10155 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

10156 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

10159 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

10162 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

10165 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

10168 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

10171 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

10174 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

10177 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

10180 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

10183 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

10186 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

10189 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

10192 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

10195 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

10198 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

10201 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

10204 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

10207 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

10210 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

10213 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

10216 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

10224 
	#SAI_GCR_SYNCIN
 ((
ut32_t
)0x00000003

	)

10225 
	#SAI_GCR_SYNCIN_0
 ((
ut32_t
)0x00000001

	)

10226 
	#SAI_GCR_SYNCIN_1
 ((
ut32_t
)0x00000002

	)

10228 
	#SAI_GCR_SYNCOUT
 ((
ut32_t
)0x00000030

	)

10229 
	#SAI_GCR_SYNCOUT_0
 ((
ut32_t
)0x00000010

	)

10230 
	#SAI_GCR_SYNCOUT_1
 ((
ut32_t
)0x00000020

	)

10233 
	#SAI_xCR1_MODE
 ((
ut32_t
)0x00000003

	)

10234 
	#SAI_xCR1_MODE_0
 ((
ut32_t
)0x00000001

	)

10235 
	#SAI_xCR1_MODE_1
 ((
ut32_t
)0x00000002

	)

10237 
	#SAI_xCR1_PRTCFG
 ((
ut32_t
)0x0000000C

	)

10238 
	#SAI_xCR1_PRTCFG_0
 ((
ut32_t
)0x00000004

	)

10239 
	#SAI_xCR1_PRTCFG_1
 ((
ut32_t
)0x00000008

	)

10241 
	#SAI_xCR1_DS
 ((
ut32_t
)0x000000E0

	)

10242 
	#SAI_xCR1_DS_0
 ((
ut32_t
)0x00000020

	)

10243 
	#SAI_xCR1_DS_1
 ((
ut32_t
)0x00000040

	)

10244 
	#SAI_xCR1_DS_2
 ((
ut32_t
)0x00000080

	)

10246 
	#SAI_xCR1_LSBFIRST
 ((
ut32_t
)0x00000100

	)

10247 
	#SAI_xCR1_CKSTR
 ((
ut32_t
)0x00000200

	)

10249 
	#SAI_xCR1_SYNCEN
 ((
ut32_t
)0x00000C00

	)

10250 
	#SAI_xCR1_SYNCEN_0
 ((
ut32_t
)0x00000400

	)

10251 
	#SAI_xCR1_SYNCEN_1
 ((
ut32_t
)0x00000800

	)

10253 
	#SAI_xCR1_MONO
 ((
ut32_t
)0x00001000

	)

10254 
	#SAI_xCR1_OUTDRIV
 ((
ut32_t
)0x00002000

	)

10255 
	#SAI_xCR1_SAIEN
 ((
ut32_t
)0x00010000

	)

10256 
	#SAI_xCR1_DMAEN
 ((
ut32_t
)0x00020000

	)

10257 
	#SAI_xCR1_NODIV
 ((
ut32_t
)0x00080000

	)

10259 
	#SAI_xCR1_MCKDIV
 ((
ut32_t
)0x00780000

	)

10260 
	#SAI_xCR1_MCKDIV_0
 ((
ut32_t
)0x00080000

	)

10261 
	#SAI_xCR1_MCKDIV_1
 ((
ut32_t
)0x00100000

	)

10262 
	#SAI_xCR1_MCKDIV_2
 ((
ut32_t
)0x00200000

	)

10263 
	#SAI_xCR1_MCKDIV_3
 ((
ut32_t
)0x00400000

	)

10266 
	#SAI_xCR2_FTH
 ((
ut32_t
)0x00000003

	)

10267 
	#SAI_xCR2_FTH_0
 ((
ut32_t
)0x00000001

	)

10268 
	#SAI_xCR2_FTH_1
 ((
ut32_t
)0x00000002

	)

10270 
	#SAI_xCR2_FFLUSH
 ((
ut32_t
)0x00000008

	)

10271 
	#SAI_xCR2_TRIS
 ((
ut32_t
)0x00000010

	)

10272 
	#SAI_xCR2_MUTE
 ((
ut32_t
)0x00000020

	)

10273 
	#SAI_xCR2_MUTEVAL
 ((
ut32_t
)0x00000040

	)

10275 
	#SAI_xCR2_MUTECNT
 ((
ut32_t
)0x00001F80

	)

10276 
	#SAI_xCR2_MUTECNT_0
 ((
ut32_t
)0x00000080

	)

10277 
	#SAI_xCR2_MUTECNT_1
 ((
ut32_t
)0x00000100

	)

10278 
	#SAI_xCR2_MUTECNT_2
 ((
ut32_t
)0x00000200

	)

10279 
	#SAI_xCR2_MUTECNT_3
 ((
ut32_t
)0x00000400

	)

10280 
	#SAI_xCR2_MUTECNT_4
 ((
ut32_t
)0x00000800

	)

10281 
	#SAI_xCR2_MUTECNT_5
 ((
ut32_t
)0x00001000

	)

10283 
	#SAI_xCR2_CPL
 ((
ut32_t
)0x00002000

	)

10285 
	#SAI_xCR2_COMP
 ((
ut32_t
)0x0000C000

	)

10286 
	#SAI_xCR2_COMP_0
 ((
ut32_t
)0x00004000

	)

10287 
	#SAI_xCR2_COMP_1
 ((
ut32_t
)0x00008000

	)

10290 
	#SAI_xFRCR_FRL
 ((
ut32_t
)0x000000FF

	)

10291 
	#SAI_xFRCR_FRL_0
 ((
ut32_t
)0x00000001

	)

10292 
	#SAI_xFRCR_FRL_1
 ((
ut32_t
)0x00000002

	)

10293 
	#SAI_xFRCR_FRL_2
 ((
ut32_t
)0x00000004

	)

10294 
	#SAI_xFRCR_FRL_3
 ((
ut32_t
)0x00000008

	)

10295 
	#SAI_xFRCR_FRL_4
 ((
ut32_t
)0x00000010

	)

10296 
	#SAI_xFRCR_FRL_5
 ((
ut32_t
)0x00000020

	)

10297 
	#SAI_xFRCR_FRL_6
 ((
ut32_t
)0x00000040

	)

10298 
	#SAI_xFRCR_FRL_7
 ((
ut32_t
)0x00000080

	)

10300 
	#SAI_xFRCR_FSALL
 ((
ut32_t
)0x00007F00

	)

10301 
	#SAI_xFRCR_FSALL_0
 ((
ut32_t
)0x00000100

	)

10302 
	#SAI_xFRCR_FSALL_1
 ((
ut32_t
)0x00000200

	)

10303 
	#SAI_xFRCR_FSALL_2
 ((
ut32_t
)0x00000400

	)

10304 
	#SAI_xFRCR_FSALL_3
 ((
ut32_t
)0x00000800

	)

10305 
	#SAI_xFRCR_FSALL_4
 ((
ut32_t
)0x00001000

	)

10306 
	#SAI_xFRCR_FSALL_5
 ((
ut32_t
)0x00002000

	)

10307 
	#SAI_xFRCR_FSALL_6
 ((
ut32_t
)0x00004000

	)

10309 
	#SAI_xFRCR_FSDEF
 ((
ut32_t
)0x00010000

	)

10310 
	#SAI_xFRCR_FSPOL
 ((
ut32_t
)0x00020000

	)

10311 
	#SAI_xFRCR_FSOFF
 ((
ut32_t
)0x00040000

	)

10313 
	#SAI_xFRCR_FSPO
 
SAI_xFRCR_FSPOL


	)

10316 
	#SAI_xSLOTR_FBOFF
 ((
ut32_t
)0x0000001F

	)

10317 
	#SAI_xSLOTR_FBOFF_0
 ((
ut32_t
)0x00000001

	)

10318 
	#SAI_xSLOTR_FBOFF_1
 ((
ut32_t
)0x00000002

	)

10319 
	#SAI_xSLOTR_FBOFF_2
 ((
ut32_t
)0x00000004

	)

10320 
	#SAI_xSLOTR_FBOFF_3
 ((
ut32_t
)0x00000008

	)

10321 
	#SAI_xSLOTR_FBOFF_4
 ((
ut32_t
)0x00000010

	)

10323 
	#SAI_xSLOTR_SLOTSZ
 ((
ut32_t
)0x000000C0

	)

10324 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ut32_t
)0x00000040

	)

10325 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ut32_t
)0x00000080

	)

10327 
	#SAI_xSLOTR_NBSLOT
 ((
ut32_t
)0x00000F00

	)

10328 
	#SAI_xSLOTR_NBSLOT_0
 ((
ut32_t
)0x00000100

	)

10329 
	#SAI_xSLOTR_NBSLOT_1
 ((
ut32_t
)0x00000200

	)

10330 
	#SAI_xSLOTR_NBSLOT_2
 ((
ut32_t
)0x00000400

	)

10331 
	#SAI_xSLOTR_NBSLOT_3
 ((
ut32_t
)0x00000800

	)

10333 
	#SAI_xSLOTR_SLOTEN
 ((
ut32_t
)0xFFFF0000

	)

10336 
	#SAI_xIMR_OVRUDRIE
 ((
ut32_t
)0x00000001

	)

10337 
	#SAI_xIMR_MUTEDETIE
 ((
ut32_t
)0x00000002

	)

10338 
	#SAI_xIMR_WCKCFGIE
 ((
ut32_t
)0x00000004

	)

10339 
	#SAI_xIMR_FREQIE
 ((
ut32_t
)0x00000008

	)

10340 
	#SAI_xIMR_CNRDYIE
 ((
ut32_t
)0x00000010

	)

10341 
	#SAI_xIMR_AFSDETIE
 ((
ut32_t
)0x00000020

	)

10342 
	#SAI_xIMR_LFSDETIE
 ((
ut32_t
)0x00000040

	)

10345 
	#SAI_xSR_OVRUDR
 ((
ut32_t
)0x00000001

	)

10346 
	#SAI_xSR_MUTEDET
 ((
ut32_t
)0x00000002

	)

10347 
	#SAI_xSR_WCKCFG
 ((
ut32_t
)0x00000004

	)

10348 
	#SAI_xSR_FREQ
 ((
ut32_t
)0x00000008

	)

10349 
	#SAI_xSR_CNRDY
 ((
ut32_t
)0x00000010

	)

10350 
	#SAI_xSR_AFSDET
 ((
ut32_t
)0x00000020

	)

10351 
	#SAI_xSR_LFSDET
 ((
ut32_t
)0x00000040

	)

10353 
	#SAI_xSR_FLVL
 ((
ut32_t
)0x00070000

	)

10354 
	#SAI_xSR_FLVL_0
 ((
ut32_t
)0x00010000

	)

10355 
	#SAI_xSR_FLVL_1
 ((
ut32_t
)0x00020000

	)

10356 
	#SAI_xSR_FLVL_2
 ((
ut32_t
)0x00030000

	)

10359 
	#SAI_xCLRFR_COVRUDR
 ((
ut32_t
)0x00000001

	)

10360 
	#SAI_xCLRFR_CMUTEDET
 ((
ut32_t
)0x00000002

	)

10361 
	#SAI_xCLRFR_CWCKCFG
 ((
ut32_t
)0x00000004

	)

10362 
	#SAI_xCLRFR_CFREQ
 ((
ut32_t
)0x00000008

	)

10363 
	#SAI_xCLRFR_CCNRDY
 ((
ut32_t
)0x00000010

	)

10364 
	#SAI_xCLRFR_CAFSDET
 ((
ut32_t
)0x00000020

	)

10365 
	#SAI_xCLRFR_CLFSDET
 ((
ut32_t
)0x00000040

	)

10368 
	#SAI_xDR_DATA
 ((
ut32_t
)0xFFFFFFFF)

	)

10370 #i
	`defed
(
STM32F446xx
)

10377 
	#SPDIFRX_CR_SPDIFEN
 ((
ut32_t
)0x00000003

	)

10378 
	#SPDIFRX_CR_RXDMAEN
 ((
ut32_t
)0x00000004

	)

10379 
	#SPDIFRX_CR_RXSTEO
 ((
ut32_t
)0x00000008

	)

10380 
	#SPDIFRX_CR_DRFMT
 ((
ut32_t
)0x00000030

	)

10381 
	#SPDIFRX_CR_PMSK
 ((
ut32_t
)0x00000040

	)

10382 
	#SPDIFRX_CR_VMSK
 ((
ut32_t
)0x00000080

	)

10383 
	#SPDIFRX_CR_CUMSK
 ((
ut32_t
)0x00000100

	)

10384 
	#SPDIFRX_CR_PTMSK
 ((
ut32_t
)0x00000200

	)

10385 
	#SPDIFRX_CR_CBDMAEN
 ((
ut32_t
)0x00000400

	)

10386 
	#SPDIFRX_CR_CHSEL
 ((
ut32_t
)0x00000800

	)

10387 
	#SPDIFRX_CR_NBTR
 ((
ut32_t
)0x00003000

	)

10388 
	#SPDIFRX_CR_WFA
 ((
ut32_t
)0x00004000

	)

10389 
	#SPDIFRX_CR_INSEL
 ((
ut32_t
)0x00070000

	)

10392 
	#SPDIFRX_IMR_RXNEIE
 ((
ut32_t
)0x00000001

	)

10393 
	#SPDIFRX_IMR_CSRNEIE
 ((
ut32_t
)0x00000002

	)

10394 
	#SPDIFRX_IMR_PERRIE
 ((
ut32_t
)0x00000004

	)

10395 
	#SPDIFRX_IMR_OVRIE
 ((
ut32_t
)0x00000008

	)

10396 
	#SPDIFRX_IMR_SBLKIE
 ((
ut32_t
)0x00000010

	)

10397 
	#SPDIFRX_IMR_SYNCDIE
 ((
ut32_t
)0x00000020

	)

10398 
	#SPDIFRX_IMR_IFEIE
 ((
ut32_t
)0x00000040

	)

10401 
	#SPDIFRX_SR_RXNE
 ((
ut32_t
)0x00000001

	)

10402 
	#SPDIFRX_SR_CSRNE
 ((
ut32_t
)0x00000002

	)

10403 
	#SPDIFRX_SR_PERR
 ((
ut32_t
)0x00000004

	)

10404 
	#SPDIFRX_SR_OVR
 ((
ut32_t
)0x00000008

	)

10405 
	#SPDIFRX_SR_SBD
 ((
ut32_t
)0x00000010

	)

10406 
	#SPDIFRX_SR_SYNCD
 ((
ut32_t
)0x00000020

	)

10407 
	#SPDIFRX_SR_FERR
 ((
ut32_t
)0x00000040

	)

10408 
	#SPDIFRX_SR_SERR
 ((
ut32_t
)0x00000080

	)

10409 
	#SPDIFRX_SR_TERR
 ((
ut32_t
)0x00000100

	)

10410 
	#SPDIFRX_SR_WIDTH5
 ((
ut32_t
)0x7FFF0000

	)

10413 
	#SPDIFRX_IFCR_PERRCF
 ((
ut32_t
)0x00000004

	)

10414 
	#SPDIFRX_IFCR_OVRCF
 ((
ut32_t
)0x00000008

	)

10415 
	#SPDIFRX_IFCR_SBDCF
 ((
ut32_t
)0x00000010

	)

10416 
	#SPDIFRX_IFCR_SYNCDCF
 ((
ut32_t
)0x00000020

	)

10419 
	#SPDIFRX_DR0_DR
 ((
ut32_t
)0x00FFFFFF

	)

10420 
	#SPDIFRX_DR0_PE
 ((
ut32_t
)0x01000000

	)

10421 
	#SPDIFRX_DR0_V
 ((
ut32_t
)0x02000000

	)

10422 
	#SPDIFRX_DR0_U
 ((
ut32_t
)0x04000000

	)

10423 
	#SPDIFRX_DR0_C
 ((
ut32_t
)0x08000000

	)

10424 
	#SPDIFRX_DR0_PT
 ((
ut32_t
)0x30000000

	)

10427 
	#SPDIFRX_DR1_DR
 ((
ut32_t
)0xFFFFFF00

	)

10428 
	#SPDIFRX_DR1_PT
 ((
ut32_t
)0x00000030

	)

10429 
	#SPDIFRX_DR1_C
 ((
ut32_t
)0x00000008

	)

10430 
	#SPDIFRX_DR1_U
 ((
ut32_t
)0x00000004

	)

10431 
	#SPDIFRX_DR1_V
 ((
ut32_t
)0x00000002

	)

10432 
	#SPDIFRX_DR1_PE
 ((
ut32_t
)0x00000001

	)

10435 
	#SPDIFRX_DR1_DRNL1
 ((
ut32_t
)0xFFFF0000

	)

10436 
	#SPDIFRX_DR1_DRNL2
 ((
ut32_t
)0x0000FFFF

	)

10439 
	#SPDIFRX_CSR_USR
 ((
ut32_t
)0x0000FFFF

	)

10440 
	#SPDIFRX_CSR_CS
 ((
ut32_t
)0x00FF0000

	)

10441 
	#SPDIFRX_CSR_SOB
 ((
ut32_t
)0x01000000

	)

10444 
	#SPDIFRX_DIR_THI
 ((
ut32_t
)0x000013FF

	)

10445 
	#SPDIFRX_DIR_TLO
 ((
ut32_t
)0x1FFF0000

	)

10454 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

10455 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

10456 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

10459 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

10460 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

10461 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

10462 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

10464 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

10465 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

10466 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

10468 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

10469 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

10472 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

10475 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

10477 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

10478 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

10479 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

10481 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

10482 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

10483 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

10484 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

10485 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

10486 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

10487 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

10490 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

10493 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

10496 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

10499 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

10502 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

10505 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

10508 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

10511 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

10514 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

10515 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

10516 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

10517 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

10519 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

10520 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

10521 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

10522 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

10523 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

10525 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

10526 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

10527 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

10528 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

10531 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

10534 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

10535 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

10536 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

10537 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

10538 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

10539 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

10540 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

10541 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

10542 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

10543 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

10544 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

10545 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

10546 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

10547 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

10548 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

10549 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

10550 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

10551 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

10552 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

10553 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

10554 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

10555 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

10556 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

10557 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

10560 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

10561 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

10562 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

10563 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

10564 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

10565 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

10566 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

10567 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

10568 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

10569 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

10570 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

10571 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

10572 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

10575 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

10576 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

10577 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

10578 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

10579 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

10580 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

10581 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

10582 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

10583 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

10584 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

10585 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

10586 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

10587 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

10588 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

10589 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

10590 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

10591 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

10592 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

10593 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

10594 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

10595 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

10596 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

10597 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

10598 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

10601 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

10604 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

10612 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

10613 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

10614 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

10616 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

10617 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

10618 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

10619 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

10621 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

10622 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

10623 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

10624 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

10625 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

10626 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

10627 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

10628 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

10629 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

10630 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

10633 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

10634 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

10635 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

10636 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

10637 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

10638 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

10641 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

10642 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

10643 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

10644 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

10645 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

10646 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

10647 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

10648 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

10651 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

10654 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

10657 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

10660 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

10663 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

10665 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

10666 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

10667 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

10669 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

10671 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

10672 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

10673 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

10675 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

10677 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

10678 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

10679 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

10681 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

10682 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

10683 #i
	`defed
(
STM32F413_423xx
|| defed(
STM32F446xx
)

10684 
	#SPI_I2SCFGR_ASTRTEN
 ((
ut16_t
)0x1000

	)

10688 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

10689 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

10690 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

10698 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000007

	)

10699 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

10700 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

10701 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ut32_t
)0x00000004

	)

10703 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ut32_t
)0x00000100

	)

10705 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ut32_t
)0x00000C00

	)

10706 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ut32_t
)0x00000400

	)

10707 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ut32_t
)0x00000800

	)

10711 
	#SYSCFG_PMC_ADCxDC2
 ((
ut32_t
)0x00070000

	)

10712 
	#SYSCFG_PMC_ADC1DC2
 ((
ut32_t
)0x00010000

	)

10713 
	#SYSCFG_PMC_ADC2DC2
 ((
ut32_t
)0x00020000

	)

10714 
	#SYSCFG_PMC_ADC3DC2
 ((
ut32_t
)0x00040000

	)

10716 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

10718 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10721 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

10722 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

10723 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

10724 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

10728 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

10729 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

10730 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

10731 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

10732 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

10733 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

10734 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

10735 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

10736 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

10737 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ut16_t
)0x0009

	)

10738 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ut16_t
)0x000A

	)

10743 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

10744 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

10745 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

10746 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

10747 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

10748 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

10749 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

10750 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

10751 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

10752 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ut16_t
)0x0090

	)

10753 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ut16_t
)0x00A0

	)

10758 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

10759 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

10760 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

10761 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

10762 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

10763 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

10764 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

10765 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

10766 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

10767 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ut16_t
)0x0900

	)

10768 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ut16_t
)0x0A00

	)

10773 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

10774 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

10775 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

10776 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

10777 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

10778 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

10779 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

10780 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

10781 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

10782 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ut16_t
)0x9000

	)

10783 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ut16_t
)0xA000

	)

10786 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

10787 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

10788 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

10789 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

10793 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

10794 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

10795 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

10796 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

10797 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

10798 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

10799 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

10800 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

10801 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

10802 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ut16_t
)0x0009

	)

10803 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ut16_t
)0x000A

	)

10808 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

10809 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

10810 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

10811 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

10812 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

10813 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

10814 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

10815 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

10816 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

10817 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ut16_t
)0x0090

	)

10818 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ut16_t
)0x00A0

	)

10823 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

10824 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

10825 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

10826 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

10827 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

10828 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

10829 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

10830 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

10831 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

10832 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ut16_t
)0x0900

	)

10833 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ut16_t
)0x0A00

	)

10838 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

10839 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

10840 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

10841 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

10842 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

10843 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

10844 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

10845 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

10846 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

10847 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ut16_t
)0x9000

	)

10848 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ut16_t
)0xA000

	)

10851 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

10852 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

10853 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

10854 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

10859 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

10860 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

10861 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

10862 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

10863 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

10864 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

10865 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

10866 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

10867 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

10868 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ut16_t
)0x0009

	)

10873 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

10874 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

10875 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

10876 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

10877 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

10878 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

10879 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

10880 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

10881 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

10882 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ut16_t
)0x0090

	)

10887 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

10888 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

10889 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

10890 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

10891 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

10892 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

10893 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

10894 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

10895 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

10896 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ut16_t
)0x0900

	)

10901 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

10902 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

10903 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

10904 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

10905 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

10906 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

10907 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

10908 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

10909 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

10910 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ut16_t
)0x9000

	)

10913 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

10914 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

10915 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

10916 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

10920 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

10921 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

10922 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

10923 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

10924 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

10925 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

10926 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

10927 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ut16_t
)0x0007

	)

10928 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ut16_t
)0x0008

	)

10929 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ut16_t
)0x0009

	)

10934 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

10935 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

10936 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

10937 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

10938 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

10939 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

10940 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

10941 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ut16_t
)0x0070

	)

10942 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ut16_t
)0x0008

	)

10943 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ut16_t
)0x0009

	)

10948 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

10949 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

10950 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

10951 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

10952 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

10953 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

10954 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

10955 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ut16_t
)0x0700

	)

10956 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ut16_t
)0x0800

	)

10957 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ut16_t
)0x0900

	)

10962 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

10963 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

10964 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

10965 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

10966 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

10967 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

10968 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

10969 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ut16_t
)0x7000

	)

10970 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ut16_t
)0x8000

	)

10971 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ut16_t
)0x9000

	)

10973 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

10975 
	#SYSCFG_CFGR_FMPI2C1_SCL
 ((
ut32_t
)0x00000001

	)

10976 
	#SYSCFG_CFGR_FMPI2C1_SDA
 ((
ut32_t
)0x00000002

	)

10979 #i
	`defed
 (
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

10981 
	#SYSCFG_CFGR2_CLL
 ((
ut32_t
)0x00000001

	)

10982 
	#SYSCFG_CFGR2_PVDL
 ((
ut32_t
)0x00000004

	)

10985 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

10986 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

10988 #i
	`defed
(
STM32F413_423xx
)

10990 
	#SYSCFG_MCHDLYCR_BSCKSEL
 ((
ut32_t
)0x00000001

	)

10991 
	#SYSCFG_MCHDLYCR_MCHDLY1EN
 ((
ut32_t
)0x00000002

	)

10992 
	#SYSCFG_MCHDLYCR_DFSDM1D0SEL
 ((
ut32_t
)0x00000004

	)

10993 
	#SYSCFG_MCHDLYCR_DFSDM1D2SEL
 ((
ut32_t
)0x00000008

	)

10994 
	#SYSCFG_MCHDLYCR_DFSDM1CK02SEL
 ((
ut32_t
)0x00000010

	)

10995 
	#SYSCFG_MCHDLYCR_DFSDM1CK13SEL
 ((
ut32_t
)0x00000020

	)

10996 
	#SYSCFG_MCHDLYCR_DFSDM1CFG
 ((
ut32_t
)0x00000040

	)

10997 
	#SYSCFG_MCHDLYCR_DFSDM1CKOSEL
 ((
ut32_t
)0x00000080

	)

10998 
	#SYSCFG_MCHDLYCR_MCHDLY2EN
 ((
ut32_t
)0x00000100

	)

10999 
	#SYSCFG_MCHDLYCR_DFSDM2D0SEL
 ((
ut32_t
)0x00000200

	)

11000 
	#SYSCFG_MCHDLYCR_DFSDM2D2SEL
 ((
ut32_t
)0x00000400

	)

11001 
	#SYSCFG_MCHDLYCR_DFSDM2D4SEL
 ((
ut32_t
)0x00000800

	)

11002 
	#SYSCFG_MCHDLYCR_DFSDM2D6SEL
 ((
ut32_t
)0x00001000

	)

11003 
	#SYSCFG_MCHDLYCR_DFSDM2CK04SEL
 ((
ut32_t
)0x00002000

	)

11004 
	#SYSCFG_MCHDLYCR_DFSDM2CK15SEL
 ((
ut32_t
)0x00004000

	)

11005 
	#SYSCFG_MCHDLYCR_DFSDM2CK26SEL
 ((
ut32_t
)0x00008000

	)

11006 
	#SYSCFG_MCHDLYCR_DFSDM2CK37SEL
 ((
ut32_t
)0x00010000

	)

11007 
	#SYSCFG_MCHDLYCR_DFSDM2CFG
 ((
ut32_t
)0x00020000

	)

11008 
	#SYSCFG_MCHDLYCR_DFSDM2CKOSEL
 ((
ut32_t
)0x00040000

	)

11017 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

11018 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

11019 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

11020 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

11021 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

11023 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

11024 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

11025 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

11027 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

11029 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

11030 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

11031 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

11034 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

11035 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

11036 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

11038 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

11039 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

11040 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

11041 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

11043 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

11044 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

11045 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

11046 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

11047 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

11048 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

11049 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

11050 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

11053 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

11054 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

11055 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

11056 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

11058 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

11059 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

11060 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

11061 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

11063 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

11065 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

11066 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

11067 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

11068 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

11069 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

11071 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

11072 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

11073 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

11075 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

11076 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

11079 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

11080 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

11081 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

11082 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

11083 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

11084 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

11085 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

11086 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

11087 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

11088 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

11089 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

11090 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

11091 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

11092 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

11093 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

11096 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

11097 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

11098 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

11099 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

11100 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

11101 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

11102 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

11103 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

11104 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

11105 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

11106 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

11107 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

11110 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

11111 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

11112 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

11113 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

11114 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

11115 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

11116 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

11117 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

11120 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

11121 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

11122 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

11124 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

11125 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

11127 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

11128 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

11129 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

11130 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

11132 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

11134 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

11135 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

11136 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

11138 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

11139 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

11141 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

11142 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

11143 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

11144 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

11146 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

11150 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

11151 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

11152 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

11154 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

11155 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

11156 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

11157 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

11158 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

11160 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

11161 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

11162 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

11164 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

11165 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

11166 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

11167 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

11168 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

11171 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

11172 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

11173 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

11175 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

11176 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

11178 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

11179 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

11180 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

11181 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

11183 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

11185 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

11186 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

11187 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

11189 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

11190 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

11192 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

11193 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

11194 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

11195 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

11197 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

11201 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

11202 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

11203 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

11205 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

11206 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

11207 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

11208 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

11209 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

11211 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

11212 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

11213 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

11215 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

11216 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

11217 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

11218 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

11219 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

11222 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

11223 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

11224 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

11225 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

11226 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

11227 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

11228 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

11229 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

11230 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

11231 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

11232 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

11233 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

11234 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

11235 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

11236 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

11239 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

11242 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

11245 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

11248 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

11251 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

11254 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

11257 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

11260 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

11263 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

11264 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

11265 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

11266 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

11267 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

11268 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

11269 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

11270 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

11271 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

11273 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

11274 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

11275 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

11277 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

11278 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

11279 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

11280 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

11281 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

11282 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

11285 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

11286 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

11287 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

11288 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

11289 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

11290 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

11292 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

11293 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

11294 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

11295 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

11296 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

11297 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

11300 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

11303 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

11304 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

11305 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

11306 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

11307 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

11308 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

11310 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

11317 
	#LPTIM_ISR_CMPM
 ((
ut32_t
)0x00000001

	)

11318 
	#LPTIM_ISR_ARRM
 ((
ut32_t
)0x00000002

	)

11319 
	#LPTIM_ISR_EXTTRIG
 ((
ut32_t
)0x00000004

	)

11320 
	#LPTIM_ISR_CMPOK
 ((
ut32_t
)0x00000008

	)

11321 
	#LPTIM_ISR_ARROK
 ((
ut32_t
)0x00000010

	)

11322 
	#LPTIM_ISR_UP
 ((
ut32_t
)0x00000020

	)

11323 
	#LPTIM_ISR_DOWN
 ((
ut32_t
)0x00000040

	)

11326 
	#LPTIM_ICR_CMPMCF
 ((
ut32_t
)0x00000001

	)

11327 
	#LPTIM_ICR_ARRMCF
 ((
ut32_t
)0x00000002

	)

11328 
	#LPTIM_ICR_EXTTRIGCF
 ((
ut32_t
)0x00000004

	)

11329 
	#LPTIM_ICR_CMPOKCF
 ((
ut32_t
)0x00000008

	)

11330 
	#LPTIM_ICR_ARROKCF
 ((
ut32_t
)0x00000010

	)

11331 
	#LPTIM_ICR_UPCF
 ((
ut32_t
)0x00000020

	)

11332 
	#LPTIM_ICR_DOWNCF
 ((
ut32_t
)0x00000040

	)

11335 
	#LPTIM_IER_CMPMIE
 ((
ut32_t
)0x00000001

	)

11336 
	#LPTIM_IER_ARRMIE
 ((
ut32_t
)0x00000002

	)

11337 
	#LPTIM_IER_EXTTRIGIE
 ((
ut32_t
)0x00000004

	)

11338 
	#LPTIM_IER_CMPOKIE
 ((
ut32_t
)0x00000008

	)

11339 
	#LPTIM_IER_ARROKIE
 ((
ut32_t
)0x00000010

	)

11340 
	#LPTIM_IER_UPIE
 ((
ut32_t
)0x00000020

	)

11341 
	#LPTIM_IER_DOWNIE
 ((
ut32_t
)0x00000040

	)

11344 
	#LPTIM_CFGR_CKSEL
 ((
ut32_t
)0x00000001

	)

11346 
	#LPTIM_CFGR_CKPOL
 ((
ut32_t
)0x00000006

	)

11347 
	#LPTIM_CFGR_CKPOL_0
 ((
ut32_t
)0x00000002

	)

11348 
	#LPTIM_CFGR_CKPOL_1
 ((
ut32_t
)0x00000004

	)

11350 
	#LPTIM_CFGR_CKFLT
 ((
ut32_t
)0x00000018

	)

11351 
	#LPTIM_CFGR_CKFLT_0
 ((
ut32_t
)0x00000008

	)

11352 
	#LPTIM_CFGR_CKFLT_1
 ((
ut32_t
)0x00000010

	)

11354 
	#LPTIM_CFGR_TRGFLT
 ((
ut32_t
)0x000000C0

	)

11355 
	#LPTIM_CFGR_TRGFLT_0
 ((
ut32_t
)0x00000040

	)

11356 
	#LPTIM_CFGR_TRGFLT_1
 ((
ut32_t
)0x00000080

	)

11358 
	#LPTIM_CFGR_PRESC
 ((
ut32_t
)0x00000E00

	)

11359 
	#LPTIM_CFGR_PRESC_0
 ((
ut32_t
)0x00000200

	)

11360 
	#LPTIM_CFGR_PRESC_1
 ((
ut32_t
)0x00000400

	)

11361 
	#LPTIM_CFGR_PRESC_2
 ((
ut32_t
)0x00000800

	)

11363 
	#LPTIM_CFGR_TRIGSEL
 ((
ut32_t
)0x0000E000

	)

11364 
	#LPTIM_CFGR_TRIGSEL_0
 ((
ut32_t
)0x00002000

	)

11365 
	#LPTIM_CFGR_TRIGSEL_1
 ((
ut32_t
)0x00004000

	)

11366 
	#LPTIM_CFGR_TRIGSEL_2
 ((
ut32_t
)0x00008000

	)

11368 
	#LPTIM_CFGR_TRIGEN
 ((
ut32_t
)0x00060000

	)

11369 
	#LPTIM_CFGR_TRIGEN_0
 ((
ut32_t
)0x00020000

	)

11370 
	#LPTIM_CFGR_TRIGEN_1
 ((
ut32_t
)0x00040000

	)

11372 
	#LPTIM_CFGR_TIMOUT
 ((
ut32_t
)0x00080000

	)

11373 
	#LPTIM_CFGR_WAVE
 ((
ut32_t
)0x00100000

	)

11374 
	#LPTIM_CFGR_WAVPOL
 ((
ut32_t
)0x00200000

	)

11375 
	#LPTIM_CFGR_PRELOAD
 ((
ut32_t
)0x00400000

	)

11376 
	#LPTIM_CFGR_COUNTMODE
 ((
ut32_t
)0x00800000

	)

11377 
	#LPTIM_CFGR_ENC
 ((
ut32_t
)0x01000000

	)

11380 
	#LPTIM_CR_ENABLE
 ((
ut32_t
)0x00000001

	)

11381 
	#LPTIM_CR_SNGSTRT
 ((
ut32_t
)0x00000002

	)

11382 
	#LPTIM_CR_CNTSTRT
 ((
ut32_t
)0x00000004

	)

11385 
	#LPTIM_CMP_CMP
 ((
ut32_t
)0x0000FFFF

	)

11388 
	#LPTIM_ARR_ARR
 ((
ut32_t
)0x0000FFFF

	)

11391 
	#LPTIM_CNT_CNT
 ((
ut32_t
)0x0000FFFF

	)

11394 
	#LPTIM_OR_OR
 ((
ut32_t
)0x00000003

	)

11395 
	#LPTIM_OR_OR_0
 ((
ut32_t
)0x00000001

	)

11396 
	#LPTIM_OR_OR_1
 ((
ut32_t
)0x00000002

	)

11405 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

11406 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

11407 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

11408 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

11409 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

11410 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

11411 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

11412 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

11413 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

11414 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

11417 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

11420 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

11421 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

11424 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

11425 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

11426 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

11427 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

11428 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

11429 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

11430 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

11431 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

11432 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

11433 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

11434 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

11435 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

11436 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

11437 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

11438 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

11441 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

11442 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

11443 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

11444 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

11445 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

11446 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

11447 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

11449 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

11450 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

11451 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

11453 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

11456 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

11457 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

11458 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

11459 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

11460 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

11461 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

11462 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

11463 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

11464 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

11465 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

11466 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

11467 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

11470 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

11471 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

11472 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

11473 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

11474 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

11475 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

11476 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

11477 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

11478 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

11480 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

11488 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

11489 
	#WWDG_CR_T_0
 ((
ut8_t
)0x01

	)

11490 
	#WWDG_CR_T_1
 ((
ut8_t
)0x02

	)

11491 
	#WWDG_CR_T_2
 ((
ut8_t
)0x04

	)

11492 
	#WWDG_CR_T_3
 ((
ut8_t
)0x08

	)

11493 
	#WWDG_CR_T_4
 ((
ut8_t
)0x10

	)

11494 
	#WWDG_CR_T_5
 ((
ut8_t
)0x20

	)

11495 
	#WWDG_CR_T_6
 ((
ut8_t
)0x40

	)

11497 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

11498 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

11499 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

11500 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

11501 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

11502 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

11503 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

11505 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

11508 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

11509 
	#WWDG_CFR_W_0
 ((
ut16_t
)0x0001

	)

11510 
	#WWDG_CFR_W_1
 ((
ut16_t
)0x0002

	)

11511 
	#WWDG_CFR_W_2
 ((
ut16_t
)0x0004

	)

11512 
	#WWDG_CFR_W_3
 ((
ut16_t
)0x0008

	)

11513 
	#WWDG_CFR_W_4
 ((
ut16_t
)0x0010

	)

11514 
	#WWDG_CFR_W_5
 ((
ut16_t
)0x0020

	)

11515 
	#WWDG_CFR_W_6
 ((
ut16_t
)0x0040

	)

11517 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

11518 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

11519 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

11520 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

11521 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

11522 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

11523 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

11525 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

11526 
	#WWDG_CFR_WDGTB_0
 ((
ut16_t
)0x0080

	)

11527 
	#WWDG_CFR_WDGTB_1
 ((
ut16_t
)0x0100

	)

11529 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

11530 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

11532 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

11535 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

11544 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

11545 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

11548 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

11549 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

11550 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

11551 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

11553 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

11554 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

11555 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

11558 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

11559 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

11560 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

11561 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

11562 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

11563 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

11564 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

11565 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

11566 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

11567 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

11568 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

11569 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

11570 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

11571 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

11572 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

11573 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

11574 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

11576 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11579 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

11580 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

11581 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

11582 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

11583 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

11591 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

11592 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

11593 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

11594 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

11595 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

11596 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

11597 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

11598 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

11599 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

11600 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

11601 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

11602 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

11603 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

11604 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

11605 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

11606 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

11607 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

11608 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

11609 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

11610 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

11612 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

11613 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

11614 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

11615 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

11616 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

11617 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

11618 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

11621 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

11622 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

11623 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

11624 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

11625 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

11626 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

11627 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

11628 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

11629 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

11630 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

11631 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

11632 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

11633 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

11634 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

11637 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

11640 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

11643 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

11644 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

11645 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

11646 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

11647 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

11648 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

11649 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

11650 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

11651 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

11652 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

11655 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

11658 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

11659 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

11660 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

11661 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

11662 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

11663 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

11664 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

11665 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

11666 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

11667 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

11668 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

11671 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

11672 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

11675 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

11689 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

11690 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

11691 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

11692 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

11693 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

11694 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

11695 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

11698 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

11699 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

11700 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

11701 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

11702 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

11705 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

11706 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

11709 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

11712 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

11715 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

11716 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

11717 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

11718 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11719 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11720 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11721 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11722 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11723 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11724 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

11727 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

11730 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

11731 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

11732 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

11733 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11734 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11735 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11736 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11737 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11738 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11739 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

11742 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

11745 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

11746 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

11747 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

11748 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11749 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11750 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11751 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11752 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11753 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11754 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

11757 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

11764 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

11765 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

11766 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

11767 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

11768 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

11769 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

11772 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

11773 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

11774 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

11777 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

11778 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

11779 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

11782 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

11783 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

11784 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

11787 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

11788 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

11789 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

11792 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11795 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11798 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

11801 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

11804 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

11807 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

11814 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

11815 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

11816 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

11817 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

11818 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

11819 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

11820 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

11821 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

11822 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

11824 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

11825 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

11826 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

11827 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

11828 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

11829 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

11832 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

11835 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

11838 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

11839 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

11842 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

11845 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

11846 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

11849 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

11852 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

11855 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

11858 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

11859 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

11866 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

11867 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

11868 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

11869 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

11870 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

11871 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

11872 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

11873 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

11874 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

11875 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

11876 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

11877 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

11878 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

11879 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

11880 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

11881 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

11882 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

11883 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

11884 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

11885 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

11886 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

11887 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

11888 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

11889 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

11890 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

11891 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

11892 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

11893 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

11894 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

11895 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

11896 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

11897 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

11898 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

11899 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

11900 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

11901 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

11902 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

11903 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

11904 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

11907 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

11910 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

11913 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

11916 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

11919 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

11920 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

11921 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

11922 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

11924 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

11925 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

11926 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

11927 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

11928 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11929 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

11930 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

11931 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

11932 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

11933 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

11934 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

11935 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11936 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

11937 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

11938 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

11939 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

11940 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

11941 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

11942 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

11943 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

11944 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

11945 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

11946 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

11947 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

11948 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

11949 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

11950 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

11951 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

11952 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

11953 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

11954 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

11955 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

11958 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

11959 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

11960 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

11961 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

11962 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

11963 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

11964 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

11965 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

11966 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

11967 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

11968 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

11969 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

11970 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

11971 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

11972 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

11973 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

11974 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

11975 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

11976 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

11977 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

11978 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

11979 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

11980 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

11981 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

11984 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

11985 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

11986 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

11987 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

11988 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

11989 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

11990 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

11991 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

11992 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

11993 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

11994 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

11995 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

11996 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

11997 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

11998 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

12001 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

12002 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

12003 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

12004 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

12007 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

12010 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

12013 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

12016 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

12026 #ifde
USE_STDPERIPH_DRIVER


12027 
	~"m32f4xx_cf.h
"

12034 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

12036 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

12038 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

12040 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

12042 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

12044 
	#READ_REG
(
REG
((REG))

	)

12046 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

12052 #ifde
__lulus


12053 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\STM32\stm32f4xx_conf.h

27 #ide
__STM32F4xx_CONF_H


28 
	#__STM32F4xx_CONF_H


	)

32 
	~"m32f4xx_adc.h
"

33 
	~"m32f4xx_n.h
"

34 
	~"m32f4xx_c.h
"

35 
	~"m32f4xx_yp.h
"

36 
	~"m32f4xx_dac.h
"

37 
	~"m32f4xx_dbgmcu.h
"

38 
	~"m32f4xx_dcmi.h
"

39 
	~"m32f4xx_dma.h
"

40 
	~"m32f4xx_exti.h
"

41 
	~"m32f4xx_ash.h
"

42 
	~"m32f4xx_hash.h
"

43 
	~"m32f4xx_gpio.h
"

44 
	~"m32f4xx_i2c.h
"

45 
	~"m32f4xx_iwdg.h
"

46 
	~"m32f4xx_pwr.h
"

47 
	~"m32f4xx_rcc.h
"

48 
	~"m32f4xx_g.h
"

49 
	~"m32f4xx_c.h
"

50 
	~"m32f4xx_sdio.h
"

51 
	~"m32f4xx_i.h
"

52 
	~"m32f4xx_syscfg.h
"

53 
	~"m32f4xx_tim.h
"

54 
	~"m32f4xx_u.h
"

55 
	~"m32f4xx_wwdg.h
"

56 
	~"misc.h
"

72 #ifde 
USE_FULL_ASSERT


82 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

84 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

86 
	#as_m
(
ex
(()0)

	)

	@X:\GRBL-Advanced-F446ZE\HAL\STM32\stm32f4xx_it.c

30 
	~"m32f4xx_.h
"

31 
	~"U.h
"

32 
	~"FIFO_USART.h
"

33 
	~"Lims.h
"

34 
	~"S.h
"

35 
	~"Syem.h
"

36 
	~"Stgs.h
"

37 
	~"Cfig.h
"

38 
	~"MiCڌ.h
"

39 
	~"Encod.h
"

40 
	~"Ptfm.h
"

41 
	~"TIM.h
"

42 
	~<dbo.h
>

45 
	#RPM_FILTER_NUM
 3

	)

56 vީ
ut8_t
 
	gDebounCouCڌ
 = 0;

57 vީ
ut8_t
 
	gDebounCouLims
 = 0;

61 
Lim_PChgeISR
();

62 
Syem_PChgeISR
();

66 vީ
ut32_t
 
	ggMlis
 = 0;

68 
ut32_t
 
	gd_m
 = 0;

69 
ut16_t
 
	gtim4_t_ev
 = 0;

70 
ut32_t
 
	gm_r
[
RPM_FILTER_NUM
] = {0};

71 
ut8_t
 
	gm_idx
 = 0;

78 
ut32_t
 
	$mlis
()

80  
gMlis
;

81 
	}
}

84 
	$ProssReive
(
c
)

88 
c
)

90 
CMD_RESET
: 
	`MC_Ret
(); ;

91 
CMD_RESET_HARD
: 
	`NVIC_SyemRet
();

92 
CMD_STATUS_REPORT
: 
	`Syem_SExecSFg
(
EXEC_STATUS_REPORT
);;

93 
CMD_CYCLE_START
: 
	`Syem_SExecSFg
(
EXEC_CYCLE_START
); ;

94 
CMD_FEED_HOLD
: 
	`Syem_SExecSFg
(
EXEC_FEED_HOLD
); ;

95 
CMD_STEPPER_DISABLE
: 
	`S_Dib
(1); ;

98 if(
c
 > 0x7F) {

99 
c
)

101 
CMD_SAFETY_DOOR
: 
	`Syem_SExecSFg
(
EXEC_SAFETY_DOOR
); ;

102 
CMD_JOG_CANCEL
:

103 if(
sys
.
e
 & 
STATE_JOG
) {

104 
	`Syem_SExecSFg
(
EXEC_MOTION_CANCEL
);

108 
CMD_FEED_OVR_RESET
: 
	`Syem_SExecMiOvrideFg
(
EXEC_FEED_OVR_RESET
); ;

109 
CMD_FEED_OVR_COARSE_PLUS
: 
	`Syem_SExecMiOvrideFg
(
EXEC_FEED_OVR_COARSE_PLUS
); ;

110 
CMD_FEED_OVR_COARSE_MINUS
: 
	`Syem_SExecMiOvrideFg
(
EXEC_FEED_OVR_COARSE_MINUS
); ;

111 
CMD_FEED_OVR_FINE_PLUS
: 
	`Syem_SExecMiOvrideFg
(
EXEC_FEED_OVR_FINE_PLUS
); ;

112 
CMD_FEED_OVR_FINE_MINUS
: 
	`Syem_SExecMiOvrideFg
(
EXEC_FEED_OVR_FINE_MINUS
); ;

113 
CMD_RAPID_OVR_RESET
: 
	`Syem_SExecMiOvrideFg
(
EXEC_RAPID_OVR_RESET
); ;

114 
CMD_RAPID_OVR_MEDIUM
: 
	`Syem_SExecMiOvrideFg
(
EXEC_RAPID_OVR_MEDIUM
); ;

115 
CMD_RAPID_OVR_LOW
: 
	`Syem_SExecMiOvrideFg
(
EXEC_RAPID_OVR_LOW
); ;

116 
CMD_SPINDLE_OVR_RESET
: 
	`Syem_SExecAcssyOvrideFg
(
EXEC_SPINDLE_OVR_RESET
); ;

117 
CMD_SPINDLE_OVR_COARSE_PLUS
: 
	`Syem_SExecAcssyOvrideFg
(
EXEC_SPINDLE_OVR_COARSE_PLUS
); ;

118 
CMD_SPINDLE_OVR_COARSE_MINUS
: 
	`Syem_SExecAcssyOvrideFg
(
EXEC_SPINDLE_OVR_COARSE_MINUS
); ;

119 
CMD_SPINDLE_OVR_FINE_PLUS
: 
	`Syem_SExecAcssyOvrideFg
(
EXEC_SPINDLE_OVR_FINE_PLUS
); ;

120 
CMD_SPINDLE_OVR_FINE_MINUS
: 
	`Syem_SExecAcssyOvrideFg
(
EXEC_SPINDLE_OVR_FINE_MINUS
); ;

121 
CMD_SPINDLE_OVR_STOP
: 
	`Syem_SExecAcssyOvrideFg
(
EXEC_SPINDLE_OVR_STOP
); ;

122 
CMD_COOLANT_FLOOD_OVR_TOGGLE
: 
	`Syem_SExecAcssyOvrideFg
(
EXEC_COOLANT_FLOOD_OVR_TOGGLE
); ;

123 #ifde
ENABLE_M7


124 
CMD_COOLANT_MIST_OVR_TOGGLE
: 
	`Syem_SExecAcssyOvrideFg
(
EXEC_COOLANT_MIST_OVR_TOGGLE
); ;

131 
	`FifoU_In
(
USART2_NUM
, 
USART_DIR_RX
, 
c
);

134 
	}
}

142 
	$NMI_Hdr
()

144 
	}
}

152 
	$HdFau_Hdr
()

158 
	}
}

166 
	$MemMage_Hdr
()

172 
	}
}

180 
	$BusFau_Hdr
()

186 
	}
}

194 
	$UgeFau_Hdr
()

200 
	}
}

208 
	$SVC_Hdr
()

210 
	}
}

218 
	$DebugM_Hdr
()

220 
	}
}

228 
	$PdSV_Hdr
()

230 
	}
}

238 
	$SysTick_Hdr
()

245 
ut8_t
 
lims
 = 
	`Lims_GS
();

246 if(
lims
)

249 if((
DebounCouLims
 =0&& (
gs
.
syem_ags
 & 
BITFLAG_ENABLE_LIMITS
))

251 
DebounCouLims
 = 20;

252 
	`Lim_PChgeISR
();

256 
ut8_t
 
cڌs
 = 
	`Syem_GCڌS
();

257 if(
cڌs
)

260 if(
DebounCouCڌ
 == 0)

262 
DebounCouCڌ
 = 20;

263 
	`Syem_PChgeISR
();

267 if(
DebounCouLims
 && !
lims
)

269 
DebounCouLims
--;

271 if(
DebounCouCڌ
 && !
cڌs
)

273 
DebounCouCڌ
--;

276 
gMlis
++;

278 if(
gMlis
%16 == 0)

281 
	`MC_UpdeSyncMove
();

284 if(
gMlis
%25 == 0)

287 
ut16_t
 
t
 = (ut16_t)
	`Encod_GVue
();

288 
ut32_t
 
t_diff
 = 0;

291 if(
t
 < 
tim4_t_ev
)

294 
t_diff
 = (0xFFFF - 
tim4_t_ev
+ 
t
;

298 
t_diff
 = 
t
 - 
tim4_t_ev
;

302 
m
 = ((
t_diff
 * 40.0/ 
PULSES_PER_REV
) * 60.0;

303 
m_r
[
m_idx
++] = (
ut32_t
)
m
;

304 if(
m_idx
 > (
RPM_FILTER_NUM
-1))

306 
m_idx
 = 0;

310 
d_m
 = (
m_r
[0] +pm_r[1] +pm_r[2]/ 
RPM_FILTER_NUM
;

312 
tim4_t_ev
 = 
t
;

314 
	}
}

329 
	$TIM1_BRK_TIM9_IRQHdr
()

332 if(
	`TIM_GITStus
(
TIM9
, 
TIM_IT_CC1
!
RESET
)

335 
	`S_MaISR
();

337 
	`TIM_CˬITPdgB
(
TIM9
, 
TIM_IT_CC1
);

339 if(
	`TIM_GITStus
(
TIM9
, 
TIM_IT_Upde
!
RESET
)

342 
	`S_PtRetISR
();

344 
	`TIM_CˬITPdgB
(
TIM9
, 
TIM_IT_Upde
);

346 
	}
}

349 
	$TIM3_IRQHdr
()

351 if(
	`TIM_GITStus
(
TIM3
, 
TIM_IT_CC4
=
SET
)

354 
	`TIM_CˬITPdgB
(
TIM3
, 
TIM_IT_CC4
);

356 
	}
}

359 
	$TIM4_IRQHdr
()

361 if(
	`TIM_GITStus
(
TIM4
, 
TIM_IT_Upde
!
RESET
)

364 
	`TIM_CˬITPdgB
(
TIM4
, 
TIM_IT_Upde
);

366 
	`Encod_OvfISR
();

369 if(
sys
.
sync_move
 && sys.
e
 =
STATE_HOLD
)

371 
	`MC_LeSyncS
();

374 
	}
}

382 
	$EXTI9_5_IRQHdr
()

384 
	}
}

392 
	$USART1_IRQHdr
()

394 if(
	`USART_GITStus
(
USART1
, 
USART_IT_RXNE
!
RESET
) {

396 
c
 = (
	`USART_ReiveDa
(
USART1
) & 0xFF);

399 
	`FifoU_In
(
USART1_NUM
, 
USART_DIR_RX
, 
c
);

402 if(
	`USART_GITStus
(
USART1
, 
USART_IT_TXE
!
RESET
) {

403 
c
;

405 if(
	`FifoU_G
(
USART1_NUM
, 
USART_DIR_TX
, &
c
) == 0) {

407 
	`USART_GFgStus
(
USART1
, 
USART_FLAG_TC
=
RESET
);

408 
	`USART_SdDa
(
USART1
, 
c
);

412 
	`USART_ITCfig
(
USART1
, 
USART_IT_TXE
, 
DISABLE
);

417 if(
	`USART_GFgStus
(
USART1
, 
USART_FLAG_ORE
!
RESET
) {

418 ()
	`USART_ReiveDa
(
USART1
);

420 
	}
}

428 
	$USART2_IRQHdr
()

430 if(
	`USART_GITStus
(
USART2
, 
USART_IT_RXNE
!
RESET
) {

432 
c
 = (
	`USART_ReiveDa
(
USART2
) & 0xFF);

434 
	`ProssReive
(
c
);

437 if(
	`USART_GITStus
(
USART2
, 
USART_IT_TXE
!
RESET
) {

438 
c
;

440 if(
	`FifoU_G
(
USART2_NUM
, 
USART_DIR_TX
, &
c
) == 0) {

442 
	`USART_GFgStus
(
USART2
, 
USART_FLAG_TC
=
RESET
);

443 
	`USART_SdDa
(
USART2
, 
c
);

447 
	`USART_ITCfig
(
USART2
, 
USART_IT_TXE
, 
DISABLE
);

452 if(
	`USART_GFgStus
(
USART2
, 
USART_FLAG_ORE
!
RESET
) {

453 ()
	`USART_ReiveDa
(
USART2
);

455 
	}
}

463 
	$USART6_IRQHdr
()

465 if(
	`USART_GITStus
(
USART6
, 
USART_IT_RXNE
!
RESET
) {

467 
c
 = (
	`USART_ReiveDa
(
USART6
) & 0xFF);

470 
	`FifoU_In
(
USART6_NUM
, 
USART_DIR_RX
, 
c
);

473 if(
	`USART_GITStus
(
USART6
, 
USART_IT_TXE
!
RESET
) {

474 
c
;

476 if(
	`FifoU_G
(
USART6_NUM
, 
USART_DIR_TX
, &
c
) == 0) {

478 
	`USART_GFgStus
(
USART6
, 
USART_FLAG_TC
=
RESET
);

479 
	`USART_SdDa
(
USART6
, 
c
);

483 
	`USART_ITCfig
(
USART6
, 
USART_IT_TXE
, 
DISABLE
);

488 if(
	`USART_GFgStus
(
USART6
, 
USART_FLAG_ORE
!
RESET
) {

489 ()
	`USART_ReiveDa
(
USART6
);

491 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\STM32\stm32f4xx_it.h

29 #ide
__STM32F4xx_IT_H


30 
	#__STM32F4xx_IT_H


	)

32 #ifde
__lulus


38 
	~"m32f4xx.h
"

45 
NMI_Hdr
();

46 
HdFau_Hdr
();

47 
MemMage_Hdr
();

48 
BusFau_Hdr
();

49 
UgeFau_Hdr
();

50 
SVC_Hdr
();

51 
DebugM_Hdr
();

52 
PdSV_Hdr
();

53 
SysTick_Hdr
();

55 
TIM1_BRK_TIM9_IRQHdr
();

56 
USART1_IRQHdr
();

57 
USART2_IRQHdr
();

58 
USART6_IRQHdr
();

61 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\HAL\STM32\system_stm32f4xx.c

123 
	~"m32f4xx.h
"

150 
	#VECT_TAB_OFFSET
 0x00

	)

155 #ifde
STM32F411xE


157 
	#PLL_M
 8

	)

158 
	#PLL_N
 384

	)

161 
	#PLL_P
 4

	)

164 
	#PLL_Q
 8

	)

166 #i
STM32F446xx


168 
	#PLL_M
 8

	)

169 
	#PLL_N
 336

	)

172 
	#PLL_P
 2

	)

175 
	#PLL_Q
 4

	)

178 #wng 
No
 
ock
 
cfiguti


181 
	#PLL_M_HSI
 16

	)

200 #ifde
STM32F411xE


201 
ut32_t
 
	gSyemCeClock
 = 96000000;

202 #i
STM32F446xx


203 
ut32_t
 
	gSyemCeClock
 = 168000000;

205 #wng 
No
 
SyemCeClock
 
defed


206 
ut32_t
 
	gSyemCeClock
 = 96000000;

209 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

219 
SSysClock
();

220 #i
defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

221 
SyemIn_ExtMemC
();

239 
	$SyemIn
()

242 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

243 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

247 
RCC
->
CR
 |(
ut32_t
)0x00000001;

250 
RCC
->
CFGR
 = 0x00000000;

253 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

256 
RCC
->
PLLCFGR
 = 0x24003010;

259 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

262 
RCC
->
CIR
 = 0x00000000;

264 #i
	`defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

265 
	`SyemIn_ExtMemC
();

270 
	`SSysClock
();

273 #ifde
VECT_TAB_SRAM


274 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

276 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

278 
	}
}

316 
	$SyemCeClockUpde
()

318 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

321 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

323 
tmp
)

326 
SyemCeClock
 = 
HSI_VALUE
;

329 
SyemCeClock
 = 
HSE_VALUE
;

336 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

337 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

339 i(
lsour
 != 0)

342 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

347 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

350 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

351 
SyemCeClock
 = 
lvco
/

;

354 
SyemCeClock
 = 
HSI_VALUE
;

359 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

361 
SyemCeClock
 >>
tmp
;

362 
	}
}

372 
	$SSysClock
()

377 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

380 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

385 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

386 
SUpCou
++;

387 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

389 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

391 
HSEStus
 = (
ut32_t
)0x01;

395 
HSEStus
 = (
ut32_t
)0x00;

398 i(
HSEStus
 =(
ut32_t
)0x01)

401 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

402 
PWR
->
CR
 |
PWR_CR_VOS
;

405 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

408 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

411 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

414 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1-1<< 16| (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

417 
RCC
->
CR
 |
RCC_CR_PLLON
;

420 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

425 #ifde
STM32F411xE


426 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 | 
FLASH_ACR_DCEN
 | 
FLASH_ACR_LATENCY_3WS
;

427 #i
STM32F446xx


428 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 | 
FLASH_ACR_DCEN
 | 
FLASH_ACR_LATENCY_5WS
;

432 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

433 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

436 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

444 
RCC
->
PLLCFGR
 = 
PLL_M_HSI
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1-1<< 16| (
PLL_Q
 << 24);

447 
RCC
->
CR
 |
RCC_CR_PLLON
;

450 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0);

453 #ifde
STM32F411xE


454 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 | 
FLASH_ACR_DCEN
 | 
FLASH_ACR_LATENCY_3WS
;

455 #i
STM32F446xx


456 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 | 
FLASH_ACR_DCEN
 | 
FLASH_ACR_LATENCY_5WS
;

460 
	}
}

468 #ifde
DATA_IN_ExtSRAM


477 
	$SyemIn_ExtMemC
()

500 
RCC
->
AHB1ENR
 |= 0x00000078;

503 
GPIOD
->
AFR
[0] = 0x00cc00cc;

504 
GPIOD
->
AFR
[1] = 0xcccccccc;

506 
GPIOD
->
MODER
 = 0xaaaa0a0a;

508 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

510 
GPIOD
->
OTYPER
 = 0x00000000;

512 
GPIOD
->
PUPDR
 = 0x00000000;

515 
GPIOE
->
AFR
[0] = 0xcccccccc;

516 
GPIOE
->
AFR
[1] = 0xcccccccc;

518 
GPIOE
->
MODER
 = 0xaaaaaaaa;

520 
GPIOE
->
OSPEEDR
 = 0xffffffff;

522 
GPIOE
->
OTYPER
 = 0x00000000;

524 
GPIOE
->
PUPDR
 = 0x00000000;

527 
GPIOF
->
AFR
[0] = 0x00cccccc;

528 
GPIOF
->
AFR
[1] = 0xcccc0000;

530 
GPIOF
->
MODER
 = 0xaa000aaa;

532 
GPIOF
->
OSPEEDR
 = 0xff000fff;

534 
GPIOF
->
OTYPER
 = 0x00000000;

536 
GPIOF
->
PUPDR
 = 0x00000000;

539 
GPIOG
->
AFR
[0] = 0x00cccccc;

540 
GPIOG
->
AFR
[1] = 0x000000c0;

542 
GPIOG
->
MODER
 = 0x00080aaa;

544 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

546 
GPIOG
->
OTYPER
 = 0x00000000;

548 
GPIOG
->
PUPDR
 = 0x00000000;

552 
RCC
->
AHB3ENR
 |= 0x00000001;

555 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

556 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

557 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

587 
	}
}

590 #ifde
DATA_IN_ExtSDRAM


599 
	$SyemIn_ExtMemC
()

601 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

602 
ut32_t
 
dex
;

606 
RCC
->
AHB1ENR
 |= 0x000001FC;

609 
GPIOC
->
AFR
[0] = 0x0000000c;

610 
GPIOC
->
AFR
[1] = 0x00007700;

612 
GPIOC
->
MODER
 = 0x00a00002;

614 
GPIOC
->
OSPEEDR
 = 0x00a00002;

616 
GPIOC
->
OTYPER
 = 0x00000000;

618 
GPIOC
->
PUPDR
 = 0x00500000;

621 
GPIOD
->
AFR
[0] = 0x000000CC;

622 
GPIOD
->
AFR
[1] = 0xCC000CCC;

624 
GPIOD
->
MODER
 = 0xA02A000A;

626 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

628 
GPIOD
->
OTYPER
 = 0x00000000;

630 
GPIOD
->
PUPDR
 = 0x00000000;

633 
GPIOE
->
AFR
[0] = 0xC00000CC;

634 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

636 
GPIOE
->
MODER
 = 0xAAAA800A;

638 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

640 
GPIOE
->
OTYPER
 = 0x00000000;

642 
GPIOE
->
PUPDR
 = 0x00000000;

645 
GPIOF
->
AFR
[0] = 0xcccccccc;

646 
GPIOF
->
AFR
[1] = 0xcccccccc;

648 
GPIOF
->
MODER
 = 0xAA800AAA;

650 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

652 
GPIOF
->
OTYPER
 = 0x00000000;

654 
GPIOF
->
PUPDR
 = 0x00000000;

657 
GPIOG
->
AFR
[0] = 0xcccccccc;

658 
GPIOG
->
AFR
[1] = 0xcccccccc;

660 
GPIOG
->
MODER
 = 0xaaaaaaaa;

662 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

664 
GPIOG
->
OTYPER
 = 0x00000000;

666 
GPIOG
->
PUPDR
 = 0x00000000;

669 
GPIOH
->
AFR
[0] = 0x00C0CC00;

670 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

672 
GPIOH
->
MODER
 = 0xAAAA08A0;

674 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

676 
GPIOH
->
OTYPER
 = 0x00000000;

678 
GPIOH
->
PUPDR
 = 0x00000000;

681 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

682 
GPIOI
->
AFR
[1] = 0x00000CC0;

684 
GPIOI
->
MODER
 = 0x0028AAAA;

686 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

688 
GPIOI
->
OTYPER
 = 0x00000000;

690 
GPIOI
->
PUPDR
 = 0x00000000;

694 
RCC
->
AHB3ENR
 |= 0x00000001;

697 
FMC_Bk5_6
->
SDCR
[0] = 0x000029D0;

698 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

702 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

703 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

704 (
tmeg
 !0& (
timeout
-- > 0))

706 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

710 
dex
 = 0; index<1000; index++);

713 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

714 
timeout
 = 0xFFFF;

715 (
tmeg
 !0& (
timeout
-- > 0))

717 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

721 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

722 
timeout
 = 0xFFFF;

723 (
tmeg
 !0& (
timeout
-- > 0))

725 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

729 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

730 
timeout
 = 0xFFFF;

731 (
tmeg
 !0& (
timeout
-- > 0))

733 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

737 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

738 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

741 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

742 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

768 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\STM32\system_stm32f4xx.h

33 #ide
__SYSTEM_STM32F4XX_H


34 
	#__SYSTEM_STM32F4XX_H


	)

36 #ifde
__lulus


53 
ut32_t
 
SyemCeClock
;

80 
SyemIn
();

81 
SyemCeClockUpde
();

86 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\HAL\System32.c

18 
	~"Syem32.h
"

21 
	$SysTick_In
()

23 
RCC_ClocksTyDef
 
RCC_Clocks
;

26 
	`RCC_GClocksFq
(&
RCC_Clocks
);

27 
	`SysTick_Cfig
(
RCC_Clocks
.
HCLK_Fqucy
 / 1000);

29 
	`NVIC_SPriܙy
(
SysTick_IRQn
, 
	`NVIC_EncodePriܙy
(
	`NVIC_GPriܙyGroupg
(), 5, 5));

30 
	}
}

34 
	#COUNTS_PER_MICROSECOND
 33

	)

35 
	$Day_us
(vީ
ut32_t
 
us
)

37 vީ
ut32_t
 
cou
 = 
us
 * 
COUNTS_PER_MICROSECOND
 - 2;

38 
__asm
 volatile(" mov0, %[count] \n\t"

42 : [
cou
] "r" (count)

44 
	}
}

47 
	$Day_ms
(vީ
ut32_t
 
ms
)

49 
ms
--)

50 
	`Day_us
(999);

51 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\System32.h

18 #ide
SYSTEM32_H_INCLUDED


19 
	#SYSTEM32_H_INCLUDED


	)

21 
	~"m32f4xx_cf.h
"

22 
	~"m32f4xx_.h
"

25 #ifde
__lulus


32 
ut8_t
 
Hours
;

33 
ut8_t
 
Mus
;

34 
ut8_t
 
Secds
;

35 } 
	tTime_t
;

39 
ut16_t
 
Yr
;

40 
ut8_t
 
Mth
;

41 
ut8_t
 
Day
;

42 } 
	tDe_t
;

46 
SysTick_In
();

47 
Day_us
(vީ
ut32_t
 
us
);

48 
Day_ms
(vީ
ut32_t
 
ms
);

51 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\HAL\TIM\TIM.c

18 
	~"m32f4xx_tim.h
"

19 
	~"m32f4xx_gpio.h
"

20 
	~"TIM.h
"

28 
	$TIM1_In
()

30 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

31 
TIM_OCInTyDef
 
TIM_OCInSuu
;

34 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

37 
TIM_TimeBaSuu
.
TIM_Piod
 = 
TIM1_INIT
-1;

38 #ifde
STM32F411xE


39 
TIM_TimeBaSuu
.
TIM_Psr
 = 48-1;

40 #i
STM32F446xx


41 
TIM_TimeBaSuu
.
TIM_Psr
 = 84-1;

43 #wng 
No
 
Tim
 
ock
 
t
 
r
 
d
 
pwm


45 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

46 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

47 
TIM_TimeBaSuu
.
TIM_RiCou
 = 0;

49 
	`TIM_TimeBaIn
(
TIM1
, &
TIM_TimeBaSuu
);

52 
TIM_OCInSuu
.
TIM_OCMode
 = 
TIM_OCMode_PWM2
;

53 
TIM_OCInSuu
.
TIM_OuutS
 = 
TIM_OuutS_Dib
;

54 
TIM_OCInSuu
.
TIM_OuutNS
 = 
TIM_OuutNS_Eb
;

55 
TIM_OCInSuu
.
TIM_Pul
 = 0;

56 
TIM_OCInSuu
.
TIM_OCPެy
 = 
TIM_OCPެy_Low
;

57 
TIM_OCInSuu
.
TIM_OCNPެy
 = 
TIM_OCNPެy_High
;

58 
TIM_OCInSuu
.
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

59 
TIM_OCInSuu
.
TIM_OCNIdS
 = 
TIM_OCIdS_S
;

61 
	`TIM_OC1In
(
TIM1
, &
TIM_OCInSuu
);

64 
	`TIM_ClPWMOuuts
(
TIM1
, 
ENABLE
);

65 
	}
}

72 
	$TIM2_In
()

75 
	}
}

82 
	$TIM3_In
()

84 
TIM_ICInTyDef
 
TIM_ICInSuu
;

85 
GPIO_InTyDef
 
GPIO_InSuu
;

86 
NVIC_InTyDef
 
NVIC_InSuu
;

90 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

93 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

96 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_9
;

97 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

98 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

99 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

100 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

101 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

104 
	`GPIO_PAFCfig
(
GPIOC
, 
GPIO_PSour9
, 
GPIO_AF_TIM3
);

108 
NVIC_InSuu
.
NVIC_IRQChl
 = 
TIM3_IRQn
;

109 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

110 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 1;

111 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

112 
	`NVIC_In
(&
NVIC_InSuu
);

115 
TIM_ICInSuu
.
TIM_Chl
 = 
TIM_Chl_4
;

116 
TIM_ICInSuu
.
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

117 
TIM_ICInSuu
.
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

118 
TIM_ICInSuu
.
TIM_ICPsr
 = 
TIM_ICPSC_DIV2
;

119 
TIM_ICInSuu
.
TIM_ICFr
 = 0x02;

121 
	`TIM_ICIn
(
TIM3
, &
TIM_ICInSuu
);

124 
	`TIM_CˬFg
(
TIM3
, 
TIM_FLAG_CC4
);

125 
	`TIM_ITCfig
(
TIM3
, 
TIM_IT_CC4
, 
ENABLE
);

128 
	`TIM_Cmd
(
TIM3
, 
ENABLE
);

129 
	}
}

136 
	$TIM4_In
(
ut16_t
 
autܖd
)

138 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

139 
TIM_ICInTyDef
 
TIM_ICInSuu
;

140 
GPIO_InTyDef
 
GPIO_InSuu
;

141 
NVIC_InTyDef
 
NVIC_InSuu
;

144 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

145 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

147 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_6
 | 
GPIO_P_7
;

148 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

149 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

150 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

151 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

152 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

154 
	`GPIO_PAFCfig
(
GPIOB
, 
GPIO_PSour6
, 
GPIO_AF_TIM4
);

155 
	`GPIO_PAFCfig
(
GPIOB
, 
GPIO_PSour7
, 
GPIO_AF_TIM4
);

157 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

158 
TIM_TimeBaSuu
.
TIM_Psr
 = 0x03;

159 
TIM_TimeBaSuu
.
TIM_Piod
 = 
autܖd
-1;

160 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

161 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

162 
	`TIM_TimeBaIn
(
TIM4
, &
TIM_TimeBaSuu
);

164 
	`TIM_EncodICfig
(
TIM4
, 
TIM_EncodMode_TI1
, 
TIM_ICPެy_Flg
, TIM_ICPolarity_Falling);

165 
	`TIM_ICSuIn
(&
TIM_ICInSuu
);

166 
TIM_ICInSuu
.
TIM_ICFr
 = 8;

167 
TIM_ICInSuu
.
TIM_Chl
 = 
TIM_Chl_1
;

168 
	`TIM_ICIn
(
TIM4
, &
TIM_ICInSuu
);

171 
NVIC_InSuu
.
NVIC_IRQChl
 = 
TIM4_IRQn
;

172 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

173 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

174 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

175 
	`NVIC_In
(&
NVIC_InSuu
);

177 
	`TIM_CˬFg
(
TIM4
, 
TIM_FLAG_Upde
);

178 
	`TIM_ITCfig
(
TIM4
, 
TIM_IT_Upde
, 
ENABLE
);

181 
	`TIM_SCou
(
TIM4
, 0);

182 
	`TIM_Cmd
(
TIM4
, 
ENABLE
);

183 
	}
}

186 
le
 
ut16_t
 
	$TIM4_CNT
()

188  
TIM4
->
CNT
;

189 
	}
}

199 
	$TIM9_In
()

201 
NVIC_InTyDef
 
NVIC_InSuu
;

202 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

203 
TIM_OCInTyDef
 
TIM_OCInSuu
;

206 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

209 
TIM_TimeBaSuu
.
TIM_Piod
 = 0xFFFF;

210 #ifde
STM32F411xE


211 
TIM_TimeBaSuu
.
TIM_Psr
 = 4-1;

212 #i
STM32F446xx


213 
TIM_TimeBaSuu
.
TIM_Psr
 = 7-1;

215 #wng 
No
 
Tim
 
ock
 
t
 
r
 
u


217 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

218 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

220 
	`TIM_TimeBaIn
(
TIM9
, &
TIM_TimeBaSuu
);

223 
TIM_OCInSuu
.
TIM_OCMode
 = 
TIM_OCMode_Aive
;

224 
TIM_OCInSuu
.
TIM_OuutS
 = 
TIM_OuutS_Dib
;

225 
TIM_OCInSuu
.
TIM_Pul
 = 0x0FFF;

226 
TIM_OCInSuu
.
TIM_OCPެy
 = 
TIM_OCPެy_Low
;

227 
	`TIM_OC1In
(
TIM9
, &
TIM_OCInSuu
);

230 
	`TIM_OC1PldCfig
(
TIM9
, 
TIM_OCPld_Eb
);

231 
	`TIM_ARRPldCfig
(
TIM9
, 
ENABLE
);

234 
NVIC_InSuu
.
NVIC_IRQChl
 = 
TIM1_BRK_TIM9_IRQn
;

235 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

236 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

237 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

238 
	`NVIC_In
(&
NVIC_InSuu
);

241 
	`TIM_ITCfig
(
TIM9
, 
TIM_IT_CC1
 | 
TIM_IT_Upde
, 
ENABLE
);

244 
	`TIM_Cmd
(
TIM9
, 
DISABLE
);

245 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\TIM\TIM.h

18 #ide
TIM_H_INCLUDED


19 
	#TIM_H_INCLUDED


	)

22 
	#TIM1_INIT
 200

	)

25 #ifde
__lulus


30 
TIM1_In
();

31 
TIM2_In
();

32 
TIM3_In
();

33 
TIM4_In
(
ut16_t
 
autܖd
);

34 
TIM9_In
();

36 
ut16_t
 
TIM4_CNT
();

39 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\HAL\USART\FIFO_USART.c

31 
	~<rg.h
>

32 
	~"FIFO_USART.h
"

33 
	~"debug.h
"

36 
	gFifoQueue
[
USART_NUM
][2][
QUEUE_SIZE
];

37 
ut8_t
 
	gQueueIn
[2][
USART_NUM
], 
	gQueueOut
[2][USART_NUM];

38 
ut32_t
 
	gCou
[
USART_NUM
] = {0};

41 
	$FifoU_In
()

43 
	`memt
(
QueueIn
, 0, (QueueIn));

44 
	`memt
(
QueueOut
, 0, (QueueOut));

45 
	`memt
(
Cou
, 0, (Count));

46 
	}
}

49 
t8_t
 
	$FifoU_In
(
ut8_t
 
u
, ut8_
dei
, 
ch
)

51 if(
u
 >
USART_NUM
) {

52 
	`d_tf
("ERROR: Wrg USART %d\n", 
u
);

56 if(
dei
 > 1) {

57 
	`d_tf
("ERROR: USART direction out ofange\n");

62 if(
QueueIn
[
dei
][
u
] =((
QueueOut
[dei][u] - 1 + 
QUEUE_SIZE
) % QUEUE_SIZE))

67 
FifoQueue
[
u
][
dei
][
QueueIn
[dei][u]] = 
ch
;

69 
QueueIn
[
dei
][
u
] = (QueueIn[dei][u] + 1% 
QUEUE_SIZE
;

71 
Cou
[
u
]++;

74 
	}
}

77 
t8_t
 
	$FifoU_G
(
ut8_t
 
u
, ut8_
dei
, *
ch
)

79 if(
u
 >
USART_NUM
) {

80 
	`d_tf
("ERROR: Wrg USART %d\n", 
u
);

84 if(
dei
 > 1) {

85 
	`d_tf
("ERROR: USART direction out ofange\n");

90 if(
QueueIn
[
dei
][
u
] =
QueueOut
[direction][usart])

95 *
ch
 = 
FifoQueue
[
u
][
dei
][
QueueOut
[direction][usart]];

97 
QueueOut
[
dei
][
u
] = (QueueOut[dei][u] + 1% 
QUEUE_SIZE
;

99 
Cou
[
u
]--;

102 
	}
}

105 
ut32_t
 
	$FifoU_Avaab
(
ut8_t
 
u
)

107 if(
u
 >
USART_NUM
) {

108 
	`d_tf
("ERROR: Wrg USART %d\n", 
u
);

113  (
QUEUE_ELEMENTS
 - 
Cou
[
u
]);

114 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\USART\FIFO_USART.h

18 #ide
FIFO_H_INCLUDED


19 
	#FIFO_H_INCLUDED


	)

21 
	~<dbo.h
>

22 
	~<dt.h
>

23 
	~"U.h
"

27 
	#QUEUE_ELEMENTS
 320

	)

28 
	#QUEUE_SIZE
 (
QUEUE_ELEMENTS
 + 1)

	)

31 #ifde
__lulus


36 
FifoU_In
();

37 
t8_t
 
FifoU_In
(
ut8_t
 
u
, ut8_
dei
, 
ch
);

38 
t8_t
 
FifoU_G
(
ut8_t
 
u
, ut8_
dei
, *
ch
);

39 
ut32_t
 
FifoU_Avaab
(
ut8_t
 
u
);

42 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\HAL\USART\Usart.c

18 
	~<dio.h
>

19 
	~"U.h
"

20 
	~"FIFO_USART.h
"

23 
ut8_t
 
	gFifoIn
 = 0;

26 
	$U_In
(
USART_TyDef
 *
u
, 
ut32_t
 
baud
)

28 
USART_InTyDef
 
USART_InSuu
;

29 
GPIO_InTyDef
 
GPIO_InSuu
;

31 if(!
FifoIn
) {

33 
	`FifoU_In
();

34 
FifoIn
 = 1;

37 if(
u
 =
USART1
) {

39 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

40 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

42 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour9
, 
GPIO_AF_USART1
);

43 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour10
, 
GPIO_AF_USART1
);

46 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

47 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_9
 | 
GPIO_P_10
;

48 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

49 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

50 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

51 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

53 
	`USART_OvSamg8Cmd
(
USART1
, 
ENABLE
);

55 
USART_InSuu
.
USART_BaudRe
 = 
baud
;

56 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

57 
USART_InSuu
.
USART_StBs
 = 
USART_StBs_1
;

58 
USART_InSuu
.
USART_Py
 = 
USART_Py_No
;

59 
USART_InSuu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

60 
USART_InSuu
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

63 
	`USART_In
(
USART1
, &
USART_InSuu
);

65 
NVIC_InTyDef
 
NVIC_InSuu
;

68 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART1_IRQn
;

69 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

70 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 1;

71 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

72 
	`NVIC_In
(&
NVIC_InSuu
);

74 } if(
u
 =
USART2
) {

76 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

77 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

79 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour2
, 
GPIO_AF_USART2
);

80 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour3
, 
GPIO_AF_USART2
);

83 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

84 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_2
 | 
GPIO_P_3
;

85 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

86 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

87 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

88 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

91 
	`USART_OvSamg8Cmd
(
USART2
, 
ENABLE
);

93 
USART_InSuu
.
USART_BaudRe
 = 
baud
;

94 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

95 
USART_InSuu
.
USART_StBs
 = 
USART_StBs_1
;

96 
USART_InSuu
.
USART_Py
 = 
USART_Py_No
;

97 
USART_InSuu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

98 
USART_InSuu
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

101 
	`USART_In
(
USART2
, &
USART_InSuu
);

103 
NVIC_InTyDef
 
NVIC_InSuu
;

106 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART2_IRQn
;

107 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

108 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

109 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

110 
	`NVIC_In
(&
NVIC_InSuu
);

112 } if(
u
 =
USART6
) {

114 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

115 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

117 
	`GPIO_PAFCfig
(
GPIOC
, 
GPIO_PSour6
, 
GPIO_AF_USART6
);

118 
	`GPIO_PAFCfig
(
GPIOC
, 
GPIO_PSour7
, 
GPIO_AF_USART6
);

121 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

122 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_6
;

123 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

124 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

125 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

128 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

129 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_7
;

130 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

132 
USART_InSuu
.
USART_BaudRe
 = 
baud
;

133 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

134 
USART_InSuu
.
USART_StBs
 = 
USART_StBs_1
;

135 
USART_InSuu
.
USART_Py
 = 
USART_Py_No
;

136 
USART_InSuu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

137 
USART_InSuu
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

140 
	`USART_In
(
USART6
, &
USART_InSuu
);

142 
NVIC_InTyDef
 
NVIC_InSuu
;

145 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART6_IRQn
;

146 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

147 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 2;

148 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

149 
	`NVIC_In
(&
NVIC_InSuu
);

153 
	`USART_ITCfig
(
u
, 
USART_IT_RXNE
, 
ENABLE
);

156 
	`USART_Cmd
(
u
, 
ENABLE
);

157 
	}
}

159 
	$U_Put
(
USART_TyDef
 *
u
, 
bo
 
bufd
, 
c
)

161 
ut8_t
 
num
 = 0;

163 if(
u
 =
USART1
)

165 
num
 = 
USART1_NUM
;

167 if(
u
 =
USART2
)

169 
num
 = 
USART2_NUM
;

171 if(
u
 =
USART6
)

173 
num
 = 
USART6_NUM
;

176 if(
bufd
)

178 
	`FifoU_In
(
num
, 
USART_DIR_TX
, 
c
);

181 
	`U_TxI
(
u
, 
ue
);

185 
	`USART_GFgStus
(
u
, 
USART_FLAG_TC
=
RESET
);

186 
	`USART_SdDa
(
u
, 
c
);

188 
	}
}

190 
	$U_Wre
(
USART_TyDef
 *
u
, 
bo
 
bufd
, *
da
, 
ut8_t
 
n
)

192 
ut8_t
 
i
 = 0;

193 
ut8_t
 
num
 = 0;

195 if(
u
 =
USART1
)

197 
num
 = 
USART1_NUM
;

199 if(
u
 =
USART2
)

201 
num
 = 
USART2_NUM
;

203 if(
u
 =
USART6
)

205 
num
 = 
USART6_NUM
;

208 if(
bufd
)

210 
n
--)

212 
	`FifoU_In
(
num
, 
USART_DIR_TX
, 
da
[
i
++]);

216 
	`U_TxI
(
u
, 
ue
);

220 
n
--)

222 
	`USART_GFgStus
(
u
, 
USART_FLAG_TC
=
RESET
);

223 
	`USART_SdDa
(
u
, 
da
[
i
++]);

226 
	}
}

228 
	$U_TxI
(
USART_TyDef
 *
u
, 
bo
 
ab
)

230 if(
ab
)

232 
	`USART_ITCfig
(
u
, 
USART_IT_TXE
, 
ENABLE
);

236 
	`USART_ITCfig
(
u
, 
USART_IT_TXE
, 
DISABLE
);

238 
	}
}

240 
	$U_RxI
(
USART_TyDef
 *
u
, 
bo
 
ab
)

242 if(
ab
)

244 
	`USART_ITCfig
(
u
, 
USART_IT_RXNE
, 
ENABLE
);

248 
	`USART_ITCfig
(
u
, 
USART_IT_RXNE
, 
DISABLE
);

250 
	}
}

	@X:\GRBL-Advanced-F446ZE\HAL\USART\Usart.h

18 #ide
USART_H_INCLUDED


19 
	#USART_H_INCLUDED


	)

21 
	~<dbo.h
>

22 
	~"m32f4xx_u.h
"

26 
	#USART_NUM
 3

	)

29 
	#USART1_NUM
 0

	)

30 
	#USART2_NUM
 1

	)

31 
	#USART6_NUM
 2

	)

34 
	#STDOUT
 
USART2


	)

35 
	#STDOUT_NUM
 
USART2_NUM


	)

38 
	#USART_DIR_RX
 0

	)

39 
	#USART_DIR_TX
 1

	)

42 #ifde
__lulus


47 
U_In
(
USART_TyDef
 *
u
, 
ut32_t
 
baud
);

49 
U_Put
(
USART_TyDef
 *
u
, 
bo
 
bufd
, 
c
);

50 
U_Wre
(
USART_TyDef
 *
u
, 
bo
 
bufd
, *
da
, 
ut8_t
 
n
);

52 
U_TxI
(
USART_TyDef
 *
u
, 
bo
 
ab
);

53 
U_RxI
(
USART_TyDef
 *
u
, 
bo
 
ab
);

56 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\CRC\CRC.c

18 
	~<dio.h
>

19 
	~"CRC.h
"

23 
CRC_CcuϋCRC8Tab
();

24 
CRC_CcuϋCRC16Tab
();

25 
CRC_CcuϋCRC32Tab
();

27 
ut8_t
 
CRC_RevBOrd8
(ut8_
vue
);

28 
ut32_t
 
CRC_RevBOrd32
(ut32_
vue
);

32 #i(
CRC_8_MODE
 =
TABLE
)

33 
ut8_t
 
	gCRC8Tab
[256u];

36 #i(
CRC_16_MODE
 =
TABLE
)

37 
ut16_t
 
	gCRC16Tab
[256u];

40 #i(
CRC_32_MODE
 =
TABLE
)

41 
ut32_t
 
	gCRC32Tab
[256u];

46 
	$CRC_In
()

48 
	`CRC_CcuϋCRC8Tab
();

49 
	`CRC_CcuϋCRC16Tab
();

50 
	`CRC_CcuϋCRC32Tab
();

51 
	}
}

54 
ut8_t
 
	$CRC_CcuϋCRC8
(cڡ 
ut8_t
 *
Bufr
, 
ut16_t
 
Lgth
)

56 
ut8_t
 
tV
 = 0u;

57 
ut16_t
 
byIndex
 = 0u;

60 if(
Bufr
 !
NULL
)

62 #i(
CRC_8_MODE
 =
RUNTTIME
)

63 
ut8_t
 
bIndex
 = 0u;

65 
tV
 = 
CRC_8_INIT_VALUE
;

68 
byIndex
 = 0u; byIndex < 
Lgth
; byteIndex++)

71 
tV
 ^(
Bufr
[
byIndex
] << (
CRC_8_RESULT_WIDTH
 - 8u));

74 
bIndex
 = 0u; bitIndex < 8u; bitIndex++)

76 if(
tV
 & (1u << (
CRC_8_RESULT_WIDTH
 - 1u)))

78 
tV
 = (tV << 1u^ 
CRC_8_POLYNOMIAL
;

82 
tV
 = (retVal << 1u);

88 
tV
 ^
CRC_8_XOR_VALUE
;

90 #i(
CRC_8_MODE
 =
TABLE
)

91 
tV
 = 
CRC_8_INIT_VALUE
;

93 
byIndex
 = 0u; byIndex < 
Lgth
; byteIndex++)

95 
tV
 = 
CRC8Tab
[ԑV^ 
Bufr
[
byIndex
]];

99 
tV
 ^
CRC_8_XOR_VALUE
;

103 
tV
 = 0x00u;

108  
tV
;

109 
	}
}

112 
ut16_t
 
	$CRC_CcuϋCRC16
(cڡ 
ut8_t
 *
Bufr
, 
ut16_t
 
Lgth
)

114 
ut16_t
 
tV
 = 0u;

115 
ut16_t
 
byIndex
 = 0u;

118 if(
Bufr
 !
NULL
)

120 #i(
CRC_16_MODE
==
RUNTTIME
)

121 
tV
 = 
CRC_16_INIT_VALUE
;

124 
byIndex
 = 0u; byIndex < 
Lgth
; byteIndex++)

127 
tV
 ^(
Bufr
[
byIndex
] << (
CRC_16_RESULT_WIDTH
 - 8u));

129 
ut8_t
 
bIndex
 = 0u;

131 
bIndex
 = 0u; bitIndex < 8u; bitIndex++)

133 if(
tV
 & (1u << (
CRC_16_RESULT_WIDTH
 - 1u)))

135 
tV
 = (tV << 1u^ 
CRC_16_POLYNOMIAL
;

139 
tV
 = (retVal << 1u);

145 
tV
 ^
CRC_16_XOR_VALUE
;

147 #i(
CRC_16_MODE
==
TABLE
)

148 
tV
 = 
CRC_16_INIT_VALUE
;

151 
byIndex
 = 0u; byIndex < 
Lgth
; byteIndex++)

153 
tV
 = (tV << 8u^ 
CRC16Tab
[ԑV >> 8u^ 
Bufr
[
byIndex
]];

157 
tV
 ^
CRC_16_XOR_VALUE
;

160 
tV
 = 0x0000u;

165  
tV
;

166 
	}
}

169 
ut32_t
 
	$CRC_CcuϋCRC32
(cڡ 
ut8_t
 *
Bufr
, 
ut16_t
 
Lgth
)

171 
ut32_t
 
tV
 = 0u;

172 
ut16_t
 
byIndex
 = 0u;

175 if(
Bufr
 !
NULL
)

177 #i(
CRC_32_MODE
==
RUNTTIME
)

178 
tV
 = 
CRC_32_INIT_VALUE
;

181 
byIndex
 = 0u; byIndex < 
Lgth
; byteIndex++)

184 
tV
 ^(
	`CRC_RevBOrd8
(
Bufr
[
byIndex
]<< (
CRC_32_RESULT_WIDTH
 - 8u));

186 
ut8_t
 
bIndex
 = 0u;

188 
bIndex
 = 0u; bitIndex < 8u; bitIndex++)

190 if(
tV
 & (1u << (
CRC_32_RESULT_WIDTH
 - 1u)))

192 
tV
 = (tV << 1u^ 
CRC_32_POLYNOMIAL
;

196 
tV
 = (retVal << 1u);

202 
tV
 ^
CRC_32_XOR_VALUE
;

204 #i(
CRC_32_MODE
==
TABLE
)

205 
ut8_t
 
da
 = 0u;

207 
tV
 = 
CRC_32_INIT_VALUE
;

209 
byIndex
 = 0u; byIndex < 
Lgth
; ++byteIndex)

211 
da
 = 
	`CRC_RevBOrd8
(
Bufr
[
byIndex
]^ (
tV
 >> (
CRC_32_RESULT_WIDTH
 - 8u));

212 
tV
 = 
CRC32Tab
[
da
] ^ (retVal << 8u);

216 
tV
 ^
CRC_32_XOR_VALUE
;

220 
tV
 = 0x00000000u;

226 
tV
 = 
	`CRC_RevBOrd32
(retVal);

228  
tV
;

229 
	}
}

232 
	$CRC_CcuϋCRC8Tab
()

234 #i(
CRC_8_MODE
==
TABLE
)

235 
ut16_t
 
i
 = 0u, 
j
 = 0u;

237 
i
 = 0u; i < 256u; ++i)

239 
ut8_t
 
cu
 = 
i
;

241 
j
 = 0u; j < 8u; ++j)

243 if((
cu
 & 0x80u) != 0u)

245 
cu
 = (cu << 1u^ 
CRC_8_POLYNOMIAL
;

249 
cu
 <<= 1u;

253 
CRC8Tab
[
i
] = 
cu
;

256 
	}
}

259 
	$CRC_CcuϋCRC16Tab
()

261 #i(
CRC_16_MODE
==
TABLE
)

262 
ut16_t
 
i
 = 0u, 
j
 = 0u;

263 
ut16_t
 
su
 = 0u;

264 
ut16_t
 
x_ag
 = 0u;

266 
i
 = 0u; i < 256u; i++)

268 
su
 = 
i
 << 8u;

270 
j
 = 0u; j < 8u; j++)

273 
x_ag
 = 
su
 & 0x8000u;

276 
su
 <<= 1u;

279 if(
x_ag
 != 0u)

280 
su
 ^
CRC_16_POLYNOMIAL
;

283 
CRC16Tab
[
i
] = 
su
;

286 
	}
}

289 
	$CRC_CcuϋCRC32Tab
()

291 #i(
CRC_32_MODE
==
TABLE
)

292 
ut32_t
 
mad
 = 0u;

294 
ut32_t
 
dividd
 = 0u; dividend < 256u; ++dividend)

296 
mad
 = 
dividd
 << (
CRC_32_RESULT_WIDTH
 - 8u);

298 
ut8_t
 
b
 = 8u; bit > 0u; --bit)

300 if(
mad
 & (1u << (
CRC_32_RESULT_WIDTH
 - 1u)))

302 
mad
 = (mad << 1u^ 
CRC_32_POLYNOMIAL
;

306 
mad
 = (remainder << 1u);

310 
CRC32Tab
[
dividd
] = 
mad
;

313 
	}
}

316 
ut8_t
 
	$CRC_RevBOrd8
(
ut8_t
 
vue
)

318 
vue
 = (value & 0xF0) >> 4u | (value & 0x0F) << 4u;

319 
vue
 = (value & 0xCC) >> 2u | (value & 0x33) << 2u;

320 
vue
 = (value & 0xAA) >> 1u | (value & 0x55) << 1u;

322  
vue
;

323 
	}
}

326 
ut32_t
 
	$CRC_RevBOrd32
(
ut32_t
 
vue
)

328 
ut32_t
 
vd
 = 0u;

330 
ut8_t
 
i
 = 31u; 
vue
; )

332 
vd
 |(
vue
 & 1u<< 
i
;

333 
vue
 >>= 1u;

334 --
i
;

337  
vd
;

338 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\CRC\CRC.h

18 #ide
CRC_H_INCLUDED


19 
	#CRC_H_INCLUDED


	)

22 
	~<dt.h
>

25 #ifde
__lulus


30 
	#RUNTTIME
 0

	)

31 
	#TABLE
 1

	)

32 
	#HARDWARE
 2

	)

36 
	#CRC_8_RESULT_WIDTH
 8u

	)

37 
	#CRC_8_POLYNOMIAL
 0x1Du

	)

38 
	#CRC_8_INIT_VALUE
 0xFFu

	)

39 
	#CRC_8_XOR_VALUE
 0xFFu

	)

40 
	#CRC_8_MODE
 
TABLE


	)

43 
	#CRC_16_RESULT_WIDTH
 16u

	)

44 
	#CRC_16_POLYNOMIAL
 0x1021u

	)

45 
	#CRC_16_INIT_VALUE
 0xFFFFu

	)

46 
	#CRC_16_XOR_VALUE
 0x0000u

	)

47 
	#CRC_16_MODE
 
RUNTTIME


	)

50 
	#CRC_32_RESULT_WIDTH
 32u

	)

51 
	#CRC_32_POLYNOMIAL
 0x04C11DB7u

	)

52 
	#CRC_32_INIT_VALUE
 0xFFFFFFFFu

	)

53 
	#CRC_32_XOR_VALUE
 0xFFFFFFFFu

	)

54 
	#CRC_32_MODE
 
RUNTTIME


	)

58 
CRC_In
();

65 
ut8_t
 
CRC_CcuϋCRC8
(cڡ ut8_*
Bufr
, 
ut16_t
 
Lgth
);

72 
ut16_t
 
CRC_CcuϋCRC16
(cڡ 
ut8_t
 *
Bufr
, ut16_
Lgth
);

79 
ut32_t
 
CRC_CcuϋCRC32
(cڡ 
ut8_t
 *
Bufr
, 
ut16_t
 
Lgth
);

82 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\EEPROM\M24C0X.c

1 
	~"M24C0X.h
"

2 
	~"I2C.h
"

3 
	~"Syem32.h
"

4 
	~"m32f4xx_i2c.h
"

5 
	~"m32f4xx_gpio.h
"

6 
	~"m32f4xx_.h
"

9 
	#I2C_SPEED
 200000

	)

13 #ide
M24C0X_ADDRESS


14 
	#M24C0X_ADDRESS
 0xA0

	)

18 #ide
M24C0X_I2C


19 
	#M24C0X_I2C
 
I2C_1


	)

22 
	#M24C0X_PAGE_SIZE
 16

	)

24 
	#WP_DISABLE
 0

	)

25 
	#WP_ENABLE
 1

	)

29 
le
 
M24C0X_WrePrei
(
ut8_t
 
ab
);

33 
	$M24C0X_In
()

35 
GPIO_InTyDef
 
GPIO_InSuu
;

37 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

40 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_12
;

41 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

42 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

43 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

44 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

45 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

48 
	`GPIO_SBs
(
GPIOB
, 
GPIO_P_12
);

50 
I2C_Mode_t
 
mode
 = {
I2C_SPEED
, 
I2C_Mode_I2C
, 
I2C_Ack_Eb
};

51 
	`I2C_Inlize
(
M24C0X_I2C
, &
mode
);

52 
	}
}

55 
ut8_t
 
	$M24C0X_RdBy
(
ut16_t
 
addr
)

57 
ut8_t
 
ave_adr
 = 
M24C0X_ADDRESS
;

59 if(
addr
 > 
UINT8_MAX
)

62 
ave_adr
 |0x0E & (
addr
>>7);

65  
	`I2C_RdBy
(
M24C0X_I2C
, 
ave_adr
, 
addr
);

66 
	}
}

69 
ut8_t
 
	$M24C0X_WreBy
(
ut16_t
 
addr
, 
ut8_t
 
da
)

71 
ut8_t
 
ave_adr
 = 
M24C0X_ADDRESS
;

73 if(
addr
 > 
UINT8_MAX
)

76 
ave_adr
 |0x0E & (
addr
>>7);

79 
	`M24C0X_WrePrei
(
WP_DISABLE
);

80 
ut8_t
 
t
 = 
	`I2C_WreBy
(
M24C0X_I2C
, 
ave_adr
, 
addr
, 
da
);

81 
	`M24C0X_WrePrei
(
WP_ENABLE
);

83 
	`Day_ms
(5);

85  
t
;

86 
	}
}

89 
ut8_t
 
	$M24C0X_RdByAay
(
ut16_t
 
addr
, 
ut8_t
 *
pDa
, ut16_
n
)

91 
ut8_t
 
ave_adr
 = 
M24C0X_ADDRESS
;

93 if(
addr
 > 
UINT8_MAX
)

96 
ave_adr
 |0x0E & (
addr
>>7);

99 
	`I2C_RdByAay
(
M24C0X_I2C
, 
ave_adr
, 
addr
, 
pDa
, 
n
);

102 
	}
}

105 
ut8_t
 
	$M24C0X_WreByAay
(
ut16_t
 
addr
, 
ut8_t
 *
pDa
, ut16_
n
)

107 
ut8_t
 
t
 = 0;

108 
ut16_t
 
bys2wre
 = 
n
;

109 
ut16_t
 
magBys
 = 
n
;

110 
ut16_t
 
bysWrn
 = 0;

111 
ut8_t
 
timeout
 = 0;

113 
ut8_t
 
ave_adr
 = 
M24C0X_ADDRESS
;

117 
	`M24C0X_WrePrei
(
WP_DISABLE
);

119 
magBys
)

121 
bys2wre
 = 
magBys
;

123 if(
addr
 > 
UINT8_MAX
)

126 
ave_adr
 |0x0E & (
addr
>>7);

130 if(
bys2wre
 > 
M24C0X_PAGE_SIZE
)

132 
bys2wre
 = 
M24C0X_PAGE_SIZE
;

136 if(((
addr
 % 
M24C0X_PAGE_SIZE
+ 
bys2wre
) > M24C0X_PAGE_SIZE)

138 
bys2wre
 = 
M24C0X_PAGE_SIZE
 - (
addr
 % M24C0X_PAGE_SIZE);

142 (
t
 = 
	`I2C_WreByAay
(
M24C0X_I2C
, 
ave_adr
, 
addr
, &
pDa
[
bysWrn
], 
bys2wre
)&& (
timeout
 < 4))

144 
	`Day_ms
(2);

145 
timeout
++;

148 if(
timeout
 >= 4)

155 
timeout
 = 0;

157 
magBys
 -
bys2wre
;

158 
bysWrn
 +
bys2wre
;

159 
addr
 +
bys2wre
;

161 
	`Day_ms
(5);

165 
	`M24C0X_WrePrei
(
WP_ENABLE
);

168 
	}
}

171 
	$M24C0X_WrePrei
(
ut8_t
 
ab
)

173 
	`__ASM
("nop");

175 if(
ab
)

177 vީ
ut8_t
 
i
 = 0; i < 110; i++
	`__ASM
("nop");

178 
	`GPIO_SBs
(
GPIOB
, 
GPIO_P_12
);

182 vީ
ut8_t
 
i
 = 0; i < 20; i++
	`__ASM
("nop");

183 
	`GPIO_RetBs
(
GPIOB
, 
GPIO_P_12
);

185 
	`__ASM
("nop");

186 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\EEPROM\M24C0X.h

1 #ide
M24C0X_H_INCLUDED


2 
	#M24C0X_H_INCLUDED


	)

5 
	~<dt.h
>

8 #ifde
__lulus


13 
M24C0X_In
();

15 
ut8_t
 
M24C0X_RdBy
(
ut16_t
 
addr
);

16 
ut8_t
 
M24C0X_WreBy
(
ut16_t
 
addr
, ut8_
da
);

18 
ut8_t
 
M24C0X_RdByAay
(
ut16_t
 
addr
, ut8_*
pDa
, ut16_
n
);

19 
ut8_t
 
M24C0X_WreByAay
(
ut16_t
 
addr
, ut8_*
pDa
, ut16_
n
);

22 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\Encoder\Encoder.c

20 
	~"Encod.h
"

21 
	~"TIM.h
"

24 
ut32_t
 
	gOvfC
 = 0;

25 
ut32_t
 
	gCVue
 = 0;

28 
	$Encod_In
()

30 
	`TIM4_In
(
PULSES_PER_REV
);

31 
	`Encod_Ret
();

32 
	}
}

35 
	$Encod_Ret
()

37 
OvfC
 = 0;

38 
CVue
 = 0;

39 
	}
}

42 
ut32_t
 
	$Encod_GVue
()

44  
CVue
 + 
	`TIM4_CNT
();

45 
	}
}

48 
	$Encod_SVue
(
ut32_t
 
v
)

50 
CVue
 = 
v
 - 
	`TIM4_CNT
();

51 
	}
}

54 
	$Encod_OvfISR
()

56 
OvfC
++;

57 
CVue
 +
PULSES_PER_REV
;

58 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\Encoder\Encoder.h

1 #ide
ENCODER_H_INCLUDED


2 
	#ENCODER_H_INCLUDED


	)

5 
	~<dt.h
>

8 
	#PULSES_PER_REV
 360

	)

11 #ifde
__lulus


16 
Encod_In
();

17 
Encod_Ret
();

19 
ut32_t
 
Encod_GVue
();

20 
Encod_SVue
(
ut32_t
 
v
);

22 
Encod_OvfISR
();

25 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\Ethernet.c

5 
	~"Etht.h
"

6 
	~"W5500.h
"

9 
IPAddss_t
 
	g_dnsSvAddss
 = {{0, 0, 0, 0}};

12 
	$Etht_In
(
ut8_t
 *
mac
, 
IPAddss_t
 *
lol_
, IPAddss_*
dns_rv
, IPAddss_*
geway
, IPAddss_*
subt
)

14 
	`W5500_In
();

15 
	`W5500_SMACAddss
(
mac
);

16 
	`W5500_SIPAddss
(
lol_
->
IP
);

17 
	`W5500_SGewayIp
(
geway
->
IP
);

18 
	`W5500_SSubtMask
(
subt
->
IP
);

20 
_dnsSvAddss
 = *
dns_rv
;

21 
	}
}

24 
IPAddss_t
 
	$Etht_LolIP
()

26 
IPAddss_t
 
t
;

28 
	`W5500_GIPAddss
(
t
.
IP
);

30  
t
;

31 
	}
}

34 
IPAddss_t
 
	$Etht_SubtMask
()

36 
IPAddss_t
 
t
;

38 
	`W5500_GSubtMask
(
t
.
IP
);

40  
t
;

41 
	}
}

44 
IPAddss_t
 
	$Etht_GewayIP
()

46 
IPAddss_t
 
t
;

48 
	`W5500_GGewayIp
(
t
.
IP
);

50  
t
;

51 
	}
}

54 
IPAddss_t
 
	$Etht_DnsSvIP
()

56  
_dnsSvAddss
;

57 
	}
}

60 
ut8_t
 
	$Etht_LkStus
()

62  (
	`W5500_GPHYCFGR
() & 0x01);

63 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\Ethernet.h

5 #ide
ETHERNET_H_INLUDED


6 
	#ETHERNET_H_INLUDED


	)

9 
	~<dt.h
>

10 
	~"ut2.h
"

13 #ifde
__lulus


18 
Etht_In
(
ut8_t
 *
mac_addss
, 
IPAddss_t
 *
lol_
, IPAddss_*
dns_rv
, IPAddss_*
geway
, IPAddss_*
subt
);

20 
IPAddss_t
 
Etht_LolIP
();

21 
IPAddss_t
 
Etht_SubtMask
();

22 
IPAddss_t
 
Etht_GewayIP
();

23 
IPAddss_t
 
Etht_DnsSvIP
();

25 
ut8_t
 
Etht_LkStus
();

28 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\ServerTCP.c

7 
	~"SvTCP.h
"

8 
	~"W5500.h
"

9 
	~"sock.h
"

10 
	~"Syem32.h
"

13 
ut8_t
 
	gmSock
 = 0;

14 
ut16_t
 
	gmPt
 = 0;

16 
ut8_t
 
	$SvTCP_In
(
ut8_t
 
sock
, 
ut16_t
 
pt
)

18 
mSock
 = 
sock
;

19 
mPt
 = 
pt
;

22 if(
	`W5500_READ_SOCK_REG8
(
sock
, 
REG8_SnSR
=
SnSR_CLOSED
)

25 
	`sock
(
sock
, 
SnMR_TCP
, 
pt
, 0);

26 
	`li
(
sock
);

34 
	}
}

37 
	$SvTCP_DeIn
(
ut8_t
 
sock
)

40 
	`disc
(
sock
);

42 
	`Day_ms
(5);

45 if(
	`W5500_READ_SOCK_REG8
(
sock
, 
REG8_SnSR
!
SnSR_CLOSED
)

48 
	`o
(
sock
);

50 
	}
}

53 
ut8_t
 
	$SvTCP_Sd
(
ut8_t
 
sock
, ut8_*
da
, 
ut16_t
 
n
)

56 if(
	`W5500_READ_SOCK_REG8
(
sock
, 
REG8_SnSR
=
SnSR_ESTABLISHED
)

59 if(
	`nd
(
sock
, 
da
, 
n
) <= 0)

69 
	}
}

72 
t32_t
 
	$SvTCP_Reive
(
ut8_t
 
sock
, ut8_*
da
, 
ut16_t
 
n
)

75 if(
	`W5500_GRXReivedSize
(
sock
))

78  
	`cv
(
sock
, 
da
, 
n
);

83 
	}
}

86 
ut16_t
 
	$SvTCP_DaAvaab
(
ut8_t
 
sock
)

88  
	`W5500_GRXReivedSize
(
sock
);

89 
	}
}

92 
	$SvTCP_Upde
()

95 
ut8_t
 
t
 = 0;

97 
t
 = 
	`W5500_READ_SOCK_REG8
(
mSock
, 
REG8_SnSR
);

99 if(
t
 =
SnSR_CLOSE_WAIT
)

101 
	`SvTCP_DeIn
(
mSock
);

102 
	`SvTCP_In
(
mSock
, 
mPt
);

105 if(
t
 =
SnSR_CLOSED
)

107 
	`SvTCP_In
(
mSock
, 
mPt
);

109 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\ServerTCP.h

7 #ide
TCPSERVER_H_


8 
	#TCPSERVER_H_


	)

11 
	~<dt.h
>

14 
ut8_t
 
SvTCP_In
(ut8_
sock
, 
ut16_t
 
pt
);

15 
SvTCP_DeIn
(
ut8_t
 
sock
);

17 
ut8_t
 
SvTCP_Sd
(ut8_
sock
, ut8_*
da
, 
ut16_t
 
n
);

18 
t32_t
 
SvTCP_Reive
(
ut8_t
 
sock
, ut8_*
da
, 
ut16_t
 
n
);

20 
ut16_t
 
SvTCP_DaAvaab
(
ut8_t
 
sock
);

22 
SvTCP_Upde
();

	@X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\W5500.c

18 
	~"W5500.h
"

19 
	~"SPI.h
"

20 
	~"Syem32.h
"

23 #ide
SPI_W5500


24 
	#SPI_W5500
 
SPI3


	)

27 
	#RESET_BIT
 7

	)

30 
le
 
Wre
(
ut16_t
 
_addr
, 
ut8_t
 
_cb
, ut8_
_da
);

31 
le
 
ut16_t
 
WreAay
(ut16_
addr
, 
ut8_t
 
_cb
, cڡ ut8_*
buf
, ut16_
n
);

32 
le
 
ut8_t
 
Rd
(
ut16_t
 
addr
, ut8_
_cb
);

33 
le
 
ut16_t
 
RdAay
(ut16_
addr
, 
ut8_t
 
_cb
, ut8_*
buf
, ut16_
n
);

36 
le
 
ut8_t
 
RdSn
(
SOCKET
 
_s
, 
ut16_t
 
_addr
);

37 
le
 
WreSn
(
SOCKET
 
_s
, 
ut16_t
 
_addr
, 
ut8_t
 
_da
);

38 
le
 
ut16_t
 
RdSnAay
(
SOCKET
 
_s
, ut16_
_addr
, 
ut8_t
 *
_buf
, ut16_
n
);

39 
le
 
ut16_t
 
WreSnAay
(
SOCKET
 
_s
, ut16_
_addr
, 
ut8_t
 *
_buf
, ut16_
n
);

42 
	$W5500_In
()

44 
	`Spi_In
(
SPI_W5500
, 
SPI_MODE0
);

47 
	`Spi_SPsr
(
SPI_W5500
, 
SPI_PRESCALER_2
);

49 
	`GPIO_RetBs
(
GPIOA
, 
GPIO_P_15
);

50 
	`Day_ms
(40);

51 
	`GPIO_SBs
(
GPIOA
, 
GPIO_P_15
);

52 
	`Day_ms
(40);

54 
	`W5500_SoRet
();

55 
	`Day_ms
(40);

57 
ut8_t
 
i
 = 0; i < 
MAX_SOCK_NUM
; i++)

59 
ut8_t
 
_by
 = (0x0C + (
i
<<5));

61 
	`Wre
(0x1E, 
_by
, 4);

62 
	`Wre
(0x1F, 
_by
, 2);

64 
	}
}

67 
	$W5500_SoRet
()

69 
ut8_t
 
t
 = 0;

72 
	`W5500_WRITE_GP_REG8
(
REG8_MR
, 1<<
RESET_BIT
);

73 
	`Day_ms
(1);

76 
t
++ < 32)

78 if(
	`W5500_READ_GP_REG8
(
REG8_MR
) == 0)

83 
	`Day_ms
(1);

85 
	}
}

88 
	$W5500_RdDa
(
SOCKET
 
s
, vީ
ut16_t
 
c
, vީ
ut8_t
 *
d
, ut16_
n
)

90 
ut8_t
 
_by
 = (0x18 + (
s
<<5));

92 
	`RdAay
((
ut16_t
)
c
 , 
_by
, (
ut8_t
*)
d
, 
n
);

93 
	}
}

96 
	$W5500_SdDaProssg
(
SOCKET
 
s
, cڡ 
ut8_t
 *
da
, 
ut16_t
 
n
)

98 
	`W5500_SdDaProssgOfft
(
s
, 0, 
da
, 
n
);

99 
	}
}

102 
	$W5500_SdDaProssgOfft
(
SOCKET
 
s
, 
ut16_t
 
da_offt
, cڡ 
ut8_t
 *
da
, ut16_
n
)

104 
ut16_t
 
r
 = 
	`W5500_READ_SOCK_REG16
(
s
, 
REG16_SnTX_WR
);

105 
ut8_t
 
_by
 = (0x14+(
s
<<5));

107 
r
 +
da_offt
;

108 
	`WreAay
(
r
, 
_by
, 
da
, 
n
);

110 
r
 +
n
;

111 
	`W5500_WRITE_SOCK_REG16
(
s
, 
REG16_SnTX_WR
, 
r
);

112 
	}
}

115 
	$W5500_RecvDaProssg
(
SOCKET
 
s
, 
ut8_t
 *
da
, 
ut16_t
 
n
, ut8_
ek
)

117 
ut16_t
 
r
;

118 
r
 = 
	`W5500_READ_SOCK_REG16
(
s
, 
REG16_SnRX_RD
);

120 
	`W5500_RdDa
(
s
, 
r
, 
da
, 
n
);

122 if(!
ek
)

124 
r
 +
n
;

125 
	`W5500_WRITE_SOCK_REG16
(
s
, 
REG16_SnRX_RD
, 
r
);

127 
	}
}

130 
	$W5500_GGewayIp
(
ut8_t
 *
_addr
)

132 
	`W5500_READ_GP_REGN
(
REGN_GAR_4
, 
_addr
, 4);

133 
	}
}

136 
	$W5500_SGewayIp
(
ut8_t
 *
_addr
)

138 
	`W5500_WRITE_GP_REGN
(
REGN_GAR_4
, 
_addr
, 4);

139 
	}
}

142 
	$W5500_GSubtMask
(
ut8_t
 *
_addr
)

144 
	`W5500_READ_GP_REGN
(
REGN_SUBR_4
, 
_addr
, 4);

145 
	}
}

148 
	$W5500_SSubtMask
(
ut8_t
 *
_addr
)

150 
	`W5500_WRITE_GP_REGN
(
REGN_SUBR_4
, 
_addr
, 4);

151 
	}
}

154 
	$W5500_GMACAddss
(
ut8_t
 *
_addr
)

156 
	`W5500_READ_GP_REGN
(
REGN_SHAR_6
, 
_addr
, 6);

157 
	}
}

160 
	$W5500_SMACAddss
(
ut8_t
 *
_addr
)

162 
	`W5500_WRITE_GP_REGN
(
REGN_SHAR_6
, 
_addr
, 6);

163 
	}
}

166 
	$W5500_GIPAddss
(
ut8_t
 *
_addr
)

168 
	`W5500_READ_GP_REGN
(
REGN_SIPR_4
, 
_addr
, 4);

169 
	}
}

172 
	$W5500_SIPAddss
(
ut8_t
 *
_addr
)

174 
	`W5500_WRITE_GP_REGN
(
REGN_SIPR_4
, 
_addr
, 4);

175 
	}
}

178 
	$W5500_SRnsmissiTime
(
ut16_t
 
_timeout
)

180 
	`W5500_WRITE_GP_REG16
(
REG16_RTR
, 
_timeout
);

181 
	}
}

184 
	$W5500_SRnsmissiCou
(
ut8_t
 
_y
)

186 
	`W5500_WRITE_GP_REG8
(
REG8_RCR
, 
_y
);

187 
	}
}

190 
	$W5500_ExecCmdSn
(
SOCKET
 
s
, 
SockCMD_e
 
_cmd
)

193 
	`W5500_WRITE_SOCK_REG8
(
s
, 
REG8_SnCR
, 
_cmd
);

196 
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnCR
));

197 
	}
}

200 
ut16_t
 
	$W5500_GTXFeSize
(
SOCKET
 
s
)

202 
ut16_t
 
v
 = 0, 
v1
 = 0;

206 
v1
 = 
	`W5500_READ_SOCK_REG16
(
s
, 
REG16_SnTX_FSR
);

207 if(
v1
 != 0)

209 
v
 = 
	`W5500_READ_SOCK_REG16
(
s
, 
REG16_SnTX_FSR
);

211 } 
v
 !
v1
);

213  
v
;

214 
	}
}

217 
ut16_t
 
	$W5500_GRXReivedSize
(
SOCKET
 
s
)

219 
ut16_t
 
v
 = 0, 
v1
 = 0;

223 
v1
 = 
	`W5500_READ_SOCK_REG16
(
s
, 
REG16_SnRX_RSR
);

224 if(
v1
 != 0)

226 
v
 = 
	`W5500_READ_SOCK_REG16
(
s
, 
REG16_SnRX_RSR
);

228 } 
v
 !
v1
);

230  
v
;

231 
	}
}

234 
	$W5500_SPHYCFGR
(
ut8_t
 
_v
)

236 
	`W5500_WRITE_GP_REG8
(
REG8_PHYCFGR
, 
_v
);

237 
	}
}

240 
ut8_t
 
	$W5500_GPHYCFGR
()

242  
	`Rd
(0x002E, 0x00);

243 
	}
}

246 
le
 
	$Wre
(
ut16_t
 
_addr
, 
ut8_t
 
_cb
, ut8_
_da
)

248 
	`Spi_ChSe
(
SPI_W5500
, 
ue
);

250 
	`Spi_WreBy
(
SPI_W5500
, 
_addr
 >> 8);

251 
	`Spi_WreBy
(
SPI_W5500
, 
_addr
 & 0xFF);

252 
	`Spi_WreBy
(
SPI_W5500
, 
_cb
);

253 
	`Spi_WreBy
(
SPI_W5500
, 
_da
);

255 
	`Spi_ChSe
(
SPI_W5500
, 
l
);

256 
	`__ASM
("nop");

257 
	`__ASM
("nop");

258 
	}
}

261 
le
 
ut16_t
 
	$WreAay
(
ut16_t
 
_addr
, 
ut8_t
 
_cb
, cڡ ut8_*
_buf
, ut16_
_n
)

263 
	`Spi_ChSe
(
SPI_W5500
, 
ue
);

265 
	`Spi_WreBy
(
SPI_W5500
, 
_addr
 >> 8);

266 
	`Spi_WreBy
(
SPI_W5500
, 
_addr
 & 0xFF);

267 
	`Spi_WreBy
(
SPI_W5500
, 
_cb
);

269 
ut16_t
 
i
 = 0; i < 
_n
; i++)

271 
	`Spi_WreBy
(
SPI_W5500
, 
_buf
[
i
]);

274 
	`Spi_ChSe
(
SPI_W5500
, 
l
);

275 
	`__ASM
("nop");

276 
	`__ASM
("nop");

278  
_n
;

279 
	}
}

282 
le
 
ut8_t
 
	$Rd
(
ut16_t
 
_addr
, 
ut8_t
 
_cb
)

284 
	`Spi_ChSe
(
SPI_W5500
, 
ue
);

286 
	`Spi_WreBy
(
SPI_W5500
, 
_addr
 >> 8);

287 
	`Spi_WreBy
(
SPI_W5500
, 
_addr
 & 0xFF);

288 
	`Spi_WreBy
(
SPI_W5500
, 
_cb
);

290 
ut8_t
 
_da
 = 
	`Spi_RdBy
(
SPI_W5500
);

292 
	`Spi_ChSe
(
SPI_W5500
, 
l
);

293 
	`__ASM
("nop");

294 
	`__ASM
("nop");

296  
_da
;

297 
	}
}

300 
le
 
ut16_t
 
	$RdAay
(
ut16_t
 
_addr
, 
ut8_t
 
_cb
, ut8_*
_buf
, ut16_
_n
)

302 
	`Spi_ChSe
(
SPI_W5500
, 
ue
);

304 
	`Spi_WreBy
(
SPI_W5500
, 
_addr
 >> 8);

305 
	`Spi_WreBy
(
SPI_W5500
, 
_addr
 & 0xFF);

306 
	`Spi_WreBy
(
SPI_W5500
, 
_cb
);

308 
ut16_t
 
i
 = 0; i < 
_n
; i++)

310 
_buf
[
i
] = 
	`Spi_RdBy
(
SPI_W5500
);

313 
	`Spi_ChSe
(
SPI_W5500
, 
l
);

314 
	`__ASM
("nop");

315 
	`__ASM
("nop");

317  
_n
;

318 
	}
}

321 
le
 
ut8_t
 
	$RdSn
(
SOCKET
 
_s
, 
ut16_t
 
_addr
)

323 
ut8_t
 
_by
 = (
_s
<<5) + 0x08;

325  
	`Rd
(
_addr
, 
_by
);

326 
	}
}

329 
le
 
	$WreSn
(
SOCKET
 
_s
, 
ut16_t
 
_addr
, 
ut8_t
 
_da
)

331 
ut8_t
 
_by
 = (
_s
<<5) + 0x0C;

333 
	`Wre
(
_addr
, 
_by
, 
_da
);

334 
	}
}

337 
le
 
ut16_t
 
	$RdSnAay
(
SOCKET
 
_s
, 
ut16_t
 
_addr
, 
ut8_t
 *
_buf
, ut16_
_n
)

339 
ut8_t
 
_by
 = (
_s
<<5) + 0x08;

341  
	`RdAay
(
_addr
, 
_by
, 
_buf
, 
_n
);

342 
	}
}

345 
le
 
ut16_t
 
	$WreSnAay
(
SOCKET
 
_s
, 
ut16_t
 
_addr
, 
ut8_t
 *
_buf
, ut16_
_n
)

347 
ut8_t
 
_by
 = (
_s
<<5) + 0x0C;

349  
	`WreAay
(
_addr
, 
_by
, 
_buf
, 
_n
);

350 
	}
}

355 
	$W5500_WRITE_GP_REG8
(
ut16_t
 
addss
, 
ut8_t
 
_da
)

357 
	`Wre
(
addss
, 0x04, 
_da
);

358 
	}
}

361 
ut8_t
 
	$W5500_READ_GP_REG8
(
ut16_t
 
addss
)

363  
	`Rd
(
addss
, 0x00);

364 
	}
}

367 
	$W5500_WRITE_GP_REG16
(
ut16_t
 
addss
, ut16_
_da
)

369 
	`Wre
(
addss
, 0x04, 
_da
 >> 8);

370 
	`Wre
(
addss
 + 1, 0x04, 
_da
 & 0xFF);

371 
	}
}

374 
ut16_t
 
	$W5500_READ_GP_REG16
(
ut16_t
 
addss
)

376 
ut16_t
 
s
 = 
	`Rd
(
addss
, 0x00);

377 
s
 = (<< 8+ 
	`Rd
(
addss
 + 1, 0x00);

379  
s
;

380 
	}
}

383 
ut16_t
 
	$W5500_WRITE_GP_REGN
(
ut16_t
 
addss
, 
ut8_t
 *
_buff
, ut16_
size
)

385  
	`WreAay
(
addss
, 0x04, 
_buff
, 
size
);

386 
	}
}

389 
ut16_t
 
	$W5500_READ_GP_REGN
(
ut16_t
 
addss
, 
ut8_t
 *
_buff
, ut16_
size
)

391  
	`RdAay
(
addss
, 0x00, 
_buff
, 
size
);

392 
	}
}

398 
	$W5500_WRITE_SOCK_REG8
(
SOCKET
 
_s
, 
ut16_t
 
addss
, 
ut8_t
 
_da
)

400 
	`WreSn
(
_s
, 
addss
, 
_da
);

401 
	}
}

404 
ut8_t
 
	$W5500_READ_SOCK_REG8
(
SOCKET
 
_s
, 
ut16_t
 
addss
)

406  
	`RdSn
(
_s
, 
addss
);

407 
	}
}

410 
	$W5500_WRITE_SOCK_REG16
(
SOCKET
 
_s
, 
ut16_t
 
addss
, ut16_
_da
)

412 
	`WreSn
(
_s
, 
addss
, 
_da
 >> 8); \

413 
	`WreSn
(
_s
, 
addss
+1, 
_da
 & 0xFF);

414 
	}
}

417 
ut16_t
 
	$W5500_READ_SOCK_REG16
(
SOCKET
 
_s
, 
ut16_t
 
addss
)

419 
ut16_t
 
s
 = 
	`RdSn
(
_s
, 
addss
);

420 
ut16_t
 
s2
 = 
	`RdSn
(
_s
, 
addss
 + 1);

422 
s
 =es << 8;

423 
s2
 =es2 & 0xFF;

424 
s
 =e| 
s2
;

426  
s
;

427 
	}
}

430 
ut16_t
 
	$W5500_WRITE_SOCK_REGN
(
SOCKET
 
_s
, 
ut16_t
 
addss
, 
ut8_t
 *
_buff
, ut16_
size
)

432  
	`WreSnAay
(
_s
, 
addss
, 
_buff
, 
size
);

433 
	}
}

436 
ut16_t
 
	$W5500_READ_SOCK_REGN
(
SOCKET
 
_s
, 
ut16_t
 
addss
, 
ut8_t
 *
_buff
, ut16_
size
)

438  
	`RdSnAay
(
_s
, 
addss
, 
_buff
, 
size
);

439 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\W5500.h

18 #idef 
W5500_H_INCLUDED


19 
	#W5500_H_INCLUDED


	)

22 
	~"ut2.h
"

25 
	#MAX_SOCK_NUM
 4

26 

	)

28 
	#W5500_SSIZE
 2048

29 
	#W5500_RSIZE
 2048

30 

	)

33 
	#REG8_MR
 0x0000

34 
	#REGN_GAR_4
 0x0001

35 
	#REGN_SUBR_4
 0x0005

36 
	#REGN_SHAR_6
 0x0009

37 
	#REGN_SIPR_4
 0x000F

38 
	#REG8_IR
 0x0015

39 
	#REG8_IMR
 0x0016

40 
	#REG16_RTR
 0x0019

41 
	#REG8_RCR
 0x001B

42 
	#REGN_UIPR_4
 0x0028

43 
	#REG16_UPORT
 0x002C

44 
	#REG8_PHYCFGR
 0x002E

45 

	)

48 
	#REG8_SnMR
 0x0000

49 
	#REG8_SnCR
 0x0001

50 
	#REG8_SnIR
 0x0002

51 
	#REG8_SnSR
 0x0003

52 
	#REG16_SnPORT
 0x0004

53 
	#REGN_SnDHAR_6
 0x0006

54 
	#REGN_SnDIPR_4
 0x000C

55 
	#REG16_SnDPORT
 0x0010

56 
	#REG16_SnMSSR
 0x0012

57 
	#REG8_SnPROTO
 0x0014

58 
	#REG8_SnTOS
 0x0015

59 
	#REG8_SnTTL
 0x0016

60 
	#REG16_SnTX_FSR
 0x0020

61 
	#REG16_SnTX_RD
 0x0022

62 
	#REG16_SnTX_WR
 0x0024

63 
	#REG16_SnRX_RSR
 0x0026

64 
	#REG16_SnRX_RD
 0x0028

65 
	#REG16_SnRX_WR
 0x002A

66 

	)

68 #ifde
__lulus


75 
SnMR_CLOSE
 = 0x00,

76 
SnMR_TCP
 = 0x01,

77 
SnMR_UDP
 = 0x02,

78 
SnMR_IPRAW
 = 0x03,

79 
SnMR_MACRAW
 = 0x04,

80 
SnMR_PPPOE
 = 0x05,

81 
SnMR_ND
 = 0x20,

82 
SnMR_MULTI
 = 0x80

83 } 
	tSnMR_e
;

88 
Sock_OPEN
 = 0x01,

89 
Sock_LISTEN
 = 0x02,

90 
Sock_CONNECT
 = 0x04,

91 
Sock_DISCON
 = 0x08,

92 
Sock_CLOSE
 = 0x10,

93 
Sock_SEND
 = 0x20,

94 
Sock_SEND_MAC
 = 0x21,

95 
Sock_SEND_KEEP
 = 0x22,

96 
Sock_RECV
 = 0x40

97 } 
	tSockCMD_e
;

102 
SnIR_SEND_OK
 = 0x10,

103 
SnIR_TIMEOUT
 = 0x08,

104 
SnIR_RECV
 = 0x04,

105 
SnIR_DISCON
 = 0x02,

106 
SnIR_CON
 = 0x01

107 } 
	tSnIR_e
;

110 
	eSnSR


112 
SnSR_CLOSED
 = 0x00,

113 
SnSR_INIT
 = 0x13,

114 
SnSR_LISTEN
 = 0x14,

115 
SnSR_SYNSENT
 = 0x15,

116 
SnSR_SYNRECV
 = 0x16,

117 
SnSR_ESTABLISHED
 = 0x17,

118 
SnSR_FIN_WAIT
 = 0x18,

119 
SnSR_CLOSING
 = 0x1A,

120 
SnSR_TIME_WAIT
 = 0x1B,

121 
SnSR_CLOSE_WAIT
 = 0x1C,

122 
SnSR_LAST_ACK
 = 0x1D,

123 
SnSR_UDP
 = 0x22,

124 
SnSR_IPRAW
 = 0x32,

125 
SnSR_MACRAW
 = 0x42,

126 
SnSR_PPPOE
 = 0x5F

127 } 
	tSnSR_e
;

132 
IPPROTO_IP
 = 0,

133 
IPPROTO_ICMP
 = 1,

134 
IPPROTO_IGMP
 = 2,

135 
IPPROTO_GGP
 = 3,

136 
IPPROTO_TCP
 = 6,

137 
IPPROTO_PUP
 = 12,

138 
IPPROTO_UDP
 = 17,

139 
IPPROTO_IDP
 = 22,

140 
IPPROTO_ND
 = 77,

141 
IPPROTO_RAW
 = 255,

142 } 
	tIPPROTO_e
;

146 
W5500_In
();

148 
W5500_SoRet
();

157 
W5500_RdDa
(
SOCKET
 
s
, vީ
ut16_t
 
c
, vީ
ut8_t
 * 
d
, ut16_
n
);

165 
W5500_SdDaProssg
(
SOCKET
 
s
, cڡ 
ut8_t
 *
da
, 
ut16_t
 
n
);

177 
W5500_SdDaProssgOfft
(
SOCKET
 
s
, 
ut16_t
 
da_offt
, cڡ 
ut8_t
 *
da
, ut16_
n
);

186 
W5500_RecvDaProssg
(
SOCKET
 
s
, 
ut8_t
 *
da
, 
ut16_t
 
n
, ut8_
ek
);

188 
W5500_SGewayIp
(
ut8_t
 *
_addr
);

189 
W5500_GGewayIp
(
ut8_t
 *
_addr
);

191 
W5500_SSubtMask
(
ut8_t
 *
_addr
);

192 
W5500_GSubtMask
(
ut8_t
 *
_addr
);

194 
W5500_SMACAddss
(
ut8_t
 *
_addr
);

195 
W5500_GMACAddss
(
ut8_t
 *
_addr
);

197 
W5500_SIPAddss
(
ut8_t
 *
_addr
);

198 
W5500_GIPAddss
(
ut8_t
 *
_addr
);

200 
W5500_SRnsmissiTime
(
ut16_t
 
timeout
);

201 
W5500_SRnsmissiCou
(
ut8_t
 
_y
);

203 
W5500_ExecCmdSn
(
SOCKET
 
s
, 
SockCMD_e
 
_cmd
);

205 
ut16_t
 
W5500_GTXFeSize
(
SOCKET
 
s
);

206 
ut16_t
 
W5500_GRXReivedSize
(
SOCKET
 
s
);

208 
W5500_SPHYCFGR
(
ut8_t
 
_v
);

209 
ut8_t
 
W5500_GPHYCFGR
();

214 
W5500_WRITE_GP_REG8
(
ut16_t
 
addss
, 
ut8_t
 
_da
);

215 
ut8_t
 
W5500_READ_GP_REG8
(
ut16_t
 
addss
);

216 
W5500_WRITE_GP_REG16
(
ut16_t
 
addss
, ut16_
_da
);

217 
ut16_t
 
W5500_READ_GP_REG16
(ut16_
addss
);

218 
ut16_t
 
W5500_WRITE_GP_REGN
(ut16_
addss
, 
ut8_t
 *
_buff
, ut16_
size
);

219 
ut16_t
 
W5500_READ_GP_REGN
(ut16_
addss
, 
ut8_t
 *
_buff
, ut16_
size
);

224 
W5500_WRITE_SOCK_REG8
(
SOCKET
 
_s
, 
ut16_t
 
addss
, 
ut8_t
 
_da
);

225 
ut8_t
 
W5500_READ_SOCK_REG8
(
SOCKET
 
_s
, 
ut16_t
 
addss
);

226 
W5500_WRITE_SOCK_REG16
(
SOCKET
 
_s
, 
ut16_t
 
addss
, ut16_
_da
);

227 
ut16_t
 
W5500_READ_SOCK_REG16
(
SOCKET
 
_s
, ut16_
addss
);

228 
ut16_t
 
W5500_WRITE_SOCK_REGN
(
SOCKET
 
_s
, ut16_
addss
, 
ut8_t
 *
_buff
, ut16_
size
);

229 
ut16_t
 
W5500_READ_SOCK_REGN
(
SOCKET
 
_s
, ut16_
addss
, 
ut8_t
 *
_buff
, ut16_
size
);

232 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\socket.c

18 
	~"W5500.h
"

19 
	~"sock.h
"

26 
t8_t
 
	$sock
(
SOCKET
 
s
, 
ut8_t
 
oc
, 
ut16_t
 
pt
, ut8_
ag
)

28 if(
s
 < 
MAX_SOCK_NUM
)

30 if((
oc
 =
SnMR_TCP
|| (oc =
SnMR_UDP
|| (oc =
SnMR_IPRAW
|| (oc =
SnMR_MACRAW
|| (oc =
SnMR_PPPOE
))

32 
	`o
(
s
);

34 
	`W5500_WRITE_SOCK_REG8
(
s
, 
REG8_SnMR
, 
oc
 | 
ag
);

36 if(
pt
)

38 
	`W5500_WRITE_SOCK_REG16
(
s
, 
REG16_SnPORT
, 
pt
);

40 
	`W5500_ExecCmdSn
(
s
, 
Sock_OPEN
);

42  
SOCK_OK
;

46  
SOCKERR_PORTZERO
;

51  
SOCKERR_SOCKMODE
;

55  
SOCKERR_SOCKNUM
;

56 
	}
}

62 
t8_t
 
	$o
(
SOCKET
 
s
)

64 if(
s
 < 
MAX_SOCK_NUM
)

66 
	`W5500_ExecCmdSn
(
s
, 
Sock_CLOSE
);

68 
	`W5500_WRITE_SOCK_REG8
(
s
, 
REG8_SnIR
, 0xFF);

71  
SOCKERR_SOCKNUM
;

72 
	}
}

79 
t8_t
 
	$li
(
SOCKET
 
s
)

81 if(
s
 < 
MAX_SOCK_NUM
)

83 if(
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnSR
!(
ut8_t
)
SnSR_INIT
)

85  
SOCKERR_SOCKINIT
;

88 
	`W5500_ExecCmdSn
(
s
, 
Sock_LISTEN
);

90  
SOCK_OK
;

93  
SOCKERR_SOCKNUM
;

94 
	}
}

103 
t8_t
 
	$c
(
SOCKET
 
s
, 
ut8_t
 * 
addr
, 
ut16_t
 
pt
)

105 if(
s
 < 
MAX_SOCK_NUM
)

107 if(((
addr
[0] == 0xFF) && (addr[1] == 0xFF) && (addr[2] == 0xFF) && (addr[3] == 0xFF)) ||

108 ((
addr
[0] == 0x00) && (addr[1] == 0x00) && (addr[2] == 0x00) && (addr[3] == 0x00)) ||

109 (
pt
 == 0x00))

111  
SOCKERR_IPINVALID
;

115 
	`W5500_WRITE_SOCK_REGN
(
s
, 
REGN_SnDIPR_4
, 
addr
, 4);

116 
	`W5500_WRITE_SOCK_REG16
(
s
, 
REG16_SnDPORT
, 
pt
);

117 
	`W5500_ExecCmdSn
(
s
, 
Sock_CONNECT
);

119  
SOCK_OK
;

122  
SOCKERR_SOCKNUM
;

123 
	}
}

130 
t8_t
 
	$disc
(
SOCKET
 
s
)

132 if(
s
 < 
MAX_SOCK_NUM
)

134 
	`W5500_ExecCmdSn
(
s
, 
Sock_DISCON
);

136  
SOCK_OK
;

139  
SOCKERR_SOCKNUM
;

140 
	}
}

147 
t32_t
 
	$nd
(
SOCKET
 
s
, cڡ 
ut8_t
 * 
buf
, 
ut16_t
 
n
)

149 
ut8_t
 
us
 = 0;

150 
ut16_t
 
t
 = 0;

151 
ut16_t
 
size
 = 0;

154 if(
n
 > 
W5500_SSIZE
)

155 
t
 = 
W5500_SSIZE
;

157 
t
 = 
n
;

159 if(
s
 < 
MAX_SOCK_NUM
)

164 
size
 = 
	`W5500_GTXFeSize
(
s
);

166 
us
 = 
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnSR
);

167 if((
us
 !
SnSR_ESTABLISHED
&& (u!
SnSR_CLOSE_WAIT
))

169 
t
 = 0;

172 } 
size
 < 
t
);

175 
	`W5500_SdDaProssg
(
s
, (
ut8_t
 *)
buf
, 
t
);

176 
	`W5500_ExecCmdSn
(
s
, 
Sock_SEND
);

179 (
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnIR
& 
SnIR_SEND_OK
) != SnIR_SEND_OK)

182 if(
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnSR
=
SnSR_CLOSED
)

184 
	`o
(
s
);

186  
SOCKERR_SOCKCLOSED
;

191 
	`W5500_WRITE_SOCK_REG8
(
s
, 
REG8_SnIR
, 
SnIR_SEND_OK
);

194  
t
;

195 
	}
}

204 
t32_t
 
	$cv
(
SOCKET
 
s
, 
ut8_t
 *
buf
, 
t16_t
 
n
)

206 
ut16_t
 
t
 = 0;

209 if(
s
 < 
MAX_SOCK_NUM
)

212 
t
 = 
	`W5500_GRXReivedSize
(
s
);

213 if(
t
 == 0)

216 
ut8_t
 
us
 = 
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnSR
);

217 if(
us
 =
SnSR_LISTEN
 || stu=
SnSR_CLOSED
 || stu=
SnSR_CLOSE_WAIT
)

220 
t
 = 0;

225 
t
 = -1;

228 if(
t
 > 
n
)

230 
t
 = 
n
;

233 if(
t
 > 0)

235 
	`W5500_RecvDaProssg
(
s
, 
buf
, 
t
, 0);

236 
	`W5500_ExecCmdSn
(
s
, 
Sock_RECV
);

241  
SOCKERR_SOCKNUM
;

244  
t
;

245 
	}
}

253 
ut16_t
 
	$ek
(
SOCKET
 
s
, 
ut8_t
 *
buf
)

255 if(
s
 < 
MAX_SOCK_NUM
)

257 
	`W5500_RecvDaProssg
(
s
, 
buf
, 1, 1);

259  
SOCK_OK
;

262  
SOCKERR_SOCKNUM
;

263 
	}
}

272 
t32_t
 
	$ndto
(
SOCKET
 
s
, cڡ 
ut8_t
 *
buf
, 
ut16_t
 
n
, ut8_*
addr
, ut16_
pt
)

274 
ut16_t
 
t
 = 0;

277 if(
n
 > 
W5500_SSIZE
)

278 
t
 = 
W5500_SSIZE
;

280 
t
 = 
n
;

282 if(
s
 < 
MAX_SOCK_NUM
)

284 if(((
addr
[0] =0x00&& (addr[1] =0x00&& (addr[2] =0x00&& (addr[3] =0x00)|| ((
pt
 =0x00)|| (
t
 == 0))

287 
t
 = 0;

291 
	`W5500_WRITE_SOCK_REGN
(
s
, 
REGN_SnDIPR_4
, 
addr
, 4);

292 
	`W5500_WRITE_SOCK_REG16
(
s
, 
REG16_SnDPORT
, 
pt
);

295 
	`W5500_SdDaProssg
(
s
, (
ut8_t
 *)
buf
, 
t
);

296 
	`W5500_ExecCmdSn
(
s
, 
Sock_SEND
);

299 (
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnIR
& 
SnIR_SEND_OK
) != SnIR_SEND_OK)

301 if(
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnIR
& 
SnIR_TIMEOUT
)

304 
	`W5500_WRITE_SOCK_REG8
(
s
, 
REG8_SnIR
, (
SnIR_SEND_OK
 | 
SnIR_TIMEOUT
));

311 
	`W5500_WRITE_SOCK_REG8
(
s
, 
REG8_SnIR
, 
SnIR_SEND_OK
);

315  
t
;

316 
	}
}

325 
t32_t
 
	$cvom
(
SOCKET
 
s
, 
ut8_t
 *
buf
, 
ut16_t
 
n
, ut8_*
addr
, ut16_*
pt
)

327 
ut8_t
 
hd
[8];

328 
ut16_t
 
da_n
 = 0;

329 
ut16_t
 
r
 = 0;

331 if((
s
 < 
MAX_SOCK_NUM
&& (
n
 > 0))

333 
r
 = 
	`W5500_READ_SOCK_REG16
(
s
, 
REG16_SnRX_RD
);

335 
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnMR
) & 0x07)

337 
SnMR_UDP
 :

338 
	`W5500_RdDa
(
s
, 
r
, 
hd
, 0x08);

339 
r
 += 8;

341 
addr
[0] = 
hd
[0];

342 
addr
[1] = 
hd
[1];

343 
addr
[2] = 
hd
[2];

344 
addr
[3] = 
hd
[3];

345 *
pt
 = 
hd
[4];

346 *
pt
 = (*p܈<< 8+ 
hd
[5];

347 
da_n
 = 
hd
[6];

348 
da_n
 = (da_<< 8+ 
hd
[7];

350 
	`W5500_RdDa
(
s
, 
r
, 
buf
, 
da_n
);

351 
r
 +
da_n
;

353 
	`W5500_WRITE_SOCK_REG16
(
s
, 
REG16_SnRX_RD
, 
r
);

356 
SnMR_IPRAW
 :

357 
	`W5500_RdDa
(
s
, 
r
, 
hd
, 0x06);

358 
r
 += 6;

360 
addr
[0] = 
hd
[0];

361 
addr
[1] = 
hd
[1];

362 
addr
[2] = 
hd
[2];

363 
addr
[3] = 
hd
[3];

364 
da_n
 = 
hd
[4];

365 
da_n
 = (da_<< 8+ 
hd
[5];

367 
	`W5500_RdDa
(
s
, 
r
, 
buf
, 
da_n
);

368 
r
 +
da_n
;

370 
	`W5500_WRITE_SOCK_REG16
(
s
, 
REG16_SnRX_RD
, 
r
);

373 
SnMR_MACRAW
:

374 
	`W5500_RdDa
(
s
, 
r
, 
hd
, 2);

375 
r
+=2;

376 
da_n
 = 
hd
[0];

377 
da_n
 = (da_n<<8+ 
hd
[1] - 2;

379 
	`W5500_RdDa
(
s
, 
r
, 
buf
, 
da_n
);

380 
r
 +
da_n
;

381 
	`W5500_WRITE_SOCK_REG16
(
s
, 
REG16_SnRX_RD
, 
r
);

388 
	`W5500_ExecCmdSn
(
s
, 
Sock_RECV
);

391  
da_n
;

392 
	}
}

398 
	$ush
(
SOCKET
 
s
)

400 if(
s
 < 
MAX_SOCK_NUM
)

403 ()
s
;

405 
	}
}

408 
ut16_t
 
	$igmpnd
(
SOCKET
 
s
, cڡ 
ut8_t
 * 
buf
, 
ut16_t
 
n
)

411 
ut16_t
 
t
 = 0;

414 if(
n
 > 
W5500_SSIZE
)

415 
t
 = 
W5500_SSIZE
;

417 
t
 = 
n
;

419 if(
t
 == 0)

423 if(
s
 < 
MAX_SOCK_NUM
)

425 
	`W5500_SdDaProssg
(
s
, (
ut8_t
 *)
buf
, 
t
);

426 
	`W5500_ExecCmdSn
(
s
, 
Sock_SEND
);

428 (
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnIR
& 
SnIR_SEND_OK
) != SnIR_SEND_OK)

431 
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnSR
);

433 if(
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnIR
& 
SnIR_TIMEOUT
)

437 
	`o
(
s
);

443 
	`W5500_WRITE_SOCK_REG8
(
s
, 
REG8_SnIR
, 
SnIR_SEND_OK
);

446  
t
;

447 
	}
}

450 
ut16_t
 
	$bufrDa
(
SOCKET
 
s
, 
ut16_t
 
offt
, cڡ 
ut8_t
* 
buf
, ut16_
n
)

452 
ut16_t
 
t
 = 0;

455 if(
n
 > 
	`W5500_GTXFeSize
(
s
))

457 
t
 = 
	`W5500_GTXFeSize
(
s
);

461 
t
 = 
n
;

464 
	`W5500_SdDaProssgOfft
(
s
, 
offt
, 
buf
, 
t
);

466  
t
;

467 
	}
}

470 
	$tUDP
(
SOCKET
 
s
, 
ut8_t
* 
addr
, 
ut16_t
 
pt
)

472 if(((
addr
[0] =0x00&& (addr[1] =0x00&& (addr[2] =0x00&& (addr[3] =0x00)|| ((
pt
 == 0x00)))

478 
	`W5500_WRITE_SOCK_REGN
(
s
, 
REGN_SnDIPR_4
, 
addr
, 4);

479 
	`W5500_WRITE_SOCK_REG16
(
s
, 
REG16_SnDPORT
, 
pt
);

483 
	}
}

486 
	$ndUDP
(
SOCKET
 
s
)

488 
	`W5500_ExecCmdSn
(
s
, 
Sock_SEND
);

491 (
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnIR
& 
SnIR_SEND_OK
) != SnIR_SEND_OK )

493 if(
	`W5500_READ_SOCK_REG8
(
s
, 
REG8_SnIR
& 
SnIR_TIMEOUT
)

496 
	`W5500_WRITE_SOCK_REG8
(
s
, 
REG8_SnIR
, (
SnIR_SEND_OK
 | 
SnIR_TIMEOUT
));

503 
	`W5500_WRITE_SOCK_REG8
(
s
, 
REG8_SnIR
, 
SnIR_SEND_OK
);

507 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\socket.h

18 #idef 
_SOCKET_H_


19 
	#_SOCKET_H_


	)

22 
	~<dt.h
>

23 
	~"ut.h
"

26 
	#SOCK_OK
 1

27 
	#SOCK_BUSY
 0

28 
	#SOCK_FATAL
 -1000

29 

	)

30 
	#SOCK_ERROR
 0

	)

31 
	#SOCKERR_SOCKNUM
 (
SOCK_ERROR
 - 1)

32 
	#SOCKERR_SOCKOPT
 (
SOCK_ERROR
 - 2)

33 
	#SOCKERR_SOCKINIT
 (
SOCK_ERROR
 - 3)

34 
	#SOCKERR_SOCKCLOSED
 (
SOCK_ERROR
 - 4)

35 
	#SOCKERR_SOCKMODE
 (
SOCK_ERROR
 - 5)

36 
	#SOCKERR_SOCKFLAG
 (
SOCK_ERROR
 - 6)

37 
	#SOCKERR_SOCKSTATUS
 (
SOCK_ERROR
 - 7)

38 
	#SOCKERR_ARG
 (
SOCK_ERROR
 - 10)

39 
	#SOCKERR_PORTZERO
 (
SOCK_ERROR
 - 11)

40 
	#SOCKERR_IPINVALID
 (
SOCK_ERROR
 - 12)

41 
	#SOCKERR_TIMEOUT
 (
SOCK_ERROR
 - 13)

42 
	#SOCKERR_DATALEN
 (
SOCK_ERROR
 - 14)

43 
	#SOCKERR_BUFFER
 (
SOCK_ERROR
 - 15)

44 

	)

45 
	#SOCKFATAL_PACKLEN
 (
SOCK_FATAL
 - 1)

46 

	)

48 
	#SF_IO_NONBLOCK
 0x01

49 

	)

53 
	#PACK_FIRST
 0x80

54 
	#PACK_REMAINED
 0x01

55 
	#PACK_COMPLETED
 0x00

56 

	)

58 #ifde
__lulus


64 
t8_t
 
sock
(
SOCKET
 
s
, 
ut8_t
 
oc
, 
ut16_t
 
pt
, ut8_
ag
);

66 
t8_t
 
o
(
SOCKET
 
s
);

69 
t8_t
 
c
(
SOCKET
 
s
, 
ut8_t
 * 
addr
, 
ut16_t
 
pt
);

71 
t8_t
 
disc
(
SOCKET
 
s
);

74 
t8_t
 
li
(
SOCKET
 
s
);

77 
t32_t
 
nd
(
SOCKET
 
s
, cڡ 
ut8_t
 * 
buf
, 
ut16_t
 
n
);

79 
t32_t
 
cv
(
SOCKET
 
s
, 
ut8_t
 * 
buf
, 
t16_t
 
n
);

81 
ut16_t
 
ek
(
SOCKET
 
s
, 
ut8_t
 *
buf
);

84 
t32_t
 
ndto
(
SOCKET
 
s
, cڡ 
ut8_t
 * 
buf
, 
ut16_t
 
n
, ut8_* 
addr
, ut16_
pt
);

86 
t32_t
 
cvom
(
SOCKET
 
s
, 
ut8_t
 * 
buf
, 
ut16_t
 
n
, ut8_* 
addr
, ut16_*
pt
);

89 
ush
(
SOCKET
 
s
);

93 
ut16_t
 
igmpnd
(
SOCKET
 
s
, cڡ 
ut8_t
 * 
buf
, ut16_
n
);

102 
tUDP
(
SOCKET
 
s
, 
ut8_t
* 
addr
, 
ut16_t
 
pt
);

108 
ut16_t
 
bufrDa
(
SOCKET
 
s
, ut16_
offt
, cڡ 
ut8_t
* 
buf
, ut16_
n
);

114 
ndUDP
(
SOCKET
 
s
);

117 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\util2.h

1 #ide
UTIL2_H


2 
	#UTIL2_H


	)

5 
	~<dt.h
>

6 
	~<dlib.h
>

9 
	#hts
(
x
((
ut16_t
)(((x)<<8| (((x)>>8)&0xFF)))

	)

10 
	#ohs
(
x

	`hts
(x)

	)

12 
	#htl
(
x
(((x)<<24 & 0xFF000000UL| ((x)<< 8 & 0x00FF0000UL| ((x)>> 8 & 0x0000FF00UL| ((x)>>24 & 0x000000FFUL))

	)

13 
	#ohl
(
x

	`htl
(x)

	)

16 #ifde
__lulus


21 
ut8_t
 
	tSOCKET
;

26 
ut8_t
 
IP
[4];

27 } 
	tIPAddss_t
;

29 cڡ 
IPAddss_t
 
INADDR_NONE
 = {0};

32 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\GrIP\ComIf.c

18 
	~"ComIf.h
"

19 
	~"SvTCP.h
"

20 
	~"Ptfm.h
"

21 
	~"Prt.h
"

22 
	~"U.h
"

23 
	~<rg.h
>

27 #ide
COMIF_BUFFER_SIZE


28 
	#COMIF_BUFFER_SIZE
 512

	)

31 
	#MAX_READ_SIZE
 64

	)

34 
le
 
ut16_t
 
BufrFeBys
();

35 
le
 
BufrWreBy
(
ut8_t
 
da
);

36 
le
 
ut8_t
 
BufrRdBy
();

39 
ut8_t
 
	gRxBufr
[
COMIF_BUFFER_SIZE
] = {0};

40 
ut16_t
 
	gHd
 = 0, 
	gTa
 = 0, 
	gSize
 = 0;

42 
ut8_t
 
	gSock
 = 0;

43 
ut8_t
 
	gI
 = 
IF_USB
;

46 
	$ComIf_In
(
ut8_t
 
r
, ut8_
sock
)

48 
Hd
 = 0, 
Ta
 = 0, 
Size
 = 0;

49 
	`memt
(
RxBufr
, 0, 
COMIF_BUFFER_SIZE
);

50 
Sock
 = 
sock
;

51 
I
 = 
r
;

52 
	}
}

55 
	$ComIf_DeIn
()

57 
	`ComIf_In
(
I
, 0);

58 
	}
}

61 
ut8_t
 
	$ComIf_Sd
(
ut8_t
 *
da
, 
ut16_t
 
n
)

63 if(
I
 =
IF_ETH
)

65  
	`SvTCP_Sd
(
Sock
, 
da
, 
n
);

69 
	`U_Wre
(
STDOUT
, 
l
, (*)
da
, 
n
);

73 
	}
}

76 
ut16_t
 
	$ComIf_Reive
(
ut8_t
 *
da
, 
ut16_t
 
n
)

79 
ut16_t
 
c
 = 
	`ComIf_DaAvaab
();

80 if(
c
)

82 if(
n
 > 
c
)

84 
n
 = 
c
;

87 
ut16_t
 
i
 = 0; i < 
n
; i++)

89 
da
[
i
] = 
	`BufrRdBy
();

92  
n
;

97 
	}
}

100 
ut16_t
 
	$ComIf_DaAvaab
()

102  (
COMIF_BUFFER_SIZE
 - 
	`BufrFeBys
());

103 
	}
}

106 
	$ComIf_Upde
()

108 
ut8_t
 
t
 = 0;

110 if(
I
 =
IF_ETH
)

112 
t
 = 
	`SvTCP_DaAvaab
(
Sock
);

117 
t
 = 1;

120 if(
t
 && (
MAX_READ_SIZE
 <
	`BufrFeBys
()))

122 
ut8_t
 
buf
[
MAX_READ_SIZE
];

125 if(
t
 > 
MAX_READ_SIZE
)

127 
t
 = 
MAX_READ_SIZE
;

130 if(
I
 =
IF_ETH
)

133 
ut8_t
 
ad
 = 
	`SvTCP_Reive
(
Sock
, 
buf
, 
t
);

135 
ut8_t
 
i
 = 0; i < 
ad
; i++)

137 
	`BufrWreBy
(
buf
[
i
]);

143 
ut16_t
 
ad
 = 0;d < 
MAX_READ_SIZE
;ead++)

145 
c
;

146 if(
	`Gc
(&
c
) == 0)

148 
	`BufrWreBy
((
ut8_t
)
c
);

157 
	}
}

160 
le
 
	$BufrWreBy
(
ut8_t
 
da
)

162 if(
Size
 > (
COMIF_BUFFER_SIZE
-1))

168 
RxBufr
[
Hd
] = 
da
;

169 
Hd
 = (Hd + 1% 
COMIF_BUFFER_SIZE
;

170 
Size
++;

171 
	}
}

174 
le
 
ut8_t
 
	$BufrRdBy
()

176 
ut8_t
 
t
 = 0;

178 if(
Size
)

180 
t
 = 
RxBufr
[
Ta
];

181 
Ta
 = (Ta + 1% 
COMIF_BUFFER_SIZE
;

182 
Size
--;

185  
t
;

186 
	}
}

189 
le
 
ut16_t
 
	$BufrFeBys
()

191  (
COMIF_BUFFER_SIZE
 - 
Size
);

192 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\GrIP\ComIf.h

18 #ide
COMMUNICATIONINTERFACE_H_INCLUDED


19 
	#COMMUNICATIONINTERFACE_H_INCLUDED


	)

22 
	~<dt.h
>

25 
	#IF_USB
 0

	)

26 
	#IF_ETH
 1

	)

29 #ifde
__lulus


41 
ComIf_In
(
ut8_t
 
r
, ut8_
sock
);

48 
ComIf_DeIn
();

58 
ut8_t
 
ComIf_Sd
(ut8_*
da
, 
ut16_t
 
n
);

67 
ut16_t
 
ComIf_Reive
(
ut8_t
 *
da
, ut16_
n
);

74 
ut16_t
 
ComIf_DaAvaab
();

81 
ComIf_Upde
();

84 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\GrIP\GrIP.c

18 
	~"GrIP.h
"

19 
	~"CRC.h
"

20 
	~"ut2.h
"

21 
	~"ComIf.h
"

22 
	~"Prt.h
"

23 
	~<dio.h
>

24 
	~<rg.h
>

28 
	#GRIP_IDLE
 0

	)

29 
	#GRIP_RX_HEADER
 1

	)

30 
	#GRIP_RX_DATA
 2

	)

33 
	#MAGIC
 0x55

	)

36 
	#GRIP_HEADER_SIZE
 ((
GrIP_PackHd_t
))

	)

39 
ut8_t
 
CheckHd
(
GrIP_PackHd_t
 *
k
);

42 
GrIP_PackHd_t
 
	gTX_Hd
;

45 
ut8_t
 
	gTX_Bufr
[
GRIP_BUFFER_SIZE
 + 
GRIP_HEADER_SIZE
];

47 
RX_Pack_t
 
	gRX_Buff
[
GRIP_RX_NUM
] = {0};

49 
ut8_t
 
	gGrIP_Stus
 = 
GRIP_IDLE
;

50 
ut8_t
 
	gGrIP_Reڣ
 = 
RESPONSE_OK
;

51 
ut8_t
 
	gGrIP_idx
 = 0;

54 
	$GrIP_In
()

57 
GrIP_Stus
 = 
GRIP_IDLE
;

58 
GrIP_idx
 = 0;

60 
	`memt
(&
TX_Hd
, 0, 
GRIP_HEADER_SIZE
);

62 
	`memt
(
TX_Bufr
, 0, 
GRIP_BUFFER_SIZE
 + 
GRIP_HEADER_SIZE
);

63 
	`memt
(
RX_Buff
, 0, (RX_Buff));

66 
	`ComIf_In
(
IF_ETH
, 0);

68 
	`CRC_In
();

69 
	}
}

72 
ut8_t
 
	$GrIP_Tnsm
(
ut8_t
 
MsgTy
, ut8_
RuCode
, 
Pdu_t
 *
da
)

75 
TX_Hd
.
Vsi
 = 
GRIP_VERSION
;

76 
TX_Hd
.
MsgTy
 = MsgType;

77 
TX_Hd
.
RuCode
 = ReturnCode;

79 if(
da
)

82 
TX_Hd
.
Lgth
 = 
	`hts
(
da
->Length);

85 if(
da
->
Lgth
 > 
GRIP_BUFFER_SIZE
)

87  
RET_NOK
;

89 if(
da
->
Lgth
 > 0)

92 
TX_Hd
.
CRC8
 = 
	`CRC_CcuϋCRC8
(
da
->
Da
, da->
Lgth
);

97 
TX_Hd
.
CRC8
 = 0;

101 
TX_Bufr
[0] = 
MAGIC
;

102 
	`memy
(&
TX_Bufr
[1], &
TX_Hd
, 
GRIP_HEADER_SIZE
);

103 
	`memy
(&
TX_Bufr
[1] + 
GRIP_HEADER_SIZE
, 
da
->
Da
, da->
Lgth
);

106 
	`ComIf_Sd
(
TX_Bufr
, 
da
->
Lgth
 + 
GRIP_HEADER_SIZE
 + 1);

109 
GrIP_Reڣ
 = 
RESPONSE_OK
;

110 if(
MsgTy
 =
MSG_DATA
)

112 
GrIP_Reڣ
 = 
RESPONSE_WAIT
;

115  
RET_OK
;

121 
TX_Hd
.
Lgth
 = 0;

123 
	`memy
(
TX_Bufr
, &
TX_Hd
, 
GRIP_HEADER_SIZE
);

126 
	`ComIf_Sd
(
TX_Bufr
, 
GRIP_HEADER_SIZE
);

128  
RET_OK
;

132 
	`memt
(&
TX_Hd
, 0, 
GRIP_HEADER_SIZE
);

133 
	`memt
(
TX_Bufr
, 0, 
GRIP_BUFFER_SIZE
);

135  
RET_NOK
;

136 
	}
}

139 
ut8_t
 
	$GrIP_Reive
(
RX_Pack_t
 *
pDa
)

141 if(
pDa
)

143 
ut8_t
 
i
 = 0; i < 
GRIP_RX_NUM
; i++)

145 if(
RX_Buff
[
i
].
isVid
)

147 
	`memy
(
pDa
, &
RX_Buff
[
i
], (
RX_Pack_t
));

150 
	`memt
(&
RX_Buff
[
i
], 0, (
RX_Pack_t
));

159 
	}
}

162 
ut8_t
 
	$GrIP_ReڣStus
()

164  
GrIP_Reڣ
;

165 
	}
}

168 
	$GrIP_Upde
()

170 
GrIP_Stus
)

172 
GRIP_IDLE
:

174 if(
	`ComIf_DaAvaab
())

176 
ut8_t
 
magic
 = 0;

179 
	`ComIf_Reive
(&
magic
, 1);

181 if(
magic
 =
MAGIC
)

184 
GrIP_Stus
 = 
GRIP_RX_HEADER
;

189 
GRIP_RX_HEADER
:

191 if(
	`ComIf_DaAvaab
(> (
GRIP_HEADER_SIZE
-1))

193 
ut8_t
 
hd_buff
[
GRIP_HEADER_SIZE
] = {0};

196 
	`ComIf_Reive
(
hd_buff
, 
GRIP_HEADER_SIZE
);

199 
	`memy
(&
RX_Buff
[
GrIP_idx
].
RX_Hd
, 
hd_buff
, 
GRIP_HEADER_SIZE
);

202 
RX_Buff
[
GrIP_idx
].
RX_Hd
.
Lgth
 = 
	`ohs
(RX_Buff[GrIP_idx].RX_Header.Length);

205 
ut8_t
 
t
 = 
	`CheckHd
(&
RX_Buff
[
GrIP_idx
].
RX_Hd
);

206 if(
t
 !
RET_OK
)

209 
GrIP_Stus
 = 
GRIP_IDLE
;

213 if(
RX_Buff
[
GrIP_idx
].
RX_Hd
.
Lgth
 > 
GRIP_BUFFER_SIZE
)

216 
GrIP_Stus
 = 
GRIP_IDLE
;

222 if(
RX_Buff
[
GrIP_idx
].
RX_Hd
.
Lgth
)

225 
GrIP_Stus
 = 
GRIP_RX_DATA
;

230 
GrIP_Stus
 = 
GRIP_IDLE
;

232 
RX_Buff
[
GrIP_idx
].
isVid
 = 1;

234 if(
GrIP_idx
 < (
GRIP_RX_NUM
-1))

236 
GrIP_idx
++;

240 
GrIP_idx
 = 0;

246 
GRIP_RX_DATA
:

248 if(
	`ComIf_DaAvaab
(> (
RX_Buff
[
GrIP_idx
].
RX_Hd
.
Lgth
-1))

252 
	`ComIf_Reive
(
RX_Buff
[
GrIP_idx
].
Da
, RX_Buff[GrIP_idx].
RX_Hd
.
Lgth
);

253 if(
RX_Buff
[
GrIP_idx
].
RX_Hd
.
CRC8
 =
	`CRC_CcuϋCRC8
(RX_Buff[GrIP_idx].
Da
, RX_Buff[GrIP_idx].RX_Hd.
Lgth
))

255 
RX_Buff
[
GrIP_idx
].
isVid
 = 1;

257 if(
GrIP_idx
 < (
GRIP_RX_NUM
-1))

259 
GrIP_idx
++;

263 
GrIP_idx
 = 0;

266 
GrIP_Stus
 = 
GRIP_IDLE
;

272 
	`ComIf_Upde
();

273 
	}
}

276 
ut8_t
 
	$CheckHd
(
GrIP_PackHd_t
 *
k
)

278 if(
k
->
Vsi
 !
GRIP_VERSION
)

281  
RET_WRONG_VERSION
;

284 if(
k
->
MsgTy
 >
MSG_MAX_NUM
)

287  
RET_WRONG_TYPE
;

291  
RET_OK
;

292 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\GrIP\GrIP.h

18 #ide
GRIP_H_INCLUDED


19 
	#GRIP_H_INCLUDED


	)

22 
	~<dt.h
>

26 
	#GRIP_VERSION
 1

	)

29 
	#GRIP_BUFFER_SIZE
 256

	)

30 
	#GRIP_RX_NUM
 3

	)

34 #ifde
__lulus


45 
MSG_SYSTEM_CMD
 = 0,

46 
MSG_REALTIME_CMD
 = 1,

47 
MSG_DATA
 = 2,

48 
MSG_DATA_NO_RESPONSE
 = 3,

49 
MSG_NOTIFICATION
 = 4,

50 
MSG_RESPONSE
 = 5,

51 
MSG_ERROR
 = 6,

52 
MSG_MAX_NUM
 = 7

53 } 
	tMesgeTy_e
;

62 
RET_OK
 = 0,

63 
RET_NOK
 = 1,

64 
RET_WRONG_VERSION
 = 2,

65 
RET_WRONG_CRC
 = 3,

66 
RET_WRONG_MAGIC
 = 4,

67 
RET_WRONG_PARAM
 = 5,

68 
RET_WRONG_TYPE
 = 6

69 } 
	tRuTy_e
;

78 
RESPONSE_OK
 = 0,

79 
RESPONSE_WAIT
 = 1,

80 
RESPONSE_FAIL
 = 2

81 } 
	tReڣStus_e
;

87 #agm
ck
(
push
, 1)

90 
ut8_t
 
Vsi
;

91 
ut8_t
 
MsgTy
;

92 
ut8_t
 
RuCode
;

93 
ut16_t
 
Lgth
;

94 
ut8_t
 
CRC8
;

95 
ut8_t
 
Cou
;

96 } 
	tGrIP_PackHd_t
;

97 #agm
ck
(
p
)

105 
GrIP_PackHd_t
 
RX_Hd
;

106 
ut8_t
 
isVid
;

107 
ut8_t
 
Da
[
GRIP_BUFFER_SIZE
];

108 } 
	tRX_Pack_t
;

118 
ut8_t
 *
Da
;

119 
ut16_t
 
Lgth
;

120 } 
	tPdu_t
;

126 
GrIP_In
();

131 
ut8_t
 
GrIP_Tnsm
(ut8_
MsgTy
, ut8_
RuCode
, 
Pdu_t
 *
da
);

136 
ut8_t
 
GrIP_ReڣStus
();

141 
ut8_t
 
GrIP_Reive
(
RX_Pack_t
 *
pDa
);

146 
GrIP_Upde
();

149 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\Libraries\Printf\Print.c

1 
	~<dio.h
>

2 
	~<dg.h
>

3 
	~<dt.h
>

4 
	~<rg.h
>

5 
	~"Prt.h
"

6 
	~"Cfig.h
"

7 
	~"U.h
"

8 
	~"FIFO_USART.h
"

9 
	~"GrIP.h
"

10 
	~"Ptfm.h
"

13 
	#MAX_BUFFER_SIZE
 128

	)

16 
	gbuf
[512] = {0};

17 
ut16_t
 
	gbuf_idx
 = 0;

20 
	$Prtf_In
()

22 
	`U_In
(
STDOUT
, 
BAUD_RATE
);

23 
	}
}

26 
	$Prtf
(cڡ *
r
, ...)

28 
bufr
[
MAX_BUFFER_SIZE
];

29 
ut8_t
 
idx
 = 0;

31 
va_li
 
vl
;

32 
	`va_t
(
vl
, 
r
);

33 
i
 = 
	`vtf
(
bufr
, 
MAX_BUFFER_SIZE
, 
r
, 
vl
);

35 if(
i
 > 
MAX_BUFFER_SIZE
)

37 
i
 = 
MAX_BUFFER_SIZE
;

41 
ut8_t
 
j
 = 0; j < 
i
; j++)

43 
buf
[
buf_idx
++] = 
bufr
[
j
];

47 
	`va_d
(
vl
);

50  
idx
;

51 
	}
}

54 
t8_t
 
	$Gc
(*
c
)

56 if(
	`FifoU_G
(
STDOUT_NUM
, 
USART_DIR_RX
, 
c
) == 0)

62 
	}
}

65 
	$Putc
(cڡ 
c
)

67 
buf
[
buf_idx
++] = 
c
;

71 
	}
}

74 
	$Prtf_Flush
()

76 if(
buf_idx
 == 0)

82 #ifde
ETH_IF


83 
Pdu_t
 
da
;

85 
da
.
Da
 = (
ut8_t
*)
buf
;

86 
da
.
Lgth
 = 
buf_idx
;

88 
ut8_t
 
t
 = 
	`GrIP_Tnsm
(
MSG_DATA_NO_RESPONSE
, 0, &
da
);

89 ()
t
;

91 
	`U_Wre
(
STDOUT
, 
l
, 
buf
, 
buf_idx
);

94 
	`memt
(
buf
, 0, 512);

95 
buf_idx
 = 0;

96 
	}
}

102 
	$Prtf_Flt
(
n
, 
ut8_t
 
decim_as
)

104 if(
n
 < 0)

106 
	`Putc
('-');

107 
n
 = -n;

110 
ut8_t
 
decims
 = 
decim_as
;

112 
decims
 >= 2)

114 
n
 *= 100;

115 
decims
 -= 2;

118 if(
decims
)

120 
n
 *= 10;

122 
n
 += 0.5;

125 
buf
[13];

126 
ut8_t
 
i
 = 0;

127 
ut32_t
 
a
 = ()
n
;

129 
a
 > 0)

131 
buf
[
i
++] = (
a
 % 10) + '0';

132 
a
 /= 10;

135 
i
 < 
decim_as
)

137 
buf
[
i
++] = '0';

140 if(
i
 =
decim_as
)

142 
buf
[
i
++] = '0';

146 ; 
i
 > 0; i--)

148 if(
i
 =
decim_as
)

150 
	`Putc
('.');

152 
	`Putc
(
buf
[
i
-1]);

154 
	}
}

	@X:\GRBL-Advanced-F446ZE\Libraries\Printf\Print.h

1 #ide
PRINT_H_INCLUDED


2 
	#PRINT_H_INCLUDED


	)

5 
	~<dt.h
>

8 #ifde
__lulus


13 
Prtf_In
();

14 
Prtf
(cڡ *
r
, ...);

15 
Prtf_Flt
(
n
, 
ut8_t
 
decim_as
);

16 
t8_t
 
Gc
(*
c
);

17 
Putc
(cڡ 
c
);

19 
Prtf_Flush
();

22 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\README.md

1 ![
GHub
 
Logo
](
	ghps
:

4 [![
Bud
](
hps
:

7 
Grbl
-
Advd
 
is
 
a
 
no
-
comomi
, 
high
 
	grfm
, 
low
 
co
 
ive
 
CNC
 
	gmlg
. 
This
 
vsi
 
of
 
	gGrbl
-Advd 
runs
 

 
STM32F411
 
Nueo
 
	gBrd
.

9 
It
 
acs
 
	gdds
-
com
 
	gg
-
code
 
d
 
has
 
bn
 
ed
 
wh
 
the
 
ouut
 
of
 
v
 
CAM
 
tos
 wh 
no
 
	gobms
. 
	gArcs
, 
ces
nd 
hil
 
mi
 
e
 
fuy
 
	gsu܋d
, 
as
 
wl
 
	gas
, 
l
 
h
 
imy
 g-cod
	gcommds
. 
Mao
 
	gfunis
, 
	gvbs
,nd 
mo
 
ed
 
cyes
 
n
 su܋d, 
but
 
we
 
thk
 
GUIs
 
n
 d
a
 
much
 
br
 
job
 

 
g
 
them
 
to
 
ight
 g-cod
	gyhow
.

11 
	gGrbl
-
Advd
 
udes
 
fu
 
ac˿ti
 
magemt
 
wh
 
look
 
	gahd
. 
Th
 
mns
 
the
 
cڌr
 
wl
ook 
up
 
	gto
 16 
mis
 
to
h
futu
 
d
 

 
s
 
vocs
 
ahd
 
to
 
div
 
smoh
c˿tiڇnd 
	gjk
-

 
	gcrg
.

13 * 
But
 

 
the
 
wdful
 
Grbl
 
	gv1
.1 (2017
fmwe
 
wrn
 
by
 
	gSungeun
 "Sny" 
	gJe
, 
	gPh
.
	gD
. (
	gUSA
).

18 #### 
Backsh
 
Comnti
:

19 
Backsh
 
comnti
 
abd
 
by
 . 
You
 
n
 

 
off
 

 
	gCfig
.
	gh
.

20 
Ed
 
	gdeus
.
h
 
to
 
your
 
	geds
.

22 * 
	g$140
=(
X
 
Backsh
 [
mm
])

23 * 
$141
=(
Y
 
Backsh
 [
mm
])

24 * 
$142
=(
Z
 
Backsh
 [
mm
])

26 #### 
Cd
 
Drl
 
Cyes
 (
G81
-
G83
):

27 
Added
 
Cd
 
Drl
 
Cyes
 
G81
-
G83
 
as
 
addiڮ
 
us
.

29 #### 5-
Axis
 
sut


30 
Added
 
exriml
 
sut
 
r٬y
 
axis
 (5-axis). 
They
 
e
 
roughly
 
ed
 
d
 
may
 
cڏ
 
l
 
rs
. 
U
 

 
own
 
risk
!

32 #### 
Lhe
 
mode


33 
G33
 / 
	$G76
 (
Reques
 
r٬y
 
cod
)

35 #### 
Hd
 
Ret


36 0x19 (
CTRL
-
Y
): 
Pfm
 
a
 
hd
 
t
.

38 #### 
Tos


39 * 
$14
=(
to
 
chge
 
mode
): 0 = 
Igne
 
M6
; 1 = 
Mu
 
To
 
Chge
; 2 = Mu To Chg+ 
TLS
; 3 = To 
Tab


40 * 
$P
: 
Save
 
TLS
 
posi


41 * 
$T
: 
Cfm
 
to
 
chge


42 * 
$Tx
: 
Prt
 
ms
 
of
 
To
 
Nr
 
	`x
 (
Suts
 Tool Nr 0-19)

43 * 
$Tx
=[0.0:0.0:0.0:0.0] (
Save
 
w
 
ms
 
of
 
To
 
x
: 
X
, 
Y
, 
Z
, 
Rerved
)

44 * 
$RST
=
T
: 
Ret
 
l
 
to
 
bs
 
ved
 

 
EEPROM


46 
Us
 
Dymic
 
TLO
 
wh
 
$14
 = (2 

 3)

48 #### 
I2C
 
EEPROM


49 
Added
 
sut
 
ex
 
	`EEPROM
 (
e
.
g
. 
ST
 
M24C08
). 
Uncommt
 'USE_EXT_EEPROM' 

 
Cfig
.
h
.

50 ![
EEPROM
](
hps
:

52 #### 
ETHERNET
 
Sut


53 
GRBL
-
Advd
 
n
 
be
 
cڌd
 
wh
 
USB
 

 
ETHERNET
. 
F
 ETHERNET 

 
addiڮ
 
W5500
 
Modu
 
is
 
qued
. 
Th
 
uncommt
 
ETH_IF
 

 
Ptfm
.
h
. 
The
  
IP
 
Addss
 is 192.168.1.20.

54 
U
 [
Cd
 2](
hps
:

55 ![
W5500
](
hps
:

57 #### 
Ati


58 
By
 , 
gs
 
e
 
ed
 

 

 
ash
 
memy
 i
ϡ
 

. 
F
 
tup
 
kes
 
about
 5-10
c
 
to
 
wre
 
l
 settings.

62 ###Bud 
Envmt
:

64 [
EmBz
 1.11](
hps
:

68 * [
STM32
 
Nueo
 
F411RE
](
hp
:

69 * 
STM32F411RE
 

 
LQFP64
 
ckage


70 * 
ARM
®32-
b
 
C܋x
®-
M4
 
CPU
 
wh
 
FPU


71 * 96 
MHz
 
CPU
 
equcy


72 * 512 
KB
 
Fsh


73 * 128 
KB
 
SRAM


75 * [
STM32
 
Nueo
 
F446RE
](
hps
:

76 * 
STM32F446RE
 

 
LQFP64
 
ckage


77 * 
ARM
®32-
b
 
C܋x
®-
M4
 
CPU
 
wh
 
FPU


78 * 168 
MHz
 
CPU
 
equcy


79 * 512 
KB
 
Fsh


80 * 128 
KB
 
SRAM


85 #### 
Wdows


86 * 
Dowd
 
d
 
l
 
EmBz


87 * 
On
 .
ebp
 
Proje
 
Fe
 
wh
 
EmBz


88 * 
Se
 'R' 
Tg


89 * 
H
 
Compe


90 * 
Fsh
 
HEX
 
d
 

 
b
/
R


92 #### 
Lux


93 * 
Dowd
 [
GNU
 
ARM
 
Embedded
 
Tocha
](
hps
:

94 * 
Run
 
flowg
 
commds
:

96 
sudo
 
t
 
l
 
bud
-
esl
 
lk
-
tos


98 * 
Cle
 
posy
 
d
 
run
 
flowg
 
commds
:

100 
make
 
n


101 
make
 
l
 
ash


107 
Li
 
of
 
Su܋d
 
G
-
Codes
 

 
Grbl
-
Advd
:

108 - 
N
-
Mod
 
Commds
: 
G4
, 
G10L2
, 
G10L20
, 
G28
, 
G30
, G28.1, G30.1, 
G53
, 
G92
, G92.1

109 - 
Mi
 
Modes
: 
G0
, 
G1
, 
G2
, 
G3
, 
G33
, 
G38
.2, G38.3, G38.4, G38.5, 
G80


110 - 
Cd
 
Cyes
: 
G76
, 
G81
, 
G82
, 
G83


111 - 
Fd
 
Re
 
Modes
: 
G93
, 
G94


112 - 
Un
 
Modes
: 
G20
, 
G21


113 - 
Di
 
Modes
: 
G90
, 
G91


114 - 
R
 
Modes
: 
G98
, 
G99


115 - 
Arc
 
IJK
 
Di
 
Modes
: 
G91
.1

116 - 
P
 
Se
 
Modes
: 
G17
, 
G18
, 
G19


117 - 
To
 
Lgth
 
Offt
 
Modes
: 
G43
, G43.1, 
G49


118 - 
Cu
 
Comnti
 
Modes
: 
G40


119 - 
Code
 
Syem
 
Modes
: 
G54
, 
G55
, 
G56
, 
G57
, 
G58
, 
G59


120 - 
Cڌ
 
Modes
: 
G61


121 - 
Lhe
 
Modes
: 
G7
, 
G8


122 - 
Spd
 
Sed
 
Mode
: 
G96
, 
G97


123 - 
Progm
 
Flow
: 
M0
, 
M1
, 
M2
, 
M30
*

124 - 
Coުt
 
Cڌ
: 
M7
*, 
M8
, 
M9


125 - 
Spd
 
Cڌ
: 
M3
, 
M4
, 
M5


126 - 
To
 
Cڌ
: 
M6
, 
M61


127 - 
Vid
 
N
-
Commd
 
Wds
: 
A
, 
B
, 
D
, 
E
, 
F
, 
H
, 
I
, 
J
, 
K
, 
L
, 
N
, 
P
, 
Q
, 
R
, 
S
, 
T
, 
X
, 
Y
, 
Z


	@X:\GRBL-Advanced-F446ZE\STM32F446ZETX_FLASH.ld

36 
	$ENTRY
(
Ret_Hdr
)

39 
_eack
 = 
	`ORIGIN
(
RAM
+ 
	`LENGTH
(RAM);

41 
_M_Hp_Size
 = 0x200;

42 
_M_Sck_Size
 = 0x400;

45 
MEMORY


47 
	`RAM
 (
xrw
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 128
K


48 
	`FLASH
 (
rx
: 
ORIGIN
 = 0x8000000, 
LENGTH
 = 512
K


49 
	}
}

52 
	gSECTIONS


55 .
	gi_ve
 :

57 . = 
ALIGN
(4);

58 
KEEP
(*(.
i_ve
))

59 . = 
ALIGN
(4);

60 } >
	gFLASH


63 .
	gxt
 :

65 . = 
ALIGN
(4);

66 *(.
	gxt
)

67 *(.
	gxt
*)

68 *(.
	gglue_7
)

69 *(.
	gglue_7t
)

70 *(.
	geh_ame
)

72 
KEEP
 (*(.

))

73 
KEEP
 (*(.
fi
))

75 . = 
ALIGN
(4);

76 
	g_ext
 = .;

77 } >
	gFLASH


80 .
	groda
 :

82 . = 
ALIGN
(4);

83 *(.
	groda
)

84 *(.
	groda
*)

85 . = 
ALIGN
(4);

86 } >
	gFLASH


88 .
	gARM
.
	gexb
 : {

89 . = 
ALIGN
(4);

90 *(.
	gARM
.
	gexb
* .
	ggnu
.
	glk
.
	gmexb
.*)

91 . = 
ALIGN
(4);

92 } >
	gFLASH


94 .
	gARM
 : {

95 . = 
ALIGN
(4);

96 
	g__exidx_t
 = .;

97 *(.
	gARM
.
	gexidx
*)

98 
	g__exidx_d
 = .;

99 . = 
ALIGN
(4);

100 } >
	gFLASH


102 .
	ge_y
 :

104 . = 
ALIGN
(4);

105 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

106 
KEEP
 (*(.
e_y
*))

107 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

108 . = 
ALIGN
(4);

109 } >
	gFLASH


111 .
	g_y
 :

113 . = 
ALIGN
(4);

114 
PROVIDE_HIDDEN
 (
___y_t
 = .);

115 
KEEP
 (*(
SORT
(.
_y
.*)))

116 
KEEP
 (*(.
_y
*))

117 
PROVIDE_HIDDEN
 (
___y_d
 = .);

118 . = 
ALIGN
(4);

119 } >
	gFLASH


121 .
	gfi_y
 :

123 . = 
ALIGN
(4);

124 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

125 
KEEP
 (*(
SORT
(.
fi_y
.*)))

126 
KEEP
 (*(.
fi_y
*))

127 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

128 . = 
ALIGN
(4);

129 } >
FLASH


132 
	g_sida
 = 
LOADADDR
(.
da
);

135 .
	gda
 :

137 . = 
ALIGN
(4);

138 
	g_sda
 = .;

139 *(.
	gda
)

140 *(.
	gda
*)

141 *(.
	gRamFunc
)

142 *(.
	gRamFunc
*)

144 . = 
ALIGN
(4);

145 
	g_eda
 = .;

147 } >
RAM
 
	gAT
> 
	gFLASH


150 . = 
ALIGN
(4);

151 .
	gbss
 :

154 
_sbss
 = .;

155 
	g__bss_t__
 = 
_sbss
;

156 *(.
	gbss
)

157 *(.
	gbss
*)

158 *(
	gCOMMON
)

160 . = 
ALIGN
(4);

161 
	g_ebss
 = .;

162 
	g__bss_d__
 = 
_ebss
;

163 } >
	gRAM


166 .
	g_ur_hp_ack
 :

168 . = 
ALIGN
(8);

169 
PROVIDE
 ( 
d
 = . );

170 
PROVIDE
 ( 
_d
 = . );

171 . = . + 
_M_Hp_Size
;

172 . = . + 
_M_Sck_Size
;

173 . = 
ALIGN
(8);

174 } >
	gRAM


177 /
	gDISCARD
/ :

179 
libc
.
a
 ( * )

180 
libm
.
a
 ( * )

181 
libgcc
.
a
 ( * )

184 .
ARM
.
ibus
 0 : { *(.ARM.attributes) }

	@X:\GRBL-Advanced-F446ZE\STM32F446ZETX_RAM.ld

36 
	$ENTRY
(
Ret_Hdr
)

39 
_eack
 = 
	`ORIGIN
(
RAM
+ 
	`LENGTH
(RAM);

41 
_M_Hp_Size
 = 0x200;

42 
_M_Sck_Size
 = 0x400;

45 
MEMORY


47 
	`RAM
 (
xrw
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 128
K


48 
	`FLASH
 (
rx
: 
ORIGIN
 = 0x8000000, 
LENGTH
 = 512
K


49 
	}
}

52 
	gSECTIONS


55 .
	gi_ve
 :

57 . = 
ALIGN
(4);

58 
KEEP
(*(.
i_ve
))

59 . = 
ALIGN
(4);

60 } >
	gRAM


63 .
	gxt
 :

65 . = 
ALIGN
(4);

66 *(.
	gxt
)

67 *(.
	gxt
*)

68 *(.
	gglue_7
)

69 *(.
	gglue_7t
)

70 *(.
	geh_ame
)

71 *(.
	gRamFunc
)

72 *(.
	gRamFunc
*)

74 
KEEP
 (*(.

))

75 
KEEP
 (*(.
fi
))

77 . = 
ALIGN
(4);

78 
	g_ext
 = .;

79 } >
	gRAM


82 .
	groda
 :

84 . = 
ALIGN
(4);

85 *(.
	groda
)

86 *(.
	groda
*)

87 . = 
ALIGN
(4);

88 } >
	gRAM


90 .
	gARM
.
	gexb
 : {

91 . = 
ALIGN
(4);

92 *(.
	gARM
.
	gexb
* .
	ggnu
.
	glk
.
	gmexb
.*)

93 . = 
ALIGN
(4);

94 } >
	gRAM


96 .
	gARM
 : {

97 . = 
ALIGN
(4);

98 
	g__exidx_t
 = .;

99 *(.
	gARM
.
	gexidx
*)

100 
	g__exidx_d
 = .;

101 . = 
ALIGN
(4);

102 } >
	gRAM


104 .
	ge_y
 :

106 . = 
ALIGN
(4);

107 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

108 
KEEP
 (*(.
e_y
*))

109 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

110 . = 
ALIGN
(4);

111 } >
	gRAM


113 .
	g_y
 :

115 . = 
ALIGN
(4);

116 
PROVIDE_HIDDEN
 (
___y_t
 = .);

117 
KEEP
 (*(
SORT
(.
_y
.*)))

118 
KEEP
 (*(.
_y
*))

119 
PROVIDE_HIDDEN
 (
___y_d
 = .);

120 . = 
ALIGN
(4);

121 } >
	gRAM


123 .
	gfi_y
 :

125 . = 
ALIGN
(4);

126 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

127 
KEEP
 (*(
SORT
(.
fi_y
.*)))

128 
KEEP
 (*(.
fi_y
*))

129 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

130 . = 
ALIGN
(4);

131 } >
RAM


134 
	g_sida
 = 
LOADADDR
(.
da
);

137 .
	gda
 :

139 . = 
ALIGN
(4);

140 
	g_sda
 = .;

141 *(.
	gda
)

142 *(.
	gda
*)

144 . = 
ALIGN
(4);

145 
	g_eda
 = .;

147 } >
	gRAM


150 . = 
ALIGN
(4);

151 .
	gbss
 :

154 
_sbss
 = .;

155 
	g__bss_t__
 = 
_sbss
;

156 *(.
	gbss
)

157 *(.
	gbss
*)

158 *(
	gCOMMON
)

160 . = 
ALIGN
(4);

161 
	g_ebss
 = .;

162 
	g__bss_d__
 = 
_ebss
;

163 } >
	gRAM


166 .
	g_ur_hp_ack
 :

168 . = 
ALIGN
(8);

169 
PROVIDE
 ( 
d
 = . );

170 
PROVIDE
 ( 
_d
 = . );

171 . = . + 
_M_Hp_Size
;

172 . = . + 
_M_Sck_Size
;

173 . = 
ALIGN
(8);

174 } >
	gRAM


177 /
	gDISCARD
/ :

179 
libc
.
a
 ( * )

180 
libm
.
a
 ( * )

181 
libgcc
.
a
 ( * )

184 .
ARM
.
ibus
 0 : { *(.ARM.attributes) }

	@X:\GRBL-Advanced-F446ZE\Src\PID.c

1 
	~"PID.h
"

2 
	~"Syem32.h
"

4 
	#TICK_SECOND
 1000

	)

7 
ut32_t
 
mlis
();

10 
PID_t
 *
	$PID_Ce
(
PID_t
 *
pid
, * 

, * 
out
, * 
t
, 
kp
, 
ki
, 
kd
)

12 
pid
->
put
 = 

;

13 
pid
->
ouut
 = 
out
;

14 
pid
->
ot
 = 
t
;

15 
pid
->
automode
 = 
l
;

17 
	`PID_Lims
(
pid
, -255, 255);

20 
pid
->
mime
 = 16 * (
TICK_SECOND
 / 1000);

22 
	`PID_Dei
(
pid
, 
E_PID_DIRECT
);

23 
	`PID_Tu
(
pid
, 
kp
, 
ki
, 
kd
);

25 
pid
->
ϡtime
 = 
	`mlis
(-id->
mime
;

27  
pid
;

28 
	}
}

31 
	$PID_Compu
(
PID_t
 *
pid
)

34 i(!
pid
->
automode
)

37 

 = *(
pid
->
put
);

40 
r
 = (*(
pid
->
ot
)- 

;

43 
pid
->
m
 +id->
Ki
 * 
r
);

44 i(
pid
->
m
 >id->
omax
)

45 
pid
->
m
 =id->
omax
;

46 i(
pid
->
m
 <id->
om
)

47 
pid
->
m
 =id->
om
;

50 
dput
 = 

 - 
pid
->
ϡ
;

53 
out
 = 
pid
->
Kp
 * 
r
 +id->
m
 -id->
Kd
 * 
dput
;

56 i(
out
 > 
pid
->
omax
)

57 
out
 = 
pid
->
omax
;

58 i(
out
 < 
pid
->
om
)

59 
out
 = 
pid
->
om
;

62 (*
pid
->
ouut

out
;

65 
pid
->
ϡ
 = 

;

66 
pid
->
ϡtime
 = 
	`mlis
();;

67 
	}
}

70 
	$PID_Tu
(
PID_t
 *
pid
, 
kp
, 
ki
, 
kd
)

73 i(
kp
 < 0 || 
ki
 < 0 || 
kd
 < 0)

77 
sc
 = ((
pid
->
mime
/ ((
TICK_SECOND
);

79 
pid
->
Kp
 = 
kp
;

80 
pid
->
Ki
 = 
ki
 * 
sc
;

81 
pid
->
Kd
 = 
kd
 / 
sc
;

83 i(
pid
->
dei
 =
E_PID_REVERSE
)

85 
pid
->
Kp
 = 0 -id->Kp;

86 
pid
->
Ki
 = 0 -id->Ki;

87 
pid
->
Kd
 = 0 -id->Kd;

89 
	}
}

92 
	$PID_SameTime
(
PID_t
 *
pid
, 
ut32_t
 
time
)

94 i(
time
 > 0)

96 
tio
 = ((
time
 * (
TICK_SECOND
 / 1000)/ (
pid
->
mime
;

97 
pid
->
Ki
 *
tio
;

98 
pid
->
Kd
 /
tio
;

99 
pid
->
mime
 = 
time
 * (
TICK_SECOND
 / 1000);

101 
	}
}

104 
	$PID_Lims
(
PID_t
 *
pid
, 
m
, 
max
)

106 i(
m
 >
max
)

109 
pid
->
om
 = 
m
;

110 
pid
->
omax
 = 
max
;

113 i(
pid
->
automode
)

115 i(*(
pid
->
ouut
>id->
omax
)

116 *(
pid
->
ouut
pid->
omax
;

117 i(*(
pid
->
ouut
<id->
om
)

118 *(
pid
->
ouut
pid->
om
;

120 i(
pid
->
m
 >id->
omax
)

121 
pid
->
m
 =id->
omax
;

122 i(
pid
->
m
 <id->
om
)

123 
pid
->
m
 =id->
om
;

125 
	}
}

128 
	$PID_EbAuto
(
PID_t
 *
pid
)

131 i(!
pid
->
automode
)

133 
pid
->
m
 = *id->
ouut
);

134 
pid
->
ϡ
 = *id->
put
);

136 i(
pid
->
m
 >id->
omax
)

137 
pid
->
m
 =id->
omax
;

138 i(
pid
->
m
 <id->
om
)

139 
pid
->
m
 =id->
om
;

141 
pid
->
automode
 = 
ue
;

143 
	}
}

146 
	$PID_Mu
(
PID_t
 *
pid
)

148 
pid
->
automode
 = 
l
;

149 
	}
}

152 
	$PID_Dei
(
PID_t
 *
pid
, 
pid_cڌ_deis
 
d
)

154 i(
pid
->
automode
 &&id->
dei
 !
d
)

156 
pid
->
Kp
 = (0 -id->Kp);

157 
pid
->
Ki
 = (0 -id->Ki);

158 
pid
->
Kd
 = (0 -id->Kd);

160 
pid
->
dei
 = 
d
;

161 
	}
}

	@X:\GRBL-Advanced-F446ZE\Src\PID.h

2 #ide
PID_H_INCLUDED


3 
	#PID_H_INCLUDED


	)

6 
	~<dbo.h
>

7 
	~<dt.h
>

13 
	epid_cڌ_deis


15 
	mE_PID_DIRECT
,

16 
	mE_PID_REVERSE
,

26 *
	mput
;

27 *
	mouut
;

28 *
	mot
;

31 
	mKp
;

32 
	mKi
;

33 
	mKd
;

36 
	mom
;

37 
	momax
;

40 
	mm
;

41 
	mϡ
;

44 
ut32_t
 
	mϡtime
;

45 
ut32_t
 
	mmime
;

48 
ut8_t
 
	mautomode
;

49 
pid_cڌ_deis
 
	mdei
;

50 } 
	tPID_t
;

53 #ifdef 
__lulus


74 
PID_t
 *
PID_Ce
(PID_*
pid
, * 

, * 
out
, * 
t
, 
kp
, 
ki
, 
kd
);

84 
PID_Compu
(
PID_t
 *
pid
);

97 
PID_Tu
(
PID_t
 *
pid
, 
kp
, 
ki
, 
kd
);

107 
PID_SameTime
(
PID_t
 *
pid
, 
ut32_t
 
time
);

116 
PID_Lims
(
PID_t
 *
pid
, 
m
, 
max
);

127 
PID_EbAuto
(
PID_t
 *
pid
);

137 
PID_Mu
(
PID_t
 *
pid
);

150 
PID_Dei
(
PID_t
 *
pid
, 
pid_cڌ_deis
 
d
);

153 #ifdef 
__lulus


	@X:\GRBL-Advanced-F446ZE\Src\Platform.h

1 #ide
PLATFORM_H_INCLUDED


2 
	#PLATFORM_H_INCLUDED


	)

5 
	~"m32f4xx_cf.h
"

9 
	#EEPROM_I2C
 
I2C1


	)

13 
	#SPI_W5500
 
SPI3


	)

26 
	#STDOUT
 
USART2


	)

27 
	#STDOUT_NUM
 
USART2_NUM


	)

34 
	#FIFO_DIR_RX
 0

	)

35 
	#FIFO_DIR_TX
 1

	)

42 
	#ETH_SOCK
 0

	)

43 
	#ETH_PORT
 30501

	)

	@X:\GRBL-Advanced-F446ZE\Src\debug.h

1 #ide
DEBUG_H_INCLUDED


2 
	#DEBUG_H_INCLUDED


	)

4 
	~<dio.h
>

5 
	~<rg.h
>

8 #ifde
__lulus


13 
	#DEBUG
 1

	)

14 
	#VERBOSE
 1

	)

18 #ifde
_WIN32


19 
	#__FILENAME__
 (
	`chr
(
__FILE__
, '\\'? srchr(__FILE__, '\\'+ 1 : __FILE__)

	)

21 
	#__FILENAME__
 (
	`chr
(
__FILE__
, '/'? srchr(__FILE__, '/'+ 1 : __FILE__)

	)

26 #ifde
_MSC_VER


27 
	#__func__
 
__FUNCTION__


	)

32 #i
DEBUG
==1

33 
	#d_tf
(...d{ 
	`tf
(
__VA_ARGS__
); } 0)

	)

34 #i
DEBUG
==2

35 
	#d_tf
(...d{ 
	`tf
("%s:%d:%s(): ", 
__FILENAME__
, 
__LINE__
, 
__func__
);rtf(
__VA_ARGS__
); } 0)

	)

37 
	#d_tf
(...d{} 0)

	)

41 #i
VERBOSE
==1

42 
	#v_tf
(
x

	`d_tf
(x)

	)

44 
	#v_tf
(...d{} 0)

	)

48 #ifde
__lulus


	@X:\GRBL-Advanced-F446ZE\grbl\Config.h

27 #ide
CONFIG_H


28 
	#CONFIG_H


	)

31 
	#GRBL_VERSION
 "1.1i"

	)

32 
	#GRBL_VERSION_BUILD
 
__DATE__


	)

39 
	#DEFAULTS_GENERIC


	)

42 
	#BAUD_RATE
 115200

	)

62 
	#CMD_RESET
 0x18

63 
	#CMD_RESET_HARD
 0x19

64 
	#CMD_STATUS_REPORT
 '?'

	)

65 
	#CMD_CYCLE_START
 '~'

	)

66 
	#CMD_FEED_HOLD
 '!'

	)

67 
	#CMD_STEPPER_DISABLE
 0x17

	)

78 
	#CMD_SAFETY_DOOR
 0x84

	)

79 
	#CMD_JOG_CANCEL
 0x85

	)

80 
	#CMD_DEBUG_REPORT
 0x86

81 
	#CMD_FEED_OVR_RESET
 0x90

82 
	#CMD_FEED_OVR_COARSE_PLUS
 0x91

	)

83 
	#CMD_FEED_OVR_COARSE_MINUS
 0x92

	)

84 
	#CMD_FEED_OVR_FINE_PLUS
 0x93

	)

85 
	#CMD_FEED_OVR_FINE_MINUS
 0x94

	)

86 
	#CMD_RAPID_OVR_RESET
 0x95

87 
	#CMD_RAPID_OVR_MEDIUM
 0x96

	)

88 
	#CMD_RAPID_OVR_LOW
 0x97

	)

90 
	#CMD_SPINDLE_OVR_RESET
 0x99

91 
	#CMD_SPINDLE_OVR_COARSE_PLUS
 0x9A

	)

92 
	#CMD_SPINDLE_OVR_COARSE_MINUS
 0x9B

	)

93 
	#CMD_SPINDLE_OVR_FINE_PLUS
 0x9C

	)

94 
	#CMD_SPINDLE_OVR_FINE_MINUS
 0x9D

	)

95 
	#CMD_SPINDLE_OVR_STOP
 0x9E

	)

96 
	#CMD_COOLANT_FLOOD_OVR_TOGGLE
 0xA0

	)

97 
	#CMD_COOLANT_MIST_OVR_TOGGLE
 0xA1

	)

103 
	#HOMING_INIT_LOCK


104 

	)

121 
	#HOMING_CYCLE_0
 (1<<
Z_AXIS
)

122 
	#HOMING_CYCLE_1
 ((1<<
X_AXIS
)|(1<<
Y_AXIS
))

124 

	)

135 
	#N_HOMING_LOCATE_CYCLE
 1

136 

	)

147 
	#HOMING_FORCE_SET_ORIGIN


148 

	)

153 
	#N_STARTUP_LINE
 0

154 
	#STARTUP_LINE_LEN
 80

	)

162 
	#N_DECIMAL_COORDVALUE_INCH
 4

163 
	#N_DECIMAL_COORDVALUE_MM
 3

164 
	#N_DECIMAL_RATEVALUE_INCH
 1

165 
	#N_DECIMAL_RATEVALUE_MM
 0

166 
	#N_DECIMAL_SETTINGVALUE
 3

167 
	#N_DECIMAL_RPMVALUE
 0

168 

	)

182 
	#MESSAGE_PROBE_COORDINATES


183 

	)

193 
	#SAFETY_DOOR_SPINDLE_DELAY
 2.0

194 
	#SAFETY_DOOR_COOLANT_DELAY
 1.0

195 

	)

243 
	#CHECK_LIMITS_AT_INIT


	)

252 
	#DEFAULT_FEED_OVERRIDE
 100

253 
	#MAX_FEED_RATE_OVERRIDE
 200

254 
	#MIN_FEED_RATE_OVERRIDE
 10

255 
	#FEED_OVERRIDE_COARSE_INCREMENT
 10

256 
	#FEED_OVERRIDE_FINE_INCREMENT
 1

257 

	)

258 
	#DEFAULT_RAPID_OVERRIDE
 100

259 
	#RAPID_OVERRIDE_MEDIUM
 50

260 
	#RAPID_OVERRIDE_LOW
 25

262 

	)

263 
	#DEFAULT_SPINDLE_SPEED_OVERRIDE
 100

264 
	#MAX_SPINDLE_SPEED_OVERRIDE
 200

265 
	#MIN_SPINDLE_SPEED_OVERRIDE
 10

266 
	#SPINDLE_OVERRIDE_COARSE_INCREMENT
 10

267 
	#SPINDLE_OVERRIDE_FINE_INCREMENT
 1

268 

	)

273 
	#RESTORE_OVERRIDES_AFTER_PROGRAM_END


274 

	)

282 
	#REPORT_FIELD_BUFFER_STATE


283 
	#REPORT_FIELD_PIN_STATE


284 
	#REPORT_FIELD_CURRENT_FEED_SPEED


285 
	#REPORT_FIELD_WORK_COORD_OFFSET


286 
	#REPORT_FIELD_OVERRIDES


287 
	#REPORT_FIELD_LINE_NUMBERS


288 

	)

299 
	#REPORT_OVR_REFRESH_BUSY_COUNT
 15

300 
	#REPORT_OVR_REFRESH_IDLE_COUNT
 8

301 
	#REPORT_WCO_REFRESH_BUSY_COUNT
 15

302 
	#REPORT_WCO_REFRESH_IDLE_COUNT
 8

303 

	)

312 
	#ACCELERATION_TICKS_PER_SECOND
 210

	)

319 
	#MAX_STEP_RATE_HZ
 120000

320 

	)

343 
	#TOOL_LENGTH_OFFSET_AXIS
 
Z_AXIS


344 

	)

350 
	#VARIABLE_SPINDLE


351 

	)

390 
	#MINIMUM_JUNCTION_SPEED
 0.0

391 

	)

397 
	#MINIMUM_FEED_RATE
 1.0

398 

	)

404 
	#N_ARC_CORRECTION
 4

405 

	)

415 
	#ARC_ANGULAR_TRAVEL_EPSILON
 5E-7

416 

	)

423 
	#DWELL_TIME_STEP
 50

424 

	)

431 
	#BLOCK_BUFFER_SIZE
 64

432 

	)

440 
	#SEGMENT_BUFFER_SIZE
 32

441 

	)

451 
	#LINE_BUFFER_SIZE
 200

452 

	)

498 
	#ENABLE_RESTORE_EEPROM_WIPE_ALL


499 
	#ENABLE_RESTORE_EEPROM_DEFAULT_SETTINGS


500 
	#ENABLE_RESTORE_EEPROM_CLEAR_PARAMETERS


501 

	)

519 
	#ENABLE_BUILD_INFO_WRITE_COMMAND


520 

	)

534 
	#FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE


535 

	)

543 
	#FORCE_BUFFER_SYNC_DURING_WCO_CHANGE


544 

	)

571 
	#PARKING_AXIS
 
Z_AXIS


572 
	#PARKING_TARGET
 -5.0

573 
	#PARKING_RATE
 500.0

574 
	#PARKING_PULLOUT_RATE
 100.0

575 
	#PARKING_PULLOUT_INCREMENT
 5.0

577 

	)

593 
	#DISABLE_LASER_DURING_HOLD


594 

	)

597 
	#ENABLE_BACKLASH_COMPENSATION


	)

	@X:\GRBL-Advanced-F446ZE\grbl\CoolantControl.c

21 
	~"Syem.h
"

22 
	~"Proc.h
"

23 
	~"GPIO.h
"

24 
	~"GCode.h
"

25 
	~"CoުtCڌ.h
"

26 
	~"Cfig.h
"

29 
	$Coުt_In
()

31 
	`GPIO_InGPIO
(
GPIO_COOLANT
);

32 
	`Coުt_St
();

33 
	}
}

38 
	$Coުt_St
()

40 #ifde
INVERT_COOLANT_FLOOD_PIN


41 
	`GPIO_SBs
(
GPIO_COOL_FLOOD_PORT
, 
GPIO_COOL_FLOOD_PIN
);

43 
	`GPIO_RetBs
(
GPIO_COOL_FLOOD_PORT
, 
GPIO_COOL_FLOOD_PIN
);

46 #ifde
ENABLE_M7


47 #ifde
INVERT_COOLANT_MIST_PIN


48 
	`GPIO_SBs
(
GPIO_COOL_MIST_PORT
, 
GPIO_COOL_MIST_PIN
);

50 
	`GPIO_RetBs
(
GPIO_COOL_MIST_PORT
, 
GPIO_COOL_MIST_PIN
);

53 
	}
}

57 
ut8_t
 
	$Coުt_GS
()

59 
ut8_t
 
_e
 = 
COOLANT_STATE_DISABLE
;

62 #ifde
INVERT_COOLANT_FLOOD_PIN


63 if(!
	`GPIO_RdIutDaB
(
GPIO_COOL_FLOOD_PORT
, 
GPIO_COOL_FLOOD_PIN
))

66 if(
	`GPIO_RdIutDaB
(
GPIO_COOL_FLOOD_PORT
, 
GPIO_COOL_FLOOD_PIN
))

69 
_e
 |
COOLANT_STATE_FLOOD
;

72 #ifde
ENABLE_M7


73 #ifde
INVERT_COOLANT_MIST_PIN


74 if(!
	`GPIO_RdIutDaB
(
GPIO_COOL_MIST_PORT
, 
GPIO_COOL_MIST_PIN
))

77 if(
	`GPIO_RdIutDaB
(
GPIO_COOL_MIST_PORT
, 
GPIO_COOL_MIST_PIN
))

80 
_e
 |
COOLANT_STATE_MIST
;

84  
_e
;

85 
	}
}

92 
	$Coުt_SS
(
ut8_t
 
mode
)

94 if(
sys
.
abt
)

100 i(
mode
 & 
COOLANT_FLOOD_ENABLE
)

102 #ifde
INVERT_COOLANT_FLOOD_PIN


103 
	`GPIO_RetBs
(
GPIO_COOL_FLOOD_PORT
, 
GPIO_COOL_FLOOD_PIN
);

105 
	`GPIO_SBs
(
GPIO_COOL_FLOOD_PORT
, 
GPIO_COOL_FLOOD_PIN
);

110 #ifde
INVERT_COOLANT_FLOOD_PIN


111 
	`GPIO_SBs
(
GPIO_COOL_FLOOD_PORT
, 
GPIO_COOL_FLOOD_PIN
);

113 
	`GPIO_RetBs
(
GPIO_COOL_FLOOD_PORT
, 
GPIO_COOL_FLOOD_PIN
);

117 #ifde
ENABLE_M7


118 i(
mode
 & 
COOLANT_MIST_ENABLE
)

120 #ifde
INVERT_COOLANT_MIST_PIN


121 
	`GPIO_RetBs
(
GPIO_COOL_MIST_PORT
, 
GPIO_COOL_MIST_PIN
);

123 
	`GPIO_SBs
(
GPIO_COOL_MIST_PORT
, 
GPIO_COOL_MIST_PIN
);

128 #ifde
INVERT_COOLANT_MIST_PIN


129 
	`GPIO_SBs
(
GPIO_COOL_MIST_PORT
, 
GPIO_COOL_MIST_PIN
);

131 
	`GPIO_RetBs
(
GPIO_COOL_MIST_PORT
, 
GPIO_COOL_MIST_PIN
);

136 
sys
.
pt_ovr_cou
 = 0;

137 
	}
}

142 
	$Coުt_Sync
(
ut8_t
 
mode
)

144 if(
sys
.
e
 =
STATE_CHECK_MODE
)

149 
	`Proc_BufrSynchrize
();

150 
	`Coުt_SS
(
mode
);

151 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\CoolantControl.h

21 #ide
COOLANTCONTROL_H


22 
	#COOLANTCONTROL_H


	)

25 
	~<dt.h
>

28 
	#COOLANT_NO_SYNC
 
l


	)

29 
	#COOLANT_FORCE_SYNC
 
ue


	)

31 
	#COOLANT_STATE_DISABLE
 0

32 
	#COOLANT_STATE_FLOOD
 
	`BIT
(0)

	)

33 
	#COOLANT_STATE_MIST
 
	`BIT
(1)

	)

37 
Coުt_In
();

40 
Coުt_St
();

43 
ut8_t
 
Coުt_GS
();

46 
Coުt_SS
(
ut8_t
 
mode
);

49 
Coުt_Sync
(
ut8_t
 
mode
);

	@X:\GRBL-Advanced-F446ZE\grbl\GCode.c

22 
	~<rg.h
>

23 
	~<mh.h
>

24 
	~"Syem.h
"

25 
	~"Stgs.h
"

26 
	~"Jog.h
"

27 
	~"Rt.h
"

28 
	~"Cfig.h
"

29 
	~"SpdCڌ.h
"

30 
	~"CoުtCڌ.h
"

31 
	~"MiCڌ.h
"

32 
	~"Proc.h
"

33 
	~"SpdCڌ.h
"

34 
	~"ut.h
"

35 
	~"ToChge.h
"

36 
	~"GCode.h
"

40 #ifde
DEACTIVATE_PARKING_UPON_INIT


41 
	#OVERRIDE_DISABLED
 0

42 
	#OVERRIDE_PARKING_MOTION
 1

43 #

	)

44 
	#OVERRIDE_PARKING_MOTION
 0

45 
	#OVERRIDE_DISABLED
 1

47 

	)

52 
	#MAX_LINE_NUMBER
 10000000

	)

53 
	#MAX_TOOL_NUMBER
 255

54 

	)

55 
	#AXIS_COMMAND_NONE
 0

	)

56 
	#AXIS_COMMAND_NON_MODAL
 1

	)

57 
	#AXIS_COMMAND_MOTION_MODE
 2

	)

58 
	#AXIS_COMMAND_TOOL_LENGTH_OFFSET
 3

59 

	)

62 
Pr_S_t
 
	ggc_e
;

63 
Pr_Block_t
 
	ggc_block
;

66 
	$GC_In
()

68 
	`memt
(&
gc_e
, 0, (
Pr_S_t
));

71 if(!(
	`Stgs_RdCodDa
(
gc_e
.
mod
.
cod_
, gc_e.
cod_syem
)))

73 
	`Rt_StusMesge
(
STATUS_SETTING_READ_FAIL
);

75 
	}
}

80 
	$GC_SyncPosi
()

82 
	`Syem_CvtAaySps2Mpos
(
gc_e
.
posi
, 
sys_posi
);

83 
	}
}

91 
ut8_t
 
	$GC_ExecuLe
(*
le
)

100 
ut8_t
 
axis_commd
 = 
AXIS_COMMAND_NONE
;

101 
ut8_t
 
axis_0
, 
axis_1
, 
axis_lr
;

102 
ut8_t
 
cod_
 = 0;

105 
ut8_t
 
axis_wds
 = 0;

106 
ut8_t
 
ijk_wds
 = 0;

109 
ut16_t
 
commd_wds
 = 0;

110 
ut16_t
 
vue_wds
 = 0;

111 
ut8_t
 
gc_rr_ags
 = 
GC_PARSER_NONE
;

114 
	`memt
(&
gc_block
, 0, (
Pr_Block_t
));

115 
	`memy
(&
gc_block
.
mod
,&
gc_e
.mod,(
GC_Mod_t
));

118 if(
le
[0] == '$')

121 
gc_rr_ags
 |
GC_PARSER_JOG_MOTION
;

122 
gc_block
.
mod
.
mi
 = 
MOTION_MODE_LINEAR
;

123 
gc_block
.
mod
.
ed_
 = 
FEED_RATE_MODE_UNITS_PER_MIN
;

124 
gc_block
.
vues
.
n
 = 
JOG_LINE_NUMBER
;

133 
ut16_t
 
wd_b
 = 0;

134 
ut8_t
 
ch_cou
 = 0;

135 
ˉ
 = 0;

136 
vue
 = 0.0;

137 
ut16_t
 
t_vue
 = 0;

138 
ut16_t
 
mtis
 = 0;

139 
d_xyz
[
N_AXIS
] = {0.0};

140 
ut8_t
 
chge_to
 = 0, 
upde_toޏb
 = 0, 
y_to
 = 0;

143 
	`memy
(
d_xyz
, 
gc_e
.
posi
, 
N_AXIS
*());

145 if(
gc_rr_ags
 & 
GC_PARSER_JOG_MOTION
)

148 
ch_cou
 = 3;

152 
ch_cou
 = 0;

155 
le
[
ch_cou
] != 0)

158 
ˉ
 = 
le
[
ch_cou
];

159 if((
ˉ
 < 'A') || (letter > 'Z'))

161  
STATUS_EXPECTED_COMMAND_LETTER
;

164 
ch_cou
++;

165 if(!
	`Rd_Flt
(
le
, &
ch_cou
, &
vue
))

167  
STATUS_BAD_NUMBER_FORMAT
;

177 
t_vue
 = 
	`unc
(
vue
);

178 
mtis
 = 
	`round
(100*(
vue
 - 
t_vue
));

183 
ˉ
)

190 
t_vue
)

194 if(
gs
.
ags2
 & 
BITFLAG_LATHE_MODE
)

196 
wd_b
 = 
MODAL_GROUP_G12
;

197 
gc_block
.
mod
.
the_mode
 = 
LATHE_DIAMETER_MODE
;

201  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

207 if(
gs
.
ags2
 & 
BITFLAG_LATHE_MODE
)

209 
wd_b
 = 
MODAL_GROUP_G12
;

210 
gc_block
.
mod
.
the_mode
 = 
LATHE_RADIUS_MODE
;

214  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

224 if(
mtis
 == 0)

226 i(
axis_commd
)

229  
STATUS_GCODE_AXIS_COMMAND_CONFLICT
;

231 
axis_commd
 = 
AXIS_COMMAND_NON_MODAL
;

237 
wd_b
 = 
MODAL_GROUP_G0
;

238 
gc_block
.
n_mod_commd
 = 
t_vue
;

240 if((
t_vue
 == 28) || (int_value == 30) || (int_value == 92))

242 if(!((
mtis
 == 0) || (mantissa == 10)))

244  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

246 
gc_block
.
n_mod_commd
 +
mtis
;

247 
mtis
 = 0;

253 if(
gs
.
ags2
 & 
BITFLAG_LATHE_MODE
)

255 
wd_b
 = 
MODAL_GROUP_G1
;

256 
gc_block
.
mod
.
mi
 = 
t_vue
;

257 
axis_commd
 = 
AXIS_COMMAND_MOTION_MODE
;

261  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

267 if(
gs
.
ags2
 & 
BITFLAG_LATHE_MODE
)

269 
wd_b
 = 
MODAL_GROUP_G1
;

270 
gc_block
.
mod
.
mi
 = 
t_vue
;

271 
axis_commd
 = 
AXIS_COMMAND_MOTION_MODE
;

275  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

281 if(
gs
.
ags2
 & 
BITFLAG_LATHE_MODE
)

283 
wd_b
 = 
MODAL_GROUP_G14
;

284 
gc_block
.
mod
.
d_mode
 = 
SPINDLE_SURFACE_MODE
;

288  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

294 if(
gs
.
ags2
 & 
BITFLAG_LATHE_MODE
)

296 
wd_b
 = 
MODAL_GROUP_G14
;

297 
gc_block
.
mod
.
d_mode
 = 
SPINDLE_RPM_MODE
;

301  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

312 if(
axis_commd
)

315  
STATUS_GCODE_AXIS_COMMAND_CONFLICT
;

317 
axis_commd
 = 
AXIS_COMMAND_MOTION_MODE
;

321 
wd_b
 = 
MODAL_GROUP_G1
;

322 
gc_block
.
mod
.
mi
 = 
t_vue
;

324 if(
t_vue
 == 38)

326 if(!((
mtis
 == 20) || (mantissa == 30) || (mantissa == 40) || (mantissa == 50)))

328  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

330 
gc_block
.
mod
.
mi
 +(
mtis
/10)+100;

331 
mtis
 = 0;

338 
wd_b
 = 
MODAL_GROUP_G1
;

339 
gc_block
.
mod
.
mi
 = 
t_vue
;

340 
axis_commd
 = 
AXIS_COMMAND_MOTION_MODE
;

346 
wd_b
 = 
MODAL_GROUP_G10
;

347 
gc_block
.
mod
.
a
 = 
t_vue
 - 98;

353 
wd_b
 = 
MODAL_GROUP_G2
;

354 
gc_block
.
mod
.
e_
 = 
t_vue
 - 17;

359 if(
mtis
 == 0)

361 
wd_b
 = 
MODAL_GROUP_G3
;

362 
gc_block
.
mod
.
di
 = 
t_vue
 - 90;

366 
wd_b
 = 
MODAL_GROUP_G4
;

367 i((
mtis
 !10|| (
t_vue
 == 90))

370  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

372 
mtis
 = 0;

379 
wd_b
 = 
MODAL_GROUP_G5
;

380 
gc_block
.
mod
.
ed_
 = 94 - 
t_vue
;

385 
wd_b
 = 
MODAL_GROUP_G6
;

386 
gc_block
.
mod
.
uns
 = 21 - 
t_vue
;

390 
wd_b
 = 
MODAL_GROUP_G7
;

398 
wd_b
 = 
MODAL_GROUP_G8
;

402 if(
axis_commd
)

405  
STATUS_GCODE_AXIS_COMMAND_CONFLICT
;

408 
axis_commd
 = 
AXIS_COMMAND_TOOL_LENGTH_OFFSET
;

410 if(
t_vue
 == 49)

412 
gc_block
.
mod
.
to_ngth
 = 
TOOL_LENGTH_OFFSET_CANCEL
;

414 if(
mtis
 == 10)

416 
gc_block
.
mod
.
to_ngth
 = 
TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC
;

418 if(
mtis
 < 0.001)

420 
upde_toޏb
 = 1;

421 
gc_block
.
mod
.
to_ngth
 = 
TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC
;

426  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

429 
mtis
 = 0;

439 
wd_b
 = 
MODAL_GROUP_G12
;

440 
gc_block
.
mod
.
cod_
 = 
t_vue
 - 54;

444 
wd_b
 = 
MODAL_GROUP_G13
;

445 if(
mtis
 != 0)

448  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

454  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

457 if(
mtis
 > 0)

460  
STATUS_GCODE_COMMAND_VALUE_NOT_INTEGER
;

465 if(
	`BIT_IS_TRUE
(
commd_wds
,
	`BIT
(
wd_b
)))

467  
STATUS_GCODE_MODAL_GROUP_VIOLATION
;

469 
commd_wds
 |
	`BIT
(
wd_b
);

474 if(
mtis
 > 0)

477  
STATUS_GCODE_COMMAND_VALUE_NOT_INTEGER
;

480 
t_vue
)

486 
wd_b
 = 
MODAL_GROUP_M4
;

488 
t_vue
)

491 
gc_block
.
mod
.
ogm_ow
 = 
PROGRAM_FLOW_PAUSED
;

498 
gc_block
.
mod
.
ogm_ow
 = 
t_vue
;

505 
wd_b
 = 
MODAL_GROUP_M7
;

506 
t_vue
)

509 
gc_block
.
mod
.
d
 = 
SPINDLE_ENABLE_CW
;

513 
gc_block
.
mod
.
d
 = 
SPINDLE_ENABLE_CCW
;

517 
gc_block
.
mod
.
d
 = 
SPINDLE_DISABLE
;

523 
chge_to
 = 1;

527 
y_to
 = 1;

530 #ifde
ENABLE_M7


538 
wd_b
 = 
MODAL_GROUP_M8
;

540 
t_vue
)

542 #ifde
ENABLE_M7


544 
gc_block
.
mod
.
coުt
 |
COOLANT_MIST_ENABLE
;

548 
gc_block
.
mod
.
coުt
 |
COOLANT_FLOOD_ENABLE
;

553 
gc_block
.
mod
.
coުt
 = 
COOLANT_DISABLE
;

558 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


560 
wd_b
 = 
MODAL_GROUP_M9
;

561 
gc_block
.
mod
.
ovride
 = 
OVERRIDE_PARKING_MOTION
;

565  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

570 if(
	`BIT_IS_TRUE
(
commd_wds
, 
	`BIT
(
wd_b
)))

572  
STATUS_GCODE_MODAL_GROUP_VIOLATION
;

574 
commd_wds
 |
	`BIT
(
wd_b
);

582 
ˉ
)

584 #ifde
USE_MULTI_AXIS


586 
wd_b
 = 
WORD_A
;

587 
gc_block
.
vues
.
xyz
[
A_AXIS
] = 
vue
;

588 
axis_wds
 |(1<<
A_AXIS
);

591 
wd_b
 = 
WORD_B
;

592 
gc_block
.
vues
.
xyz
[
B_AXIS
] = 
vue
;

593 
axis_wds
 |(1<<
B_AXIS
);

598 
wd_b
 = 
WORD_D
;

599 
gc_block
.
vues
.
d
 = 
t_vue
;

602 
wd_b
 = 
WORD_F
;

603 
gc_block
.
vues
.
f
 = 
vue
;

606 
wd_b
 = 
WORD_H
;

607 
gc_block
.
vues
.
h
 = 
t_vue
;

610 
wd_b
 = 
WORD_E
;

611 
gc_block
.
vues
.
e
 = 
vue
;

614 
wd_b
 = 
WORD_I
;

615 
gc_block
.
vues
.
ijk
[
X_AXIS
] = 
vue
;

616 
ijk_wds
 |(1<<
X_AXIS
);

619 
wd_b
 = 
WORD_J
;

620 
gc_block
.
vues
.
ijk
[
Y_AXIS
] = 
vue
;

621 
ijk_wds
 |(1<<
Y_AXIS
);

624 
wd_b
 = 
WORD_K
;

625 
gc_block
.
vues
.
ijk
[
Z_AXIS
] = 
vue
;

626 
ijk_wds
 |(1<<
Z_AXIS
);

629 
wd_b
 = 
WORD_L
;

630 
gc_block
.
vues
.
l
 = 
t_vue
;

633 
wd_b
 = 
WORD_N
;

634 
gc_block
.
vues
.
n
 = 
	`unc
(
vue
);

637 
wd_b
 = 
WORD_P
;

638 
gc_block
.
vues
.
p
 = 
vue
;

642 
wd_b
 = 
WORD_Q
;

643 
gc_block
.
vues
.
q
 = 
vue
;

646 
wd_b
 = 
WORD_R
;

647 
gc_block
.
vues
.
r
 = 
vue
;

650 
wd_b
 = 
WORD_S
;

651 
gc_block
.
vues
.
s
 = 
vue
;

654 
wd_b
 = 
WORD_T
;

655 if(
vue
 > 
MAX_TOOL_NUMBER
)

657  
STATUS_GCODE_MAX_VALUE_EXCEEDED
;

659 
gc_block
.
vues
.
t
 = 
t_vue
;

663 
wd_b
 = 
WORD_X
;

664 
gc_block
.
vues
.
xyz
[
X_AXIS
] = 
vue
;

665 
axis_wds
 |(1<<
X_AXIS
);

668 
wd_b
 = 
WORD_Y
;

669 
gc_block
.
vues
.
xyz
[
Y_AXIS
] = 
vue
;

670 
axis_wds
 |(1<<
Y_AXIS
);

673 
wd_b
 = 
WORD_Z
;

674 
gc_block
.
vues
.
xyz
[
Z_AXIS
] = 
vue
;

675 
axis_wds
 |(1<<
Z_AXIS
);

678  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

682 i(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
wd_b
)))

684  
STATUS_GCODE_WORD_REPEATED
;

689 if(
	`BIT
(
wd_b
& (BIT(
WORD_D
)|BIT(
WORD_F
)|BIT(
WORD_N
)|BIT(
WORD_P
)|BIT(
WORD_T
)|BIT(
WORD_S
)))

691 if(
vue
 < 0.0)

694  
STATUS_NEGATIVE_VALUE
;

697 
vue_wds
 |
	`BIT
(
wd_b
);

734 if(
axis_wds
)

736 if(!
axis_commd
)

739 
axis_commd
 = 
AXIS_COMMAND_MOTION_MODE
;

744 if(
	`BIT_IS_TRUE
(
vue_wds
,
	`BIT
(
WORD_N
)))

747 if(
gc_block
.
vues
.
n
 > 
MAX_LINE_NUMBER
)

750  
STATUS_GCODE_INVALID_LINE_NUMBER
;

768 if(
gc_rr_ags
 & 
GC_PARSER_JOG_MOTION
)

770 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_F
)))

772  
STATUS_GCODE_UNDEFINED_FEED_RATE
;

775 if(
gc_block
.
mod
.
uns
 =
UNITS_MODE_INCHES
)

777 
gc_block
.
vues
.
f
 *
MM_PER_INCH
;

782 if(
gc_block
.
mod
.
ed_
 =
FEED_RATE_MODE_INVERSE_TIME
)

785 if(
axis_commd
 =
AXIS_COMMAND_MOTION_MODE
)

787 if((
gc_block
.
mod
.
mi
 !
MOTION_MODE_NONE
&& (gc_block.mod.mi !
MOTION_MODE_SEEK
))

789 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_F
)))

792  
STATUS_GCODE_UNDEFINED_FEED_RATE
;

812 if(
gc_e
.
mod
.
ed_
 =
FEED_RATE_MODE_UNITS_PER_MIN
)

814 if(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
WORD_F
)))

816 if(
gc_block
.
mod
.
uns
 =
UNITS_MODE_INCHES
)

818 
gc_block
.
vues
.
f
 *
MM_PER_INCH
;

823 
gc_block
.
vues
.
f
 = 
gc_e
.
ed_
;

831 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_S
)))

833 
gc_block
.
vues
.
s
 = 
gc_e
.
d_d
;

838 if(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
WORD_T
)))

840 
gc_e
.
to
 = 
gc_block
.
vues
.
t
;

842 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_T
));

845 if(
upde_toޏb
 == 1)

847 if(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
WORD_H
)))

849 if(
gc_block
.
vues
.
h
 >
MAX_TOOL_NR
)

851  
STATUS_GCODE_MAX_VALUE_EXCEEDED
;

854 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_H
));

858 if(
	`BIT_IS_TRUE
(
commd_wds
, 
	`BIT
(
MODAL_GROUP_G14
)&& (
gc_block
.
mod
.
mi
 =
SPINDLE_SURFACE_MODE
))

860 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_S
)))

863  
STATUS_GCODE_VALUE_WORD_MISSING
;

865 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_S
));

867 if(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
WORD_D
)))

869 if(
gc_block
.
vues
.
d
 == 0)

871  
STATUS_INVALID_STATEMENT
;

877 
gc_block
.
vues
.
d
 = 0;

879 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_D
));

884 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


885 if(
	`BIT_IS_TRUE
(
commd_wds
, 
	`BIT
(
MODAL_GROUP_M9
)))

887 if(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
WORD_P
)))

889 if(
gc_block
.
vues
.
p
 == 0.0)

891 
gc_block
.
mod
.
ovride
 = 
OVERRIDE_DISABLED
;

893 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_P
));

899 if(
gc_block
.
n_mod_commd
 =
NON_MODAL_DWELL
)

901 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_P
)))

904  
STATUS_GCODE_VALUE_WORD_MISSING
;

906 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_P
));

910 if(
gc_block
.
mod
.
mi
 =
MOTION_MODE_DRILL
 || gc_block.mod.mi =
MOTION_MODE_DRILL_DWELL
 || gc_block.mod.mi =
MOTION_MODE_DRILL_PECK
)

912 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_R
)))

915  
STATUS_GCODE_VALUE_WORD_MISSING
;

917 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_R
));

919 if(
gc_block
.
mod
.
mi
 =
MOTION_MODE_DRILL_DWELL
)

921 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_P
)))

924  
STATUS_GCODE_VALUE_WORD_MISSING
;

927 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_P
));

929 if(
gc_block
.
mod
.
mi
 =
MOTION_MODE_DRILL_PECK
)

931 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_Q
)))

934  
STATUS_GCODE_VALUE_WORD_MISSING
;

937 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_Q
));

945 
gc_block
.
mod
.
e_
)

947 
PLANE_SELECT_XY
:

948 
axis_0
 = 
X_AXIS
;

949 
axis_1
 = 
Y_AXIS
;

950 
axis_lr
 = 
Z_AXIS
;

953 
PLANE_SELECT_ZX
:

954 
axis_0
 = 
Z_AXIS
;

955 
axis_1
 = 
X_AXIS
;

956 
axis_lr
 = 
Y_AXIS
;

960 
axis_0
 = 
Y_AXIS
;

961 
axis_1
 = 
Z_AXIS
;

962 
axis_lr
 = 
X_AXIS
;

967 
ut8_t
 
idx
;

968 if(
gc_block
.
mod
.
uns
 =
UNITS_MODE_INCHES
)

970 
idx
 = 0; idx < 
N_AXIS
; idx++)

972 if(
	`BIT_IS_TRUE
(
axis_wds
, 
	`BIT
(
idx
)))

974 
gc_block
.
vues
.
xyz
[
idx
] *
MM_PER_INCH
;

989 if((
axis_commd
 =
AXIS_COMMAND_TOOL_LENGTH_OFFSET
&& (
upde_toޏb
 == 0))

991 if(
gc_block
.
mod
.
to_ngth
 =
TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC
)

993 if(
axis_wds
 ^ (1<<
TOOL_LENGTH_OFFSET_AXIS
))

995  
STATUS_GCODE_G43_DYNAMIC_AXIS_ERROR
;

1005 
block_cod_syem
[
N_AXIS
];

1006 
	`memy
(
block_cod_syem
, 
gc_e
.
cod_syem
, (gc_state.coord_system));

1008 if(
	`BIT_IS_TRUE
(
commd_wds
,
	`BIT
(
MODAL_GROUP_G12
)))

1010 if(
gc_block
.
mod
.
cod_
 > 
N_COORDINATE_SYSTEM
)

1013  
STATUS_GCODE_UNSUPPORTED_COORD_SYS
;

1016 if(
gc_e
.
mod
.
cod_
 !
gc_block
.modal.coord_select)

1018 if(!(
	`Stgs_RdCodDa
(
gc_block
.
mod
.
cod_
, 
block_cod_syem
)))

1020  
STATUS_SETTING_READ_FAIL
;

1034 
gc_block
.
n_mod_commd
)

1036 
NON_MODAL_SET_COORDINATE_DATA
:

1040 if(!
axis_wds
)

1043  
STATUS_GCODE_NO_AXIS_WORDS
;

1045 if(
	`BIT_IS_FALSE
(
vue_wds
, ((1<<
WORD_P
)|(1<<
WORD_L
))))

1048  
STATUS_GCODE_VALUE_WORD_MISSING
;

1051 
cod_
 = 
	`unc
(
gc_block
.
vues
.
p
);

1052 if(
cod_
 > 
N_COORDINATE_SYSTEM
)

1055  
STATUS_GCODE_UNSUPPORTED_COORD_SYS
;

1058 if(
gc_block
.
vues
.
l
 != 20)

1060 if(
gc_block
.
vues
.
l
 == 2)

1062 if(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
WORD_R
)))

1065  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

1071  
STATUS_GCODE_UNSUPPORTED_COMMAND
;

1074 
	`BIT_FALSE
(
vue_wds
, (
	`BIT
(
WORD_L
| BIT(
WORD_P
)));

1077 if(
cod_
 > 0)

1080 
cod_
--;

1085 
cod_
 = 
gc_block
.
mod
.coord_select;

1089 if(!
	`Stgs_RdCodDa
(
cod_
, 
gc_block
.
vues
.
ijk
))

1092  
STATUS_SETTING_READ_FAIL
;

1096 
idx
 = 0; idx < 
N_AXIS
; idx++)

1099 if(
	`BIT_IS_TRUE
(
axis_wds
, 
	`BIT
(
idx
)))

1101 if(
gc_block
.
vues
.
l
 == 20)

1105 
gc_block
.
vues
.
ijk
[
idx
] = 
gc_e
.
posi
[idx] - gc_e.
cod_offt
[idx] - gc_block.vues.
xyz
[idx];

1108 
gc_block
.
vues
.
ijk
[
idx
] -
gc_e
.
to_ngth_offt
[idx];

1114 
gc_block
.
vues
.
ijk
[
idx
] = gc_block.vues.
xyz
[idx];

1120 
NON_MODAL_SET_COORDINATE_OFFSET
:

1122 if(!
axis_wds
)

1125  
STATUS_GCODE_NO_AXIS_WORDS
;

1130 
idx
 = 0; idx < 
N_AXIS
; idx++)

1132 if(
	`BIT_IS_TRUE
(
axis_wds
, 
	`BIT
(
idx
)))

1135 
gc_block
.
vues
.
xyz
[
idx
] = 
gc_e
.
posi
[idx] - 
block_cod_syem
[idx] - gc_block.values.xyz[idx];

1138 
gc_block
.
vues
.
xyz
[
idx
] -
gc_e
.
to_ngth_offt
[idx];

1143 
gc_block
.
vues
.
xyz
[
idx
] = 
gc_e
.
cod_offt
[idx];

1153 if(
axis_commd
 !
AXIS_COMMAND_TOOL_LENGTH_OFFSET
)

1155 if(
axis_wds
)

1157 
idx
 = 0; idx < 
N_AXIS
; idx++)

1159 if(
	`BIT_IS_FALSE
(
axis_wds
, 
	`BIT
(
idx
)))

1161 
gc_block
.
vues
.
xyz
[
idx
] = 
gc_e
.
posi
[idx];

1167 if(
gc_block
.
n_mod_commd
 !
NON_MODAL_ABSOLUTE_OVERRIDE
)

1170 if(
gc_block
.
mod
.
di
 =
DISTANCE_MODE_ABSOLUTE
)

1172 
gc_block
.
vues
.
xyz
[
idx
] +
block_cod_syem
[idx] + 
gc_e
.
cod_offt
[idx];

1175 
gc_block
.
vues
.
xyz
[
idx
] +
gc_e
.
to_ngth_offt
[idx];

1181 
gc_block
.
vues
.
xyz
[
idx
] +
gc_e
.
posi
[idx];

1190 
gc_block
.
n_mod_commd
)

1192 
NON_MODAL_GO_HOME_0
:

1193 
NON_MODAL_GO_HOME_1
:

1197 if(
gc_block
.
n_mod_commd
 =
NON_MODAL_GO_HOME_0
)

1199 if(!
	`Stgs_RdCodDa
(
SETTING_INDEX_G28
, 
gc_block
.
vues
.
ijk
))

1201  
STATUS_SETTING_READ_FAIL
;

1206 if(!
	`Stgs_RdCodDa
(
SETTING_INDEX_G30
, 
gc_block
.
vues
.
ijk
))

1208  
STATUS_SETTING_READ_FAIL
;

1212 if(
axis_wds
)

1215 
idx
 = 0; idx < 
N_AXIS
; idx++)

1217 if(!(
axis_wds
 & (1<<
idx
)))

1219 
gc_block
.
vues
.
ijk
[
idx
] = 
gc_e
.
posi
[idx];

1225 
axis_commd
 = 
AXIS_COMMAND_NONE
;

1229 
NON_MODAL_SET_HOME_0
:

1230 
NON_MODAL_SET_HOME_1
:

1235 
NON_MODAL_RESET_COORDINATE_OFFSET
:

1239 
NON_MODAL_ABSOLUTE_OVERRIDE
:

1242 if(!(
gc_block
.
mod
.
mi
 =
MOTION_MODE_SEEK
 || gc_block.mod.mi =
MOTION_MODE_LINEAR
))

1244  
STATUS_GCODE_G53_INVALID_MOTION_MODE
;

1251 if(
gc_block
.
mod
.
mi
 =
MOTION_MODE_NONE
)

1255 if(
axis_wds
)

1258  
STATUS_GCODE_AXIS_WORDS_EXIST
;

1264 if(
axis_commd
 =
AXIS_COMMAND_MOTION_MODE
)

1266 if(
gc_block
.
mod
.
mi
 =
MOTION_MODE_SEEK
)

1270 if(!
axis_wds
)

1272 
axis_commd
 = 
AXIS_COMMAND_NONE
;

1278 if((
gc_block
.
mod
.
mi
 =
MOTION_MODE_SPINDLE_SYNC
|| (gc_block.mod.mi =
MOTION_MODE_THREADING
))

1280 
gc_block
.
mod
.
mi
)

1282 
MOTION_MODE_SPINDLE_SYNC
:

1283 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_K
)))

1286  
STATUS_GCODE_VALUE_WORD_MISSING
;

1288 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_K
));

1290 if(
	`BIT_IS_FALSE
(
vue_wds
, (
	`BIT
(
WORD_X
| BIT(
WORD_Y
| BIT(
WORD_Z
))))

1293  
STATUS_GCODE_NO_AXIS_WORDS
;

1298 
MOTION_MODE_THREADING
:

1299 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_P
)))

1302  
STATUS_GCODE_VALUE_WORD_MISSING
;

1304 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_P
));

1306 if(
	`BIT_IS_FALSE
(
vue_wds
, 
	`BIT
(
WORD_Z
)))

1309  
STATUS_GCODE_NO_AXIS_WORDS
;

1312 if(
	`BIT_IS_FALSE
(
vue_wds
, (
	`BIT
(
WORD_I
| BIT(
WORD_J
| BIT(
WORD_K
))))

1315  
STATUS_GCODE_VALUE_WORD_MISSING
;

1317 
	`BIT_FALSE
(
vue_wds
, (
	`BIT
(
WORD_I
| BIT(
WORD_J
| BIT(
WORD_K
)));

1320 if(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
WORD_R
)))

1322 if(
gc_block
.
vues
.
r
 < 1.0)

1324  
STATUS_BAD_NUMBER_FORMAT
;

1328 if(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
WORD_L
)))

1330 if(
gc_block
.
vues
.
l
 > 3)

1332  
STATUS_BAD_NUMBER_FORMAT
;

1336 if(
	`BIT_IS_TRUE
(
vue_wds
, 
	`BIT
(
WORD_Q
)))

1338 if(
gc_block
.
vues
.
q
 < 0.0 || gc_block.values.q > 80)

1340  
STATUS_BAD_NUMBER_FORMAT
;

1344 
	`BIT_FALSE
(
vue_wds
, (
	`BIT
(
WORD_R
| BIT(
WORD_Q
| BIT(
WORD_H
| BIT(
WORD_E
| BIT(
WORD_L
)));

1351 if(
gc_block
.
vues
.
f
 == 0.0)

1354  
STATUS_GCODE_UNDEFINED_FEED_RATE
;

1357 
gc_block
.
mod
.
mi
)

1359 
MOTION_MODE_LINEAR
:

1362 if(!
axis_wds
)

1364 
axis_commd
 = 
AXIS_COMMAND_NONE
;

1368 
MOTION_MODE_CW_ARC
:

1369 
gc_rr_ags
 |
GC_PARSER_ARC_IS_CLOCKWISE
;

1371 
MOTION_MODE_CCW_ARC
:

1379 if(!
axis_wds
)

1382  
STATUS_GCODE_NO_AXIS_WORDS
;

1385 if(!(
axis_wds
 & (
	`BIT
(
axis_0
)|BIT(
axis_1
))))

1388  
STATUS_GCODE_NO_AXIS_WORDS_IN_PLANE
;

1392 
x
, 
y
;

1393 
x
 = 
gc_block
.
vues
.
xyz
[
axis_0
]-
gc_e
.
posi
[axis_0];

1394 
y
 = 
gc_block
.
vues
.
xyz
[
axis_1
]-
gc_e
.
posi
[axis_1];

1396 if(
vue_wds
 & 
	`BIT
(
WORD_R
))

1398 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_R
));

1399 if(
	`iqu_posi_ve
(
gc_e
.
posi
, 
gc_block
.
vues
.
xyz
))

1402  
STATUS_GCODE_INVALID_TARGET
;

1406 if(
gc_block
.
mod
.
uns
 =
UNITS_MODE_INCHES
)

1408 
gc_block
.
vues
.
r
 *
MM_PER_INCH
;

1460 
h_x2_div_d
 = 4.0 * 
gc_block
.
vues
.
r
*gc_block.vues.- 
x
*x - 
y
*y;

1462 if(
h_x2_div_d
 < 0)

1465  
STATUS_GCODE_ARC_RADIUS_ERROR
;

1469 
h_x2_div_d
 = -
	`sq
(h_x2_div_d)/
	`hyp_f
(
x
,
y
);

1471 if(
gc_block
.
mod
.
mi
 =
MOTION_MODE_CCW_ARC
)

1473 
h_x2_div_d
 = -h_x2_div_d;

1495 if(
gc_block
.
vues
.
r
 < 0)

1497 
h_x2_div_d
 = -h_x2_div_d;

1498 
gc_block
.
vues
.
r
 = -gc_block.values.r;

1502 
gc_block
.
vues
.
ijk
[
axis_0
] = 0.5*(
x
-(
y
*
h_x2_div_d
));

1503 
gc_block
.
vues
.
ijk
[
axis_1
] = 0.5*(
y
+(
x
*
h_x2_div_d
));

1508 if(!(
ijk_wds
 & (
	`BIT
(
axis_0
)|BIT(
axis_1
))))

1511  
STATUS_GCODE_NO_OFFSETS_IN_PLANE
;

1513 
	`BIT_FALSE
(
vue_wds
, (
	`BIT
(
WORD_I
| BIT(
WORD_J
| BIT(
WORD_K
)));

1516 if(
gc_block
.
mod
.
uns
 =
UNITS_MODE_INCHES
)

1518 
idx
 = 0; idx < 
N_LINEAR_AXIS
; idx++)

1520 if(
ijk_wds
 & 
	`BIT
(
idx
))

1522 
gc_block
.
vues
.
ijk
[
idx
] *
MM_PER_INCH
;

1528 
x
 -
gc_block
.
vues
.
ijk
[
axis_0
];

1529 
y
 -
gc_block
.
vues
.
ijk
[
axis_1
];

1531 
rg_r
 = 
	`hyp_f
(
x
,
y
);

1534 
gc_block
.
vues
.
r
 = 
	`hyp_f
(gc_block.vues.
ijk
[
axis_0
], gc_block.vues.ijk[
axis_1
]);

1537 
d_r
 = 
	`bs
(
rg_r
-
gc_block
.
vues
.
r
);

1538 if(
d_r
 > 0.005)

1540 if(
d_r
 > 0.5)

1543  
STATUS_GCODE_INVALID_TARGET
;

1545 if(
d_r
 > (0.001*
gc_block
.
vues
.
r
))

1548  
STATUS_GCODE_INVALID_TARGET
;

1554 
MOTION_MODE_PROBE_TOWARD_NO_ERROR
:

1555 
MOTION_MODE_PROBE_AWAY_NO_ERROR
:

1556 
gc_rr_ags
 |
GC_PARSER_PROBE_IS_NO_ERROR
;

1558 
MOTION_MODE_PROBE_TOWARD
:

1559 
MOTION_MODE_PROBE_AWAY
:

1560 if((
gc_block
.
mod
.
mi
 =
MOTION_MODE_PROBE_AWAY
|| (gc_block.mod.mi =
MOTION_MODE_PROBE_AWAY_NO_ERROR
))

1562 
gc_rr_ags
 |
GC_PARSER_PROBE_IS_AWAY
;

1568 if(!
axis_wds
)

1571  
STATUS_GCODE_NO_AXIS_WORDS
;

1574 if(
	`iqu_posi_ve
(
gc_e
.
posi
, 
gc_block
.
vues
.
xyz
))

1577  
STATUS_GCODE_INVALID_TARGET
;

1581 
MOTION_MODE_DRILL
:

1582 
MOTION_MODE_DRILL_DWELL
:

1583 
MOTION_MODE_DRILL_PECK
:

1584 if(
	`BIT_TRUE
(
vue_wds
, (
	`BIT
(
WORD_L
))))

1587 
	`BIT_FALSE
(
vue_wds
, 
	`BIT
(
WORD_L
));

1597 if(
gc_rr_ags
 & 
GC_PARSER_JOG_MOTION
)

1600 
	`BIT_FALSE
(
vue_wds
, (
	`BIT
(
WORD_N
)|BIT(
WORD_F
)));

1604 
	`BIT_FALSE
(
vue_wds
, (
	`BIT
(
WORD_N
)|BIT(
WORD_F
)|BIT(
WORD_S
)|BIT(
WORD_T
)));

1607 if(
axis_commd
)

1610 
	`BIT_FALSE
(
vue_wds
, (
	`BIT
(
WORD_X
)|BIT(
WORD_Y
)|BIT(
WORD_Z
)|BIT(
WORD_A
)|BIT(
WORD_B
)));

1613 if(
vue_wds
)

1616  
STATUS_GCODE_UNUSED_WORDS
;

1626 
P_LeDa_t
 
_da
;

1627 
P_LeDa_t
 *
_da
 = &
_da
;

1628 
	`memt
(
_da
, 0, (
P_LeDa_t
));

1630 if((
gs
.
ags2
 & 
BITFLAG_LATHE_MODE
&& 
gc_block
.
mod
.
the_mode
 =
LATHE_DIAMETER_MODE
)

1632 
gc_block
.
vues
.
xyz
[
X_AXIS
] /= 2.0;

1639 if(
gc_rr_ags
 & 
GC_PARSER_JOG_MOTION
)

1643 if(
commd_wds
 & ~(
	`BIT
(
MODAL_GROUP_G3
| BIT(
MODAL_GROUP_G6
| BIT(
MODAL_GROUP_G0
)))

1645  
STATUS_INVALID_JOG_COMMAND
;

1648 if(!(
gc_block
.
n_mod_commd
 =
NON_MODAL_ABSOLUTE_OVERRIDE
 || gc_block.n_mod_commd =
NON_MODAL_NO_ACTION
))

1650  
STATUS_INVALID_JOG_COMMAND
;

1654 
_da
->
d_d
 = 
gc_e
.spindle_speed;

1655 
_da
.
cdi
 = (
gc_e
.
mod
.
d
 | gc_e.mod.
coުt
);

1657 
ut8_t
 
us
 = 
	`Jog_Execu
(&
_da
, &
gc_block
);

1658 if(
us
 =
STATUS_OK
)

1660 
	`memy
(
gc_e
.
posi
, 
gc_block
.
vues
.
xyz
, (gc_block.values.xyz));

1663  
us
;

1667 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_LASER_MODE
))

1669 if(!((
gc_block
.
mod
.
mi
 =
MOTION_MODE_LINEAR
|| (gc_block.mod.mi =
MOTION_MODE_CW_ARC
|| (gc_block.mod.mi =
MOTION_MODE_CCW_ARC
)))

1671 
gc_rr_ags
 |
GC_PARSER_LASER_DISABLE
;

1677 if(
axis_wds
 && (
axis_commd
 =
AXIS_COMMAND_MOTION_MODE
))

1679 
gc_rr_ags
 |
GC_PARSER_LASER_ISMOTION
;

1685 if(
gc_e
.
mod
.
d
 =
SPINDLE_ENABLE_CW
)

1687 if((
gc_e
.
mod
.
mi
 =
MOTION_MODE_LINEAR
|| (gc_e.mod.mi =
MOTION_MODE_CW_ARC
|| (gc_e.mod.mi =
MOTION_MODE_CCW_ARC
))

1689 i(
	`BIT_IS_TRUE
(
gc_rr_ags
, 
GC_PARSER_LASER_DISABLE
))

1691 
gc_rr_ags
 |
GC_PARSER_LASER_FORCE_SYNC
;

1697 if(
	`BIT_IS_FALSE
(
gc_rr_ags
, 
GC_PARSER_LASER_DISABLE
))

1699 
gc_rr_ags
 |
GC_PARSER_LASER_FORCE_SYNC
;

1708 
gc_e
.
le_numb
 = 
gc_block
.
vues
.
n
;

1709 
_da
->
le_numb
 = 
gc_e
.line_number;

1714 
gc_e
.
mod
.
ed_
 = 
gc_block
.modal.feed_rate;

1715 if(
gc_e
.
mod
.
ed_
)

1718 
_da
->
cdi
 |
PL_COND_FLAG_INVERSE_TIME
;

1722 
gc_e
.
ed_
 = 
gc_block
.
vues
.
f
;

1723 
_da
->
ed_
 = 
gc_e
.feed_rate;

1726 if((
gc_block
.
mod
.
d_mode
 =
SPINDLE_RPM_MODE
&& ((
gc_e
.
d_d
 !gc_block.
vues
.
s
|| 
	`BIT_IS_TRUE
(
gc_rr_ags
,
GC_PARSER_LASER_FORCE_SYNC
)))

1728 if(
gc_e
.
mod
.
d
 !
SPINDLE_DISABLE
)

1730 if(
	`BIT_IS_FALSE
(
gc_rr_ags
, 
GC_PARSER_LASER_ISMOTION
))

1732 if(
	`BIT_IS_TRUE
(
gc_rr_ags
, 
GC_PARSER_LASER_DISABLE
))

1734 
	`Spd_Sync
(
gc_e
.
mod
.
d
, 0.0);

1738 
	`Spd_Sync
(
gc_e
.
mod
.
d
, 
gc_block
.
vues
.
s
);

1743 
gc_e
.
d_d
 = 
gc_block
.
vues
.
s
;

1744 
gc_e
.
mod
.
d_mode
 = 
SPINDLE_RPM_MODE
;

1745 
gc_e
.
d_lim
 = 0;

1747 if(
gc_block
.
mod
.
d_mode
 =
SPINDLE_SURFACE_MODE
)

1750 
gc_e
.
d_lim
 = 
gc_block
.
vues
.
d
;

1753 
gc_e
.
d_d
 = 
gc_block
.
vues
.
s
;

1756 
gc_e
.
mod
.
d_mode
 = 
SPINDLE_SURFACE_MODE
;

1760 if(
	`BIT_IS_FALSE
(
gc_rr_ags
, 
GC_PARSER_LASER_DISABLE
))

1762 
_da
->
d_d
 = 
gc_e
.spindle_speed;

1767 
gc_e
.
to
 = 
gc_block
.
vues
.
t
;

1770 if(
chge_to
 && (
gs
.
to_chge
 > 0))

1772 if(
sys
.
is_homed
)

1774 
	`TC_ChgeCutTo
();

1778  
STATUS_MACHINE_NOT_HOMED
;

1781 if(
y_to
 && (
gs
.
to_chge
 == 3))

1783 if(
sys
.
is_homed
)

1785 
	`TC_AlyToOfft
();

1789  
STATUS_MACHINE_NOT_HOMED
;

1794 if(
gc_e
.
mod
.
d
 !
gc_block
.modal.spindle)

1799 
	`Spd_Sync
(
gc_block
.
mod
.
d
, 
_da
->
d_d
);

1800 
gc_e
.
mod
.
d
 = 
gc_block
.modal.spindle;

1803 
_da
->
cdi
 |
gc_e
.
mod
.
d
;

1806 i(
gc_e
.
mod
.
coުt
 !
gc_block
.modal.coolant)

1810 
	`Coުt_Sync
(
gc_block
.
mod
.
coުt
);

1811 
gc_e
.
mod
.
coުt
 = 
gc_block
.modal.coolant;

1813 
_da
->
cdi
 |
gc_e
.
mod
.
coުt
;

1816 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


1817 if(
gc_e
.
mod
.
ovride
 !
gc_block
.modal.override)

1819 
gc_e
.
mod
.
ovride
 = 
gc_block
.modal.override;

1820 
	`MC_OvrideClUpde
(
gc_e
.
mod
.
ovride
);

1825 if(
gc_block
.
n_mod_commd
 =
NON_MODAL_DWELL
)

1827 
	`MC_Dwl
(
gc_block
.
vues
.
p
);

1831 
gc_e
.
mod
.
e_
 = 
gc_block
.modal.plane_select;

1834 
gc_e
.
mod
.
uns
 = 
gc_block
.modal.units;

1843 if(
axis_commd
 =
AXIS_COMMAND_TOOL_LENGTH_OFFSET
)

1845 
gc_e
.
mod
.
to_ngth
 = 
gc_block
.modal.tool_length;

1846 i(
gc_e
.
mod
.
to_ngth
 =
TOOL_LENGTH_OFFSET_CANCEL
)

1848 
gc_block
.
vues
.
xyz
[
TOOL_LENGTH_OFFSET_AXIS
] = 0.0;

1851 if((
upde_toޏb
 =0&& 
gc_e
.
to_ngth_offt
[
TOOL_LENGTH_OFFSET_AXIS
] !
gc_block
.
vues
.
xyz
[TOOL_LENGTH_OFFSET_AXIS])

1853 
gc_e
.
to_ngth_offt
[
TOOL_LENGTH_OFFSET_AXIS
] = 
gc_block
.
vues
.
xyz
[TOOL_LENGTH_OFFSET_AXIS];

1854 
	`Syem_FgWcoChge
();

1857 if(
upde_toޏb
 == 1)

1859 
	`TC_AlyToOfft
();

1864 if(
gc_e
.
mod
.
cod_
 !
gc_block
.modal.coord_select)

1866 
gc_e
.
mod
.
cod_
 = 
gc_block
.modal.coord_select;

1867 
	`memy
(
gc_e
.
cod_syem
, 
block_cod_syem
, 
N_AXIS
*());

1868 
	`Syem_FgWcoChge
();

1875 
gc_e
.
mod
.
di
 = 
gc_block
.modal.distance;

1878 
gc_e
.
mod
.
a
 = 
gc_block
.modal.retract;

1881 
gc_block
.
n_mod_commd
)

1883 
NON_MODAL_SET_COORDINATE_DATA
:

1884 
	`Stgs_WreCodDa
(
cod_
,
gc_block
.
vues
.
ijk
);

1886 if(
gc_e
.
mod
.
cod_
 == coord_select)

1888 
	`memy
(
gc_e
.
cod_syem
, 
gc_block
.
vues
.
ijk
, 
N_AXIS
*());

1889 
	`Syem_FgWcoChge
();

1893 
NON_MODAL_GO_HOME_0
:

1894 
NON_MODAL_GO_HOME_1
:

1897 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

1898 if(
axis_commd
)

1900 
	`MC_Le
(
gc_block
.
vues
.
xyz
, 
_da
);

1903 
	`MC_Le
(
gc_block
.
vues
.
ijk
, 
_da
);

1904 
	`memy
(
gc_e
.
posi
, 
gc_block
.
vues
.
ijk
, 
N_AXIS
*());

1907 
NON_MODAL_SET_HOME_0
:

1908 
	`Stgs_WreCodDa
(
SETTING_INDEX_G28
, 
gc_e
.
posi
);

1911 
NON_MODAL_SET_HOME_1
:

1912 
	`Stgs_WreCodDa
(
SETTING_INDEX_G30
, 
gc_e
.
posi
);

1915 
NON_MODAL_SET_COORDINATE_OFFSET
:

1916 
	`memy
(
gc_e
.
cod_offt
, 
gc_block
.
vues
.
xyz
, (gc_block.values.xyz));

1917 
	`Syem_FgWcoChge
();

1920 
NON_MODAL_RESET_COORDINATE_OFFSET
:

1921 
	`r_ve
(
gc_e
.
cod_offt
);

1922 
	`Syem_FgWcoChge
();

1930 
gc_e
.
mod
.
mi
 = 
gc_block
.modal.motion;

1931 if(
gc_e
.
mod
.
mi
 !
MOTION_MODE_NONE
)

1933 if(
axis_commd
 =
AXIS_COMMAND_MOTION_MODE
)

1935 
ut8_t
 
gc_upde_pos
 = 
GC_UPDATE_POS_TARGET
;

1936 if(
gc_e
.
mod
.
mi
 =
MOTION_MODE_LINEAR
)

1938 
	`MC_Le
(
gc_block
.
vues
.
xyz
, 
_da
);

1940 if(
gc_e
.
mod
.
mi
 =
MOTION_MODE_SEEK
)

1942 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

1943 
	`MC_Le
(
gc_block
.
vues
.
xyz
, 
_da
);

1945 if((
gc_e
.
mod
.
mi
 =
MOTION_MODE_CW_ARC
|| (gc_e.mod.mi =
MOTION_MODE_CCW_ARC
))

1947 
	`MC_Arc
(
gc_block
.
vues
.
xyz
, 
_da
, 
gc_e
.
posi
, gc_block.vues.
ijk
, gc_block.vues.
r
,

1948 
axis_0
, 
axis_1
, 
axis_lr
, 
	`BIT_IS_TRUE
(
gc_rr_ags
, 
GC_PARSER_ARC_IS_CLOCKWISE
));

1950 if(
gc_e
.
mod
.
mi
 =
MOTION_MODE_DRILL
 || gc_e.mod.mi =
MOTION_MODE_DRILL_DWELL
 || gc_e.mod.mi =
MOTION_MODE_DRILL_PECK
)

1952 
xyz
[
N_AXIS
] = {0.0};

1953 
r_z
 = 
gc_block
.
vues
.
r
 + 
gc_e
.
cod_syem
[
Z_AXIS
] + gc_e.
cod_offt
[Z_AXIS];

1954 
d_x
 = 0.0;

1955 
d_y
 = 0.0;

1957 if(
gc_e
.
mod
.
di
 =
DISTANCE_MODE_INCREMENTAL
)

1959 
r_z
 +
d_xyz
[
Z_AXIS
];

1960 
gc_block
.
vues
.
xyz
[
Z_AXIS
] = 
r_z
 + (gc_block.vues.xyz[Z_AXIS] - 
d_xyz
[Z_AXIS]);

1962 
d_x
 = 
gc_block
.
vues
.
xyz
[
X_AXIS
] - 
d_xyz
[X_AXIS];

1963 
d_y
 = 
gc_block
.
vues
.
xyz
[
Y_AXIS
] - 
d_xyz
[Y_AXIS];

1967 
r_z
 +
gc_e
.
to_ngth_offt
[
TOOL_LENGTH_OFFSET_AXIS
];

1970 if(
r_z
 < 
gc_block
.
vues
.
xyz
[
Z_AXIS
])

1973  
STATUS_GCODE_INVALID_TARGET
;

1979 if(
d_xyz
[
Z_AXIS
] < 
r_z
)

1982 
	`memy
(
xyz
, 
d_xyz
, 
N_AXIS
*());

1983 
xyz
[
Z_AXIS
] = 
r_z
;

1985 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

1986 
	`MC_Le
(
xyz
, 
_da
);

1991 
xyz
[
Z_AXIS
] = 
d_xyz
[Z_AXIS];

1994 if(
gc_block
.
vues
.
l
 == 0)

1997 
gc_block
.
vues
.
l
 = 1;

2000 
ut8_t
 

 = 0;< 
gc_block
.
vues
.
l
;epeat++)

2003 
xyz
[
X_AXIS
] = 
gc_block
.
vues
.xyz[X_AXIS] + (
d_x
*

);

2004 
xyz
[
Y_AXIS
] = 
gc_block
.
vues
.xyz[Y_AXIS] + (
d_y
*

);

2005 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

2006 
	`MC_Le
(
xyz
, 
_da
);

2009 
xyz
[
Z_AXIS
] = 
r_z
;

2010 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

2011 
	`MC_Le
(
xyz
, 
_da
);

2013 if(
gc_e
.
mod
.
mi
 !
MOTION_MODE_DRILL_PECK
)

2017 
_da
->
cdi
 &~
PL_COND_FLAG_RAPID_MOTION
;

2018 
xyz
[
Z_AXIS
] = 
gc_block
.
vues
.xyz[Z_AXIS];

2019 
	`MC_Le
(
xyz
, 
_da
);

2023 
ut8_t
 
ex
 = 0;

2025 
cu_z
 = 
r_z
 - 
gc_block
.
vues
.
q
; 
ex
 == 0; curr_z -= gc_block.values.q)

2028 if(
cu_z
 <
gc_block
.
vues
.
xyz
[
Z_AXIS
])

2030 
cu_z
 = 
gc_block
.
vues
.
xyz
[
Z_AXIS
];

2031 
ex
 = 1;

2035 
_da
->
cdi
 &~
PL_COND_FLAG_RAPID_MOTION
;

2036 
xyz
[
Z_AXIS
] = 
cu_z
;

2037 
	`MC_Le
(
xyz
, 
_da
);

2040 
xyz
[
Z_AXIS
] = 
r_z
;

2041 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

2042 
	`MC_Le
(
xyz
, 
_da
);

2044 if(
ex
 == 0)

2048 
xyz
[
Z_AXIS
] = 
cu_z
 + 0.4;

2049 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

2050 
	`MC_Le
(
xyz
, 
_da
);

2055 if(
gc_e
.
mod
.
mi
 =
MOTION_MODE_DRILL_DWELL
)

2058 
	`MC_Dwl
(
gc_block
.
vues
.
p
);

2062 if((
gc_e
.
mod
.
a
 =
RETRACT_OLD_Z
&& 
r_z
 < 
d_xyz
[
Z_AXIS
])

2066 
xyz
[
Z_AXIS
] = 
d_xyz
[Z_AXIS];

2072 
xyz
[
Z_AXIS
] = 
r_z
;

2075 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

2076 
	`MC_Le
(
xyz
, 
_da
);

2079 
	`memy
(
gc_block
.
vues
.
xyz
, xyz, 
N_AXIS
*());

2081 if(
gc_e
.
mod
.
mi
 =
MOTION_MODE_SPINDLE_SYNC
)

2084 
d_xyz
[
Z_AXIS
] -= 0.001;

2085 
	`MC_Le
(
d_xyz
, 
_da
);

2088 
	`Proc_BufrSynchrize
();

2091 
ut16_t
 
m
 = 
	`Spd_GRPM
();

2092 
_da
->
d_d
 = 
m
;

2093 if(
m
 > 0)

2096 
_da
->
ed_
 = 
m
 * 
gc_block
.
vues
.
ijk
[
Z_AXIS
];

2098 if(!
	`isEqu_f
(
gc_block
.
vues
.
xyz
[
X_AXIS
], 
d_xyz
[X_AXIS]))

2101 
f
 = 
	`sq
(
	`pow
(
gc_block
.
vues
.
xyz
[
X_AXIS
], 2.0+ow(gc_block.vues.
ijk
[
Z_AXIS
], 2.0));

2103 
_da
->
ed_
 *
f
;

2109  
STATUS_IDLE_ERROR
;

2113 
	`MC_LeSync
(
gc_block
.
vues
.
xyz
, 
_da
, gc_block.vues.
ijk
[
Z_AXIS
]);

2115 if(
gc_e
.
mod
.
mi
 =
MOTION_MODE_THREADING
)

2117 
pch
 = 
gc_block
.
vues
.
p
;

2118 
ak
 = 
gc_block
.
vues
.
ijk
[
X_AXIS
];

2119 
doc
 = 
gc_block
.
vues
.
ijk
[
Y_AXIS
];

2120 
f_dth
 = 
gc_block
.
vues
.
ijk
[
Z_AXIS
];

2121 
gssi
 = 
	`m
(
gc_block
.
vues
.
r
, 6.0);

2122 
ut8_t
 
rg_ss
 = 
gc_block
.
vues
.
h
;

2123 
g
 = 
gc_block
.
vues
.
q
;

2127 
cur_xyz
[
N_AXIS
];

2128 
	`memy
(
cur_xyz
, 
d_xyz
, (cur_xyz));

2130 
xt_doc
 = 0.0;

2131 
ut8_t
 
ave
 = 0;

2132 
ut16_t
 
idx
 = 0;

2135 
z_offt
 = 
doc
 * 
	`n
(
g
*
M_PI
/180.0);

2139 
	`Proc_BufrSynchrize
();

2142 
ut16_t
 
m
 = 
	`Spd_GRPM
();

2143 
_da
->
d_d
 = 
m
;

2144 if(
m
 > 0)

2147 
_da
->
ed_
 = 
m
 * 
pch
;

2149 if(!
	`isEqu_f
(
gc_block
.
vues
.
xyz
[
X_AXIS
], 
d_xyz
[X_AXIS]))

2152 
f
 = 
	`sq
(
	`pow
(
gc_block
.
vues
.
xyz
[
X_AXIS
], 2.0+ow(
pch
, 2.0));

2154 
_da
->
ed_
 *
f
;

2160  
STATUS_IDLE_ERROR
;

2163 (
ave
 =0|| (
rg_ss
 != 0))

2165 if(
ave
 == 0)

2167 
idx
++;

2170 if((
ave
 =1&& (
rg_ss
 > 0))

2173 
rg_ss
--;

2177 
d_xyz
[
Z_AXIS
] -= 0.001;

2178 if(
ave
 == 0)

2181 
d_xyz
[
Z_AXIS
] -
z_offt
;

2183 
	`MC_Le
(
d_xyz
, 
_da
);

2184 
d_xyz
[
Z_AXIS
] += 0.001;

2187 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

2188 if(
ak
 < 0.0)

2191 
cur_xyz
[
X_AXIS
] = 
d_xyz
[X_AXIS] + 
ak
 - 
doc
 - 
xt_doc
;

2192 if(
cur_xyz
[
X_AXIS
] <(
d_xyz
[X_AXIS] + 
ak
 - 
f_dth
))

2195 
cur_xyz
[
X_AXIS
] = 
d_xyz
[X_AXIS] + 
ak
 - 
f_dth
;

2196 
ave
 = 1;

2199 if(
ak
 > 0.0)

2202 
cur_xyz
[
X_AXIS
] = 
d_xyz
[X_AXIS] + 
ak
 + 
doc
 + 
xt_doc
;

2203 if(
cur_xyz
[
X_AXIS
] <(
d_xyz
[X_AXIS] + 
ak
 + 
f_dth
))

2206 
cur_xyz
[
X_AXIS
] = 
d_xyz
[X_AXIS] + 
ak
 + 
f_dth
;

2207 
ave
 = 1;

2213  
STATUS_BAD_NUMBER_FORMAT
;

2215 
	`MC_Le
(
cur_xyz
, 
_da
);

2220 
	`Proc_BufrSynchrize
();

2223 
cur_xyz
[
Z_AXIS
] = 
gc_block
.
vues
.
xyz
[Z_AXIS] - 
z_offt
*(
idx
-1);

2224 
_da
->
cdi
 &~
PL_COND_FLAG_RAPID_MOTION
;

2226 
	`MC_LeSync
(
cur_xyz
, 
_da
, 
pch
);

2232 
_da
->
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

2233 
cur_xyz
[
X_AXIS
] = 
d_xyz
[X_AXIS];

2234 
	`MC_Le
(
cur_xyz
, 
_da
);

2237 if(
ave
 =0 || 
rg_ss
 != 0)

2240 
	`MC_Le
(
d_xyz
, 
_da
);

2241 
cur_xyz
[
Z_AXIS
] = 
d_xyz
[Z_AXIS];

2245 if(
gssi
 <= 1.0001)

2248 
xt_doc
 +
doc
;

2253 
xt_doc
 +(1/
idx
* 
doc
;

2261 #ide
ALLOW_FEED_OVERRIDE_DURING_PROBE_CYCLES


2262 
_da
->
cdi
 |
PL_COND_FLAG_NO_FEED_OVERRIDE
;

2264 
gc_upde_pos
 = 
	`MC_ProbeCye
(
gc_block
.
vues
.
xyz
, 
_da
, 
gc_rr_ags
);

2270 if(
gc_upde_pos
 =
GC_UPDATE_POS_TARGET
)

2272 
	`memy
(
gc_e
.
posi
, 
gc_block
.
vues
.
xyz
, (gc_block.values.xyz));

2274 i(
gc_upde_pos
 =
GC_UPDATE_POS_SYSTEM
)

2276 
	`GC_SyncPosi
();

2284 
gc_e
.
mod
.
ogm_ow
 = 
gc_block
.modal.program_flow;

2285 if(
gc_e
.
mod
.
ogm_ow
)

2287 
	`Proc_BufrSynchrize
();

2289 if(
gc_e
.
mod
.
ogm_ow
 =
PROGRAM_FLOW_PAUSED
)

2291 if(
sys
.
e
 !
STATE_CHECK_MODE
)

2293 
	`Syem_SExecSFg
(
EXEC_FEED_HOLD
);

2294 
	`Proc_ExecuRime
();

2303 
gc_e
.
mod
.
mi
 = 
MOTION_MODE_LINEAR
;

2304 
gc_e
.
mod
.
e_
 = 
PLANE_SELECT_XY
;

2305 
gc_e
.
mod
.
di
 = 
DISTANCE_MODE_ABSOLUTE
;

2306 
gc_e
.
mod
.
ed_
 = 
FEED_RATE_MODE_UNITS_PER_MIN
;

2308 
gc_e
.
mod
.
cod_
 = 0;

2309 
gc_e
.
mod
.
d
 = 
SPINDLE_DISABLE
;

2310 
gc_e
.
mod
.
coުt
 = 
COOLANT_DISABLE
;

2311 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


2312 #ifde
DEACTIVATE_PARKING_UPON_INIT


2313 
gc_e
.
mod
.
ovride
 = 
OVERRIDE_DISABLED
;

2315 
gc_e
.
mod
.
ovride
 = 
OVERRIDE_PARKING_MOTION
;

2319 #ifde
RESTORE_OVERRIDES_AFTER_PROGRAM_END


2320 
sys
.
f_ovride
 = 
DEFAULT_FEED_OVERRIDE
;

2321 
sys
.
r_ovride
 = 
DEFAULT_RAPID_OVERRIDE
;

2322 
sys
.
d_d_ovr
 = 
DEFAULT_SPINDLE_SPEED_OVERRIDE
;

2326 if(
sys
.
e
 !
STATE_CHECK_MODE
)

2328 if(!(
	`Stgs_RdCodDa
(
gc_e
.
mod
.
cod_
, gc_e.
cod_syem
)))

2330  
STATUS_SETTING_READ_FAIL
;

2333 
	`Syem_FgWcoChge
();

2334 
	`Spd_SS
(
SPINDLE_DISABLE
, 0.0);

2335 
	`Coުt_SS
(
COOLANT_DISABLE
);

2338 
	`TC_In
();

2340 
	`Rt_FdbackMesge
(
MESSAGE_PROGRAM_END
);

2343 
gc_e
.
mod
.
ogm_ow
 = 
PROGRAM_FLOW_RUNNING
;

2348  
STATUS_OK
;

2349 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\GCode.h

22 #ide
GCODE_H


23 
	#GCODE_H


	)

25 
	~<dt.h
>

26 
	~"ut.h
"

27 
	~"P.h
"

36 
	#MODAL_GROUP_G0
 0

37 
	#MODAL_GROUP_G1
 1

38 
	#MODAL_GROUP_G2
 2

39 
	#MODAL_GROUP_G3
 3

40 
	#MODAL_GROUP_G4
 4

41 
	#MODAL_GROUP_G5
 5

42 
	#MODAL_GROUP_G6
 6

43 
	#MODAL_GROUP_G7
 7

44 
	#MODAL_GROUP_G8
 8

45 
	#MODAL_GROUP_G12
 9

46 
	#MODAL_GROUP_G13
 10

47 

	)

48 
	#MODAL_GROUP_G10
 11

49 
	#MODAL_GROUP_G14
 12

50 
	#MODAL_GROUP_G15
 13

51 

	)

52 
	#MODAL_GROUP_M4
 11

53 
	#MODAL_GROUP_M7
 12

54 
	#MODAL_GROUP_M8
 13

55 
	#MODAL_GROUP_M9
 14

56 

	)

66 
	#NON_MODAL_NO_ACTION
 0

67 
	#NON_MODAL_DWELL
 4

68 
	#NON_MODAL_SET_COORDINATE_DATA
 10

69 
	#NON_MODAL_GO_HOME_0
 28

70 
	#NON_MODAL_SET_HOME_0
 38

71 
	#NON_MODAL_GO_HOME_1
 30

72 
	#NON_MODAL_SET_HOME_1
 40

73 
	#NON_MODAL_ABSOLUTE_OVERRIDE
 53

74 
	#NON_MODAL_SET_COORDINATE_OFFSET
 92

75 
	#NON_MODAL_RESET_COORDINATE_OFFSET
 102

76 

	)

79 
	#MOTION_MODE_SEEK
 0

80 
	#MOTION_MODE_LINEAR
 1

81 
	#MOTION_MODE_CW_ARC
 2

82 
	#MOTION_MODE_CCW_ARC
 3

83 
	#MOTION_MODE_PROBE_TOWARD
 140

84 
	#MOTION_MODE_PROBE_TOWARD_NO_ERROR
 141

85 
	#MOTION_MODE_PROBE_AWAY
 142

86 
	#MOTION_MODE_PROBE_AWAY_NO_ERROR
 143

87 
	#MOTION_MODE_NONE
 80

88 
	#MOTION_MODE_DRILL
 81

89 
	#MOTION_MODE_DRILL_DWELL
 82

90 
	#MOTION_MODE_DRILL_PECK
 83

91 
	#MOTION_MODE_SPINDLE_SYNC
 33

92 
	#MOTION_MODE_THREADING
 76

93 

	)

95 
	#PLANE_SELECT_XY
 0

96 
	#PLANE_SELECT_ZX
 1

97 
	#PLANE_SELECT_YZ
 2

98 

	)

100 
	#DISTANCE_MODE_ABSOLUTE
 0

101 
	#DISTANCE_MODE_INCREMENTAL
 1

102 

	)

104 
	#DISTANCE_ARC_MODE_INCREMENTAL
 0

105 

	)

107 
	#PROGRAM_FLOW_RUNNING
 0

108 
	#PROGRAM_FLOW_PAUSED
 3

109 
	#PROGRAM_FLOW_OPTIONAL_STOP
 1

110 
	#PROGRAM_FLOW_COMPLETED_M2
 2

111 
	#PROGRAM_FLOW_COMPLETED_M30
 30

112 

	)

114 
	#FEED_RATE_MODE_UNITS_PER_MIN
 0

115 
	#FEED_RATE_MODE_INVERSE_TIME
 1

116 

	)

118 
	#UNITS_MODE_MM
 0

119 
	#UNITS_MODE_INCHES
 1

120 

	)

122 
	#CUTTER_COMP_DISABLE
 0

123 

	)

125 
	#RETRACT_OLD_Z
 0

126 
	#RETRACT_SPECIFIED_R
 1

	)

129 
	#CONTROL_MODE_EXACT_PATH
 0

130 

	)

132 
	#SPINDLE_DISABLE
 0

133 
	#SPINDLE_ENABLE_CW
 
PL_COND_FLAG_SPINDLE_CW


134 
	#SPINDLE_ENABLE_CCW
 
PL_COND_FLAG_SPINDLE_CCW


135 

	)

137 
	#COOLANT_DISABLE
 0

138 
	#COOLANT_FLOOD_ENABLE
 
PL_COND_FLAG_COOLANT_FLOOD


139 
	#COOLANT_MIST_ENABLE
 
PL_COND_FLAG_COOLANT_MIST


140 

	)

142 
	#TOOL_LENGTH_OFFSET_CANCEL
 0

143 
	#TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC
 1

144 

	)

149 
	#LATHE_RADIUS_MODE
 0

	)

150 
	#LATHE_DIAMETER_MODE
 1

	)

153 
	#SPINDLE_RPM_MODE
 0

	)

154 
	#SPINDLE_SURFACE_MODE
 1

	)

158 
	#WORD_F
 0

	)

159 
	#WORD_I
 1

	)

160 
	#WORD_J
 2

	)

161 
	#WORD_K
 3

	)

162 
	#WORD_L
 4

	)

163 
	#WORD_N
 5

	)

164 
	#WORD_P
 6

	)

165 
	#WORD_R
 7

	)

166 
	#WORD_S
 8

	)

167 
	#WORD_T
 9

	)

168 
	#WORD_X
 10

	)

169 
	#WORD_Y
 11

	)

170 
	#WORD_Z
 12

	)

171 
	#WORD_Q
 13

	)

172 
	#WORD_A
 14

	)

173 
	#WORD_B
 15

	)

174 
	#WORD_D
 16

	)

175 
	#WORD_H
 17

	)

176 
	#WORD_E
 18

	)

179 
	#GC_UPDATE_POS_TARGET
 0

180 
	#GC_UPDATE_POS_SYSTEM
 1

	)

181 
	#GC_UPDATE_POS_NONE
 2

	)

184 
	#GC_PROBE_FOUND
 
GC_UPDATE_POS_SYSTEM


	)

185 
	#GC_PROBE_ABORT
 
GC_UPDATE_POS_NONE


	)

186 
	#GC_PROBE_FAIL_INIT
 
GC_UPDATE_POS_NONE


	)

187 
	#GC_PROBE_FAIL_END
 
GC_UPDATE_POS_TARGET


	)

189 #ifde
SET_CHECK_MODE_PROBE_TO_START


190 
	#GC_PROBE_CHECK_MODE
 
GC_UPDATE_POS_NONE


	)

192 
	#GC_PROBE_CHECK_MODE
 
GC_UPDATE_POS_TARGET


	)

197 
	#GC_PARSER_NONE
 0

198 
	#GC_PARSER_JOG_MOTION
 
	`BIT
(0)

	)

199 
	#GC_PARSER_CHECK_MANTISSA
 
	`BIT
(1)

	)

200 
	#GC_PARSER_ARC_IS_CLOCKWISE
 
	`BIT
(2)

	)

201 
	#GC_PARSER_PROBE_IS_AWAY
 
	`BIT
(3)

	)

202 
	#GC_PARSER_PROBE_IS_NO_ERROR
 
	`BIT
(4)

	)

203 
	#GC_PARSER_LASER_FORCE_SYNC
 
	`BIT
(5)

	)

204 
	#GC_PARSER_LASER_DISABLE
 
	`BIT
(6)

	)

205 
	#GC_PARSER_LASER_ISMOTION
 
	`BIT
(7)

	)

211 
ut8_t
 
	mmi
;

212 
ut8_t
 
	med_
;

213 
ut8_t
 
	muns
;

214 
ut8_t
 
	mdi
;

215 
ut8_t
 
	ma
;

217 
ut8_t
 
	me_
;

219 
ut8_t
 
	mto_ngth
;

220 
ut8_t
 
	mcod_
;

222 
ut8_t
 
	mogm_ow
;

223 
ut8_t
 
	mcoުt
;

224 
ut8_t
 
	md
;

225 
ut8_t
 
	movride
;

226 
ut8_t
 
	mthe_mode
;

227 
ut8_t
 
	md_mode
;

228 } 
	tGC_Mod_t
;

233 
ut16_t
 
	md
;

234 
ut8_t
 
	mh
;

235 
	me
;

236 
	mf
;

237 
	mijk
[
N_AXIS
];

238 
ut8_t
 
	ml
;

239 
t32_t
 
	mn
;

240 
	mp
;

241 
	mq
;

242 
	mr
;

243 
	ms
;

244 
ut8_t
 
	mt
;

245 
	mxyz
[
N_AXIS
];

246 } 
	tGC_Vues_t
;

251 
GC_Mod_t
 
	mmod
;

253 
	md_d
;

254 
	med_
;

255 
ut8_t
 
	mto
;

256 
t32_t
 
	mle_numb
;

257 
	md_lim
;

259 
	mposi
[
N_AXIS
];

260 
	mcod_syem
[
N_AXIS
];

263 
	mcod_offt
[
N_AXIS
];

266 
	mto_ngth_offt
[
N_AXIS
];

267 } 
	tPr_S_t
;

272 
ut8_t
 
	mn_mod_commd
;

273 
GC_Mod_t
 
	mmod
;

274 
GC_Vues_t
 
	mvues
;

275 } 
	tPr_Block_t
;

277 
Pr_S_t
 
gc_e
;

281 
GC_In
();

284 
GC_SyncPosi
();

287 
ut8_t
 
GC_ExecuLe
(*
le
);

	@X:\GRBL-Advanced-F446ZE\grbl\Jog.c

21 
	~"P.h
"

22 
	~"Jog.h
"

23 
	~"Stgs.h
"

24 
	~"Rt.h
"

25 
	~"Syem.h
"

26 
	~"MiCڌ.h
"

27 
	~"S.h
"

31 
ut8_t
 
	$Jog_Execu
(
P_LeDa_t
 *
_da
, 
Pr_Block_t
 *
gc_block
)

35 
_da
->
ed_
 = 
gc_block
->
vues
.
f
;

36 
_da
->
cdi
 |
PL_COND_FLAG_NO_FEED_OVERRIDE
;

37 
_da
->
le_numb
 = 
gc_block
->
vues
.
n
;

39 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_SOFT_LIMIT_ENABLE
))

41 if(
	`Syem_CheckTvLims
(
gc_block
->
vues
.
xyz
))

43  
STATUS_TRAVEL_EXCEEDED
;

48 
	`MC_Le
(
gc_block
->
vues
.
xyz
, 
_da
);

49 if(
sys
.
e
 =
STATE_IDLE
)

51 i(
	`P_GCutBlock
() != 0)

53 
sys
.
e
 = 
STATE_JOG
;

54 
	`S_PBufr
();

55 
	`S_WakeUp
();

59  
STATUS_OK
;

60 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\Jog.h

21 #ide
JOG_H


22 
	#JOG_H


	)

24 
	~<dt.h
>

25 
	~"GCode.h
"

26 
	~"P.h
"

30 
	#JOG_LINE_NUMBER
 0

	)

34 
ut8_t
 
Jog_Execu
(
P_LeDa_t
 *
_da
, 
Pr_Block_t
 *
gc_block
);

	@X:\GRBL-Advanced-F446ZE\grbl\Limits.c

22 
	~<rg.h
>

23 
	~"Syem.h
"

24 
	~"P.h
"

25 
	~"MiCڌ.h
"

26 
	~"Cfig.h
"

27 
	~"Stgs.h
"

28 
	~"S.h
"

29 
	~"Proc.h
"

30 
	~"Lims.h
"

31 
	~"GPIO.h
"

33 
	~"Syem32.h
"

37 #ide
HOMING_AXIS_SEARCH_SCALAR


38 
	#HOMING_AXIS_SEARCH_SCALAR
 1.5

40 #ide
HOMING_AXIS_LOCATE_SCALAR


	)

41 
	#HOMING_AXIS_LOCATE_SCALAR
 5.0

43 

	)

45 
	$Lims_In
()

47 
	`GPIO_InGPIO
(
GPIO_LIMIT
);

50 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_HARD_LIMIT_ENABLE
))

52 
gs
.
syem_ags
 |
BITFLAG_ENABLE_LIMITS
;

56 
	`Lims_Dib
();

58 
	}
}

62 
	$Lims_Dib
()

64 
gs
.
syem_ags
 &~
BITFLAG_ENABLE_LIMITS
;

65 
	}
}

71 
ut8_t
 
	$Lims_GS
()

73 
ut8_t
 
lim_e
 = 0;

75 
lim_e
 = (
	`GPIO_RdIutDaB
(
GPIO_LIM_X_PORT
, 
GPIO_LIM_X_PIN
)<<
X1_LIMIT_BIT
);

76 #i!
	`defed
(
LATHE_MODE
)

77 
lim_e
 |(
	`GPIO_RdIutDaB
(
GPIO_LIM_Y_PORT
, 
GPIO_LIM_Y_PIN
)<<
Y1_LIMIT_BIT
);

79 
lim_e
 |(
	`GPIO_RdIutDaB
(
GPIO_LIM_Z_PORT
, 
GPIO_LIM_Z_PIN
)<<
Z1_LIMIT_BIT
);

82 
lim_e
 |(
	`GPIO_RdIutDaB
(
GPIOC
, 
GPIO_P_8
)<<
X2_LIMIT_BIT
);

83 
lim_e
 |(
	`GPIO_RdIutDaB
(
GPIOC
, 
GPIO_P_5
)<<
Y2_LIMIT_BIT
);

84 
lim_e
 |(
	`GPIO_RdIutDaB
(
GPIOC
, 
GPIO_P_6
)<<
Z2_LIMIT_BIT
);

86 if(
	`BIT_IS_FALSE
(
gs
.
ags
, 
BITFLAG_INVERT_LIMIT_PINS
))

88 
lim_e
 ^
LIMIT_MASK
;

91 #i
	`defed
(
LATHE_MODE
)

93 
lim_e
 &~(1<<
Y1_LIMIT_BIT
 | 1<<
Y2_LIMIT_BIT
);

96  
lim_e
;

97 
	}
}

111 
	$Lim_PChgeISR
()

118 if(
sys
.
e
 !
STATE_ALARM
)

120 if(!(
sys__exec_m
))

122 if(
gs
.
syem_ags
 & 
BITFLAG_FORCE_HARD_LIMIT_CHECK
)

124 
ut8_t
 
lim
 = 
	`Lims_GS
();

127 if(
lim
)

129 
	`MC_Ret
();

130 
	`Syem_SExecArm
(
EXEC_ALARM_HARD_LIMIT
);

135 
	`MC_Ret
();

136 
	`Syem_SExecArm
(
EXEC_ALARM_HARD_LIMIT
);

140 
	}
}

150 
	$Lims_GoHome
(
ut8_t
 
cye_mask
)

152 if(
sys
.
abt
)

159 
P_LeDa_t
 
_da
;

160 
P_LeDa_t
 *
_da
 = &
_da
;

161 
	`memt
(
_da
,0,(
P_LeDa_t
));

162 
_da
->
cdi
 = (
PL_COND_FLAG_SYSTEM_MOTION
|
PL_COND_FLAG_NO_FEED_OVERRIDE
);

163 
_da
->
le_numb
 = 
HOMING_CYCLE_LINE_NUMBER
;

166 
ut8_t
 
n_cye
 = (2*
N_HOMING_LOCATE_CYCLE
+1);

167 
ut8_t
 
_p
[
N_AXIS
];

168 
rg
[
N_AXIS
];

169 
max_av
 = 0.0;

170 
ut8_t
 
idx
;

171 
idx
 = 0; idx < 
N_AXIS
; idx++)

174 
_p
[
idx
] = 
	`Stgs_GSpPMask
(idx);

176 #ifde
COREXY


177 if((
idx
 =
A_MOTOR
|| (idx =
B_MOTOR
))

179 
_p
[
idx
] = (
	`Stgs_GSpPMask
(
X_AXIS
| Stgs_GSpPMask(
Y_AXIS
));

183 if(
	`BIT_IS_TRUE
(
cye_mask
, 
	`BIT
(
idx
)))

187 
max_av
 = 
	`max
(max_av, (-
HOMING_AXIS_SEARCH_SCALAR
)*
gs
.max_av[
idx
]);

192 
bo
 
ch
 = 
ue
;

193 
homg_
 = 
gs
.
homg_ek_
;

195 
ut8_t
 
lim_e
, 
axiock
, 
n_aive_axis
;

198 
	`Syem_CvtAaySps2Mpos
(
rg
,
sys_posi
);

201 
axiock
 = 0;

202 
n_aive_axis
 = 0;

203 
idx
 = 0; idx < 
N_AXIS
; idx++)

206 if(
	`BIT_IS_TRUE
(
cye_mask
,
	`BIT
(
idx
)))

208 
n_aive_axis
++;

209 #ifde
COREXY


210 if(
idx
 =
X_AXIS
)

212 
t32_t
 
axis_posi
 = 
	`syem_cvt_cexy_to_y_axis_s
(
sys_posi
);

213 
sys_posi
[
A_MOTOR
] = 
axis_posi
;

214 
sys_posi
[
B_MOTOR
] = -
axis_posi
;

216 i(
idx
 =
Y_AXIS
)

218 
t32_t
 
axis_posi
 = 
	`syem_cvt_cexy_to_x_axis_s
(
sys_posi
);

219 
sys_posi
[
A_MOTOR
] = sys_posi[
B_MOTOR
] = 
axis_posi
;

223 
sys_posi
[
Z_AXIS
] = 0;

226 
sys_posi
[
idx
] = 0;

230 if(
	`BIT_IS_TRUE
(
gs
.
homg_d_mask
, 
	`BIT
(
idx
)))

232 i(
ch
)

234 
rg
[
idx
] = -
max_av
;

238 
rg
[
idx
] = 
max_av
;

243 if(
ch
)

245 
rg
[
idx
] = 
max_av
;

249 
rg
[
idx
] = -
max_av
;

253 
axiock
 |
_p
[
idx
];

258 
homg_
 *
	`sq
(
n_aive_axis
);

259 
sys
.
homg_axis_lock
 = 
axiock
;

262 
_da
->
ed_
 = 
homg_
;

263 
	`P_BufrLe
(
rg
, 
_da
);

265 
sys
.
_cڌ
 = 
STEP_CONTROL_EXECUTE_SYS_MOTION
;

266 
	`S_PBufr
();

267 
	`S_WakeUp
();

271 if(
ch
)

274 
lim_e
 = 
	`Lims_GS
();

275 
idx
 = 0; idx < 
N_AXIS
; idx++)

277 if(
axiock
 & 
_p
[
idx
])

279 if(
lim_e
 & (1 << 
idx
))

281 #ifde
COREXY


282 if(
idx
 =
Z_AXIS
)

284 
axiock
 &~(
_p
[
Z_AXIS
]);

288 
axiock
 &~(
_p
[
A_MOTOR
]|_p[
B_MOTOR
]);

291 
axiock
 &~(
_p
[
idx
]);

297 
sys
.
homg_axis_lock
 = 
axiock
;

300 
	`S_PBufr
();

303 if(
sys__exec_e
 & (
EXEC_SAFETY_DOOR
 | 
EXEC_RESET
 | 
EXEC_CYCLE_STOP
))

305 
ut16_t
 
_exec
 = 
sys__exec_e
;

308 if(
_exec
 & 
EXEC_RESET
)

310 
	`Syem_SExecArm
(
EXEC_ALARM_HOMING_FAIL_RESET
);

313 if(
_exec
 & 
EXEC_SAFETY_DOOR
)

315 
	`Syem_SExecArm
(
EXEC_ALARM_HOMING_FAIL_DOOR
);

318 if(!
ch
 && (
	`Lims_GS
(& 
cye_mask
))

320 
	`Syem_SExecArm
(
EXEC_ALARM_HOMING_FAIL_PULLOFF
);

323 if(
ch
 && (
_exec
 & 
EXEC_CYCLE_STOP
))

325 
	`Syem_SExecArm
(
EXEC_ALARM_HOMING_FAIL_APPROACH
);

327 if(
sys__exec_m
)

329 
	`MC_Ret
();

330 
	`Proc_ExecuRime
();

337 
	`Syem_CˬExecSFg
(
EXEC_CYCLE_STOP
);

343 0x3F & 
axiock
);

345 
	`S_Ret
();

346 
	`Day_ms
(
gs
.
homg_deboun_day
);

349 
ch
 = !approach;

352 if(
ch
)

354 
max_av
 = 
gs
.
homg_puoff
*
HOMING_AXIS_LOCATE_SCALAR
;

355 
homg_
 = 
gs
.
homg_ed_
;

359 
max_av
 = 
gs
.
homg_puoff
;

360 
homg_
 = 
gs
.
homg_ek_
;

364 
n_cye
-- > 0);

372 
t32_t
 
t_axis_posi
;

374 
idx
 = 0; idx < 
N_AXIS
; idx++)

377 if(
cye_mask
 & 
	`BIT
(
idx
))

379 #ifde
HOMING_FORCE_SET_ORIGIN


380 
t_axis_posi
 = 0;

382 if(
	`BIT_IS_TRUE
(
gs
.
homg_d_mask
, 
	`BIT
(
idx
)))

384 
t_axis_posi
 = 
	`ound
((
gs
.
max_av
[
idx
]+gs.
homg_puoff
)*gs.
s_r_mm
[idx]);

388 
t_axis_posi
 = 
	`ound
(-
gs
.
homg_puoff
*gs.
s_r_mm
[
idx
]);

392 #ifde
COREXY


393 if(
idx
 =
X_AXIS
)

395 
t32_t
 
off_axis_posi
 = 
	`syem_cvt_cexy_to_y_axis_s
(
sys_posi
);

396 
sys_posi
[
A_MOTOR
] = 
t_axis_posi
 + 
off_axis_posi
;

397 
sys_posi
[
B_MOTOR
] = 
t_axis_posi
 - 
off_axis_posi
;

399 if(
idx
 =
Y_AXIS
)

401 
t32_t
 
off_axis_posi
 = 
	`syem_cvt_cexy_to_x_axis_s
(
sys_posi
);

402 
sys_posi
[
A_MOTOR
] = 
off_axis_posi
 + 
t_axis_posi
;

403 
sys_posi
[
B_MOTOR
] = 
off_axis_posi
 - 
t_axis_posi
;

407 
sys_posi
[
idx
] = 
t_axis_posi
;

410 
sys_posi
[
idx
] = 
t_axis_posi
;

417 
	`MC_In
();

419 
sys
.
_cڌ
 = 
STEP_CONTROL_NORMAL_OP
;

420 
sys
.
is_homed
 = 1;

421 
	}
}

427 
	$Lims_SoCheck
(*
rg
)

429 if(
	`Syem_CheckTvLims
(
rg
))

431 
sys
.
so_lim
 = 
ue
;

436 if(
sys
.
e
 =
STATE_CYCLE
)

438 
	`Syem_SExecSFg
(
EXEC_FEED_HOLD
);

441 
	`Proc_ExecuRime
();

443 if(
sys
.
abt
)

448 
sys
.
e
 !
STATE_IDLE
);

451 
	`MC_Ret
();

452 
	`Syem_SExecArm
(
EXEC_ALARM_SOFT_LIMIT
);

453 
	`Proc_ExecuRime
();

457 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\Limits.h

22 #ide
LIMITS_H


23 
	#LIMITS_H


	)

25 
	~<dt.h
>

29 
Lims_In
();

32 
Lims_Dib
();

35 
ut8_t
 
Lims_GS
();

37 
Lim_PChgeISR
();

40 
Lims_GoHome
(
ut8_t
 
cye_mask
);

43 
Lims_SoCheck
(*
rg
);

	@X:\GRBL-Advanced-F446ZE\grbl\MotionControl.c

22 
	~<rg.h
>

23 
	~"Stgs.h
"

24 
	~"Syem.h
"

25 
	~"Cfig.h
"

26 
	~"GCode.h
"

27 
	~"Probe.h
"

28 
	~"Lims.h
"

29 
	~"Syem32.h
"

30 
	~"Proc.h
"

31 
	~"SpdCڌ.h
"

32 
	~"S.h
"

33 
	~"Rt.h
"

34 
	~"CoުtCڌ.h
"

35 
	~"MiCڌ.h
"

36 
	~"deus.h
"

37 
	~"PID.h
"

38 
	~"Encod.h
"

41 
	#DIR_POSITIV
 0

	)

42 
	#DIR_NEGATIV
 1

	)

46 
	grg_ev
[
N_AXIS
] = {0.0};

47 
ut8_t
 
	gd_give
[
N_AXIS
] = {
DIR_NEGATIV
};

48 
ut8_t
 
	gbacksh_ab
 = 0;

51 
t32_t
 
	gpos_z
 = 0;

52 vީ
ut8_t
 
	gwa_d
 = 0;

53 
ut8_t
 
	gt_sync
 = 0;

54 
ut16_t
 
	gc_t_ev
 = 0;

55 
ut32_t
 
	gEncVue
 = 0;

56 
	gsync_pch
 = 0.0;

58 
	g
 = 0.0, 
	gout
 = 0.0, 
	gt
 = 0.0;

59 
PID_t
 
	gpid
;

62 
	$MC_In
()

64 
ut8_t
 
i
 = 0; i < 
N_AXIS
; i++)

66 
d_give
[
i
] = (
gs
.
homg_d_mask
 >> i) & 0x1;

69 
	`MC_SyncBackshPosi
();

71 
ut8_t
 
i
 = 0; i < 
N_AXIS
; i++)

74 if(
gs
.
backsh
[
i
] > 0.0001)

76 
backsh_ab
 = 1;

80 
	`PID_Ce
(&
pid
, &

, &
out
, &
t
, 1.8, 22, 0.08);

81 
	`PID_Lims
(&
pid
, -0.4, 0.4);

82 
	`PID_EbAuto
(&
pid
);

84 
pos_z
 = 0;

85 
wa_d
 = 0;

86 
t_sync
 = 0;

87 
c_t_ev
 = 0;

88 
sync_pch
 = 0;

89 
EncVue
 = 0;

90 
	}
}

93 
	$MC_SyncBackshPosi
()

96 
	`Syem_CvtAaySps2Mpos
(
rg_ev
, 
sys_posi
);

97 
	}
}

107 
	$MC_Le
(*
rg
, 
P_LeDa_t
 *
_da
)

109 
P_LeDa_t
 
_backsh
 = {0};

110 
ut8_t
 
backsh_upde
 = 0;

113 
_backsh
.
d_d
 = 
_da
->spindle_speed;

114 
_backsh
.
le_numb
 = 
_da
->line_number;

115 
_backsh
.
ed_
 = 
_da
->feed_rate;

120 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_SOFT_LIMIT_ENABLE
))

123 if(
sys
.
e
 !
STATE_JOG
)

125 
	`Lims_SoCheck
(
rg
);

130 if(
sys
.
e
 =
STATE_CHECK_MODE
)

154 
	`Proc_ExecuRime
();

156 if(
sys
.
abt
)

162 if(
	`P_CheckBufrFu
())

165 
	`Proc_AutoCyeS
();

173 #ifde
ENABLE_BACKLASH_COMPENSATION


174 
_backsh
.
backsh_mi
 = 1;

175 
_backsh
.
cdi
 = 
_da
->cdi | 
PL_COND_FLAG_RAPID_MOTION
;

178 
ut8_t
 
i
 = 0; i < 
N_LINEAR_AXIS
; i++)

181 if(
rg
[
i
] > 
rg_ev
[i])

184 if(
d_give
[
i
] =
DIR_NEGATIV
)

186 
d_give
[
i
] = 
DIR_POSITIV
;

187 
rg_ev
[
i
] +
gs
.
backsh
[i];

189 
backsh_upde
 = 1;

193 if(
rg
[
i
] < 
rg_ev
[i])

196 if(
d_give
[
i
] =
DIR_POSITIV
)

198 
d_give
[
i
] = 
DIR_NEGATIV
;

199 
rg_ev
[
i
] -
gs
.
backsh
[i];

201 
backsh_upde
 = 1;

206 if(
backsh_ab
 && 
backsh_upde
)

209 
	`P_BufrLe
(
rg_ev
, &
_backsh
);

212 
	`memy
(
rg_ev
, 
rg
, 
N_AXIS
*());

217 
	`Proc_ExecuRime
();

219 if(
sys
.
abt
)

225 if(
	`P_CheckBufrFu
())

228 
	`Proc_AutoCyeS
();

236 ()
backsh_upde
;

237 ()
_backsh
;

241 if(
	`P_BufrLe
(
rg
, 
_da
=
PLAN_EMPTY_BLOCK
)

243 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_LASER_MODE
))

247 if(
_da
->
cdi
 & 
PL_COND_FLAG_SPINDLE_CW
)

249 
	`Spd_Sync
(
PL_COND_FLAG_SPINDLE_CW
, 
_da
->
d_d
);

253 
	}
}

256 
	$MC_LeSync
(*
rg
, 
P_LeDa_t
 *
_da
, 
pch
)

258 
ut8_t
 
d_f_ovride
 = 
sys
.
f_ovride
;

261 
sys
.
e
 = 
STATE_HOLD
;

263 
sync_pch
 = 
pch
;

265 if(
pch
 < 1.1)

267 
	`PID_Tu
(&
pid
, 1.8, 22, 0.08);

269 if(
pch
 < 1.6)

271 
	`PID_Tu
(&
pid
, 1.6, 18, 0.06);

275 
	`PID_Tu
(&
pid
, 1.4, 15, 0.04);

279 
sys
.
f_ovride
 = 
DEFAULT_FEED_OVERRIDE
;

280 
sys
.
pt_ovr_cou
 = 0;

282 
	`P_UpdeVocyProfePams
();

283 
	`P_CyeRelize
();

286 
pos_z
 = 
sys_posi
[
Z_AXIS
];

289 
ed
 = 
_da
->
ed_
 / 60.0;

292 
s_d
 = ((
ed
 * fd/ ((
gs
.
ac˿ti
[
Z_AXIS
] / 3600) * 2));

294 
s_d
 += 0.05;

297 
pos_z
 -(
t32_t
)(
s_d
 * 
gs
.
s_r_mm
[
Z_AXIS
]);

299 
	`MC_Le
(
rg
, 
_da
);

300 
sys
.
sync_move
 = 1;

303 
wa_d
 == 0)

305 
	`Proc_ExecuRime
();

307 if(
sys
.
abt
)

315 
sys
.
e
 = 
STATE_IDLE
;

318 
	`Proc_AutoCyeS
();

319 
	`Proc_ExecRtSyem
();

322 
	`Proc_BufrSynchrize
();

323 
sys
.
sync_move
 = 0;

324 
t_sync
 = 0;

325 
wa_d
 = 0;

326 
	`S_Ovr
(0.0);

329 
sys
.
f_ovride
 = 
d_f_ovride
;

330 
sys
.
pt_ovr_cou
 = 0;

332 
	`P_UpdeVocyProfePams
();

333 
	`P_CyeRelize
();

334 
	}
}

337 
	$MC_LeSyncS
()

339 
wa_d
 = 1;

340 
	}
}

343 
	$MC_UpdeSyncMove
()

345 if(
sys
.
sync_move
)

347 if(
t_sync
 == 0)

349 if(
sys_posi
[
Z_AXIS
] <
pos_z
)

352 
t_sync
 = 1;

354 

 = 0.0;

355 
	`PID_Compu
(&
pid
);

358 
pos_z
 = 
sys_posi
[
Z_AXIS
];

360 
EncVue
 = 0;

361 
c_t_ev
 = (
ut16_t
)
	`Encod_GVue
();

366 
ut16_t
 
t
 = (ut16_t)
	`Encod_GVue
();

367 
ut32_t
 
t_diff
 = 0;

370 if(
t
 < 
c_t_ev
)

373 
t_diff
 = (0xFFFF - 
c_t_ev
+ 
t
;

377 
t_diff
 = 
t
 - 
c_t_ev
;

379 
c_t_ev
 = 
t
;

380 
EncVue
 +
t_diff
;

383 
v_au
 = ()
EncVue
 / 
PULSES_PER_REV
;

385 
di_exed
 = 
v_au
 * 
sync_pch
;

388 
di_a
 = ((
sys_posi
[
Z_AXIS
] - 
pos_z
/ 
gs
.
s_r_mm
[Z_AXIS]) * -1.0;

391 

 = 
di_exed
 - 
di_a
;

394 
	`PID_Compu
(&
pid
);

397 
	`S_Ovr
(
out
);

403 
	}
}

413 
	$MC_Arc
(*
rg
, 
P_LeDa_t
 *
_da
, *
posi
, *
offt
, 
dius
,

414 
ut8_t
 
axis_0
, ut8_
axis_1
, ut8_
axis_lr
, ut8_
is_ockwi_c
)

416 
_axis0
 = 
posi
[
axis_0
] + 
offt
[axis_0];

417 
_axis1
 = 
posi
[
axis_1
] + 
offt
[axis_1];

418 
r_axis0
 = -
offt
[
axis_0
];

419 
r_axis1
 = -
offt
[
axis_1
];

420 
_axis0
 = 
rg
[
axis_0
] - 
_axis0
;

421 
_axis1
 = 
rg
[
axis_1
] - 
_axis1
;

424 
gur_av
 = 
	`2
(
r_axis0
*
_axis1
-
r_axis1
*
_axis0
,_axis0*rt_axis0+r_axis1*rt_axis1);

425 if(
is_ockwi_c
)

427 if(
gur_av
 >-
ARC_ANGULAR_TRAVEL_EPSILON
)

429 
gur_av
 -2*
M_PI
;

434 if(
gur_av
 <
ARC_ANGULAR_TRAVEL_EPSILON
)

436 
gur_av
 +2*
M_PI
;

444 
ut16_t
 
gmts
 = 
	`o
(
	`bs
(0.5*
gur_av
*
dius
/ 
	`sq
(
gs
.
c_tޔ
*(2*radius - settings.arc_tolerance)));

446 if(
gmts
)

451 i(
_da
->
cdi
 & 
PL_COND_FLAG_INVERSE_TIME
)

453 
_da
->
ed_
 *
gmts
;

454 
	`BIT_FALSE
(
_da
->
cdi
, 
PL_COND_FLAG_INVERSE_TIME
);

457 
tha_r_gmt
 = 
gur_av
 / 
gmts
;

458 
lr_r_gmt
 = (
rg
[
axis_lr
] - 
posi
[axis_lr])/
gmts
;

486 
cos_T
 = 2.0 - 
tha_r_gmt
*theta_per_segment;

487 
s_T
 = 
tha_r_gmt
*0.16666667*(
cos_T
 + 4.0);

488 
cos_T
 *= 0.5;

490 
s_Ti
;

491 
cos_Ti
;

492 
r_axisi
;

493 
ut16_t
 
i
;

494 
ut8_t
 
cou
 = 0;

496 
i
 = 1; i < 
gmts
; i++)

498 if(
cou
 < 
N_ARC_CORRECTION
)

501 
r_axisi
 = 
r_axis0
*
s_T
 + 
r_axis1
*
cos_T
;

502 
r_axis0
 =_axis0*
cos_T
 - 
r_axis1
*
s_T
;

503 
r_axis1
 = 
r_axisi
;

504 
cou
++;

510 
cos_Ti
 = 
	`cos
(
i
*
tha_r_gmt
);

511 
s_Ti
 = 
	`s
(
i
*
tha_r_gmt
);

512 
r_axis0
 = -
offt
[
axis_0
]*
cos_Ti
 + offt[
axis_1
]*
s_Ti
;

513 
r_axis1
 = -
offt
[
axis_0
]*
s_Ti
 - offt[
axis_1
]*
cos_Ti
;

514 
cou
 = 0;

518 
posi
[
axis_0
] = 
_axis0
 + 
r_axis0
;

519 
posi
[
axis_1
] = 
_axis1
 + 
r_axis1
;

520 
posi
[
axis_lr
] +
lr_r_gmt
;

522 
	`MC_Le
(
posi
, 
_da
);

525 if(
sys
.
abt
)

533 
	`MC_Le
(
rg
, 
_da
);

534 
	}
}

538 
	$MC_Dwl
(
cds
)

540 if(
sys
.
e
 =
STATE_CHECK_MODE
)

546 
	`Proc_BufrSynchrize
();

547 
	`Day_c
(
cds
, 
DELAY_MODE_DWELL
);

548 
	}
}

554 
	$MC_HomigCye
(
ut8_t
 
cye_mask
)

556 
	`S_WakeUp
();

561 #ifde
LIMITS_TWO_SWITCHES_ON_AXES


562 if(
	`Lims_GS
())

564 
	`MC_Ret
();

565 
	`Syem_SExecArm
(
EXEC_ALARM_HARD_LIMIT
);

571 
	`Lims_Dib
();

576 #ifde
HOMING_SINGLE_AXIS_COMMANDS


577 if(
cye_mask
)

580 
	`Lims_GoHome
(
cye_mask
);

585 ()
cye_mask
;

587 
	`Lims_GoHome
(
HOMING_CYCLE_0
);

588 #ifde
HOMING_CYCLE_1


589 
	`Lims_GoHome
(
HOMING_CYCLE_1
);

592 #ifde
HOMING_CYCLE_2


593 
	`Lims_GoHome
(
HOMING_CYCLE_2
);

597 
	`Proc_ExecuRime
();

598 if(
sys
.
abt
)

608 
	`GC_SyncPosi
();

609 
	`P_SyncPosi
();

612 
	`Lims_In
();

613 
	}
}

618 
ut8_t
 
	$MC_ProbeCye
(*
rg
, 
P_LeDa_t
 *
_da
, 
ut8_t
 
rr_ags
)

621 if(
sys
.
e
 =
STATE_CHECK_MODE
)

623  
GC_PROBE_CHECK_MODE
;

627 
	`Proc_BufrSynchrize
();

628 if(
sys
.
abt
)

631  
GC_PROBE_ABORT
;

635 
ut8_t
 
is_obe_away
 = 
	`BIT_IS_TRUE
(
rr_ags
,
GC_PARSER_PROBE_IS_AWAY
);

636 
ut8_t
 
is_no_r
 = 
	`BIT_IS_TRUE
(
rr_ags
,
GC_PARSER_PROBE_IS_NO_ERROR
);

638 
sys
.
obe_suceded
 = 
l
;

639 
	`Probe_CfiguInvtMask
(
is_obe_away
);

643 if(
	`Probe_GS
())

645 
	`Syem_SExecArm
(
EXEC_ALARM_PROBE_FAIL_INITIAL
);

646 
	`Proc_ExecuRime
();

647 
	`Probe_CfiguInvtMask
(
l
);

649  
GC_PROBE_FAIL_INIT
;

653 
	`MC_Le
(
rg
, 
_da
);

656 
sys_obe_e
 = 
PROBE_ACTIVE
;

659 
	`Syem_SExecSFg
(
EXEC_CYCLE_START
);

662 
	`Proc_ExecuRime
();

664 if(
sys
.
abt
)

667 (
GC_PROBE_ABORT
);

669 } 
sys
.
e
 !
STATE_IDLE
);

674 if(
sys_obe_e
 =
PROBE_ACTIVE
)

676 if(
is_no_r
)

678 
	`memy
(
sys_obe_posi
, 
sys_posi
, (sys_position));

682 
	`Syem_SExecArm
(
EXEC_ALARM_PROBE_FAIL_CONTACT
);

687 
sys
.
obe_suceded
 = 
ue
;

690 
sys_obe_e
 = 
PROBE_OFF
;

691 
	`Probe_CfiguInvtMask
(
l
);

692 
	`Proc_ExecuRime
();

695 
	`S_Ret
();

696 
	`P_Ret
();

697 
	`P_SyncPosi
();

698 
	`MC_SyncBackshPosi
();

700 #ifde
MESSAGE_PROBE_COORDINATES


702 
	`Rt_ProbePams
();

705 if(
sys
.
obe_suceded
)

708  
GC_PROBE_FOUND
;

712  
GC_PROBE_FAIL_END
;

714 
	}
}

717 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


718 
	$MC_OvrideClUpde
(
ut8_t
 
ovride_e
)

721 
	`Proc_BufrSynchrize
();

723 if(
sys
.
abt
)

728 
sys
.
ovride_
 = 
ovride_e
;

729 
	}
}

735 #ifde
PARKING_ENABLE


736 
	$MC_PkgMi
(*
rkg_rg
, 
P_LeDa_t
 *
_da
)

738 if(
sys
.
abt
)

744 
ut8_t
 
_us
 = 
	`P_BufrLe
(
rkg_rg
, 
_da
);

746 if(
_us
)

748 
	`BIT_TRUE
(
sys
.
_cڌ
, 
STEP_CONTROL_EXECUTE_SYS_MOTION
);

749 
	`BIT_FALSE
(
sys
.
_cڌ
, 
STEP_CONTROL_END_MOTION
);

750 
	`S_PkgSupBufr
();

751 
	`S_PBufr
();

752 
	`S_WakeUp
();

756 
	`Proc_ExecRtSyem
();

758 if(
sys
.
abt
)

763 
sys
.
_cڌ
 & 
STEP_CONTROL_EXECUTE_SYS_MOTION
);

765 
	`S_PkgReeBufr
();

769 
	`BIT_FALSE
(
sys
.
_cڌ
, 
STEP_CONTROL_EXECUTE_SYS_MOTION
);

770 
	`Proc_ExecRtSyem
();

773 
	}
}

782 
	$MC_Ret
()

785 if(
	`BIT_IS_FALSE
(
sys__exec_e
, 
EXEC_RESET
))

787 
	`Syem_SExecSFg
(
EXEC_RESET
);

790 
	`Spd_St
();

791 
	`Coުt_St
();

797 if((
sys
.
e
 & (
STATE_CYCLE
 | 
STATE_HOMING
 | 
STATE_JOG
)|| (sys.
_cڌ
 & (
STEP_CONTROL_EXECUTE_HOLD
 | 
STEP_CONTROL_EXECUTE_SYS_MOTION
)))

799 if(
sys
.
e
 =
STATE_HOMING
)

801 if(!
sys__exec_m
)

803 
	`Syem_SExecArm
(
EXEC_ALARM_HOMING_FAIL_RESET
);

808 
	`Syem_SExecArm
(
EXEC_ALARM_ABORT_CYCLE
);

811 
	`S_Dib
(0);

814 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\MotionControl.h

22 #ide
MOTIONCONTROL_H


23 
	#MOTIONCONTROL_H


	)

25 
	~<dt.h
>

26 
	~"P.h
"

29 
	#HOMING_CYCLE_LINE_NUMBER
 0

	)

30 
	#PARKING_MOTION_LINE_NUMBER
 0

	)

32 
	#HOMING_CYCLE_ALL
 0

33 
	#HOMING_CYCLE_X
 
	`BIT
(
X_AXIS
)

	)

34 
	#HOMING_CYCLE_Y
 
	`BIT
(
Y_AXIS
)

	)

35 
	#HOMING_CYCLE_Z
 
	`BIT
(
Z_AXIS
)

	)

36 
	#HOMING_CYCLE_A
 
	`BIT
(
A_AXIS
)

	)

37 
	#HOMING_CYCLE_B
 
	`BIT
(
B_AXIS
)

	)

40 
MC_In
();

42 
MC_SyncBackshPosi
();

47 
MC_Le
(*
rg
, 
P_LeDa_t
 *
_da
);

49 
MC_LeSync
(*
rg
, 
P_LeDa_t
 *
_da
, 
pch
);

51 
MC_LeSyncS
();

53 
MC_UpdeSyncMove
();

59 
MC_Arc
(*
rg
, 
P_LeDa_t
 *
_da
, *
posi
, *
offt
, 
dius
,

60 
ut8_t
 
axis_0
, ut8_
axis_1
, ut8_
axis_lr
, ut8_
is_ockwi_c
);

63 
MC_Dwl
(
cds
);

66 
MC_HomigCye
(
ut8_t
 
cye_mask
);

69 
ut8_t
 
MC_ProbeCye
(*
rg
, 
P_LeDa_t
 *
_da
, ut8_
rr_ags
);

72 
MC_OvrideClUpde
(
ut8_t
 
ovride_e
);

75 
MC_PkgMi
(*
rkg_rg
, 
P_LeDa_t
 *
_da
);

78 
MC_Ret
();

	@X:\GRBL-Advanced-F446ZE\grbl\Nvm.c

22 
	~"Nvm.h
"

23 
	~"Cfig.h
"

24 
	~"om.h
"

25 
	~"M24C0X.h
"

28 
	$Nvm_In
()

30 #ifde
USE_EXT_EEPROM


31 
	`M24C0X_In
();

33 
	`EE_In
();

35 
	}
}

37 
ut8_t
 
	$Nvm_RdBy
(
ut16_t
 
Addss
)

39 #ifde
USE_EXT_EEPROM


40  
	`M24C0X_RdBy
(
Addss
);

42  
	`EE_RdBy
(
Addss
);

44 
	}
}

46 
	$Nvm_WreBy
(
ut16_t
 
Addss
, 
ut8_t
 
Da
)

48 #ifde
USE_EXT_EEPROM


49 
	`M24C0X_WreBy
(
Addss
, 
Da
);

51 
	`EE_WreBy
(
Addss
, 
Da
);

53 
	}
}

55 
ut8_t
 
	$Nvm_Rd
(
ut8_t
 *
DaOut
, 
ut16_t
 
Addss
, ut16_
size
)

57 #ifde
USE_EXT_EEPROM


58  
	`M24C0X_RdByAay
(
Addss
, 
DaOut
, 
size
);

60  
	`EE_RdByAay
(
DaOut
, 
Addss
, 
size
);

62 
	}
}

64 
ut8_t
 
	$Nvm_Wre
(
ut16_t
 
Addss
, 
ut8_t
 *
DaIn
, ut16_
size
)

66 #ifde
USE_EXT_EEPROM


67  
	`M24C0X_WreByAay
(
Addss
, 
DaIn
, 
size
);

69 
	`EE_WreByAay
(
Addss
, 
DaIn
, 
size
);

72 
	}
}

74 
	$Nvm_Upde
()

76 #ifde
USE_EXT_EEPROM


79 
	`EE_Progm
();

81 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\Nvm.h

22 #ide
NVM_H_INCLUDED


23 
	#NVM_H_INCLUDED


	)

26 
	~<dt.h
>

30 
	#NVM_SIZE
 1024

	)

33 
Nvm_In
();

35 
ut8_t
 
Nvm_RdBy
(
ut16_t
 
Addss
);

36 
Nvm_WreBy
(
ut16_t
 
Addss
, 
ut8_t
 
Da
);

38 
ut8_t
 
Nvm_Rd
(ut8_*
DaOut
, 
ut16_t
 
Addss
, ut16_
size
);

39 
ut8_t
 
Nvm_Wre
(
ut16_t
 
Addss
, ut8_*
DaIn
, ut16_
size
);

41 
Nvm_Upde
();

	@X:\GRBL-Advanced-F446ZE\grbl\Planner.c

23 
	~<dlib.h
>

24 
	~<rg.h
>

25 
	~"Syem.h
"

26 
	~"Cfig.h
"

27 
	~"ut.h
"

28 
	~"Stgs.h
"

29 
	~"S.h
"

30 
	~"P.h
"

36 
t32_t
 
	mposi
[
N_AXIS
];

39 
	mevious_un_vec
[
N_AXIS
];

40 
	mevious_nom_d
;

41 } 
	tP_t
;

44 
ut8_t
 
P_PvBlockIndex
(ut8_
block_dex
);

45 
P_Relcuϋ
();

46 
P_CompuProfePams
(
P_Block_t
 *
block
, 
nom_d
, 
ev_nom_d
);

49 
P_t
 
	gr
;

50 
P_Block_t
 
	gblock_bufr
[
BLOCK_BUFFER_SIZE
];

51 
ut8_t
 
	gblock_bufr_
;

52 
ut8_t
 
	gblock_bufr_hd
;

53 
ut8_t
 
	gxt_bufr_hd
;

54 
ut8_t
 
	gblock_bufr_d
;

57 
	$P_In
()

59 
	`P_Ret
();

60 
	}
}

63 
	$P_Ret
()

65 
	`memt
(&
r
, 0, (
P_t
));

66 
	`P_RetBufr
();

67 
	}
}

70 
	$P_RetBufr
()

72 
block_bufr_
 = 0;

73 
block_bufr_hd
 = 0;

74 
xt_bufr_hd
 = 1;

75 
block_bufr_d
 = 0;

76 
	}
}

93 
ut8_t
 
	$P_BufrLe
(*
rg
, 
P_LeDa_t
 *
_da
)

96 
P_Block_t
 *
block
 = &
block_bufr
[
block_bufr_hd
];

97 
	`memt
(
block
, 0, (
P_Block_t
));

98 
block
->
cdi
 = 
_da
->condition;

99 
block
->
d_d
 = 
_da
->spindle_speed;

100 
block
->
le_numb
 = 
_da
->line_number;

101 
block
->
backsh_mi
 = 
_da
->backlash_motion;

104 
t32_t
 
rg_s
[
N_AXIS
], 
posi_s
[N_AXIS];

105 
un_vec
[
N_AXIS
], 
d_mm
;

106 
ut8_t
 
idx
;

109 if(
block
->
cdi
 & 
PL_COND_FLAG_SYSTEM_MOTION
)

111 #ifde
COREXY


112 
posi_s
[
X_AXIS
] = 
	`syem_cvt_cexy_to_x_axis_s
(
sys_posi
);

113 
posi_s
[
Y_AXIS
] = 
	`syem_cvt_cexy_to_y_axis_s
(
sys_posi
);

114 
posi_s
[
Z_AXIS
] = 
sys_posi
[Z_AXIS];

115 
posi_s
[
A_AXIS
] = 
sys_posi
[A_AXIS];

116 
posi_s
[
B_AXIS
] = 
sys_posi
[B_AXIS];

118 
	`memy
(
posi_s
, 
sys_posi
, (sys_position));

123 
	`memy
(
posi_s
, 
r
.
posi
, (planner.position));

126 #ifde
COREXY


127 
rg_s
[
A_MOTOR
] = 
	`ound
(
rg
[A_MOTOR]*
gs
.
s_r_mm
[A_MOTOR]);

128 
rg_s
[
B_MOTOR
] = 
	`ound
(
rg
[B_MOTOR]*
gs
.
s_r_mm
[B_MOTOR]);

129 
block
->
s
[
A_MOTOR
] = 
	`bs
((
rg_s
[
X_AXIS
]-
posi_s
[X_AXIS]+ (rg_s[
Y_AXIS
]-position_steps[Y_AXIS]));

130 
block
->
s
[
B_MOTOR
] = 
	`bs
((
rg_s
[
X_AXIS
]-
posi_s
[X_AXIS]- (rg_s[
Y_AXIS
]-position_steps[Y_AXIS]));

133 
idx
 = 0; idx < 
N_AXIS
; idx++)

138 #ifde
COREXY


139 if(!(
idx
 =
A_MOTOR
&& !(idx =
B_MOTOR
))

141 
rg_s
[
idx
] = 
	`ound
(
rg
[idx]*
gs
.
s_r_mm
[idx]);

142 
block
->
s
[
idx
] = 
	`bs
(
rg_s
[idx]-
posi_s
[idx]);

145 
block
->
_evt_cou
 = 
	`max
(block->_evt_cou, block->
s
[
idx
]);

147 if(
idx
 =
A_MOTOR
)

149 
d_mm
 = (
rg_s
[
X_AXIS
]-
posi_s
[X_AXIS] +g_s[
Y_AXIS
]-posi_s[Y_AXIS])/
gs
.
s_r_mm
[
idx
];

151 if(
idx
 =
B_MOTOR
)

153 
d_mm
 = (
rg_s
[
X_AXIS
]-
posi_s
[X_AXIS] -g_s[
Y_AXIS
]+posi_s[Y_AXIS])/
gs
.
s_r_mm
[
idx
];

157 
d_mm
 = (
rg_s
[
idx
] - 
posi_s
[idx])/
gs
.
s_r_mm
[idx];

160 
rg_s
[
idx
] = 
	`ound
(
rg
[idx]*
gs
.
s_r_mm
[idx]);

161 
block
->
s
[
idx
] = 
	`bs
(
rg_s
[idx]-
posi_s
[idx]);

162 
block
->
_evt_cou
 = 
	`max
(block->_evt_cou, block->
s
[
idx
]);

163 
d_mm
 = (
rg_s
[
idx
] - 
posi_s
[idx])/
gs
.
s_r_mm
[idx];

165 
un_vec
[
idx
] = 
d_mm
;

168 if(
d_mm
 < 0.0)

170 
block
->
dei_bs
 |
	`Stgs_GDeiPMask
(
idx
);

175 if(
block
->
_evt_cou
 == 0)

177  
PLAN_EMPTY_BLOCK
;

184 
block
->
mlims
 = 
	`cvt_d_ve_to_un_ve
(
un_vec
);

185 
block
->
ac˿ti
 = 
	`lim_vue_by_axis_maximum
(
gs
.ac˿ti, 
un_vec
);

186 
block
->
pid_
 = 
	`lim_vue_by_axis_maximum
(
gs
.
max_
, 
un_vec
);

189 if(
block
->
cdi
 & 
PL_COND_FLAG_RAPID_MOTION
)

191 
block
->
ogmmed_
 = block->
pid_
;

195 
block
->
ogmmed_
 = 
_da
->
ed_
;

196 if(
block
->
cdi
 & 
PL_COND_FLAG_INVERSE_TIME
)

198 
block
->
ogmmed_
 *block->
mlims
;

203 if((
block_bufr_hd
 =
block_bufr_
|| (
block
->
cdi
 & 
PL_COND_FLAG_SYSTEM_MOTION
))

207 
block
->
y_d_sqr
 = 0.0;

208 
block
->
max_juni_d_sqr
 = 0.0;

233 
juni_un_vec
[
N_AXIS
];

234 
juni_cos_tha
 = 0.0;

236 
idx
 = 0; idx < 
N_AXIS
; idx++)

238 
juni_cos_tha
 -
r
.
evious_un_vec
[
idx
]*
un_vec
[idx];

239 
juni_un_vec
[
idx
] = 
un_vec
[idx]-
r
.
evious_un_vec
[idx];

243 if(
juni_cos_tha
 > 0.999999)

246 
block
->
max_juni_d_sqr
 = 
MINIMUM_JUNCTION_SPEED
*MINIMUM_JUNCTION_SPEED;

250 if(
juni_cos_tha
 < -0.999999)

253 
block
->
max_juni_d_sqr
 = 
SOME_LARGE_VALUE
;

257 
	`cvt_d_ve_to_un_ve
(
juni_un_vec
);

258 
juni_ac˿ti
 = 
	`lim_vue_by_axis_maximum
(
gs
.
ac˿ti
, 
juni_un_vec
);

259 
s_tha_d2
 = 
	`sq
(0.5*(1.0-
juni_cos_tha
));

261 
block
->
max_juni_d_sqr
 = 
	`max
(
MINIMUM_JUNCTION_SPEED
*MINIMUM_JUNCTION_SPEED, (
juni_ac˿ti
 * 
gs
.
juni_devti
 * 
s_tha_d2
)/(1.0-sin_theta_d2));

267 if(!(
block
->
cdi
 & 
PL_COND_FLAG_SYSTEM_MOTION
))

269 
nom_d
 = 
	`P_CompuProfeNomSed
(
block
);

271 
	`P_CompuProfePams
(
block
, 
nom_d
, 
r
.
evious_nom_d
);

272 
r
.
evious_nom_d
 = 
nom_d
;

274 if(
block
->
backsh_mi
 == 0)

277 
	`memy
(
r
.
evious_un_vec
, 
un_vec
, (unit_vec));

278 
	`memy
(
r
.
posi
, 
rg_s
, (target_steps));

282 
block_bufr_hd
 = 
xt_bufr_hd
;

283 
xt_bufr_hd
 = 
	`P_NextBlockIndex
(
block_bufr_hd
);

286 
	`P_Relcuϋ
();

289  
PLAN_OK
;

290 
	}
}

293 
	$P_DisrdCutBlock
()

295 if(
block_bufr_hd
 !
block_bufr_
)

297 
ut8_t
 
block_dex
 = 
	`P_NextBlockIndex
(
block_bufr_
);

300 if(
block_bufr_
 =
block_bufr_d
)

302 
block_bufr_d
 = 
block_dex
;

304 
block_bufr_
 = 
block_dex
;

306 
	}
}

310 
P_Block_t
 *
	$P_GSyemMiBlock
()

312  &
block_bufr
[
block_bufr_hd
];

313 
	}
}

317 
P_Block_t
 *
	$P_GCutBlock
()

319 if(
block_bufr_hd
 =
block_bufr_
)

325  &
block_bufr
[
block_bufr_
];

326 
	}
}

330 
ut8_t
 
	$P_NextBlockIndex
(
ut8_t
 
block_dex
)

332 
block_dex
++;

333 if(
block_dex
 =
BLOCK_BUFFER_SIZE
)

335 
block_dex
 = 0;

338  
block_dex
;

339 
	}
}

342 
	$P_GExecBlockExSedSqr
()

344 
ut8_t
 
block_dex
 = 
	`P_NextBlockIndex
(
block_bufr_
);

346 if(
block_dex
 =
block_bufr_hd
)

351  
block_bufr
[
block_dex
].
y_d_sqr
;

352 
	}
}

357 
	$P_CompuProfeNomSed
(
P_Block_t
 *
block
)

359 
nom_d
 = 
block
->
ogmmed_
;

361 if(
block
->
cdi
 & 
PL_COND_FLAG_RAPID_MOTION
)

363 
nom_d
 *(0.01*
sys
.
r_ovride
);

367 if(!(
block
->
cdi
 & 
PL_COND_FLAG_NO_FEED_OVERRIDE
))

369 
nom_d
 *(0.01*
sys
.
f_ovride
);

371 if(
nom_d
 > 
block
->
pid_
)

373 
nom_d
 = 
block
->
pid_
;

376 if(
nom_d
 > 
MINIMUM_FEED_RATE
)

378  
nom_d
;

381  
MINIMUM_FEED_RATE
;

382 
	}
}

386 
	$P_UpdeVocyProfePams
()

388 
ut8_t
 
block_dex
 = 
block_bufr_
;

389 
P_Block_t
 *
block
;

390 
nom_d
;

391 
ev_nom_d
 = 
SOME_LARGE_VALUE
;

393 
block_dex
 !
block_bufr_hd
)

395 
block
 = &
block_bufr
[
block_dex
];

396 
nom_d
 = 
	`P_CompuProfeNomSed
(
block
);

397 
	`P_CompuProfePams
(
block
, 
nom_d
, 
ev_nom_d
);

398 
ev_nom_d
 = 
nom_d
;

399 
block_dex
 = 
	`P_NextBlockIndex
(block_index);

402 
r
.
evious_nom_d
 = 
ev_nom_d
;

403 
	}
}

407 
	$P_SyncPosi
()

411 
ut8_t
 
idx
;

412 
idx
 = 0; idx < 
N_AXIS
; idx++)

414 #ifde
COREXY


415 if(
idx
==
X_AXIS
)

417 
r
.
posi
[
X_AXIS
] = 
	`syem_cvt_cexy_to_x_axis_s
(
sys_posi
);

419 if(
idx
==
Y_AXIS
)

421 
r
.
posi
[
Y_AXIS
] = 
	`syem_cvt_cexy_to_y_axis_s
(
sys_posi
);

425 
r
.
posi
[
idx
] = 
sys_posi
[idx];

428 
r
.
posi
[
idx
] = 
sys_posi
[idx];

431 
	}
}

436 
	$P_CyeRelize
()

439 
	`S_UpdePBlockPams
();

440 
block_bufr_d
 = 
block_bufr_
;

441 
	`P_Relcuϋ
();

442 
	}
}

446 
ut8_t
 
	$P_GBlockBufrAvaab
()

448 if(
block_bufr_hd
 >
block_bufr_
)

450  (
BLOCK_BUFFER_SIZE
-1)-(
block_bufr_hd
-
block_bufr_
);

453  (
block_bufr_
-
block_bufr_hd
-1);

454 
	}
}

459 
ut8_t
 
	$P_GBlockBufrCou
()

461 if(
block_bufr_hd
 >
block_bufr_
)

463  
block_bufr_hd
-
block_bufr_
;

466  
BLOCK_BUFFER_SIZE
 - (
block_bufr_
-
block_bufr_hd
);

467 
	}
}

471 
ut8_t
 
	$P_CheckBufrFu
()

473 if(
block_bufr_
 =
xt_bufr_hd
)

475  
ue
;

478  
l
;

479 
	}
}

483 
ut8_t
 
	$P_PvBlockIndex
(
ut8_t
 
block_dex
)

485 if(
block_dex
 == 0)

487 
block_dex
 = 
BLOCK_BUFFER_SIZE
;

489 
block_dex
--;

491  
block_dex
;

492 
	}
}

560 
	$P_Relcuϋ
()

563 
ut8_t
 
block_dex
 = 
	`P_PvBlockIndex
(
block_bufr_hd
);

566 if(
block_dex
 =
block_bufr_d
)

574 
y_d_sqr
;

575 
P_Block_t
 *
xt
;

576 
P_Block_t
 *
cut
 = &
block_bufr
[
block_dex
];

579 
cut
->
y_d_sqr
 = 
	`m
cut->
max_y_d_sqr
, 2*cut->
ac˿ti
*cut->
mlims
);

581 
block_dex
 = 
	`P_PvBlockIndex
(block_index);

582 if(
block_dex
 =
block_bufr_d
)

585 i(
block_dex
 =
block_bufr_
)

587 
	`S_UpdePBlockPams
();

592 
block_dex
 !
block_bufr_d
)

594 
xt
 = 
cut
;

595 
cut
 = &
block_bufr
[
block_dex
];

596 
block_dex
 = 
	`P_PvBlockIndex
(block_index);

599 if(
block_dex
 =
block_bufr_
)

601 
	`S_UpdePBlockPams
();

605 if(
cut
->
y_d_sqr
 !cut->
max_y_d_sqr
)

607 
y_d_sqr
 = 
xt
->y_d_sq+ 2*
cut
->
ac˿ti
*cut->
mlims
;

608 if(
y_d_sqr
 < 
cut
->
max_y_d_sqr
)

610 
cut
->
y_d_sqr
 =ntry_speed_sqr;

614 
cut
->
y_d_sqr
 = cut->
max_y_d_sqr
;

622 
xt
 = &
block_bufr
[
block_bufr_d
];

623 
block_dex
 = 
	`P_NextBlockIndex
(
block_bufr_d
);

624 
block_dex
 !
block_bufr_hd
)

626 
cut
 = 
xt
;

627 
xt
 = &
block_bufr
[
block_dex
];

632 i(
cut
->
y_d_sqr
 < 
xt
->entry_speed_sqr)

634 
y_d_sqr
 = 
cut
->y_d_sq+ 2*cut->
ac˿ti
*cut->
mlims
;

637 if(
y_d_sqr
 < 
xt
->entry_speed_sqr)

639 
xt
->
y_d_sqr
 =ntry_speed_sqr;

640 
block_bufr_d
 = 
block_dex
;

648 if(
xt
->
y_d_sqr
 =xt->
max_y_d_sqr
)

650 
block_bufr_d
 = 
block_dex
;

652 
block_dex
 = 
	`P_NextBlockIndex
( block_index );

654 
	}
}

659 
	$P_CompuProfePams
(
P_Block_t
 *
block
, 
nom_d
, 
ev_nom_d
)

662 if(
nom_d
 > 
ev_nom_d
)

664 
block
->
max_y_d_sqr
 = 
ev_nom_d
*prev_nominal_speed;

668 
block
->
max_y_d_sqr
 = 
nom_d
*nominal_speed;

671 if(
block
->
max_y_d_sqr
 > block->
max_juni_d_sqr
)

673 
block
->
max_y_d_sqr
 = block->
max_juni_d_sqr
;

675 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\Planner.h

22 #ide
PLANNER_H


23 
	#PLANNER_H


	)

25 
	~<dt.h
>

26 
	~"ut.h
"

30 
	#PLAN_OK
 
ue


	)

31 
	#PLAN_EMPTY_BLOCK
 
l


	)

34 
	#PL_COND_FLAG_RAPID_MOTION
 
	`BIT
(0)

	)

35 
	#PL_COND_FLAG_SYSTEM_MOTION
 
	`BIT
(1)

36 
	#PL_COND_FLAG_NO_FEED_OVERRIDE
 
	`BIT
(2)

37 
	#PL_COND_FLAG_INVERSE_TIME
 
	`BIT
(3)

38 
	#PL_COND_FLAG_SPINDLE_CW
 
	`BIT
(4)

	)

39 
	#PL_COND_FLAG_SPINDLE_CCW
 
	`BIT
(5)

	)

40 
	#PL_COND_FLAG_COOLANT_FLOOD
 
	`BIT
(6)

	)

41 
	#PL_COND_FLAG_COOLANT_MIST
 
	`BIT
(7)

	)

42 
	#PL_COND_MOTION_MASK
 (
PL_COND_FLAG_RAPID_MOTION
|
PL_COND_FLAG_SYSTEM_MOTION
|
PL_COND_FLAG_NO_FEED_OVERRIDE
)

	)

43 
	#PL_COND_SPINDLE_MASK
 (
PL_COND_FLAG_SPINDLE_CW
|
PL_COND_FLAG_SPINDLE_CCW
)

	)

44 
	#PL_COND_ACCESSORY_MASK
 (
PL_COND_FLAG_SPINDLE_CW
|
PL_COND_FLAG_SPINDLE_CCW
|
PL_COND_FLAG_COOLANT_FLOOD
|
PL_COND_FLAG_COOLANT_MIST
)

	)

53 
ut32_t
 
	ms
[
N_AXIS
];

54 
ut32_t
 
	m_evt_cou
;

55 
ut8_t
 
	mdei_bs
;

58 
ut8_t
 
	mcdi
;

59 
t32_t
 
	mle_numb
;

63 
	my_d_sqr
;

64 
	mmax_y_d_sqr
;

66 
	mac˿ti
;

67 
	mmlims
;

71 
	mmax_juni_d_sqr
;

72 
	mpid_
;

73 
	mogmmed_
;

76 
	md_d
;

78 
ut8_t
 
	mbacksh_mi
;

79 } 
	tP_Block_t
;

85 
	med_
;

86 
	md_d
;

87 
ut8_t
 
	mcdi
;

88 
t32_t
 
	mle_numb
;

90 
ut8_t
 
	mbacksh_mi
;

91 } 
	tP_LeDa_t
;

95 
P_In
();

96 
P_Ret
();

97 
P_RetBufr
();

102 
ut8_t
 
P_BufrLe
(*
rg
, 
P_LeDa_t
 *
_da
);

106 
P_DisrdCutBlock
();

109 
P_Block_t
 *
P_GSyemMiBlock
();

112 
P_Block_t
 *
P_GCutBlock
();

115 
ut8_t
 
P_NextBlockIndex
(ut8_
block_dex
);

118 
P_GExecBlockExSedSqr
();

121 
P_CompuProfeNomSed
(
P_Block_t
 *
block
);

124 
P_UpdeVocyProfePams
();

127 
P_SyncPosi
();

130 
P_CyeRelize
();

133 
ut8_t
 
P_GBlockBufrAvaab
();

137 
ut8_t
 
P_GBlockBufrCou
();

140 
ut8_t
 
P_CheckBufrFu
();

	@X:\GRBL-Advanced-F446ZE\grbl\Probe.c

21 
	~<rg.h
>

22 
	~"Probe.h
"

23 
	~"Stgs.h
"

24 
	~"Syem.h
"

25 
	~"GPIO.h
"

29 
ut8_t
 
	gobe_vt_mask
;

33 
	$Probe_In
()

35 
	`GPIO_InGPIO
(
GPIO_PROBE
);

37 
	`Probe_CfiguInvtMask
(
l
);

38 
	}
}

41 
	$Probe_Ret
()

44 
	`memt
(
sys_obe_posi
, 0 , (sys_probe_position));

45 
	}
}

51 
	$Probe_CfiguInvtMask
(
ut8_t
 
is_obe_away
)

53 
obe_vt_mask
 = 0;

55 if(
	`BIT_IS_FALSE
(
gs
.
ags
, 
BITFLAG_INVERT_PROBE_PIN
))

57 
obe_vt_mask
 ^= 1;

59 if(
is_obe_away
)

61 
obe_vt_mask
 ^= 1;

63 
	}
}

67 
ut8_t
 
	$Probe_GS
()

69  (
	`GPIO_RdIutDaB
(
GPIO_PROBE_PORT
, 
GPIO_PROBE_PIN
^ 
obe_vt_mask
);

70 
	}
}

76 
	$Probe_SMڙ
()

78 if(
	`Probe_GS
())

80 
sys_obe_e
 = 
PROBE_OFF
;

81 
	`memy
(
sys_obe_posi
, 
sys_posi
, (sys_position));

82 
	`BIT_TRUE
(
sys__exec_e
, 
EXEC_MOTION_CANCEL
);

84 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\Probe.h

21 #ide
PROBE_H


22 
	#PROBE_H


	)

24 
	~<dt.h
>

28 
	#PROBE_OFF
 0

29 
	#PROBE_ACTIVE
 1

30 

	)

32 
Probe_In
();

34 
Probe_Ret
();

39 
Probe_CfiguInvtMask
(
ut8_t
 
is_obe_away
);

42 
ut8_t
 
Probe_GS
();

46 
Probe_SMڙ
();

	@X:\GRBL-Advanced-F446ZE\grbl\Protocol.c

22 
	~"Syem.h
"

23 
	~"Rt.h
"

24 
	~"Cfig.h
"

25 
	~"Stgs.h
"

26 
	~"GCode.h
"

27 
	~"Lims.h
"

28 
	~"S.h
"

29 
	~"SpdCڌ.h
"

30 
	~"CoުtCڌ.h
"

31 
	~"Proc.h
"

32 
	~"MiCڌ.h
"

34 
	~"GrIP.h
"

35 
	~"Ptfm.h
"

36 
	~"SvTCP.h
"

38 
	~"Prt.h
"

47 #ide
LINE_BUFFER_SIZE


48 
	#LINE_BUFFER_SIZE
 256

	)

53 
	#LINE_FLAG_OVERFLOW
 
	`BIT
(0)

	)

54 
	#LINE_FLAG_COMMENT_PARENTHESES
 
	`BIT
(1)

	)

55 
	#LINE_FLAG_COMMENT_SEMICOLON
 
	`BIT
(2)

	)

58 
	gle
[
LINE_BUFFER_SIZE
];

59 
Proc_ExecRtSud
();

60 
ProssReive
(
c
);

65 
	$Proc_MaLo
()

68 #ifde
CHECK_LIMITS_AT_INIT


69 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_HARD_LIMIT_ENABLE
))

71 if(
	`Lims_GS
())

73 
sys
.
e
 = 
STATE_ALARM
;

74 
	`Rt_FdbackMesge
(
MESSAGE_CHECK_LIMITS
);

82 if(
sys
.
e
 & (
STATE_ALARM
 | 
STATE_SLEEP
))

84 
	`Rt_FdbackMesge
(
MESSAGE_ALARM_LOCK
);

85 
sys
.
e
 = 
STATE_ALARM
;

90 
sys
.
e
 = 
STATE_IDLE
;

91 if(
	`Syem_CheckSatyDoAj
())

93 
	`BIT_TRUE
(
sys__exec_e
, 
EXEC_SAFETY_DOOR
);

94 
	`Proc_ExecuRime
();

98 
	`Syem_ExecuSup
(
le
);

105 
ut8_t
 
le_ags
 = 0;

106 
ut8_t
 
ch_cou
 = 0;

107 
c
;

114 
	`Gc
(&
c
) == 0)

116 if((
c
 == '\n') || (c == '\r'))

118 
	`Proc_ExecuRime
();

120 if(
sys
.
abt
)

126 
le
[
ch_cou
] = 0;

128 #ifde
REPORT_ECHO_LINE_RECEIVED


129 
	`Rt_EchoLeReived
(
le
);

133 if(
le_ags
 & 
LINE_FLAG_OVERFLOW
)

136 
	`Rt_StusMesge
(
STATUS_OVERFLOW
);

138 if(
le
[0] == 0)

141 
	`Rt_StusMesge
(
STATUS_OK
);

143 if(
le
[0] == '$')

146 
	`Rt_StusMesge
(
	`Syem_ExecuLe
(
le
));

148 if(
sys
.
e
 & (
STATE_ALARM
 | 
STATE_JOG
 | 
STATE_TOOL_CHANGE
))

151 
	`Rt_StusMesge
(
STATUS_SYSTEM_GC_LOCK
);

156 
	`Rt_StusMesge
(
	`GC_ExecuLe
(
le
));

160 
le_ags
 = 0;

161 
ch_cou
 = 0;

166 if(
le_ags
)

169 if(
c
 == ')')

172 i(
le_ags
 & 
LINE_FLAG_COMMENT_PARENTHESES
)

174 
le_ags
 &~(
LINE_FLAG_COMMENT_PARENTHESES
);

180 if(
c
 <= ' ')

184 if(
c
 == '/')

189 if(
c
 == '(')

195 
le_ags
 |
LINE_FLAG_COMMENT_PARENTHESES
;

197 if(
c
 == ';')

200 
le_ags
 |
LINE_FLAG_COMMENT_SEMICOLON
;

209 if(
ch_cou
 >(
LINE_BUFFER_SIZE
-1))

212 
le_ags
 |
LINE_FLAG_OVERFLOW
;

214 if(
c
 >= 'a' && c <= 'z')

216 
le
[
ch_cou
++] = 
c
-'a'+'A';

220 
le
[
ch_cou
++] = 
c
;

229 
	`Proc_AutoCyeS
();

231 
	`Proc_ExecuRime
();

233 if(
sys
.
abt
)

241 
	}
}

246 
	$Proc_BufrSynchrize
()

249 
	`Proc_AutoCyeS
();

252 
	`Proc_ExecuRime
();

254 if(
sys
.
abt
)

260 
	`P_GCutBlock
(|| (
sys
.
e
 =
STATE_CYCLE
));

261 
	}
}

270 
	$Proc_AutoCyeS
()

272 if(
	`P_GCutBlock
() != 0)

274 
	`Syem_SExecSFg
(
EXEC_CYCLE_START
);

276 
	}
}

290 
	$Proc_ExecuRime
()

292 
RX_Pack_t
 
ck
;

294 
	`Proc_ExecRtSyem
();

296 #ifde
ETH_IF


297 
	`GrIP_Upde
();

298 if(
	`GrIP_Reive
(&
ck
))

300 
i
 = 0; i < 
ck
.
RX_Hd
.
Lgth
; i++)

302 
	`ProssReive
(
ck
.
Da
[
i
]);

305 
	`SvTCP_Upde
();

307 ()
ck
;

310 if(
sys
.
sud
)

312 
	`Proc_ExecRtSud
();

314 
	}
}

320 
	$Proc_ExecRtSyem
()

322 
ut8_t
 
_exec
;

323 
_exec
 = 
sys__exec_m
;

325 if(
_exec
)

330 
sys
.
e
 = 
STATE_ALARM
;

331 
	`Rt_ArmMesge
(
_exec
);

334 if((
_exec
 =
EXEC_ALARM_HARD_LIMIT
|| (_exe=
EXEC_ALARM_SOFT_LIMIT
))

336 
	`Rt_FdbackMesge
(
MESSAGE_CRITICAL_EVENT
);

337 
	`Syem_CˬExecSFg
(
EXEC_RESET
);

347 
	`BIT_IS_FALSE
(
sys__exec_e
, 
EXEC_RESET
));

350 
	`Syem_CˬExecArm
();

353 
_exec
 = 
sys__exec_e
;

354 if(
_exec
)

357 if(
_exec
 & 
EXEC_RESET
)

359 
sys
.
abt
 = 
ue
;

365 if(
_exec
 & 
EXEC_STATUS_REPORT
)

367 
	`Rt_RimeStus
();

368 
	`Syem_CˬExecSFg
(
EXEC_STATUS_REPORT
);

373 if(
_exec
 & (
EXEC_MOTION_CANCEL
 | 
EXEC_FEED_HOLD
 | 
EXEC_SAFETY_DOOR
 | 
EXEC_SLEEP
))

376 if(!(
sys
.
e
 & (
STATE_ALARM
 | 
STATE_CHECK_MODE
)))

379 if(
sys
.
e
 & (
STATE_CYCLE
 | 
STATE_JOG
))

381 if(!(
sys
.
sud
 & (
SUSPEND_MOTION_CANCEL
 | 
SUSPEND_JOG_CANCEL
)))

383 
	`S_UpdePBlockPams
();

384 
sys
.
_cڌ
 = 
STEP_CONTROL_EXECUTE_HOLD
;

386 if(
sys
.
e
 =
STATE_JOG
)

388 i(!(
_exec
 & 
EXEC_SLEEP
))

390 
sys
.
sud
 |
SUSPEND_JOG_CANCEL
;

397 if(
sys
.
e
 =
STATE_IDLE
)

399 
sys
.
sud
 = 
SUSPEND_HOLD_COMPLETE
;

404 if(
_exec
 & 
EXEC_MOTION_CANCEL
)

409 if(!(
sys
.
e
 & 
STATE_JOG
))

411 
sys
.
sud
 |
SUSPEND_MOTION_CANCEL
;

416 if(
_exec
 & 
EXEC_FEED_HOLD
)

419 if(!(
sys
.
e
 & (
STATE_SAFETY_DOOR
 | 
STATE_JOG
 | 
STATE_SLEEP
)))

421 
sys
.
e
 = 
STATE_HOLD
;

428 if(
_exec
 & 
EXEC_SAFETY_DOOR
)

430 
	`Rt_FdbackMesge
(
MESSAGE_SAFETY_DOOR_AJAR
);

433 if(!(
sys
.
sud
 & 
SUSPEND_JOG_CANCEL
))

437 if(
sys
.
e
 =
STATE_SAFETY_DOOR
)

439 if(
sys
.
sud
 & 
SUSPEND_INITIATE_RESTORE
)

441 #ifde
PARKING_ENABLE


443 if(
sys
.
_cڌ
 & 
STEP_CONTROL_EXECUTE_SYS_MOTION
)

445 
	`S_UpdePBlockPams
();

446 
sys
.
_cڌ
 = (
STEP_CONTROL_EXECUTE_HOLD
 | 
STEP_CONTROL_EXECUTE_SYS_MOTION
);

447 
sys
.
sud
 &~(
SUSPEND_HOLD_COMPLETE
);

450 
sys
.
sud
 &~(
SUSPEND_RETRACT_COMPLETE
 | 
SUSPEND_INITIATE_RESTORE
 | 
SUSPEND_RESTORE_COMPLETE
);

451 
sys
.
sud
 |
SUSPEND_RESTART_RETRACT
;

455 if(
sys
.
e
 !
STATE_SLEEP
)

457 
sys
.
e
 = 
STATE_SAFETY_DOOR
;

462 
sys
.
sud
 |
SUSPEND_SAFETY_DOOR_AJAR
;

466 if(
_exec
 & 
EXEC_SLEEP
)

468 if(
sys
.
e
 =
STATE_ALARM
)

470 
sys
.
sud
 |(
SUSPEND_RETRACT_COMPLETE
 | 
SUSPEND_HOLD_COMPLETE
);

473 
sys
.
e
 = 
STATE_SLEEP
;

476 
	`Syem_CˬExecSFg
((
EXEC_MOTION_CANCEL
 | 
EXEC_FEED_HOLD
 | 
EXEC_SAFETY_DOOR
 | 
EXEC_SLEEP
));

480 if(
_exec
 & 
EXEC_CYCLE_START
)

484 if(!(
_exec
 & (
EXEC_FEED_HOLD
 | 
EXEC_MOTION_CANCEL
 | 
EXEC_SAFETY_DOOR
)))

487 if((
sys
.
e
 =
STATE_SAFETY_DOOR
&& !(sys.
sud
 & 
SUSPEND_SAFETY_DOOR_AJAR
))

489 if(
sys
.
sud
 & 
SUSPEND_RESTORE_COMPLETE
)

491 
sys
.
e
 = 
STATE_IDLE
;

493 if(
sys
.
sud
 & 
SUSPEND_RETRACT_COMPLETE
)

500 
sys
.
sud
 |
SUSPEND_INITIATE_RESTORE
;

505 if((
sys
.
e
 =
STATE_IDLE
|| ((sys.& 
STATE_HOLD
&& (sys.
sud
 & 
SUSPEND_HOLD_COMPLETE
)))

507 i(
sys
.
e
 =
STATE_HOLD
 && sys.
d__ovr
)

509 
sys
.
d__ovr
 |
SPINDLE_STOP_OVR_RESTORE_CYCLE
;

514 
sys
.
_cڌ
 = 
STEP_CONTROL_NORMAL_OP
;

516 if(
	`P_GCutBlock
(&& 
	`BIT_IS_FALSE
(
sys
.
sud
, 
SUSPEND_MOTION_CANCEL
))

518 
sys
.
sud
 = 
SUSPEND_DISABLE
;

519 
sys
.
e
 = 
STATE_CYCLE
;

520 
	`S_PBufr
();

521 
	`S_WakeUp
();

525 
sys
.
sud
 = 
SUSPEND_DISABLE
;

526 
sys
.
e
 = 
STATE_IDLE
;

532 
	`Syem_CˬExecSFg
(
EXEC_CYCLE_START
);

535 if(
_exec
 & 
EXEC_CYCLE_STOP
)

542 if((
sys
.
e
 & (
STATE_HOLD
|
STATE_SAFETY_DOOR
|
STATE_SLEEP
)&& !(sys.
so_lim
&& !(sys.
sud
 & 
SUSPEND_JOG_CANCEL
))

546 
	`P_CyeRelize
();

548 if(
sys
.
_cڌ
 & 
STEP_CONTROL_EXECUTE_HOLD
)

550 
sys
.
sud
 |
SUSPEND_HOLD_COMPLETE
;

552 
	`BIT_FALSE
(
sys
.
_cڌ
,(
STEP_CONTROL_EXECUTE_HOLD
 | 
STEP_CONTROL_EXECUTE_SYS_MOTION
));

558 if(
sys
.
sud
 & 
SUSPEND_JOG_CANCEL
)

560 
sys
.
_cڌ
 = 
STEP_CONTROL_NORMAL_OP
;

561 
	`P_Ret
();

562 
	`S_Ret
();

563 
	`GC_SyncPosi
();

564 
	`P_SyncPosi
();

565 
	`MC_SyncBackshPosi
();

568 if(
sys
.
sud
 & 
SUSPEND_SAFETY_DOOR_AJAR
)

570 
sys
.
sud
 &~(
SUSPEND_JOG_CANCEL
);

571 
sys
.
sud
 |
SUSPEND_HOLD_COMPLETE
;

572 
sys
.
e
 = 
STATE_SAFETY_DOOR
;

576 
sys
.
sud
 = 
SUSPEND_DISABLE
;

577 
sys
.
e
 = 
STATE_IDLE
;

581 
	`Syem_CˬExecSFg
(
EXEC_CYCLE_STOP
);

586 
_exec
 = 
sys__exec_mi_ovride
;

587 if(
_exec
 && !
sys
.
sync_move
)

589 
	`Syem_CˬExecMiOvride
();

591 
ut8_t
 
w_f_ovride
 = 
sys
.
f_ovride
;

593 if(
_exec
 & 
EXEC_FEED_OVR_RESET
)

595 
w_f_ovride
 = 
DEFAULT_FEED_OVERRIDE
;

597 if(
_exec
 & 
EXEC_FEED_OVR_COARSE_PLUS
)

599 
w_f_ovride
 +
FEED_OVERRIDE_COARSE_INCREMENT
;

601 if(
_exec
 & 
EXEC_FEED_OVR_COARSE_MINUS
)

603 
w_f_ovride
 -
FEED_OVERRIDE_COARSE_INCREMENT
;

605 if(
_exec
 & 
EXEC_FEED_OVR_FINE_PLUS
)

607 
w_f_ovride
 +
FEED_OVERRIDE_FINE_INCREMENT
;

609 if(
_exec
 & 
EXEC_FEED_OVR_FINE_MINUS
)

611 
w_f_ovride
 -
FEED_OVERRIDE_FINE_INCREMENT
;

614 
w_f_ovride
 = 
	`m
ew_f_ovride,
MAX_FEED_RATE_OVERRIDE
);

615 
w_f_ovride
 = 
	`max
ew_f_ovride,
MIN_FEED_RATE_OVERRIDE
);

617 
ut8_t
 
w_r_ovride
 = 
sys
.
r_ovride
;

619 if(
_exec
 & 
EXEC_RAPID_OVR_RESET
)

621 
w_r_ovride
 = 
DEFAULT_RAPID_OVERRIDE
;

623 if(
_exec
 & 
EXEC_RAPID_OVR_MEDIUM
)

625 
w_r_ovride
 = 
RAPID_OVERRIDE_MEDIUM
;

627 if(
_exec
 & 
EXEC_RAPID_OVR_LOW
)

629 
w_r_ovride
 = 
RAPID_OVERRIDE_LOW
;

632 if((
w_f_ovride
 !
sys
.
f_ovride
|| (
w_r_ovride
 !sys.
r_ovride
))

634 
sys
.
f_ovride
 = 
w_f_ovride
;

635 
sys
.
r_ovride
 = 
w_r_ovride
;

636 
sys
.
pt_ovr_cou
 = 0;

638 
	`P_UpdeVocyProfePams
();

639 
	`P_CyeRelize
();

643 
_exec
 = 
sys__exec_acssy_ovride
;

644 if(
_exec
)

646 
	`Syem_CˬExecAcssyOvrides
();

649 
ut8_t
 
ϡ_s_ovride
 = 
sys
.
d_d_ovr
;

651 if(
_exec
 & 
EXEC_SPINDLE_OVR_RESET
)

653 
ϡ_s_ovride
 = 
DEFAULT_SPINDLE_SPEED_OVERRIDE
;

655 if(
_exec
 & 
EXEC_SPINDLE_OVR_COARSE_PLUS
)

657 
ϡ_s_ovride
 +
SPINDLE_OVERRIDE_COARSE_INCREMENT
;

659 if(
_exec
 & 
EXEC_SPINDLE_OVR_COARSE_MINUS
)

661 
ϡ_s_ovride
 -
SPINDLE_OVERRIDE_COARSE_INCREMENT
;

663 if(
_exec
 & 
EXEC_SPINDLE_OVR_FINE_PLUS
)

665 
ϡ_s_ovride
 +
SPINDLE_OVERRIDE_FINE_INCREMENT
;

667 if(
_exec
 & 
EXEC_SPINDLE_OVR_FINE_MINUS
)

669 
ϡ_s_ovride
 -
SPINDLE_OVERRIDE_FINE_INCREMENT
;

672 
ϡ_s_ovride
 = 
	`m
a_s_ovride,
MAX_SPINDLE_SPEED_OVERRIDE
);

673 
ϡ_s_ovride
 = 
	`max
a_s_ovride,
MIN_SPINDLE_SPEED_OVERRIDE
);

675 if(
ϡ_s_ovride
 !
sys
.
d_d_ovr
)

677 
sys
.
d_d_ovr
 = 
ϡ_s_ovride
;

679 i(
sys
.
e
 =
STATE_IDLE
)

681 
	`Spd_SS
(
gc_e
.
mod
.
d
, gc_e.
d_d
);

685 
	`BIT_TRUE
(
sys
.
_cڌ
, 
STEP_CONTROL_UPDATE_SPINDLE_PWM
);

687 
sys
.
pt_ovr_cou
 = 0;

690 if(
_exec
 & 
EXEC_SPINDLE_OVR_STOP
)

694 if(
sys
.
e
 =
STATE_HOLD
)

696 if(!(
sys
.
d__ovr
))

698 
sys
.
d__ovr
 = 
SPINDLE_STOP_OVR_INITIATE
;

700 if(
sys
.
d__ovr
 & 
SPINDLE_STOP_OVR_ENABLED
)

702 
sys
.
d__ovr
 |
SPINDLE_STOP_OVR_RESTORE
;

710 if(
_exec
 & (
EXEC_COOLANT_FLOOD_OVR_TOGGLE
 | 
EXEC_COOLANT_MIST_OVR_TOGGLE
))

712 if((
sys
.
e
 =
STATE_IDLE
|| (sys.& (
STATE_CYCLE
 | 
STATE_HOLD
 | 
STATE_JOG
)))

714 
ut8_t
 
coުt_e
 = 
gc_e
.
mod
.
coުt
;

715 #ifde
ENABLE_M7


716 if(
_exec
 & 
EXEC_COOLANT_MIST_OVR_TOGGLE
)

718 if(
coުt_e
 & 
COOLANT_MIST_ENABLE
)

720 
	`BIT_FALSE
(
coުt_e
,
COOLANT_MIST_ENABLE
);

724 
coުt_e
 |
COOLANT_MIST_ENABLE
;

728 if(
_exec
 & 
EXEC_COOLANT_FLOOD_OVR_TOGGLE
)

730 if(
coުt_e
 & 
COOLANT_FLOOD_ENABLE
)

732 
	`BIT_FALSE
(
coުt_e
,
COOLANT_FLOOD_ENABLE
);

736 
coުt_e
 |
COOLANT_FLOOD_ENABLE
;

740 if(
coުt_e
 & 
COOLANT_FLOOD_ENABLE
)

742 
	`BIT_FALSE
(
coުt_e
,
COOLANT_FLOOD_ENABLE
);

746 
coުt_e
 |
COOLANT_FLOOD_ENABLE
;

749 
	`Coުt_SS
(
coުt_e
);

750 
gc_e
.
mod
.
coުt
 = 
coުt_e
;

755 #ifde
DEBUG


756 if(
sys__exec_debug
)

758 
	`Rt_RimeDebug
();

759 
sys__exec_debug
 = 0;

764 if(
sys
.
e
 & (
STATE_CYCLE
 | 
STATE_HOLD
 | 
STATE_SAFETY_DOOR
 | 
STATE_HOMING
 | 
STATE_SLEEP
| 
STATE_JOG
))

766 
	`S_PBufr
();

768 
	}
}

776 
	$Proc_ExecRtSud
()

778 #ifde
PARKING_ENABLE


780 
e_rg
[
N_AXIS
];

781 
rkg_rg
[
N_AXIS
];

782 
a_waypot
 = 
PARKING_PULLOUT_INCREMENT
;

783 
P_LeDa_t
 
_da
;

784 
P_LeDa_t
 *
_da
 = &
_da
;

786 
	`memt
(
_da
,0,(
P_LeDa_t
));

787 
_da
->
cdi
 = (
PL_COND_FLAG_SYSTEM_MOTION
|
PL_COND_FLAG_NO_FEED_OVERRIDE
);

788 
_da
->
le_numb
 = 
PARKING_MOTION_LINE_NUMBER
;

791 
P_Block_t
 *
block
 = 
	`P_GCutBlock
();

792 
ut8_t
 
e_cdi
;

793 
RX_Pack_t
 
ck
;

795 
e_d_d
;

796 if(
block
 == 0)

798 
e_cdi
 = (
gc_e
.
mod
.
d
 | gc_e.mod.
coުt
);

799 
e_d_d
 = 
gc_e
.
d_d
;

803 
e_cdi
 = (
block
->
cdi
 & 
PL_COND_SPINDLE_MASK
| 
	`Coުt_GS
();

804 
e_d_d
 = 
block
->
d_d
;

806 #ifde
DISABLE_LASER_DURING_HOLD


807 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_LASER_MODE
))

809 
	`Syem_SExecAcssyOvrideFg
(
EXEC_SPINDLE_OVR_STOP
);

813 
sys
.
sud
)

815 if(
sys
.
abt
)

820 #ifde
ETH_IF


821 
	`GrIP_Upde
();

822 if(
	`GrIP_Reive
(&
ck
))

824 
i
 = 0; i < 
ck
.
RX_Hd
.
Lgth
; i++)

826 
	`ProssReive
(
ck
.
Da
[
i
]);

829 
	`SvTCP_Upde
();

831 ()
ck
;

835 if(
sys
.
sud
 & 
SUSPEND_HOLD_COMPLETE
)

839 if(
sys
.
e
 & (
STATE_SAFETY_DOOR
 | 
STATE_SLEEP
))

842 if(
	`BIT_IS_FALSE
(
sys
.
sud
,
SUSPEND_RETRACT_COMPLETE
))

846 
sys
.
d__ovr
 = 
SPINDLE_STOP_OVR_DISABLED
;

848 #ide
PARKING_ENABLE


849 
	`Spd_SS
(
SPINDLE_DISABLE
, 0.0);

850 
	`Coުt_SS
(
COOLANT_DISABLE
);

854 
	`Syem_CvtAaySps2Mpos
(
rkg_rg
,
sys_posi
);

855 if(
	`BIT_IS_FALSE
(
sys
.
sud
,
SUSPEND_RESTART_RETRACT
))

857 
	`memy
(
e_rg
,
rkg_rg
,(parking_target));

859 
a_waypot
 +
e_rg
[
PARKING_AXIS
];

860 
a_waypot
 = 
	`m
ԑ_waypot,
PARKING_TARGET
);

866 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


867 if((
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_HOMING_ENABLE
)) &&

868 (
rkg_rg
[
PARKING_AXIS
] < 
PARKING_TARGET
) &&

869 
	`BIT_IS_FALSE
(
gs
.
ags
,
BITFLAG_LASER_MODE
) &&

870 (
sys
.
ovride_
 =
OVERRIDE_PARKING_MOTION
))

873 if((
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_HOMING_ENABLE
)) &&

874 (
rkg_rg
[
PARKING_AXIS
] < 
PARKING_TARGET
) &&

875 
	`BIT_IS_FALSE
(
gs
.
ags
,
BITFLAG_LASER_MODE
))

880 if(
rkg_rg
[
PARKING_AXIS
] < 
a_waypot
)

882 
rkg_rg
[
PARKING_AXIS
] = 
a_waypot
;

883 
_da
->
ed_
 = 
PARKING_PULLOUT_RATE
;

884 
_da
->
cdi
 |(
e_cdi
 & 
PL_COND_ACCESSORY_MASK
);

885 
_da
->
d_d
 = 
e_d_d
;

887 
	`MC_PkgMi
(
rkg_rg
, 
_da
);

891 
_da
->
cdi
 = (
PL_COND_FLAG_SYSTEM_MOTION
|
PL_COND_FLAG_NO_FEED_OVERRIDE
);

892 
_da
->
d_d
 = 0.0;

893 
	`Spd_SS
(
SPINDLE_DISABLE
,0.0);

894 
	`Coުt_SS
(
COOLANT_DISABLE
);

897 if(
rkg_rg
[
PARKING_AXIS
] < 
PARKING_TARGET
)

899 
rkg_rg
[
PARKING_AXIS
] = 
PARKING_TARGET
;

900 
_da
->
ed_
 = 
PARKING_RATE
;

901 
	`MC_PkgMi
(
rkg_rg
, 
_da
);

908 
	`Spd_SS
(
SPINDLE_DISABLE
, 0.0);

909 
	`Coުt_SS
(
COOLANT_DISABLE
);

915 
sys
.
sud
 &~(
SUSPEND_RESTART_RETRACT
);

916 
sys
.
sud
 |
SUSPEND_RETRACT_COMPLETE
;

921 if(
sys
.
e
 =
STATE_SLEEP
)

923 
	`Rt_FdbackMesge
(
MESSAGE_SLEEP_MODE
);

926 
	`Spd_SS
(
SPINDLE_DISABLE
, 0.0);

927 
	`Coުt_SS
(
COOLANT_DISABLE
);

928 
	`S_Dib
(0);

930 !(
sys
.
abt
))

932 
	`Proc_ExecRtSyem
();

939 if(
sys
.
e
 =
STATE_SAFETY_DOOR
)

941 if(!(
	`Syem_CheckSatyDoAj
()))

943 
sys
.
sud
 &~(
SUSPEND_SAFETY_DOOR_AJAR
);

948 if(
sys
.
sud
 & 
SUSPEND_INITIATE_RESTORE
)

951 #ifde
PARKING_ENABLE


954 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


955 if(((
gs
.
ags
 & (
BITFLAG_HOMING_ENABLE
|
BITFLAG_LASER_MODE
)) == BITFLAG_HOMING_ENABLE) &&

956 (
sys
.
ovride_
 =
OVERRIDE_PARKING_MOTION
))

959 if((
gs
.
ags
 & (
BITFLAG_HOMING_ENABLE
|
BITFLAG_LASER_MODE
)) == BITFLAG_HOMING_ENABLE)

963 if(
rkg_rg
[
PARKING_AXIS
] <
PARKING_TARGET
)

965 
rkg_rg
[
PARKING_AXIS
] = 
a_waypot
;

966 
_da
->
ed_
 = 
PARKING_RATE
;

968 
	`MC_PkgMi
(
rkg_rg
, 
_da
);

974 if(
gc_e
.
mod
.
d
 !
SPINDLE_DISABLE
)

977 if(
	`BIT_IS_FALSE
(
sys
.
sud
,
SUSPEND_RESTART_RETRACT
))

979 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_LASER_MODE
))

982 
	`BIT_TRUE
(
sys
.
_cڌ
, 
STEP_CONTROL_UPDATE_SPINDLE_PWM
);

986 
	`Spd_SS
((
e_cdi
 & (
PL_COND_FLAG_SPINDLE_CW
 | 
PL_COND_FLAG_SPINDLE_CCW
)), 
e_d_d
);

987 
	`Day_c
(
SAFETY_DOOR_SPINDLE_DELAY
, 
DELAY_MODE_SYS_SUSPEND
);

992 if(
gc_e
.
mod
.
coުt
 !
COOLANT_DISABLE
)

995 if(
	`BIT_IS_FALSE
(
sys
.
sud
, 
SUSPEND_RESTART_RETRACT
))

998 
	`Coުt_SS
((
e_cdi
 & (
PL_COND_FLAG_COOLANT_FLOOD
 | 
PL_COND_FLAG_COOLANT_MIST
)));

999 
	`Day_c
(
SAFETY_DOOR_COOLANT_DELAY
, 
DELAY_MODE_SYS_SUSPEND
);

1003 #ifde
PARKING_ENABLE


1005 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


1006 if(((
gs
.
ags
 & (
BITFLAG_HOMING_ENABLE
|
BITFLAG_LASER_MODE
)) == BITFLAG_HOMING_ENABLE) &&

1007 (
sys
.
ovride_
 =
OVERRIDE_PARKING_MOTION
))

1010 if((
gs
.
ags
 & (
BITFLAG_HOMING_ENABLE
|
BITFLAG_LASER_MODE
)) == BITFLAG_HOMING_ENABLE)

1014 if(
	`BIT_IS_FALSE
(
sys
.
sud
,
SUSPEND_RESTART_RETRACT
))

1019 
_da
->
ed_
 = 
PARKING_PULLOUT_RATE
;

1020 
_da
->
cdi
 |(
e_cdi
 & 
PL_COND_ACCESSORY_MASK
);

1021 
_da
->
d_d
 = 
e_d_d
;

1023 
	`MC_PkgMi
(
e_rg
, 
_da
);

1028 if(
	`BIT_IS_FALSE
(
sys
.
sud
, 
SUSPEND_RESTART_RETRACT
))

1030 
sys
.
sud
 |
SUSPEND_RESTORE_COMPLETE
;

1031 
	`Syem_SExecSFg
(
EXEC_CYCLE_START
);

1041 if(
sys
.
d__ovr
)

1044 if(
sys
.
d__ovr
 & 
SPINDLE_STOP_OVR_INITIATE
)

1046 if(
gc_e
.
mod
.
d
 !
SPINDLE_DISABLE
)

1048 
	`Spd_SS
(
SPINDLE_DISABLE
,0.0);

1049 
sys
.
d__ovr
 = 
SPINDLE_STOP_OVR_ENABLED
;

1053 
sys
.
d__ovr
 = 
SPINDLE_STOP_OVR_DISABLED
;

1057 if(
sys
.
d__ovr
 & (
SPINDLE_STOP_OVR_RESTORE
 | 
SPINDLE_STOP_OVR_RESTORE_CYCLE
))

1059 i(
gc_e
.
mod
.
d
 !
SPINDLE_DISABLE
)

1061 
	`Rt_FdbackMesge
(
MESSAGE_SPINDLE_RESTORE
);

1062 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_LASER_MODE
))

1065 
	`BIT_TRUE
(
sys
.
_cڌ
, 
STEP_CONTROL_UPDATE_SPINDLE_PWM
);

1069 
	`Spd_SS
((
e_cdi
 & (
PL_COND_FLAG_SPINDLE_CW
 | 
PL_COND_FLAG_SPINDLE_CCW
)), 
e_d_d
);

1072 if(
sys
.
d__ovr
 & 
SPINDLE_STOP_OVR_RESTORE_CYCLE
)

1074 
	`Syem_SExecSFg
(
EXEC_CYCLE_START
);

1077 
sys
.
d__ovr
 = 
SPINDLE_STOP_OVR_DISABLED
;

1084 if(
	`BIT_IS_TRUE
(
sys
.
_cڌ
, 
STEP_CONTROL_UPDATE_SPINDLE_PWM
))

1086 
	`Spd_SS
((
e_cdi
 & (
PL_COND_FLAG_SPINDLE_CW
 | 
PL_COND_FLAG_SPINDLE_CCW
)), 
e_d_d
);

1087 
	`BIT_FALSE
(
sys
.
_cڌ
, 
STEP_CONTROL_UPDATE_SPINDLE_PWM
);

1093 
	`Proc_ExecRtSyem
();

1095 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\Protocol.h

22 #ide
PROTOCOL_H


23 
	#PROTOCOL_H


	)

28 
Proc_MaLo
();

31 
Proc_ExecuRime
();

33 
Proc_ExecRtSyem
();

36 
Proc_AutoCyeS
();

39 
Proc_BufrSynchrize
();

	@X:\GRBL-Advanced-F446ZE\grbl\Report.c

29 
	~<rg.h
>

30 
	~"ut.h
"

31 
	~"Cfig.h
"

32 
	~"CoުtCڌ.h
"

33 
	~"GCode.h
"

34 
	~"Lims.h
"

35 
	~"Probe.h
"

36 
	~"Stgs.h
"

37 
	~"SpdCڌ.h
"

38 
	~"S.h
"

39 
	~"Syem.h
"

40 
	~"Rt.h
"

42 
	~"Prt.h
"

43 
	~"FIFO_USART.h
"

44 
	~"Syem32.h
"

48 
	$Rt_StgPfix
(
ut8_t
 
n
)

50 
	`Putc
('$');

51 
	`Prtf
("%d", 
n
);

52 
	`Putc
('=');

53 
	}
}

56 
	$Rt_LeFd
()

58 
	`Putc
('\r');

59 
	`Putc
('\n');

60 
	`Prtf_Flush
();

61 
	}
}

64 
	$pt_ut_edback_le_ed
()

66 
	`Putc
(']');

67 
	`Rt_LeFd
();

68 
	}
}

71 
	$pt_ut_gcode_modes_G
()

73 
	`Prtf
(" G");

74 
	}
}

77 
	$pt_ut_gcode_modes_M
()

79 
	`Prtf
(" M");

80 
	}
}

83 
	$Rt_AxisVue
(*
axis_vue
)

85 
ut8_t
 
idx
;

86 
ut8_t
 
axis_num
 = 
N_LINEAR_AXIS
;

88 #ifde
USE_MULTI_AXIS


89 
axis_num
 = 
N_AXIS
;

92 
idx
 = 0; idx < 
axis_num
; idx++)

94 
	`PrtFlt_CodVue
(
axis_vue
[
idx
]);

96 if(
idx
 < (
axis_num
-1))

98 
	`Putc
(',');

101 
	}
}

104 
	$pt_ut_ut8_g
(
ut8_t
 
n
, 
v
)

106 
	`Rt_StgPfix
(
n
);

107 
	`Prtf
("%d", 
v
);

108 
	`Rt_LeFd
();

109 
	}
}

112 
	$pt_ut_t_g
(
ut8_t
 
n
, 
v
, ut8_
n_decim
)

114 
	`Rt_StgPfix
(
n
);

115 
	`Prtf_Flt
(
v
, 
n_decim
);

116 
	`Rt_LeFd
();

117 
	}
}

126 
	$Rt_StusMesge
(
ut8_t
 
us_code
)

128 
us_code
)

130 
STATUS_OK
:

131 
	`Prtf
("ok\r\n");

132 
	`Prtf_Flush
();

136 
	`Prtf
("error:");

137 
	`Prtf
("%d\r\n", 
us_code
);

138 
	`Prtf_Flush
();

140 
	}
}

144 
	$Rt_ArmMesge
(
ut8_t
 
m_code
)

146 
	`Prtf
("ALARM:");

147 
	`Prtf
("%d", 
m_code
);

148 
	`Rt_LeFd
();

150 
	`Day_ms
(200);

151 
	}
}

159 
	$Rt_FdbackMesge
(
ut8_t
 
mesge_code
)

161 
	`Prtf
("[MSG:");

163 
mesge_code
)

165 
MESSAGE_CRITICAL_EVENT
:

166 
	`Prtf
("Reseto continue");

169 
MESSAGE_ALARM_LOCK
:

170 
	`Prtf
("'$H'|'$X'o unlock");

173 
MESSAGE_ALARM_UNLOCK
:

174 
	`Prtf
("Caution: Unlocked");

177 
MESSAGE_ENABLED
:

178 
	`Prtf
("Enabled");

181 
MESSAGE_DISABLED
:

182 
	`Prtf
("Disabled");

185 
MESSAGE_SAFETY_DOOR_AJAR
:

186 
	`Prtf
("Check Door");

189 
MESSAGE_CHECK_LIMITS
:

190 
	`Prtf
("Check Limits");

193 
MESSAGE_PROGRAM_END
:

194 
	`Prtf
("Pgm End");

197 
MESSAGE_RESTORE_DEFAULTS
:

198 
	`Prtf
("Restoring defaults");

201 
MESSAGE_SPINDLE_RESTORE
:

202 
	`Prtf
("Restoring spindle");

205 
MESSAGE_SLEEP_MODE
:

206 
	`Prtf
("Sleeping");

209 
MESSAGE_INVALID_TOOL
:

210 
	`Prtf
("Invalid Tool Number");

214 
	`pt_ut_edback_le_ed
();

215 
	}
}

219 
	$Rt_InMesge
()

222 
	`Prtf
("\r\nGrb%[Advd Edi | '$' f hp]\r\n", 
GRBL_VERSION
);

223 
	`Prtf_Flush
();

224 
	}
}

228 
	$Rt_GrblHp
()

230 
	`Prtf
("[HLP:$$ $# $G $I $N $x=val $Nx=line $J=line $SLP $C $X $H ~ ! ? ctrl-x]\r\n");

231 
	`Prtf
("[GRBL-Advanced by Schildkroet]\r\n");

232 
	`Prtf_Flush
();

233 
	}
}

238 
	$Rt_GrblStgs
()

241 
	`pt_ut_ut8_g
(0, 
gs
.
syem_ags
);

242 
	`pt_ut_ut8_g
(1, 
gs
.
r_id_lock_time
);

243 
	`pt_ut_ut8_g
(2, 
gs
.
_vt_mask
);

244 
	`pt_ut_ut8_g
(3, 
gs
.
d_vt_mask
);

245 
	`pt_ut_ut8_g
(4, 
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_INVERT_ST_ENABLE
));

246 
	`pt_ut_ut8_g
(5, 
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_INVERT_LIMIT_PINS
));

247 
	`pt_ut_ut8_g
(6, 
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_INVERT_PROBE_PIN
));

248 
	`pt_ut_ut8_g
(10, 
gs
.
us_pt_mask
);

249 
	`pt_ut_t_g
(11, 
gs
.
juni_devti
, 
N_DECIMAL_SETTINGVALUE
);

250 
	`pt_ut_t_g
(12, 
gs
.
c_tޔ
, 
N_DECIMAL_SETTINGVALUE
);

251 
	`pt_ut_ut8_g
(13, 
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_REPORT_INCHES
));

252 
	`pt_ut_ut8_g
(14, 
gs
.
to_chge
);

253 
	`pt_ut_ut8_g
(20, 
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_SOFT_LIMIT_ENABLE
));

254 
	`pt_ut_ut8_g
(21, 
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_HARD_LIMIT_ENABLE
));

255 
	`pt_ut_ut8_g
(22, 
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_HOMING_ENABLE
));

256 
	`pt_ut_ut8_g
(23, 
gs
.
homg_d_mask
);

257 
	`pt_ut_t_g
(24, 
gs
.
homg_ed_
, 
N_DECIMAL_SETTINGVALUE
);

258 
	`pt_ut_t_g
(25, 
gs
.
homg_ek_
, 
N_DECIMAL_SETTINGVALUE
);

259 
	`pt_ut_ut8_g
(26, 
gs
.
homg_deboun_day
);

260 
	`pt_ut_t_g
(27, 
gs
.
homg_puoff
, 
N_DECIMAL_SETTINGVALUE
);

261 
	`pt_ut_t_g
(30, 
gs
.
m_max
, 
N_DECIMAL_RPMVALUE
);

262 
	`pt_ut_t_g
(31, 
gs
.
m_m
, 
N_DECIMAL_RPMVALUE
);

264 
	`pt_ut_ut8_g
(32, 
	`BIT_IS_TRUE
(
gs
.
ags
,
BITFLAG_LASER_MODE
));

265 
	`pt_ut_ut8_g
(33, 
	`BIT_IS_TRUE
(
gs
.
ags2
,
BITFLAG_LATHE_MODE
));

267 
	`Day_ms
(5);

270 
ut8_t
 
idx
, 
t_idx
;

271 
ut8_t
 
v
 = 
AXIS_SETTINGS_START_VAL
;

273 
t_idx
 = 0; s_idx < 
AXIS_N_SETTINGS
; set_idx++)

275 
idx
 = 0; idx < 
N_AXIS
; idx++)

277 
t_idx
)

280 
	`pt_ut_t_g
(
v
+
idx
,
gs
.
s_r_mm
[idx],
N_DECIMAL_SETTINGVALUE
);

284 
	`pt_ut_t_g
(
v
+
idx
,
gs
.
max_
[idx],
N_DECIMAL_SETTINGVALUE
);

288 
	`pt_ut_t_g
(
v
+
idx
,
gs
.
ac˿ti
[idx]/(60*60),
N_DECIMAL_SETTINGVALUE
);

292 
	`pt_ut_t_g
(
v
+
idx
,-
gs
.
max_av
[idx],
N_DECIMAL_SETTINGVALUE
);

296 
	`pt_ut_t_g
(
v
+
idx
,
gs
.
backsh
[idx],
N_DECIMAL_SETTINGVALUE
);

304 
v
 +
AXIS_SETTINGS_INCREMENT
;

306 
	`Prtf_Flush
();

307 
	}
}

313 
	$Rt_ProbePams
()

315 
t_posi
[
N_AXIS
];

318 
	`Prtf
("[PRB:");

319 
	`Syem_CvtAaySps2Mpos
(
t_posi
, 
sys_obe_posi
);

320 
	`Rt_AxisVue
(
t_posi
);

321 
	`Putc
(':');

322 
	`Prtf
("%d", 
sys
.
obe_suceded
);

323 
	`pt_ut_edback_le_ed
();

324 
	}
}

327 
	$Rt_TLSPams
()

329 
t_posi
[
N_AXIS
];

330 
ut8_t
 
idx
 = 0;

333 
	`Prtf
("[TLS:");

334 
	`Syem_CvtAaySps2Mpos
(
t_posi
, 
gs
.
s_posi
);

336 
idx
 = 0; idx < 3; idx++)

338 
	`PrtFlt_CodVue
(
t_posi
[
idx
]);

340 if(
idx
 < (3-1))

342 
	`Putc
(',');

346 
	`Putc
(':');

347 
	`Prtf
("%d", 
gs
.
s_vid
);

348 
	`pt_ut_edback_le_ed
();

349 
	}
}

352 
	$Rt_ToPams
(
ut8_t
 
to_
)

354 
	`Prtf
("[TOOL%d:", 
to_
);

355 
ToPams_t
 
ms
 = {};

356 
	`TT_GToPams
(
to_
, &
ms
);

358 
	`PrtFlt_CodVue
(
ms
.
x_offt
);

359 
	`Putc
(':');

360 
	`PrtFlt_CodVue
(
ms
.
y_offt
);

361 
	`Putc
(':');

362 
	`PrtFlt_CodVue
(
ms
.
z_offt
);

363 
	`Putc
(':');

364 
	`PrtFlt_CodVue
(
ms
.
rved
);

365 
	`pt_ut_edback_le_ed
();

366 
	}
}

370 
	$Rt_NgcPams
()

372 
cod_da
[
N_AXIS
];

373 
ut8_t
 
cod_
;

376 
cod_
 = 0; cod_ <
SETTING_INDEX_NCOORD
; coord_select++)

378 if(!(
	`Stgs_RdCodDa
(
cod_
,
cod_da
)))

380 
	`Rt_StusMesge
(
STATUS_SETTING_READ_FAIL
);

385 
	`Prtf
("[G");

386 
cod_
)

389 
	`Prtf
("28");

393 
	`Prtf
("30");

397 
	`Prtf
("%d", 
cod_
+54);

402 
	`Putc
(':');

403 
	`Rt_AxisVue
(
cod_da
);

404 
	`pt_ut_edback_le_ed
();

407 
	`Prtf
("[G92:");

408 
	`Rt_AxisVue
(
gc_e
.
cod_offt
);

409 
	`pt_ut_edback_le_ed
();

410 
	`Prtf
("[TLO:");

411 
ut8_t
 
idx
 = 0; idx < 
N_AXIS
; idx++)

413 
	`PrtFlt_CodVue
(
gc_e
.
to_ngth_offt
[
idx
]);

414 if(
idx
 < (
N_AXIS
-1))

416 
	`Prtf
(",");

419 
	`pt_ut_edback_le_ed
();

420 
	`Rt_ProbePams
();

421 
	`Rt_TLSPams
();

423 
	`Prtf_Flush
();

424 
	}
}

428 
	$Rt_GCodeModes
()

430 
	`Prtf
("[GC:G");

432 if(
gc_e
.
mod
.
mi
 >
MOTION_MODE_PROBE_TOWARD
)

434 
	`Prtf
("38.");

435 
	`Prtf
("%d", 
gc_e
.
mod
.
mi
 - (
MOTION_MODE_PROBE_TOWARD
-2));

439 
	`Prtf
("%d", 
gc_e
.
mod
.
mi
);

442 
	`pt_ut_gcode_modes_G
();

443 
	`Prtf
("%d", 
gc_e
.
mod
.
cod_
+54);

445 
	`pt_ut_gcode_modes_G
();

446 
	`Prtf
("%d", 
gc_e
.
mod
.
e_
+17);

448 
	`pt_ut_gcode_modes_G
();

449 
	`Prtf
("%d", 21-
gc_e
.
mod
.
uns
);

451 
	`pt_ut_gcode_modes_G
();

452 
	`Prtf
("%d", 
gc_e
.
mod
.
di
+90);

454 
	`pt_ut_gcode_modes_G
();

455 
	`Prtf
("%d", 94-
gc_e
.
mod
.
ed_
);

457 
	`pt_ut_gcode_modes_G
();

458 
	`Prtf
("%d", 98+
gc_e
.
mod
.
a
);

460 if(
gc_e
.
mod
.
ogm_ow
)

462 
	`pt_ut_gcode_modes_M
();

464 
gc_e
.
mod
.
ogm_ow
)

466 
PROGRAM_FLOW_PAUSED
:

467 
	`Putc
('0');

471 
PROGRAM_FLOW_COMPLETED_M2
:

472 
PROGRAM_FLOW_COMPLETED_M30
:

473 
	`Prtf
("%d", 
gc_e
.
mod
.
ogm_ow
);

481 
	`pt_ut_gcode_modes_M
();

483 
gc_e
.
mod
.
d
)

485 
SPINDLE_ENABLE_CW
:

486 
	`Putc
('3');

489 
SPINDLE_ENABLE_CCW
:

490 
	`Putc
('4');

493 
SPINDLE_DISABLE
:

494 
	`Putc
('5');

498 #ifde
ENABLE_M7


499 if(
gc_e
.
mod
.
coުt
)

501 i(
gc_e
.
mod
.
coުt
 & 
PL_COND_FLAG_COOLANT_MIST
)

503 
	`pt_ut_gcode_modes_M
();

504 
	`Putc
('7');

506 i(
gc_e
.
mod
.
coުt
 & 
PL_COND_FLAG_COOLANT_FLOOD
)

508 
	`pt_ut_gcode_modes_M
();

509 
	`Putc
('8');

514 
	`pt_ut_gcode_modes_M
();

515 
	`Putc
('9');

518 
	`pt_ut_gcode_modes_M
();

520 if(
gc_e
.
mod
.
coުt
)

522 
	`Putc
('8');

526 
	`Putc
('9');

530 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


531 if(
sys
.
ovride_
 =
OVERRIDE_PARKING_MOTION
)

533 
	`pt_ut_gcode_modes_M
();

534 
	`Prtf
("%d", 56);

538 
	`Prtf
(" T");

539 
	`Prtf
("%d", 
gc_e
.
to
);

541 
	`Prtf
(" F");

542 
	`PrtFlt_ReVue
(
gc_e
.
ed_
);

544 
	`Prtf
(" S");

545 
	`Prtf_Flt
(
gc_e
.
d_d
, 
N_DECIMAL_RPMVALUE
);

547 
	`pt_ut_edback_le_ed
();

548 
	}
}

552 
	$Rt_SupLe
(
ut8_t
 
n
, *
le
)

554 
	`Prtf
("$N");

555 
	`Prtf
("%d", 
n
);

556 
	`Putc
('=');

557 
	`Prtf
("%s", 
le
);

558 
	`Rt_LeFd
();

559 
	}
}

562 
	$Rt_ExecuSupMesge
(*
le
, 
ut8_t
 
us_code
)

564 
	`Putc
('>');

565 
	`Prtf
("%s", 
le
);

566 
	`Putc
(':');

567 
	`Rt_StusMesge
(
us_code
);

568 
	}
}

572 
	$Rt_BudInfo
(*
le
)

574 
	`Prtf
("[VER: %s, %s:", 
GRBL_VERSION
, 
GRBL_VERSION_BUILD
);

575 
	`Prtf
("%s", 
le
);

576 
	`pt_ut_edback_le_ed
();

577 
	`Prtf
("[OPT:");

578 
	`Putc
('V');

581 
	`Putc
('N');

583 #ifde
ENABLE_M7


584 
	`Putc
('M');

586 #ifde
COREXY


587 
	`Putc
('C');

589 #ifde
PARKING_ENABLE


590 
	`Putc
('P');

592 #ifde
HOMING_FORCE_SET_ORIGIN


593 
	`Putc
('Z');

595 #ifde
HOMING_SINGLE_AXIS_COMMANDS


596 
	`Putc
('H');

598 #ifde
LIMITS_TWO_SWITCHES_ON_AXES


599 
	`Putc
('T');

601 #ifde
ALLOW_FEED_OVERRIDE_DURING_PROBE_CYCLES


602 
	`Putc
('A');

604 #ifde
SPINDLE_ENABLE_OFF_WITH_ZERO_SPEED


605 
	`Putc
('0');

607 #ifde
ENABLE_SOFTWARE_DEBOUNCE


608 
	`Putc
('S');

610 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


611 
	`Putc
('R');

613 #ide
ENABLE_RESTORE_EEPROM_WIPE_ALL


614 
	`Putc
('*');

616 #ide
ENABLE_RESTORE_EEPROM_DEFAULT_SETTINGS


617 
	`Putc
('$');

619 #ide
ENABLE_RESTORE_EEPROM_CLEAR_PARAMETERS


620 
	`Putc
('#');

622 #ide
ENABLE_BUILD_INFO_WRITE_COMMAND


623 
	`Putc
('I');

625 #ide
FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE


626 
	`Putc
('E');

628 #ide
FORCE_BUFFER_SYNC_DURING_WCO_CHANGE


629 
	`Putc
('W');

631 #ide
HOMING_INIT_LOCK


632 
	`Putc
('L');

634 #ifde
ENABLE_SAFETY_DOOR_INPUT_PIN


635 
	`Putc
('+');

637 #ifde
USE_MULTI_AXIS


638 
	`Putc
('A');

640 #ifde
LATHE_MODE


641 
	`Putc
('D');

645 
	`Putc
(',');

646 
	`Prtf
("%d", 
BLOCK_BUFFER_SIZE
-1);

647 
	`Putc
(',');

648 
	`Prtf
("%d", 
LINE_BUFFER_SIZE
);

650 
	`pt_ut_edback_le_ed
();

651 
	}
}

656 
	$Rt_EchoLeReived
(*
le
)

658 
	`Prtf
("[echo: ");

659 
	`Prtf
("%s", 
le
);

660 
	`pt_ut_edback_le_ed
();

661 
	}
}

669 
	$Rt_RimeStus
()

671 
ut8_t
 
idx
;

672 
t32_t
 
cut_posi
[
N_AXIS
];

673 
t_posi
[
N_AXIS
];

675 
	`memy
(
cut_posi
,
sys_posi
,(sys_position));

676 
	`Syem_CvtAaySps2Mpos
(
t_posi
, 
cut_posi
);

679 
	`Putc
('<');

681 
sys
.
e
)

683 
STATE_IDLE
:

684 
	`Prtf
("Idle");

687 
STATE_CYCLE
:

688 
	`Prtf
("Run");

691 
STATE_HOLD
:

692 if(!(
sys
.
sud
 & 
SUSPEND_JOG_CANCEL
))

694 
	`Prtf
("Hold:");

696 if(
sys
.
sud
 & 
SUSPEND_HOLD_COMPLETE
)

698 
	`Putc
('0');

702 
	`Putc
('1');

707 
STATE_JOG
:

708 
	`Prtf
("Jog");

710 
STATE_HOMING
:

711 
	`Prtf
("Home");

713 
STATE_ALARM
:

714 
	`Prtf
("Alarm");

716 
STATE_CHECK_MODE
:

717 
	`Prtf
("Check");

719 
STATE_SAFETY_DOOR
:

720 
	`Prtf
("Door:");

721 i(
sys
.
sud
 & 
SUSPEND_INITIATE_RESTORE
)

723 
	`Putc
('3');

727 if(
sys
.
sud
 & 
SUSPEND_RETRACT_COMPLETE
)

729 if(
sys
.
sud
 & 
SUSPEND_SAFETY_DOOR_AJAR
)

731 
	`Putc
('1');

735 
	`Putc
('0');

740 
	`Putc
('2');

745 
STATE_SLEEP
:

746 
	`Prtf
("Sleep");

749 
STATE_FEED_DWELL
:

750 
	`Prtf
("Dwell");

753 
STATE_TOOL_CHANGE
:

754 
	`Prtf
("Tool");

761 
wco
[
N_AXIS
];

762 if(
	`BIT_IS_FALSE
(
gs
.
us_pt_mask
,
BITFLAG_RT_STATUS_POSITION_TYPE
|| (
sys
.
pt_wco_cou
 == 0) )

764 
idx
 = 0; idx < 
N_AXIS
; idx++)

767 
wco
[
idx
] = 
gc_e
.
cod_syem
[idx]+gc_e.
cod_offt
[idx];

769 
wco
[
idx
] +
gc_e
.
to_ngth_offt
[idx];

771 if(
	`BIT_IS_FALSE
(
gs
.
us_pt_mask
, 
BITFLAG_RT_STATUS_POSITION_TYPE
))

773 
t_posi
[
idx
] -
wco
[idx];

779 if(
	`BIT_IS_TRUE
(
gs
.
us_pt_mask
, 
BITFLAG_RT_STATUS_POSITION_TYPE
))

781 
	`Prtf
("|MPos:");

785 
	`Prtf
("|WPos:");

788 
	`Rt_AxisVue
(
t_posi
);

791 #ifde
REPORT_FIELD_BUFFER_STATE


792 if(
	`BIT_IS_TRUE
(
gs
.
us_pt_mask
, 
BITFLAG_RT_STATUS_BUFFER_STATE
))

794 
	`Prtf
("|Bf:");

795 
	`Prtf
("%d", 
	`P_GBlockBufrAvaab
());

796 
	`Putc
(',');

797 
	`Prtf
("%d", 
	`FifoU_Avaab
(
STDOUT_NUM
));

801 #ifde
REPORT_FIELD_LINE_NUMBERS


803 
P_Block_t
 * 
cur_block
 = 
	`P_GCutBlock
();

804 if(
cur_block
 !
NULL
)

806 
ut32_t
 

 = 
cur_block
->
le_numb
;

808 if(

 > 0)

810 
	`Prtf
("|Ln:");

811 
	`Prtf
("%d", 

);

817 #ifde
REPORT_FIELD_CURRENT_FEED_SPEED


818 
	`Prtf
("|FS:");

819 
	`PrtFlt_ReVue
(
	`S_GRimeRe
());

820 
	`Putc
(',');

821 
	`Prtf_Flt
(
sys
.
d_d
, 
N_DECIMAL_RPMVALUE
);

824 #ifde
REPORT_FIELD_PIN_STATE


825 
ut8_t
 
lim_p_e
 = 
	`Lims_GS
();

826 
ut8_t
 
_p_e
 = 
	`Syem_GCڌS
();

827 
ut8_t
 
b_p_e
 = 
	`Probe_GS
();

829 if(
lim_p_e
 | 
_p_e
 | 
b_p_e
)

831 
	`Prtf
("|Pn:");

832 if(
b_p_e
)

834 
	`Putc
('P');

837 if(
lim_p_e
)

839 i(
	`BIT_IS_TRUE
(
lim_p_e
, 
	`BIT
(
X_AXIS
)))

841 
	`Putc
('X');

843 i(
	`BIT_IS_TRUE
(
lim_p_e
, 
	`BIT
(
Y_AXIS
)))

845 
	`Putc
('Y');

847 i(
	`BIT_IS_TRUE
(
lim_p_e
, 
	`BIT
(
Z_AXIS
)))

849 
	`Putc
('Z');

853 if(
_p_e
)

855 i(
	`BIT_IS_TRUE
(
_p_e
, 
CONTROL_PIN_INDEX_SAFETY_DOOR
))

857 
	`Putc
('D');

859 i(
	`BIT_IS_TRUE
(
_p_e
, 
CONTROL_PIN_INDEX_RESET
))

861 
	`Putc
('R');

863 i(
	`BIT_IS_TRUE
(
_p_e
, 
CONTROL_PIN_INDEX_FEED_HOLD
))

865 
	`Putc
('H');

867 i(
	`BIT_IS_TRUE
(
_p_e
, 
CONTROL_PIN_INDEX_CYCLE_START
))

869 
	`Putc
('S');

875 #ifde
REPORT_FIELD_WORK_COORD_OFFSET


876 if(
sys
.
pt_wco_cou
 > 0)

878 
sys
.
pt_wco_cou
--;

882 if(
sys
.
e
 & (
STATE_HOMING
 | 
STATE_CYCLE
 | 
STATE_HOLD
 | 
STATE_JOG
 | 
STATE_SAFETY_DOOR
))

884 
sys
.
pt_wco_cou
 = (
REPORT_WCO_REFRESH_BUSY_COUNT
-1);

888 
sys
.
pt_wco_cou
 = (
REPORT_WCO_REFRESH_IDLE_COUNT
-1);

891 if(
sys
.
pt_ovr_cou
 == 0)

893 
sys
.
pt_ovr_cou
 = 1;

896 
	`Prtf
("|WCO:");

897 
	`Rt_AxisVue
(
wco
);

901 #ifde
REPORT_FIELD_OVERRIDES


902 if(
sys
.
pt_ovr_cou
 > 0)

904 
sys
.
pt_ovr_cou
--;

908 if(
sys
.
e
 & (
STATE_HOMING
 | 
STATE_CYCLE
 | 
STATE_HOLD
 | 
STATE_JOG
 | 
STATE_SAFETY_DOOR
))

910 
sys
.
pt_ovr_cou
 = (
REPORT_OVR_REFRESH_BUSY_COUNT
-1);

914 
sys
.
pt_ovr_cou
 = (
REPORT_OVR_REFRESH_IDLE_COUNT
-1);

917 
	`Prtf
("|Ov:");

918 
	`Prtf
("%d", 
sys
.
f_ovride
);

919 
	`Putc
(',');

920 
	`Prtf
("%d", 
sys
.
r_ovride
);

921 
	`Putc
(',');

922 
	`Prtf
("%d", 
sys
.
d_d_ovr
);

924 
ut8_t
 
_e
 = 
	`Spd_GS
();

925 
ut8_t
 
_e
 = 
	`Coުt_GS
();

927 if(
_e
 || 
_e
)

929 
	`Prtf
("|A:");

931 if(
_e
)

933 if(
_e
 =
SPINDLE_STATE_CW
)

935 
	`Putc
('S');

939 
	`Putc
('C');

943 if(
_e
 & 
COOLANT_STATE_FLOOD
)

945 
	`Putc
('F');

947 #ifde
ENABLE_M7


948 if(
_e
 & 
COOLANT_STATE_MIST
)

950 
	`Putc
('M');

957 
	`Putc
('>');

958 
	`Rt_LeFd
();

959 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\Report.h

21 #ide
REPORT_H


22 
	#REPORT_H


	)

24 
	~<dt.h
>

28 
	#STATUS_OK
 0

	)

29 
	#STATUS_EXPECTED_COMMAND_LETTER
 1

	)

30 
	#STATUS_BAD_NUMBER_FORMAT
 2

	)

31 
	#STATUS_INVALID_STATEMENT
 3

	)

32 
	#STATUS_NEGATIVE_VALUE
 4

	)

33 
	#STATUS_SETTING_DISABLED
 5

	)

34 
	#STATUS_SETTING_STEP_PULSE_MIN
 6

	)

35 
	#STATUS_SETTING_READ_FAIL
 7

	)

36 
	#STATUS_IDLE_ERROR
 8

	)

37 
	#STATUS_SYSTEM_GC_LOCK
 9

	)

38 
	#STATUS_SOFT_LIMIT_ERROR
 10

	)

39 
	#STATUS_OVERFLOW
 11

	)

40 
	#STATUS_MAX_STEP_RATE_EXCEEDED
 12

	)

41 
	#STATUS_CHECK_DOOR
 13

	)

42 
	#STATUS_LINE_LENGTH_EXCEEDED
 14

	)

43 
	#STATUS_TRAVEL_EXCEEDED
 15

	)

44 
	#STATUS_INVALID_JOG_COMMAND
 16

	)

45 
	#STATUS_SETTING_DISABLED_LASER
 17

	)

46 
	#STATUS_MACHINE_NOT_HOMED
 18

	)

47 
	#STATUS_TLS_NOT_SET
 19

	)

49 
	#STATUS_GCODE_UNSUPPORTED_COMMAND
 20

	)

50 
	#STATUS_GCODE_MODAL_GROUP_VIOLATION
 21

	)

51 
	#STATUS_GCODE_UNDEFINED_FEED_RATE
 22

	)

52 
	#STATUS_GCODE_COMMAND_VALUE_NOT_INTEGER
 23

	)

53 
	#STATUS_GCODE_AXIS_COMMAND_CONFLICT
 24

	)

54 
	#STATUS_GCODE_WORD_REPEATED
 25

	)

55 
	#STATUS_GCODE_NO_AXIS_WORDS
 26

	)

56 
	#STATUS_GCODE_INVALID_LINE_NUMBER
 27

	)

57 
	#STATUS_GCODE_VALUE_WORD_MISSING
 28

	)

58 
	#STATUS_GCODE_UNSUPPORTED_COORD_SYS
 29

	)

59 
	#STATUS_GCODE_G53_INVALID_MOTION_MODE
 30

	)

60 
	#STATUS_GCODE_AXIS_WORDS_EXIST
 31

	)

61 
	#STATUS_GCODE_NO_AXIS_WORDS_IN_PLANE
 32

	)

62 
	#STATUS_GCODE_INVALID_TARGET
 33

	)

63 
	#STATUS_GCODE_ARC_RADIUS_ERROR
 34

	)

64 
	#STATUS_GCODE_NO_OFFSETS_IN_PLANE
 35

	)

65 
	#STATUS_GCODE_UNUSED_WORDS
 36

	)

66 
	#STATUS_GCODE_G43_DYNAMIC_AXIS_ERROR
 37

	)

67 
	#STATUS_GCODE_MAX_VALUE_EXCEEDED
 38

	)

70 
	#ALARM_HARD_LIMIT_ERROR
 
EXEC_ALARM_HARD_LIMIT


	)

71 
	#ALARM_SOFT_LIMIT_ERROR
 
EXEC_ALARM_SOFT_LIMIT


	)

72 
	#ALARM_ABORT_CYCLE
 
EXEC_ALARM_ABORT_CYCLE


	)

73 
	#ALARM_PROBE_FAIL_INITIAL
 
EXEC_ALARM_PROBE_FAIL_INITIAL


	)

74 
	#ALARM_PROBE_FAIL_CONTACT
 
EXEC_ALARM_PROBE_FAIL_CONTACT


	)

75 
	#ALARM_HOMING_FAIL_RESET
 
EXEC_ALARM_HOMING_FAIL_RESET


	)

76 
	#ALARM_HOMING_FAIL_DOOR
 
EXEC_ALARM_HOMING_FAIL_DOOR


	)

77 
	#ALARM_HOMING_FAIL_PULLOFF
 
EXEC_ALARM_HOMING_FAIL_PULLOFF


	)

78 
	#ALARM_HOMING_FAIL_APPROACH
 
EXEC_ALARM_HOMING_FAIL_APPROACH


	)

81 
	#MESSAGE_CRITICAL_EVENT
 1

	)

82 
	#MESSAGE_ALARM_LOCK
 2

	)

83 
	#MESSAGE_ALARM_UNLOCK
 3

	)

84 
	#MESSAGE_ENABLED
 4

	)

85 
	#MESSAGE_DISABLED
 5

	)

86 
	#MESSAGE_SAFETY_DOOR_AJAR
 6

	)

87 
	#MESSAGE_CHECK_LIMITS
 7

	)

88 
	#MESSAGE_PROGRAM_END
 8

	)

89 
	#MESSAGE_RESTORE_DEFAULTS
 9

	)

90 
	#MESSAGE_SPINDLE_RESTORE
 10

	)

91 
	#MESSAGE_SLEEP_MODE
 11

	)

92 
	#MESSAGE_INVALID_TOOL
 12

	)

96 
Rt_StusMesge
(
ut8_t
 
us_code
);

99 
Rt_ArmMesge
(
ut8_t
 
m_code
);

102 
Rt_FdbackMesge
(
ut8_t
 
mesge_code
);

105 
Rt_InMesge
();

108 
Rt_GrblHp
();

111 
Rt_GrblStgs
();

114 
Rt_EchoLeReived
(*
le
);

117 
Rt_RimeStus
();

120 
Rt_ProbePams
();

123 
Rt_TLSPams
();

126 
Rt_ToPams
(
ut8_t
 
to_
);

129 
Rt_NgcPams
();

132 
Rt_GCodeModes
();

135 
Rt_SupLe
(
ut8_t
 
n
, *
le
);

137 
Rt_ExecuSupMesge
(*
le
, 
ut8_t
 
us_code
);

140 
Rt_BudInfo
(*
le
);

	@X:\GRBL-Advanced-F446ZE\grbl\Settings.c

22 
	~"Cfig.h
"

23 
	~"GCode.h
"

24 
	~"Lims.h
"

25 
	~"Proc.h
"

26 
	~"Probe.h
"

27 
	~"Rt.h
"

28 
	~"Stgs.h
"

29 
	~"SpdCڌ.h
"

30 
	~"Syem.h
"

31 
	~"S.h
"

32 
	~"deus.h
"

33 
	~"Nvm.h
"

34 
	~<dt.h
>

35 
	~<rg.h
>

38 
Stgs_t
 
	ggs
;

42 
	$Stgs_SteSupLe
(
ut8_t
 
n
, *
le
)

44 #ifde
FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE


45 
	`Proc_BufrSynchrize
();

48 
ut32_t
 
addr
 = 
n
*(
STARTUP_LINE_LEN
+1)+
EEPROM_ADDR_STARTUP_BLOCK
;

49 
	`Nvm_Wre
(
addr
, (
ut8_t
*)
le
, 
STARTUP_LINE_LEN
);

50 
	`Nvm_Upde
();

51 
	}
}

56 
	$Stgs_SteBudInfo
(*
le
)

59 
	`Nvm_Wre
(
EEPROM_ADDR_BUILD_INFO
, (
ut8_t
*)
le
, 
STARTUP_LINE_LEN
);

60 
	`Nvm_Upde
();

61 
	}
}

65 
	$Stgs_WreCodDa
(
ut8_t
 
cod_
, *
cod_da
)

67 #ifde
FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE


68 
	`Proc_BufrSynchrize
();

71 
ut32_t
 
addr
 = 
cod_
*(()*
N_AXIS
+1+ 
EEPROM_ADDR_PARAMETERS
;

72 
	`Nvm_Wre
(
addr
, (
ut8_t
*)
cod_da
, ()*
N_AXIS
);

74 
	`Nvm_Upde
();

75 
	}
}

80 
	$WreGlobStgs
()

82 
	`Nvm_WreBy
(0, 
SETTINGS_VERSION
);

83 
	`Nvm_Wre
(
EEPROM_ADDR_GLOBAL
, (
ut8_t
*)&
gs
, (
Stgs_t
));

85 
	`Nvm_Upde
();

86 
	}
}

90 
	$Stgs_Ree
(
ut8_t
 
e_ag
)

92 if(
e_ag
 & 
SETTINGS_RESTORE_DEFAULTS
)

94 
gs
.
syem_ags
 = 
DEFAULT_SYSTEM_INVERT_MASK
;

95 
gs
.
r_id_lock_time
 = 
DEFAULT_STEPPER_IDLE_LOCK_TIME
;

96 
gs
.
_vt_mask
 = 
DEFAULT_STEPPING_INVERT_MASK
;

97 
gs
.
d_vt_mask
 = 
DEFAULT_DIRECTION_INVERT_MASK
;

98 
gs
.
us_pt_mask
 = 
DEFAULT_STATUS_REPORT_MASK
;

99 
gs
.
juni_devti
 = 
DEFAULT_JUNCTION_DEVIATION
;

100 
gs
.
c_tޔ
 = 
DEFAULT_ARC_TOLERANCE
;

102 
gs
.
m_max
 = 
DEFAULT_SPINDLE_RPM_MAX
;

103 
gs
.
m_m
 = 
DEFAULT_SPINDLE_RPM_MIN
;

105 
gs
.
homg_d_mask
 = 
DEFAULT_HOMING_DIR_MASK
;

106 
gs
.
homg_ed_
 = 
DEFAULT_HOMING_FEED_RATE
;

107 
gs
.
homg_ek_
 = 
DEFAULT_HOMING_SEEK_RATE
;

108 
gs
.
homg_deboun_day
 = 
DEFAULT_HOMING_DEBOUNCE_DELAY
;

109 
gs
.
homg_puoff
 = 
DEFAULT_HOMING_PULLOFF
;

112 
gs
.
ags
 = 0;

113 if(
DEFAULT_REPORT_INCHES
)

115 
gs
.
ags
 |
BITFLAG_REPORT_INCHES
;

117 if(
DEFAULT_LASER_MODE
)

119 
gs
.
ags
 |
BITFLAG_LASER_MODE
;

121 if(
DEFAULT_INVERT_ST_ENABLE
)

123 
gs
.
ags
 |
BITFLAG_INVERT_ST_ENABLE
;

125 if(
DEFAULT_HARD_LIMIT_ENABLE
)

127 
gs
.
ags
 |
BITFLAG_HARD_LIMIT_ENABLE
;

129 if(
DEFAULT_HOMING_ENABLE
)

131 
gs
.
ags
 |
BITFLAG_HOMING_ENABLE
;

133 if(
DEFAULT_SOFT_LIMIT_ENABLE
)

135 
gs
.
ags
 |
BITFLAG_SOFT_LIMIT_ENABLE
;

137 if(
DEFAULT_INVERT_LIMIT_PINS
)

139 
gs
.
ags
 |
BITFLAG_INVERT_LIMIT_PINS
;

141 if(
DEFAULT_INVERT_PROBE_PIN
)

143 
gs
.
ags
 |
BITFLAG_INVERT_PROBE_PIN
;

147 
gs
.
ags2
 = 0;

148 if(
DEFAULT_LATHE_MODE
)

150 
gs
.
ags2
 |
BITFLAG_LATHE_MODE
;

153 
gs
.
s_r_mm
[
X_AXIS
] = 
DEFAULT_X_STEPS_PER_MM
;

154 
gs
.
s_r_mm
[
Y_AXIS
] = 
DEFAULT_Y_STEPS_PER_MM
;

155 
gs
.
s_r_mm
[
Z_AXIS
] = 
DEFAULT_Z_STEPS_PER_MM
;

156 
gs
.
s_r_mm
[
A_AXIS
] = 
DEFAULT_A_STEPS_PER_DEG
;

157 
gs
.
s_r_mm
[
B_AXIS
] = 
DEFAULT_B_STEPS_PER_DEG
;

159 
gs
.
max_
[
X_AXIS
] = 
DEFAULT_X_MAX_RATE
;

160 
gs
.
max_
[
Y_AXIS
] = 
DEFAULT_Y_MAX_RATE
;

161 
gs
.
max_
[
Z_AXIS
] = 
DEFAULT_Z_MAX_RATE
;

162 
gs
.
max_
[
A_AXIS
] = 
DEFAULT_A_MAX_RATE
;

163 
gs
.
max_
[
B_AXIS
] = 
DEFAULT_B_MAX_RATE
;

165 
gs
.
ac˿ti
[
X_AXIS
] = 
DEFAULT_X_ACCELERATION
;

166 
gs
.
ac˿ti
[
Y_AXIS
] = 
DEFAULT_Y_ACCELERATION
;

167 
gs
.
ac˿ti
[
Z_AXIS
] = 
DEFAULT_Z_ACCELERATION
;

168 
gs
.
ac˿ti
[
A_AXIS
] = 
DEFAULT_A_ACCELERATION
;

169 
gs
.
ac˿ti
[
B_AXIS
] = 
DEFAULT_B_ACCELERATION
;

171 
gs
.
max_av
[
X_AXIS
] = (-
DEFAULT_X_MAX_TRAVEL
);

172 
gs
.
max_av
[
Y_AXIS
] = (-
DEFAULT_Y_MAX_TRAVEL
);

173 
gs
.
max_av
[
Z_AXIS
] = (-
DEFAULT_Z_MAX_TRAVEL
);

174 
gs
.
max_av
[
A_AXIS
] = (-
DEFAULT_A_MAX_TRAVEL
);

175 
gs
.
max_av
[
B_AXIS
] = (-
DEFAULT_B_MAX_TRAVEL
);

177 
gs
.
backsh
[
X_AXIS
] = 
DEFAULT_X_BACKLASH
;

178 
gs
.
backsh
[
Y_AXIS
] = 
DEFAULT_Y_BACKLASH
;

179 
gs
.
backsh
[
Z_AXIS
] = 
DEFAULT_Z_BACKLASH
;

181 
gs
.
to_chge
 = 
DEFAULT_TOOL_CHANGE_MODE
;

182 
gs
.
s_vid
 = 0;

183 
gs
.
s_posi
[
X_AXIS
] = 0;

184 
gs
.
s_posi
[
Y_AXIS
] = 0;

185 
gs
.
s_posi
[
Z_AXIS
] = 0;

187 
	`WreGlobStgs
();

190 if(
e_ag
 & 
SETTINGS_RESTORE_PARAMETERS
)

192 
ut8_t
 
idx
;

193 
cod_da
[
N_AXIS
];

195 
	`memt
(&
cod_da
, 0, (coord_data));

197 
idx
 = 0; idx <
SETTING_INDEX_NCOORD
; idx++)

199 
	`Stgs_WreCodDa
(
idx
, 
cod_da
);

203 if(
e_ag
 & 
SETTINGS_RESTORE_STARTUP_LINES
)

205 #i
N_STARTUP_LINE
 > 0

206 
	`Nvm_WreBy
(
EEPROM_ADDR_STARTUP_BLOCK
, 0);

207 
	`Nvm_WreBy
(
EEPROM_ADDR_STARTUP_BLOCK
+1, 0);

209 #i
N_STARTUP_LINE
 > 1

210 
	`Nvm_WreBy
(
EEPROM_ADDR_STARTUP_BLOCK
+(
STARTUP_LINE_LEN
+1), 0);

211 
	`Nvm_WreBy
(
EEPROM_ADDR_STARTUP_BLOCK
+(
STARTUP_LINE_LEN
+2), 0);

213 
	`Nvm_Upde
();

216 if(
e_ag
 & 
SETTINGS_RESTORE_BUILD_INFO
)

218 
	`Nvm_WreBy
(
EEPROM_ADDR_BUILD_INFO
 , 0);

219 
	`Nvm_WreBy
(
EEPROM_ADDR_BUILD_INFO
+1 , 0);

220 
	`Nvm_Upde
();

223 if(
e_ag
 & 
SETTINGS_RESTORE_TOOLS
)

225 
	`TT_Ret
();

227 
	}
}

231 
ut8_t
 
	$Stgs_RdSupLe
(
ut8_t
 
n
, *
le
)

233 
ut32_t
 
addr
 = 
n
*(
STARTUP_LINE_LEN
+1)+
EEPROM_ADDR_STARTUP_BLOCK
;

234 if(!(
	`Nvm_Rd
((
ut8_t
*)
le
, 
addr
, 
STARTUP_LINE_LEN
)))

237 
le
[0] = 0;

238 
	`Stgs_SteSupLe
(
n
, 
le
);

240  
l
;

243  
ue
;

244 
	}
}

247 
	$Stgs_SteToTab
(
ToTab_t
 *
b
)

249 
	`Nvm_Wre
(
EEPROM_ADDR_TOOLTABLE
, (
ut8_t
*)
b
, (
ToTab_t
));

250 
	}
}

253 
	$Stgs_SteToPams
(
ut8_t
 
to_
, 
ToPams_t
 *
ms
)

255 
	`Nvm_Wre
(
EEPROM_ADDR_TOOLTABLE
+(
to_
*(
ToPams_t
)), (
ut8_t
*)
ms
, (ToolParams_t));

256 
	}
}

259 
ut8_t
 
	$Stgs_RdToTab
(
ToTab_t
 *
b
)

261 if(!(
	`Nvm_Rd
((
ut8_t
*)
b
, 
EEPROM_ADDR_TOOLTABLE
, (
ToTab_t
))))

263  
l
;

266  
ue
;

267 
	}
}

271 
ut8_t
 
	$Stgs_RdBudInfo
(*
le
)

273 if(!(
	`Nvm_Rd
((
ut8_t
*)
le
, 
EEPROM_ADDR_BUILD_INFO
, 
STARTUP_LINE_LEN
)))

276 
le
[0] = 0;

277 
	`Stgs_SteBudInfo
(
le
);

279  
l
;

282  
ue
;

283 
	}
}

287 
ut8_t
 
	$Stgs_RdCodDa
(
ut8_t
 
cod_
, *
cod_da
)

289 
ut32_t
 
addr
 = 
cod_
*(()*
N_AXIS
+1+ 
EEPROM_ADDR_PARAMETERS
;

290 if(!(
	`Nvm_Rd
((
ut8_t
*)
cod_da
, 
addr
, ()*
N_AXIS
)))

293 
	`memt
(&
cod_da
, 0.0, (coord_data));

294 
	`Stgs_WreCodDa
(
cod_
, 
cod_da
);

296  
l
;

299  
ue
;

300 
	}
}

304 
ut8_t
 
	$RdGlobStgs
()

307 
ut8_t
 
vsi
 = 
	`Nvm_RdBy
(0);

309 if(
vsi
 =
SETTINGS_VERSION
)

312 if(!(
	`Nvm_Rd
((
ut8_t
*)&
gs
, 
EEPROM_ADDR_GLOBAL
, (
Stgs_t
))))

314  
l
;

319  
l
;

322  
ue
;

323 
	}
}

327 
ut8_t
 
	$Stgs_SteGlobStg
(
ut8_t
 
m
, 
vue
)

329 if(
vue
 < 0.0)

331  
STATUS_NEGATIVE_VALUE
;

334 if(
m
 >
AXIS_SETTINGS_START_VAL
)

338 
m
 -
AXIS_SETTINGS_START_VAL
;

339 
ut8_t
 
t_idx
 = 0;

341 
t_idx
 < 
AXIS_N_SETTINGS
)

343 if(
m
 < 
N_AXIS
)

346 
t_idx
)

349 #ifde
MAX_STEP_RATE_HZ


350 i(
vue
*
gs
.
max_
[
m
] > (
MAX_STEP_RATE_HZ
*60.0))

352 (
STATUS_MAX_STEP_RATE_EXCEEDED
);

355 
gs
.
s_r_mm
[
m
] = 
vue
;

359 #ifde
MAX_STEP_RATE_HZ


360 i(
vue
*
gs
.
s_r_mm
[
m
] > (
MAX_STEP_RATE_HZ
*60.0))

362 (
STATUS_MAX_STEP_RATE_EXCEEDED
);

365 
gs
.
max_
[
m
] = 
vue
;

369 
gs
.
ac˿ti
[
m
] = 
vue
*60*60;

372 
gs
.
max_av
[
m
] = -
vue
;

375 
gs
.
backsh
[
m
] = 
vue
;

382 
t_idx
++;

384 i((
m
 < 
AXIS_SETTINGS_INCREMENT
|| (
t_idx
 =
AXIS_N_SETTINGS
))

386 (
STATUS_INVALID_STATEMENT
);

388 
m
 -
AXIS_SETTINGS_INCREMENT
;

395 
ut8_t
 
t_vue
 = 
	`unc
(
vue
);

397 
m
)

404 
gs
.
r_id_lock_time
 = 
t_vue
;

408 
gs
.
_vt_mask
 = 
t_vue
;

409 
	`S_GeSpDInvtMasks
();

413 
gs
.
d_vt_mask
 = 
t_vue
;

414 
	`S_GeSpDInvtMasks
();

418 i(
t_vue
)

420 
gs
.
ags
 |
BITFLAG_INVERT_ST_ENABLE
;

424 
gs
.
ags
 &~
BITFLAG_INVERT_ST_ENABLE
;

429 i(
t_vue
)

431 
gs
.
ags
 |
BITFLAG_INVERT_LIMIT_PINS
;

435 
gs
.
ags
 &~
BITFLAG_INVERT_LIMIT_PINS
;

440 i(
t_vue
)

442 
gs
.
ags
 |
BITFLAG_INVERT_PROBE_PIN
;

446 
gs
.
ags
 &~
BITFLAG_INVERT_PROBE_PIN
;

448 
	`Probe_CfiguInvtMask
(
l
);

452 
gs
.
us_pt_mask
 = 
t_vue
;

456 
gs
.
juni_devti
 = 
vue
;

460 
gs
.
c_tޔ
 = 
vue
;

464 i(
t_vue
)

466 
gs
.
ags
 |
BITFLAG_REPORT_INCHES
;

470 
gs
.
ags
 &~
BITFLAG_REPORT_INCHES
;

472 
	`Syem_FgWcoChge
();

476 
gs
.
to_chge
 = 
t_vue
;

480 i(
t_vue
)

482 i(
	`BIT_IS_FALSE
(
gs
.
ags
, 
BITFLAG_HOMING_ENABLE
))

484 (
STATUS_SOFT_LIMIT_ERROR
);

486 
gs
.
ags
 |
BITFLAG_SOFT_LIMIT_ENABLE
;

490 
gs
.
ags
 &~
BITFLAG_SOFT_LIMIT_ENABLE
;

495 i(
t_vue
)

497 
gs
.
ags
 |
BITFLAG_HARD_LIMIT_ENABLE
;

501 
gs
.
ags
 &~
BITFLAG_HARD_LIMIT_ENABLE
;

503 
	`Lims_In
();

507 i(
t_vue
)

509 
gs
.
ags
 |
BITFLAG_HOMING_ENABLE
;

513 
gs
.
ags
 &~
BITFLAG_HOMING_ENABLE
;

514 
gs
.
ags
 &~
BITFLAG_SOFT_LIMIT_ENABLE
;

519 
gs
.
homg_d_mask
 = 
t_vue
;

522 
gs
.
homg_ed_
 = 
vue
;

525 
gs
.
homg_ek_
 = 
vue
;

528 
gs
.
homg_deboun_day
 = 
t_vue
;

531 
gs
.
homg_puoff
 = 
vue
;

534 
gs
.
m_max
 = 
vue
;

535 
	`Spd_In
();

538 
gs
.
m_m
 = 
vue
;

539 
	`Spd_In
();

542 i(
t_vue
)

544 
gs
.
ags
 |
BITFLAG_LASER_MODE
;

548 
gs
.
ags
 &~
BITFLAG_LASER_MODE
;

553 i(
t_vue
)

555 
gs
.
ags2
 |
BITFLAG_LATHE_MODE
;

559 
gs
.
ags2
 &~
BITFLAG_LATHE_MODE
;

564 (
STATUS_INVALID_STATEMENT
);

568 
	`WreGlobStgs
();

571 
	}
}

574 
	$Stgs_SteTlsPosi
()

576 
	`memy
(
gs
.
s_posi
, 
sys_posi
, ()*
N_AXIS
);

577 
gs
.
s_vid
 = 1;

579 
	`WreGlobStgs
();

580 
	}
}

584 
	$Stgs_In
()

586 
	`Nvm_In
();

588 if(!
	`RdGlobStgs
())

590 
	`Rt_StusMesge
(
STATUS_SETTING_READ_FAIL
);

591 
	`Stgs_Ree
(
SETTINGS_RESTORE_ALL
);

592 
	`Rt_GrblStgs
();

596 
	`TT_In
();

597 
	}
}

601 
ut8_t
 
	$Stgs_GSpPMask
(
ut8_t
 
axis_idx
)

603 if(
axis_idx
 =
X_AXIS
)

605  (1<<
X_STEP_BIT
);

607 if(
axis_idx
 =
Y_AXIS
)

609  (1<<
Y_STEP_BIT
);

611 if(
axis_idx
 =
Z_AXIS
)

613  (1<<
Z_STEP_BIT
);

615 if(
axis_idx
 =
A_AXIS
)

617  (1<<
A_STEP_BIT
);

620  (1<<
B_STEP_BIT
);

621 
	}
}

625 
ut8_t
 
	$Stgs_GDeiPMask
(
ut8_t
 
axis_idx
)

627 if(
axis_idx
 =
X_AXIS
)

629  (1<<
X_DIRECTION_BIT
);

631 if(
axis_idx
 =
Y_AXIS
)

633  (1<<
Y_DIRECTION_BIT
);

635 if(
axis_idx
 =
Z_AXIS
)

637  (1<<
Z_DIRECTION_BIT
);

639 if(
axis_idx
 =
A_AXIS
)

641  (1<<
A_DIRECTION_BIT
);

644  (1<<
B_DIRECTION_BIT
);

645 
	}
}

649 
ut8_t
 
	$Stgs_GLimPMask
(
ut8_t
 
axis_idx
)

651 if(
axis_idx
 =
X_AXIS
)

653  (1<<
X_STEP_BIT
);

655 if(
axis_idx
 =
Y_AXIS
)

657  (1<<
Y_STEP_BIT
);

659 if(
axis_idx
 =
Z_AXIS
)

661  (1<<
Z_STEP_BIT
);

663 if(
axis_idx
 =
A_AXIS
)

665  (1<<
A_STEP_BIT
);

668  (1<<
B_STEP_BIT
);

669 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\Settings.h

22 #ide
SETTINGS_H


23 
	#SETTINGS_H


	)

25 
	~<dt.h
>

26 
	~"ut.h
"

27 
	~"ToTab.h
"

32 
	#SETTINGS_VERSION
 7

33 

	)

36 
	#BITFLAG_INVERT_RESET_PIN
 
	`BIT
(0)

	)

37 
	#BITFLAG_INVERT_FEED_PIN
 
	`BIT
(1)

	)

38 
	#BITFLAG_INVERT_CYCLE_PIN
 
	`BIT
(2)

	)

39 
	#BITFLAG_INVERT_SAFETY_PIN
 
	`BIT
(3)

	)

40 
	#BITFLAG_ENABLE_LIMITS
 
	`BIT
(4)

	)

41 
	#BITFLAG_FORCE_HARD_LIMIT_CHECK
 
	`BIT
(5)

	)

44 
	#BITFLAG_REPORT_INCHES
 
	`BIT
(0)

	)

45 
	#BITFLAG_LASER_MODE
 
	`BIT
(1)

	)

46 
	#BITFLAG_INVERT_ST_ENABLE
 
	`BIT
(2)

	)

47 
	#BITFLAG_HARD_LIMIT_ENABLE
 
	`BIT
(3)

	)

48 
	#BITFLAG_HOMING_ENABLE
 
	`BIT
(4)

	)

49 
	#BITFLAG_SOFT_LIMIT_ENABLE
 
	`BIT
(5)

	)

50 
	#BITFLAG_INVERT_LIMIT_PINS
 
	`BIT
(6)

	)

51 
	#BITFLAG_INVERT_PROBE_PIN
 
	`BIT
(7)

	)

54 
	#BITFLAG_LATHE_MODE
 
	`BIT
(0)

	)

57 
	#BITFLAG_RT_STATUS_POSITION_TYPE
 
	`BIT
(0)

	)

58 
	#BITFLAG_RT_STATUS_BUFFER_STATE
 
	`BIT
(1)

	)

61 
	#SETTINGS_RESTORE_DEFAULTS
 
	`BIT
(0)

	)

62 
	#SETTINGS_RESTORE_PARAMETERS
 
	`BIT
(1)

	)

63 
	#SETTINGS_RESTORE_STARTUP_LINES
 
	`BIT
(2)

	)

64 
	#SETTINGS_RESTORE_BUILD_INFO
 
	`BIT
(3)

	)

65 
	#SETTINGS_RESTORE_TOOLS
 
	`BIT
(4)

	)

71 
	#EEPROM_ADDR_GLOBAL
 1U

	)

72 
	#EEPROM_ADDR_TOOLTABLE
 180U

	)

73 
	#EEPROM_ADDR_PARAMETERS
 512U

	)

74 
	#EEPROM_ADDR_STARTUP_BLOCK
 768U

	)

75 
	#EEPROM_ADDR_BUILD_INFO
 942U

	)

78 
	#N_COORDINATE_SYSTEM
 6

79 
	#SETTING_INDEX_NCOORD
 
N_COORDINATE_SYSTEM
+1

80 

	)

82 
	#SETTING_INDEX_G28
 
N_COORDINATE_SYSTEM


83 
	#SETTING_INDEX_G30
 
N_COORDINATE_SYSTEM
+1

85 

	)

87 
	#AXIS_N_SETTINGS
 5

	)

88 
	#AXIS_SETTINGS_START_VAL
 100

89 
	#AXIS_SETTINGS_INCREMENT
 10

90 

	)

91 #ide
SETTINGS_RESTORE_ALL


92 
	#SETTINGS_RESTORE_ALL
 0xFF

94 

	)

96 #agm
ck
(
push
, 1)

101 
	ms_r_mm
[
N_AXIS
];

102 
	mmax_
[
N_AXIS
];

103 
	mac˿ti
[
N_AXIS
];

104 
	mmax_av
[
N_AXIS
];

106 
	mbacksh
[
N_AXIS
];

109 
ut8_t
 
	mto_chge
;

112 
t32_t
 
	ms_posi
[
N_AXIS
];

113 
ut8_t
 
	ms_vid
;

117 
ut8_t
 
	msyem_ags
;

118 
ut8_t
 
	m_vt_mask
;

119 
ut8_t
 
	md_vt_mask
;

120 
ut8_t
 
	mr_id_lock_time
;

121 
ut8_t
 
	mus_pt_mask
;

122 
	mjuni_devti
;

123 
	mc_tޔ
;

125 
	mm_max
;

126 
	mm_m
;

128 
ut8_t
 
	mags
;

129 
ut8_t
 
	mags2
;

131 
ut8_t
 
	mhomg_d_mask
;

132 
	mhomg_ed_
;

133 
	mhomg_ek_
;

134 
ut16_t
 
	mhomg_deboun_day
;

135 
	mhomg_puoff
;

136 } 
	tStgs_t
;

137 #agm
ck
(
p
)

140 
Stgs_t
 
gs
;

144 
Stgs_In
();

147 
Stgs_Ree
(
ut8_t
 
e_ag
);

150 
ut8_t
 
Stgs_SteGlobStg
(ut8_
m
, 
vue
);

153 
Stgs_SteTlsPosi
();

156 
Stgs_SteSupLe
(
ut8_t
 
n
, *
le
);

159 
Stgs_SteToTab
(
ToTab_t
 *
b
);

161 
Stgs_SteToPams
(
ut8_t
 
to_
, 
ToPams_t
 *
ms
);

164 
ut8_t
 
Stgs_RdToTab
(
ToTab_t
 *
b
);

167 
ut8_t
 
Stgs_RdSupLe
(ut8_
n
, *
le
);

170 
Stgs_SteBudInfo
(*
le
);

173 
ut8_t
 
Stgs_RdBudInfo
(*
le
);

176 
Stgs_WreCodDa
(
ut8_t
 
cod_
, *
cod_da
);

179 
ut8_t
 
Stgs_RdCodDa
(ut8_
cod_
, *
cod_da
);

182 
ut8_t
 
Stgs_GSpPMask
(ut8_
i
);

185 
ut8_t
 
Stgs_GDeiPMask
(ut8_
i
);

188 
ut8_t
 
Stgs_GLimPMask
(ut8_
i
);

	@X:\GRBL-Advanced-F446ZE\grbl\SpindleControl.c

22 
	~"Proc.h
"

23 
	~"Stgs.h
"

24 
	~"Syem.h
"

25 
	~"GPIO.h
"

26 
	~"TIM.h
"

27 
	~"GCode.h
"

28 
	~"SpdCڌ.h
"

29 
	~"Cfig.h
"

30 
	~"Encod.h
"

33 
	gpwm_gd
;

34 
ut8_t
 
	gd_abd
 = 0;

35 
ut8_t
 
	gd_d_cw
 = 1;

37 
ut32_t
 
d_m
;

40 
	$Spd_In
()

44 
	`GPIO_InGPIO
(
GPIO_SPINDLE
);

46 
	`TIM1_In
();

48 #i
	`defed
(
LATHE_MODE
)

49 
	`Encod_In
();

52 
pwm_gd
 = 
SPINDLE_PWM_RANGE
/(
gs
.
m_max
-gs.
m_m
);

53 
d_d_cw
 = 1;

55 
	`Spd_St
();

56 
	}
}

62 
	$Spd_St
()

64 
TIM1
->
CCR1
 = 
TIM1_INIT
;

65 
d_abd
 = 0;

67 #ifde
INVERT_SPINDLE_ENABLE_PIN


68 
	`GPIO_SBs
(
GPIO_SPINDLE_ENA_PORT
, 
GPIO_SPINDLE_ENA_PIN
);

70 
	`GPIO_RetBs
(
GPIO_SPINDLE_ENA_PORT
, 
GPIO_SPINDLE_ENA_PIN
);

72 
	}
}

75 
ut8_t
 
	$Spd_GS
()

78 if(
d_abd
)

80 if(
d_d_cw
 == 0)

82  
SPINDLE_STATE_CCW
;

86  
SPINDLE_STATE_CW
;

90  
SPINDLE_STATE_DISABLE
;

91 
	}
}

96 
	$Spd_SSed
(
ut8_t
 
pwm_vue
)

98 
TIM1
->
CCR1
 = 
TIM1_INIT
 - 
pwm_vue
;

99 #ifde
SPINDLE_ENABLE_OFF_WITH_ZERO_SPEED


100 i(
pwm_vue
 =
SPINDLE_PWM_OFF_VALUE
)

102 
	`Spd_St
();

106 
	`TIM_Cmd
(
TIM1
, 
ENABLE
);

107 #ifde
INVERT_SPINDLE_ENABLE_PIN


108 
	`GPIO_RetBs
(
GPIO_SPINDLE_ENA_PORT
, 
GPIO_SPINDLE_ENA_PIN
);

110 
	`GPIO_SBs
(
GPIO_SPINDLE_ENA_PORT
, 
GPIO_SPINDLE_ENA_PIN
);

112 
d_abd
 = 1;

115 if(
pwm_vue
 =
SPINDLE_PWM_OFF_VALUE
)

117 
TIM1
->
CCR1
 = 
TIM1_INIT
;

118 
	`TIM_Cmd
(
TIM1
, 
DISABLE
);

119 
d_abd
 = 0;

123 
	`TIM_Cmd
(
TIM1
, 
ENABLE
);

124 
d_abd
 = 1;

127 
	}
}

130 
ut32_t
 
	$Spd_GRPM
()

132  
d_m
;

133 
	}
}

137 
ut8_t
 
	$Spd_CompuPwmVue
(
m
)

139 
ut8_t
 
pwm_vue
;

141 
m
 *(0.010*
sys
.
d_d_ovr
);

144 if((
gs
.
m_m
 >𣉚gs.
m_max
|| (
m
 >= settings.rpm_max))

147 
sys
.
d_d
 = 
gs
.
m_max
;

148 
pwm_vue
 = 
SPINDLE_PWM_MAX_VALUE
;

150 if(
m
 <
gs
.
m_m
)

152 if(
m
 == 0.0)

154 
sys
.
d_d
 = 0.0;

155 
pwm_vue
 = 
SPINDLE_PWM_OFF_VALUE
;

159 
sys
.
d_d
 = 
gs
.
m_m
;

160 
pwm_vue
 = 
SPINDLE_PWM_MIN_VALUE
;

167 
sys
.
d_d
 = 
m
;

168 
pwm_vue
 = 
	`o
((
m
-
gs
.
m_m
)*
pwm_gd
+ 
SPINDLE_PWM_MIN_VALUE
;

171  
pwm_vue
;

172 
	}
}

178 
	$Spd_SS
(
ut8_t
 
e
, 
m
)

180 if(
sys
.
abt
)

186 if(
e
 =
SPINDLE_DISABLE
)

188 
sys
.
d_d
 = 0.0;

189 
	`Spd_St
();

193 if(
e
 =
SPINDLE_ENABLE_CW
)

195 
	`GPIO_RetBs
(
GPIO_SPINDLE_DIR_PORT
, 
GPIO_SPINDLE_DIR_PIN
);

196 
d_d_cw
 = 1;

200 
	`GPIO_SBs
(
GPIO_SPINDLE_DIR_PORT
, 
GPIO_SPINDLE_DIR_PIN
);

201 
d_d_cw
 = 0;

204 #ifde
INVERT_SPINDLE_ENABLE_PIN


205 
	`GPIO_RetBs
(
GPIO_SPINDLE_ENA_PORT
, 
GPIO_SPINDLE_ENA_PIN
);

207 
	`GPIO_SBs
(
GPIO_SPINDLE_ENA_PORT
, 
GPIO_SPINDLE_ENA_PIN
);

211 if(
gs
.
ags
 & 
BITFLAG_LASER_MODE
)

213 if(
e
 =
SPINDLE_ENABLE_CCW
)

216 
m
 = 0.0;

220 
	`Spd_SSed
(
	`Spd_CompuPwmVue
(
m
));

223 
sys
.
pt_ovr_cou
 = 0;

224 
	}
}

229 
	$Spd_Sync
(
ut8_t
 
e
, 
m
)

231 if(
sys
.
e
 =
STATE_CHECK_MODE
)

236 
	`Proc_BufrSynchrize
();

237 
	`Spd_SS
(
e
, 
m
);

238 
	}
}

241 
	$Spd_SSurSed
(
x_pos
)

243 if(
	`isEqu_f
(
x_pos
, 0.0))

245 
x_pos
 = 0.5;

247 
u
 = (
	`bs
(
x_pos
* 2* 
M_PI
;

248 
m
 = 
gc_e
.
d_d
 / (
u
 / 1000);

251 if(
gc_e
.
d_lim
 > 0)

253 
m
 = 
	`m
pm, 
gc_e
.
d_lim
);

255 
sys
.
d_d
 = 
m
;

257 if(
sys
.
e
 =
STATE_CHECK_MODE
)

262 
	`Spd_SSed
(
	`Spd_CompuPwmVue
(
m
));

263 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\SpindleControl.h

22 #ide
SPINDLECONTROL_H


23 
	#SPINDLECONTROL_H


	)

25 
	~<dt.h
>

28 
	#SPINDLE_NO_SYNC
 
l


	)

29 
	#SPINDLE_FORCE_SYNC
 
ue


	)

31 
	#SPINDLE_STATE_DISABLE
 0

32 
	#SPINDLE_STATE_CW
 
	`BIT
(0)

	)

33 
	#SPINDLE_STATE_CCW
 
	`BIT
(1)

	)

35 
	#SPINDLE_PWM_MAX_VALUE
 200

36 #ide
SPINDLE_PWM_MIN_VALUE


	)

37 
	#SPINDLE_PWM_MIN_VALUE
 1

39 
	#SPINDLE_PWM_OFF_VALUE
 1

	)

40 
	#SPINDLE_PWM_RANGE
 (
SPINDLE_PWM_MAX_VALUE
-
SPINDLE_PWM_MIN_VALUE
)

	)

44 
Spd_In
();

47 
Spd_St
();

50 
ut8_t
 
Spd_GS
();

56 
Spd_Sync
(
ut8_t
 
e
, 
m
);

59 
Spd_SS
(
ut8_t
 
e
, 
m
);

63 
Spd_SSed
(
ut8_t
 
pwm_vue
);

65 
ut32_t
 
Spd_GRPM
();

68 
ut8_t
 
Spd_CompuPwmVue
(
m
);

70 
Spd_SSurSed
(
x_pos
);

	@X:\GRBL-Advanced-F446ZE\grbl\Stepper.c

22 
	~<dt.h
>

23 
	~<rg.h
>

24 
	~"Cfig.h
"

25 
	~"P.h
"

26 
	~"Probe.h
"

27 
	~"GCode.h
"

28 
	~"SpdCڌ.h
"

29 
	~"Syem.h
"

30 
	~"Stgs.h
"

31 
	~"ut.h
"

32 
	~"TIM.h
"

33 
	~"S.h
"

34 
	~"GPIO.h
"

35 
	~"Syem32.h
"

39 
	#DT_SEGMENT
 (1.0/(
ACCELERATION_TICKS_PER_SECOND
*60.0))

40 
	#REQ_MM_INCREMENT_SCALAR
 1.25

	)

41 
	#RAMP_ACCEL
 0

	)

42 
	#RAMP_CRUISE
 1

	)

43 
	#RAMP_DECEL
 2

	)

44 
	#RAMP_DECEL_OVERRIDE
 3

	)

46 
	#PREP_FLAG_RECALCULATE
 
	`BIT
(0)

	)

47 
	#PREP_FLAG_HOLD_PARTIAL_BLOCK
 
	`BIT
(1)

	)

48 
	#PREP_FLAG_PARKING
 
	`BIT
(2)

	)

49 
	#PREP_FLAG_DECEL_OVERRIDE
 
	`BIT
(3)

	)

60 
	#MAX_AMASS_LEVEL
 3

	)

62 
	#AMASS_LEVEL1
 (
ut32_t
)(
F_TIMER_STEPPER
/8000)

63 
	#AMASS_LEVEL2
 (
ut32_t
)(
F_TIMER_STEPPER
/4000)

64 
	#AMASS_LEVEL3
 (
ut32_t
)(
F_TIMER_STEPPER
/2000)

65 

	)

66 #i
MAX_AMASS_LEVEL
 <= 0

67 
	gr
 "AMASS must have 1 or moreevelso operate correctly."

70 #ifde
MAX_STEP_RATE_HZ


71 
	#STEP_TIMER_MIN
 (
ut16_t
)(
F_TIMER_STEPPER
 / 
MAX_STEP_RATE_HZ
)

	)

73 
	#STEP_TIMER_MIN
 (
ut16_t
)((
F_TIMER_STEPPER
 / 120000))

	)

76 
	#G96_UPDATE_CNT
 20

	)

87 
ut32_t
 
	ms
[
N_AXIS
];

88 
ut32_t
 
	m_evt_cou
;

89 
ut8_t
 
	mdei_bs
;

90 
ut8_t
 
	mis_pwm__adjued
;

91 } 
	tS_Block_t
;

100 
ut16_t
 
	mn_
;

101 
ut16_t
 
	mcyes_r_tick
;

102 
ut8_t
 
	m_block_dex
;

103 
ut8_t
 
	mamass_v
;

104 
ut8_t
 
	md_pwm
;

106 
ut8_t
 
	mbacksh_mi
;

107 } 
	tS_Segmt_t
;

115 
ut32_t
 
	mcou_x
, 
	mcou_y
, 
	mcou_z
, 
	mcou_a
, 
	mcou_b
;

117 
ut8_t
 
	mexecu_
;

118 
ut8_t
 
	m_pul_time
;

119 
ut8_t
 
	m_outbs
;

120 
ut8_t
 
	md_outbs
;

121 
ut32_t
 
	ms
[
N_AXIS
];

123 
ut16_t
 
	m_cou
;

124 
ut8_t
 
	mexec_block_dex
;

125 
S_Block_t
 *
	mexec_block
;

126 
S_Segmt_t
 *
	mexec_gmt
;

127 } 
	tS_t
;

134 
ut8_t
 
	m_block_dex
;

135 
ut8_t
 
	mlcuϋ_ag
;

137 
	mdt_mad
;

138 
	ms_mag
;

139 
	m_r_mm
;

140 
	mq_mm_emt
;

142 #ifde
PARKING_ENABLE


143 
ut8_t
 
	mϡ__block_dex
;

144 
	mϡ_s_mag
;

145 
	mϡ__r_mm
;

146 
	mϡ_dt_mad
;

149 
ut8_t
 
	mmp_ty
;

150 
	mmm_come
;

152 
	mcut_d
;

153 
	mmaximum_d
;

154 
	mex_d
;

155 
	mac˿_u
;

156 
	mde˿_a
;

158 
	mv_
;

159 
ut8_t
 
	mcut_d_pwm
;

160 } 
	tS_PpDa_t
;

163 
S_Block_t
 
	g_block_bufr
[
SEGMENT_BUFFER_SIZE
-1];

164 
S_Segmt_t
 
	ggmt_bufr
[
SEGMENT_BUFFER_SIZE
];

165 
S_t
 
	g
;

168 vީ
ut8_t
 
	ggmt_bufr_
;

169 
ut8_t
 
	ggmt_bufr_hd
;

170 
ut8_t
 
	ggmt_xt_hd
;

173 
ut8_t
 
	g_pt_vt_mask
;

174 
ut8_t
 
	gd_pt_vt_mask
;

178 
P_Block_t
 *
	g_block
;

179 
S_Block_t
 *
	g__block
;

181 
S_PpDa_t
 
	g
;

183 
	gtim_ovr
 = 0;

184 
ut8_t
 
	gupde_g96
 = 
G96_UPDATE_CNT
;

227 
	$S_In
()

230 
	`GPIO_InGPIO
(
GPIO_STEPPER
);

233 
	`TIM9_In
();

234 
	}
}

239 
	$S_WakeUp
()

242 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_INVERT_ST_ENABLE
))

244 
	`GPIO_SBs
(
GPIO_ENABLE_PORT
, 
GPIO_ENABLE_PIN
);

248 
	`GPIO_RetBs
(
GPIO_ENABLE_PORT
, 
GPIO_ENABLE_PIN
);

252 
	`Day_ms
(10);

256 

.
_outbs
 = 0;

259 
	`TIM_Cmd
(
TIM9
, 
ENABLE
);

260 
	}
}

264 
	$S_Dib
(
ut8_t
 
ovr_dib
)

267 
	`TIM_Cmd
(
TIM9
, 
DISABLE
);

268 
	`Day_us
(1);

271 
	`S_PtRetISR
();

274 
bo
 
p_e
 = 
l
;

276 if(((
gs
.
r_id_lock_time
 !0xFF|| 
sys__exec_m
 || 
sys
.
e
 =
STATE_SLEEP
&& sys.!
STATE_HOMING
)

280 
	`Day_ms
(
gs
.
r_id_lock_time
);

281 
p_e
 = 
ue
;

284 if(
ovr_dib
)

287 
p_e
 = 
ue
;

290 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_INVERT_ST_ENABLE
))

292 
p_e
 = !pin_state;

295 if(
p_e
)

297 
	`GPIO_SBs
(
GPIO_ENABLE_PORT
, 
GPIO_ENABLE_PIN
);

301 
	`GPIO_RetBs
(
GPIO_ENABLE_PORT
, 
GPIO_ENABLE_PIN
);

303 
	}
}

306 
	$S_Ovr
(
ovr
)

308 
tim_ovr
 = 
ovr
;

309 
	}
}

357 
	$S_MaISR
()

359 if(

.
_outbs
 & (1<<
X_STEP_BIT
))

361 if(
_pt_vt_mask
 & (1<<
X_STEP_BIT
))

364 
	`GPIO_RetBs
(
GPIO_STEP_X_PORT
, 
GPIO_STEP_X_PIN
);

369 
	`GPIO_SBs
(
GPIO_STEP_X_PORT
, 
GPIO_STEP_X_PIN
);

372 #i!
	`defed
(
LATHE_MODE
)

373 if(

.
_outbs
 & (1<<
Y_STEP_BIT
))

375 if(
_pt_vt_mask
 & (1<<
Y_STEP_BIT
))

378 
	`GPIO_RetBs
(
GPIO_STEP_Y_PORT
, 
GPIO_STEP_Y_PIN
);

383 
	`GPIO_SBs
(
GPIO_STEP_Y_PORT
, 
GPIO_STEP_Y_PIN
);

388 if(

.
_outbs
 & (1<<
Z_STEP_BIT
))

390 if(
_pt_vt_mask
 & (1<<
Z_STEP_BIT
))

393 
	`GPIO_RetBs
(
GPIO_STEP_Z_PORT
, 
GPIO_STEP_Z_PIN
);

398 
	`GPIO_SBs
(
GPIO_STEP_Z_PORT
, 
GPIO_STEP_Z_PIN
);

401 if(

.
_outbs
 & (1<<
A_STEP_BIT
))

403 if(
_pt_vt_mask
 & (1<<
A_STEP_BIT
))

406 
	`GPIO_RetBs
(
GPIO_STEP_A_PORT
, 
GPIO_STEP_A_PIN
);

411 
	`GPIO_SBs
(
GPIO_STEP_A_PORT
, 
GPIO_STEP_A_PIN
);

414 if(

.
_outbs
 & (1<<
B_STEP_BIT
))

416 if(
_pt_vt_mask
 & (1<<
B_STEP_BIT
))

429 if(

.
exec_gmt
 == 0)

432 if(
gmt_bufr_hd
 !
gmt_bufr_
)

435 

.
exec_gmt
 = &
gmt_bufr
[
gmt_bufr_
];

439 if(

.
exec_gmt
->
cyes_r_tick
 < 
STEP_TIMER_MIN
)

441 

.
exec_gmt
->
cyes_r_tick
 = 
STEP_TIMER_MIN
;

444 
t32_t
 
w_cyes_r_tick
 = 

.
exec_gmt
->
cyes_r_tick
;

445 if(
sys
.
sync_move
 == 1)

447 
w_cyes_r_tick
 = 

.
exec_gmt
->
cyes_r_tick
 * 
tim_ovr
;

448 
w_cyes_r_tick
 = 

.
exec_gmt
->
cyes_r_tick
 +ew_cycles_per_tick;

449 if(
w_cyes_r_tick
 > 0xFFFF)

451 
w_cyes_r_tick
 = 0xFFFF;

453 if(
w_cyes_r_tick
 < 
STEP_TIMER_MIN
-50)

455 
w_cyes_r_tick
 = 
STEP_TIMER_MIN
-50;

462 
TIM9
->
ARR
 = (
ut16_t
)
w_cyes_r_tick
;

463 
TIM9
->
CCR1
 = (
ut16_t
)(
w_cyes_r_tick
 * 0.6);

464 

.
_cou
 = st.
exec_gmt
->
n_
;

468 if(

.
exec_block_dex
 !.
exec_gmt
->
_block_dex
)

470 

.
exec_block_dex
 = st.
exec_gmt
->
_block_dex
;

471 

.
exec_block
 = &
_block_bufr
[.
exec_block_dex
];

474 

.
cou_x
 = st.
cou_y
 = st.
cou_z
 = st.
cou_a
 = st.
cou_b
 = (.
exec_block
->
_evt_cou
 >> 1);

477 

.
d_outbs
 = st.
exec_block
->
dei_bs
 ^ 
d_pt_vt_mask
;

481 if(

.
d_outbs
 & (1<<
X_DIRECTION_BIT
))

483 
	`GPIO_SBs
(
GPIO_DIR_X_PORT
, 
GPIO_DIR_X_PIN
);

487 
	`GPIO_RetBs
(
GPIO_DIR_X_PORT
, 
GPIO_DIR_X_PIN
);

489 #i!
	`defed
(
LATHE_MODE
)

490 if(

.
d_outbs
 & (1<<
Y_DIRECTION_BIT
))

492 
	`GPIO_SBs
(
GPIO_DIR_Y_PORT
, 
GPIO_DIR_Y_PIN
);

496 
	`GPIO_RetBs
(
GPIO_DIR_Y_PORT
, 
GPIO_DIR_Y_PIN
);

499 if(

.
d_outbs
 & (1<<
Z_DIRECTION_BIT
))

501 
	`GPIO_SBs
(
GPIO_DIR_Z_PORT
, 
GPIO_DIR_Z_PIN
);

505 
	`GPIO_RetBs
(
GPIO_DIR_Z_PORT
, 
GPIO_DIR_Z_PIN
);

507 if(

.
d_outbs
 & (1<<
A_DIRECTION_BIT
))

509 
	`GPIO_SBs
(
GPIO_DIR_A_PORT
, 
GPIO_DIR_A_PIN
);

513 
	`GPIO_RetBs
(
GPIO_DIR_A_PORT
, 
GPIO_DIR_A_PIN
);

515 if(

.
d_outbs
 & (1<<
B_DIRECTION_BIT
))

525 

.
s
[
X_AXIS
] = st.
exec_block
->s[X_AXIS] >> st.
exec_gmt
->
amass_v
;

526 

.
s
[
Y_AXIS
] = st.
exec_block
->s[Y_AXIS] >> st.
exec_gmt
->
amass_v
;

527 

.
s
[
Z_AXIS
] = st.
exec_block
->s[Z_AXIS] >> st.
exec_gmt
->
amass_v
;

528 

.
s
[
A_AXIS
] = st.
exec_block
->s[A_AXIS] >> st.
exec_gmt
->
amass_v
;

529 

.
s
[
B_AXIS
] = st.
exec_block
->s[B_AXIS] >> st.
exec_gmt
->
amass_v
;

531 if(
gc_e
.
mod
.
d_mode
 =
SPINDLE_RPM_MODE
)

534 
	`Spd_SSed
(

.
exec_gmt
->
d_pwm
);

536 if(

.
exec_gmt
->
d_pwm
 !
SPINDLE_PWM_OFF_VALUE
)

538 if(--
upde_g96
 == 0)

540 
sys
.
x_pos
 = (
sys_posi
[
X_AXIS
] / 
gs
.
s_r_mm
[X_AXIS]- (
gc_e
.
cod_syem
[X_AXIS]+gc_e.
cod_offt
[X_AXIS]+gc_e.
to_ngth_offt
[X_AXIS]);

541 
	`Spd_SSurSed
(
sys
.
x_pos
);

542 
upde_g96
 = 
G96_UPDATE_CNT
;

550 
	`S_Dib
(0);

553 if(

.
exec_block
->
is_pwm__adjued
)

555 
	`Spd_SSed
(
SPINDLE_PWM_OFF_VALUE
);

557 
	`Syem_SExecSFg
(
EXEC_CYCLE_STOP
);

565 if(
sys_obe_e
 =
PROBE_ACTIVE
)

567 
	`Probe_SMڙ
();

571 

.
_outbs
 = 0;

574 

.
cou_x
 +.
s
[
X_AXIS
];

576 if(

.
cou_x
 > st.
exec_block
->
_evt_cou
)

578 

.
_outbs
 |(1<<
X_STEP_BIT
);

579 

.
cou_x
 -.
exec_block
->
_evt_cou
;

581 if(

.
exec_gmt
->
backsh_mi
 == 0)

583 if(

.
exec_block
->
dei_bs
 & (1<<
X_DIRECTION_BIT
))

585 
sys_posi
[
X_AXIS
]--;

589 
sys_posi
[
X_AXIS
]++;

594 

.
cou_y
 +.
s
[
Y_AXIS
];

596 if(

.
cou_y
 > st.
exec_block
->
_evt_cou
)

598 

.
_outbs
 |(1<<
Y_STEP_BIT
);

599 

.
cou_y
 -.
exec_block
->
_evt_cou
;

601 if(

.
exec_gmt
->
backsh_mi
 == 0)

603 if(

.
exec_block
->
dei_bs
 & (1<<
Y_DIRECTION_BIT
))

605 
sys_posi
[
Y_AXIS
]--;

609 
sys_posi
[
Y_AXIS
]++;

614 

.
cou_z
 +.
s
[
Z_AXIS
];

616 if(

.
cou_z
 > st.
exec_block
->
_evt_cou
)

618 

.
_outbs
 |(1<<
Z_STEP_BIT
);

619 

.
cou_z
 -.
exec_block
->
_evt_cou
;

621 if(

.
exec_gmt
->
backsh_mi
 == 0)

623 if(

.
exec_block
->
dei_bs
 & (1<<
Z_DIRECTION_BIT
))

625 
sys_posi
[
Z_AXIS
]--;

629 
sys_posi
[
Z_AXIS
]++;

634 

.
cou_a
 +.
s
[
A_AXIS
];

636 if(

.
cou_a
 > st.
exec_block
->
_evt_cou
)

638 

.
_outbs
 |(1<<
A_STEP_BIT
);

639 

.
cou_a
 -.
exec_block
->
_evt_cou
;

643 if(

.
exec_block
->
dei_bs
 & (1<<
A_DIRECTION_BIT
))

645 
sys_posi
[
A_AXIS
]--;

649 
sys_posi
[
A_AXIS
]++;

654 

.
cou_b
 +.
s
[
B_AXIS
];

656 if(

.
cou_b
 > st.
exec_block
->
_evt_cou
)

658 

.
_outbs
 |(1<<
B_STEP_BIT
);

659 

.
cou_b
 -.
exec_block
->
_evt_cou
;

663 if(

.
exec_block
->
dei_bs
 & (1<<
B_DIRECTION_BIT
))

665 
sys_posi
[
B_AXIS
]--;

669 
sys_posi
[
B_AXIS
]++;

675 if(
sys
.
e
 =
STATE_HOMING
)

677 

.
_outbs
 &
sys
.
homg_axis_lock
;

680 

.
_cou
--;

681 if(

.
_cou
 == 0)

684 

.
exec_gmt
 = 0;

686 if(++
gmt_bufr_
 =
SEGMENT_BUFFER_SIZE
)

688 
gmt_bufr_
 = 0;

691 
	}
}

701 
	$S_PtRetISR
()

706 if(
_pt_vt_mask
 & (1<<
X_STEP_BIT
))

708 
	`GPIO_SBs
(
GPIO_STEP_X_PORT
, 
GPIO_STEP_X_PIN
);

712 
	`GPIO_RetBs
(
GPIO_STEP_X_PORT
, 
GPIO_STEP_X_PIN
);

716 #i!
	`defed
(
LATHE_MODE
)

717 if(
_pt_vt_mask
 & (1<<
Y_STEP_BIT
))

719 
	`GPIO_SBs
(
GPIO_STEP_Y_PORT
, 
GPIO_STEP_Y_PIN
);

723 
	`GPIO_RetBs
(
GPIO_STEP_Y_PORT
, 
GPIO_STEP_Y_PIN
);

728 if(
_pt_vt_mask
 & (1<<
Z_STEP_BIT
))

730 
	`GPIO_SBs
(
GPIO_STEP_Z_PORT
, 
GPIO_STEP_Z_PIN
);

734 
	`GPIO_RetBs
(
GPIO_STEP_Z_PORT
, 
GPIO_STEP_Z_PIN
);

738 if(
_pt_vt_mask
 & (1<<
A_STEP_BIT
))

740 
	`GPIO_SBs
(
GPIO_STEP_A_PORT
, 
GPIO_STEP_A_PIN
);

744 
	`GPIO_RetBs
(
GPIO_STEP_A_PORT
, 
GPIO_STEP_A_PIN
);

748 if(
_pt_vt_mask
 & (1<<
B_STEP_BIT
))

756 
	}
}

760 
	$S_GeSpDInvtMasks
()

762 
ut8_t
 
idx
;

764 
_pt_vt_mask
 = 0;

765 
d_pt_vt_mask
 = 0;

767 
idx
 = 0; idx < 
N_AXIS
; idx++)

769 if(
	`BIT_IS_TRUE
(
gs
.
_vt_mask
, 
	`BIT
(
idx
)))

771 
_pt_vt_mask
 |
	`Stgs_GSpPMask
(
idx
);

774 if(
	`BIT_IS_TRUE
(
gs
.
d_vt_mask
, 
	`BIT
(
idx
)))

776 
d_pt_vt_mask
 |
	`Stgs_GDeiPMask
(
idx
);

779 
	}
}

783 
	$S_Ret
()

786 
	`S_Dib
(0);

789 
	`memt
(&

, 0, (
S_PpDa_t
));

790 
	`memt
(&

, 0, (
S_t
));

792 

.
exec_gmt
 = 0;

793 
_block
 = 0;

794 
gmt_bufr_
 = 0;

795 
gmt_bufr_hd
 = 0;

796 
gmt_xt_hd
 = 1;

798 
	`S_GeSpDInvtMasks
();

799 

.
d_outbs
 = 
d_pt_vt_mask
;

803 
	`S_PtRetISR
();

807 
	`GPIO_RetBs
(
GPIO_DIR_X_PORT
, 
GPIO_DIR_X_PIN
);

808 #i!
	`defed
(
LATHE_MODE
)

809 
	`GPIO_RetBs
(
GPIO_DIR_Y_PORT
, 
GPIO_DIR_Y_PIN
);

811 
	`GPIO_RetBs
(
GPIO_DIR_Z_PORT
, 
GPIO_DIR_Z_PIN
);

812 
	`GPIO_RetBs
(
GPIO_DIR_A_PORT
, 
GPIO_DIR_A_PIN
);

814 
	}
}

818 
	$S_UpdePBlockPams
()

820 if(
_block
 != 0)

822 

.
lcuϋ_ag
 |
PREP_FLAG_RECALCULATE
;

823 
_block
->
y_d_sqr
 = 

.
cut_d
*prep.current_speed;

824 
_block
 = 0;

826 
	}
}

830 
ut8_t
 
	$S_NextBlockIndex
(
ut8_t
 
block_dex
)

832 
block_dex
++;

834 if(
block_dex
 =(
SEGMENT_BUFFER_SIZE
-1))

839  
block_dex
;

840 
	}
}

843 #ifde
PARKING_ENABLE


845 
	$S_PkgSupBufr
()

848 if(

.
lcuϋ_ag
 & 
PREP_FLAG_HOLD_PARTIAL_BLOCK
)

850 

.
ϡ__block_dex
 =p.
_block_dex
;

851 

.
ϡ_s_mag
 =p.
s_mag
;

852 

.
ϡ_dt_mad
 =p.
dt_mad
;

853 

.
ϡ__r_mm
 =p.
_r_mm
;

856 

.
lcuϋ_ag
 |
PREP_FLAG_PARKING
;

857 

.
lcuϋ_ag
 &~(
PREP_FLAG_RECALCULATE
);

858 
_block
 = 0;

859 
	}
}

863 
	$S_PkgReeBufr
()

866 if(

.
lcuϋ_ag
 & 
PREP_FLAG_HOLD_PARTIAL_BLOCK
)

868 
__block
 = &
_block_bufr
[

.
ϡ__block_dex
];

869 

.
_block_dex
 =p.
ϡ__block_dex
;

870 

.
s_mag
 =p.
ϡ_s_mag
;

871 

.
dt_mad
 =p.
ϡ_dt_mad
;

872 

.
_r_mm
 =p.
ϡ__r_mm
;

873 

.
lcuϋ_ag
 = (
PREP_FLAG_HOLD_PARTIAL_BLOCK
 | 
PREP_FLAG_RECALCULATE
);

874 

.
q_mm_emt
 = 
REQ_MM_INCREMENT_SCALAR
/.
_r_mm
;

878 

.
lcuϋ_ag
 = 
l
;

881 
_block
 = 
NULL
;

882 
	}
}

899 
	$S_PBufr
()

902 if(
	`BIT_IS_TRUE
(
sys
.
_cڌ
,
STEP_CONTROL_END_MOTION
))

907 
gmt_bufr_
 !
gmt_xt_hd
)

910 if(
_block
 == 0)

913 if(
sys
.
_cڌ
 & 
STEP_CONTROL_EXECUTE_SYS_MOTION
)

915 
_block
 = 
	`P_GSyemMiBlock
();

919 
_block
 = 
	`P_GCutBlock
();

922 if(
_block
 == 0)

929 if(

.
lcuϋ_ag
 & 
PREP_FLAG_RECALCULATE
)

931 #ifde
PARKING_ENABLE


932 if(

.
lcuϋ_ag
 & 
PREP_FLAG_PARKING
)

934 

.
lcuϋ_ag
 &~(
PREP_FLAG_RECALCULATE
);

938 

.
lcuϋ_ag
 = 
l
;

941 

.
lcuϋ_ag
 = 
l
;

947 

.
_block_dex
 = 
	`S_NextBlockIndex
(prep.st_block_index);

952 
__block
 = &
_block_bufr
[

.
_block_dex
];

953 
__block
->
dei_bs
 = 
_block
->direction_bits;

955 
ut8_t
 
idx
;

959 
idx
 = 0; idx < 
N_AXIS
; idx++)

961 
__block
->
s
[
idx
] = 
_block
->s[idx] << 
MAX_AMASS_LEVEL
;

964 
__block
->
_evt_cou
 = 
_block
->_evt_cou << 
MAX_AMASS_LEVEL
;

967 

.
s_mag
 = ()
_block
->
_evt_cou
;

968 

.
_r_mm
 =p.
s_mag
/
_block
->
mlims
;

969 

.
q_mm_emt
 = 
REQ_MM_INCREMENT_SCALAR
/.
_r_mm
;

970 

.
dt_mad
 = 0.0;

972 if((
sys
.
_cڌ
 & 
STEP_CONTROL_EXECUTE_HOLD
|| (

.
lcuϋ_ag
 & 
PREP_FLAG_DECEL_OVERRIDE
))

975 

.
cut_d
 =p.
ex_d
;

976 
_block
->
y_d_sqr
 = 

.
ex_d
*prep.exit_speed;

977 

.
lcuϋ_ag
 &~(
PREP_FLAG_DECEL_OVERRIDE
);

981 

.
cut_d
 = 
	`sq
(
_block
->
y_d_sqr
);

986 
__block
->
is_pwm__adjued
 = 
l
;

988 if(
gs
.
ags
 & 
BITFLAG_LASER_MODE
)

990 if(
_block
->
cdi
 & 
PL_COND_FLAG_SPINDLE_CCW
)

993 

.
v_
 = 1.0/
_block
->
ogmmed_
;

994 
__block
->
is_pwm__adjued
 = 
ue
;

1005 

.
mm_come
 = 0.0;

1006 
v_2_acl
 = 0.5/
_block
->
ac˿ti
;

1008 if(
sys
.
_cڌ
 & 
STEP_CONTROL_EXECUTE_HOLD
)

1012 

.
mp_ty
 = 
RAMP_DECEL
;

1014 
del_di
 = 
_block
->
mlims
 - 
v_2_acl
*_block->
y_d_sqr
;

1016 if(
del_di
 < 0.0)

1019 

.
ex_d
 = 
	`sq
(
_block
->
y_d_sqr
-2*_block->
ac˿ti
*_block->
mlims
);

1023 

.
mm_come
 = 
del_di
;

1024 

.
ex_d
 = 0.0;

1030 

.
mp_ty
 = 
RAMP_ACCEL
;

1031 

.
ac˿_u
 = 
_block
->
mlims
;

1033 
ex_d_sqr
;

1034 
nom_d
;

1036 if(
sys
.
_cڌ
 & 
STEP_CONTROL_EXECUTE_SYS_MOTION
)

1038 

.
ex_d
 = 
ex_d_sqr
 = 0.0;

1042 
ex_d_sqr
 = 
	`P_GExecBlockExSedSqr
();

1043 

.
ex_d
 = 
	`sq
(
ex_d_sqr
);

1046 
nom_d
 = 
	`P_CompuProfeNomSed
(
_block
);

1048 
nom_d_sqr
 = 
nom_d
*nominal_speed;

1049 
r_di
 = 0.5*(
_block
->
mlims
+
v_2_acl
*l_block->
y_d_sqr
-
ex_d_sqr
));

1051 if(
_block
->
y_d_sqr
 > 
nom_d_sqr
)

1053 

.
ac˿_u
 = 
_block
->
mlims
 - 
v_2_acl
*l_block->
y_d_sqr
-
nom_d_sqr
);

1054 if(

.
ac˿_u
 <= 0.0)

1056 

.
mp_ty
 = 
RAMP_DECEL
;

1061 

.
ex_d
 = 
	`sq
(
_block
->
y_d_sqr
 - 2*_block->
ac˿ti
*_block->
mlims
);

1062 

.
lcuϋ_ag
 |
PREP_FLAG_DECEL_OVERRIDE
;

1071 

.
de˿_a
 = 
v_2_acl
*(
nom_d_sqr
-
ex_d_sqr
);

1072 

.
maximum_d
 = 
nom_d
;

1073 

.
mp_ty
 = 
RAMP_DECEL_OVERRIDE
;

1076 if(
r_di
 > 0.0)

1078 i(
r_di
 < 
_block
->
mlims
)

1081 

.
de˿_a
 = 
v_2_acl
*(
nom_d_sqr
-
ex_d_sqr
);

1082 if(

.
de˿_a
 < 
r_di
)

1084 

.
maximum_d
 = 
nom_d
;

1086 if(
_block
->
y_d_sqr
 =
nom_d_sqr
)

1089 

.
mp_ty
 = 
RAMP_CRUISE
;

1094 

.
ac˿_u
 -
v_2_acl
*(
nom_d_sqr
-
_block
->
y_d_sqr
);

1099 

.
ac˿_u
 = 
r_di
;

1100 

.
de˿_a
 = 
r_di
;

1101 

.
maximum_d
 = 
	`sq
(2.0*
_block
->
ac˿ti
*
r_di
+
ex_d_sqr
);

1106 

.
mp_ty
 = 
RAMP_DECEL
;

1113 

.
ac˿_u
 = 0.0;

1115 

.
maximum_d
 =p.
ex_d
;

1119 
	`BIT_TRUE
(
sys
.
_cڌ
, 
STEP_CONTROL_UPDATE_SPINDLE_PWM
);

1123 
S_Segmt_t
 *
_gmt
 = &
gmt_bufr
[
gmt_bufr_hd
];

1126 
_gmt
->
_block_dex
 = 

.st_block_index;

1128 
_gmt
->
backsh_mi
 = 
_block
->backlash_motion;

1144 
dt_max
 = 
DT_SEGMENT
;

1145 
dt
 = 0.0;

1146 
time_v
 = 
dt_max
;

1147 
mm_v
;

1148 
d_v
;

1149 
mm_mag
 = 
_block
->
mlims
;

1150 
mimum_mm
 = 
mm_mag
-

.
q_mm_emt
;

1152 if(
mimum_mm
 < 0.0)

1154 
mimum_mm
 = 0.0;

1159 

.
mp_ty
)

1161 
RAMP_DECEL_OVERRIDE
:

1162 
d_v
 = 
_block
->
ac˿ti
*
time_v
;

1163 
mm_v
 = 
time_v
*(

.
cut_d
 - 0.5*
d_v
);

1164 
mm_mag
 -
mm_v
;

1166 if((
mm_mag
 < 

.
ac˿_u
|| (
mm_v
 <= 0))

1169 
mm_mag
 = 

.
ac˿_u
;

1170 
time_v
 = 2.0*(
_block
->
mlims
-
mm_mag
)/(

.
cut_d
+.
maximum_d
);

1171 

.
mp_ty
 = 
RAMP_CRUISE
;

1172 

.
cut_d
 =p.
maximum_d
;

1176 

.
cut_d
 -
d_v
;

1180 
RAMP_ACCEL
:

1182 
d_v
 = 
_block
->
ac˿ti
*
time_v
;

1183 
mm_mag
 -
time_v
*(

.
cut_d
 + 0.5*
d_v
);

1185 if(
mm_mag
 < 

.
ac˿_u
)

1188 
mm_mag
 = 

.
ac˿_u
;

1189 
time_v
 = 2.0*(
_block
->
mlims
-
mm_mag
)/(

.
cut_d
+.
maximum_d
);

1191 if(
mm_mag
 =

.
de˿_a
)

1193 

.
mp_ty
 = 
RAMP_DECEL
;

1197 

.
mp_ty
 = 
RAMP_CRUISE
;

1199 

.
cut_d
 =p.
maximum_d
;

1203 

.
cut_d
 +
d_v
;

1207 
RAMP_CRUISE
:

1211 
mm_v
 = 
mm_mag
 - 

.
maximum_d
*
time_v
;

1213 if(
mm_v
 < 

.
de˿_a
)

1216 
time_v
 = (
mm_mag
 - 

.
de˿_a
)/.
maximum_d
;

1217 
mm_mag
 = 

.
de˿_a
;

1218 

.
mp_ty
 = 
RAMP_DECEL
;

1222 
mm_mag
 = 
mm_v
;

1228 
d_v
 = 
_block
->
ac˿ti
*
time_v
;

1230 if(

.
cut_d
 > 
d_v
)

1233 
mm_v
 = 
mm_mag
 - 
time_v
*(

.
cut_d
 - 0.5*
d_v
);

1235 if(
mm_v
 > 

.
mm_come
)

1237 
mm_mag
 = 
mm_v
;

1238 

.
cut_d
 -
d_v
;

1243 
time_v
 = 2.0*(
mm_mag
-

.
mm_come
)/ջp.
cut_d
+.
ex_d
);

1244 
mm_mag
 = 

.
mm_come
;

1245 

.
cut_d
 =p.
ex_d
;

1248 
dt
 +
time_v
;

1250 if(
dt
 < 
dt_max
)

1252 
time_v
 = 
dt_max
 - 
dt
;

1256 if(
mm_mag
 > 
mimum_mm
)

1260 
dt_max
 +
DT_SEGMENT
;

1261 
time_v
 = 
dt_max
 - 
dt
;

1268 } 
mm_mag
 > 

.
mm_come
);

1274 if(
__block
->
is_pwm__adjued
 || (
sys
.
_cڌ
 & 
STEP_CONTROL_UPDATE_SPINDLE_PWM
))

1276 if(
_block
->
cdi
 & (
PL_COND_FLAG_SPINDLE_CW
 | 
PL_COND_FLAG_SPINDLE_CCW
))

1278 
m
 = 
_block
->
d_d
;

1281 if(
__block
->
is_pwm__adjued
)

1283 
m
 *(

.
cut_d
 *p.
v_
);

1288 

.
cut_d_pwm
 = 
	`Spd_CompuPwmVue
(
m
);

1292 
sys
.
d_d
 = 0.0;

1293 

.
cut_d_pwm
 = 
SPINDLE_PWM_OFF_VALUE
;

1296 
	`BIT_FALSE
(
sys
.
_cڌ
, 
STEP_CONTROL_UPDATE_SPINDLE_PWM
);

1299 
_gmt
->
d_pwm
 = 

.
cut_d_pwm
;

1312 
_di_mag
 = 

.
_r_mm
*
mm_mag
;

1313 
n_s_mag
 = 
	`
(
_di_mag
);

1314 
ϡ_n_s_mag
 = 
	`
(

.
s_mag
);

1315 
_gmt
->
n_
 = 
ϡ_n_s_mag
-
n_s_mag
;

1318 if(
_gmt
->
n_
 == 0)

1320 if(
sys
.
_cڌ
 & 
STEP_CONTROL_EXECUTE_HOLD
)

1324 
	`BIT_TRUE
(
sys
.
_cڌ
, 
STEP_CONTROL_END_MOTION
);

1325 #ifde
PARKING_ENABLE


1326 if(!(

.
lcuϋ_ag
 & 
PREP_FLAG_PARKING
))

1328 

.
lcuϋ_ag
 |
PREP_FLAG_HOLD_PARTIAL_BLOCK
;

1343 
dt
 +

.
dt_mad
;

1345 
v_
 = 
dt
/(
ϡ_n_s_mag
 - 
_di_mag
);

1348 
ut32_t
 
cyes
 = 
	`
((
TICKS_PER_MICROSECOND
*1000000*60)*
v_
);

1352 if(
cyes
 < 
AMASS_LEVEL1
)

1354 
_gmt
->
amass_v
 = 0;

1358 if(
cyes
 < 
AMASS_LEVEL2
)

1360 
_gmt
->
amass_v
 = 1;

1362 if(
cyes
 < 
AMASS_LEVEL3
)

1364 
_gmt
->
amass_v
 = 2;

1368 
_gmt
->
amass_v
 = 3;

1371 
cyes
 >>
_gmt
->
amass_v
;

1372 
_gmt
->
n_
 <<_gmt->
amass_v
;

1375 if(
cyes
 < (1UL << 16))

1378 
_gmt
->
cyes_r_tick
 = 
cyes
;

1383 
_gmt
->
cyes_r_tick
 = 0xffff;

1387 
gmt_bufr_hd
 = 
gmt_xt_hd
;

1388 if(++
gmt_xt_hd
 =
SEGMENT_BUFFER_SIZE
)

1390 
gmt_xt_hd
 = 0;

1394 
_block
->
mlims
 = 
mm_mag
;

1395 

.
s_mag
 = 
n_s_mag
;

1396 

.
dt_mad
 = (
n_s_mag
 - 
_di_mag
)*
v_
;

1399 if(
mm_mag
 =

.
mm_come
)

1402 if(
mm_mag
 > 0.0)

1407 
	`BIT_TRUE
(
sys
.
_cڌ
, 
STEP_CONTROL_END_MOTION
);

1408 #ifde
PARKING_ENABLE


1409 if(!(

.
lcuϋ_ag
 & 
PREP_FLAG_PARKING
))

1411 

.
lcuϋ_ag
 |
PREP_FLAG_HOLD_PARTIAL_BLOCK
;

1419 if(
sys
.
_cڌ
 & 
STEP_CONTROL_EXECUTE_SYS_MOTION
)

1421 
	`BIT_TRUE
(
sys
.
_cڌ
, 
STEP_CONTROL_END_MOTION
);

1426 
_block
 = 0;

1427 
	`P_DisrdCutBlock
();

1431 
	}
}

1438 
	$S_GRimeRe
()

1440 if(
sys
.
e
 & (
STATE_CYCLE
 | 
STATE_HOMING
 | 
STATE_HOLD
 | 
STATE_JOG
 | 
STATE_SAFETY_DOOR
))

1442  

.
cut_d
;

1446 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\Stepper.h

22 #ide
STEPPER_H


23 
	#STEPPER_H


	)

27 
S_In
();

30 
S_WakeUp
();

33 
S_Dib
(
ut8_t
 
ovr_dib
);

36 
S_MaISR
();

39 
S_PtRetISR
();

42 
S_GeSpDInvtMasks
();

45 
S_Ret
();

48 
S_PkgSupBufr
();

51 
S_PkgReeBufr
();

54 
S_PBufr
();

57 
S_UpdePBlockPams
();

60 
S_GRimeRe
();

62 
S_Ovr
(
ovr
);

	@X:\GRBL-Advanced-F446ZE\grbl\System.c

21 
	~<dio.h
>

22 
	~<dlib.h
>

23 
	~<rg.h
>

24 
	~<y.h
>

25 
	~"Cfig.h
"

26 
	~"GCode.h
"

27 
	~"GPIO.h
"

28 
	~"MiCڌ.h
"

29 
	~"Proc.h
"

30 
	~"Rt.h
"

31 
	~"Stgs.h
"

32 
	~"S.h
"

33 
	~"Syem.h
"

34 
	~"ToChge.h
"

35 
	~"Syem32.h
"

38 
	$Syem_In
()

40 
	`GPIO_InGPIO
(
GPIO_SYSTEM
);

41 
	}
}

44 
	$Syem_Cˬ
()

46 
	`memt
(&
sys
, 0, (
Syem_t
));

48 
sys
.
f_ovride
 = 
DEFAULT_FEED_OVERRIDE
;

49 
sys
.
r_ovride
 = 
DEFAULT_RAPID_OVERRIDE
;

50 
sys
.
d_d_ovr
 = 
DEFAULT_SPINDLE_SPEED_OVERRIDE
;

51 
	}
}

54 
	$Syem_RetPosi
()

57 
	`memt
(
sys_posi
, 0 , (sys_position));

58 
	}
}

64 
ut8_t
 
	$Syem_GCڌS
()

66 
ut8_t
 
cڌ_e
 = 0;

67 
ut8_t
 
p
 = ((
	`GPIO_RdIutDaB
(
GPIOA
, 
GPIO_P_0
)<<
CONTROL_RESET_BIT
) |

68 (
	`GPIO_RdIutDaB
(
GPIOA
, 
GPIO_P_1
)<<
CONTROL_FEED_HOLD_BIT
) |

69 (
	`GPIO_RdIutDaB
(
GPIOA
, 
GPIO_P_4
)<<
CONTROL_CYCLE_START_BIT
) |

70 (
	`GPIO_RdIutDaB
(
GPIOB
, 
GPIO_P_8
)<<
CONTROL_SAFETY_DOOR_BIT
));

73 
p
 ^
CONTROL_MASK
 & 
gs
.
syem_ags
;

75 if(
p
)

77 if(
	`BIT_IS_TRUE
(
p
, (1<<
CONTROL_RESET_BIT
)))

79 
cڌ_e
 |
CONTROL_PIN_INDEX_RESET
;

81 if(
	`BIT_IS_TRUE
(
p
, (1<<
CONTROL_FEED_HOLD_BIT
)))

83 
cڌ_e
 |
CONTROL_PIN_INDEX_FEED_HOLD
;

85 if(
	`BIT_IS_TRUE
(
p
, (1<<
CONTROL_CYCLE_START_BIT
)))

87 
cڌ_e
 |
CONTROL_PIN_INDEX_CYCLE_START
;

94  
cڌ_e
;

95 
	}
}

102 
	$Syem_PChgeISR
()

104 
ut8_t
 
p
 = 
	`Syem_GCڌS
();

106 if(
p
)

108 if(
	`BIT_IS_TRUE
(
p
, 
CONTROL_PIN_INDEX_RESET
))

110 
	`MC_Ret
();

112 if(
	`BIT_IS_TRUE
(
p
, 
CONTROL_PIN_INDEX_CYCLE_START
))

114 
	`BIT_TRUE
(
sys__exec_e
, 
EXEC_CYCLE_START
);

116 if(
	`BIT_IS_TRUE
(
p
, 
CONTROL_PIN_INDEX_FEED_HOLD
))

118 
	`BIT_TRUE
(
sys__exec_e
, 
EXEC_FEED_HOLD
);

120 if(
	`BIT_IS_TRUE
(
p
, 
CONTROL_PIN_INDEX_SAFETY_DOOR
))

122 
	`BIT_TRUE
(
sys__exec_e
, 
EXEC_SAFETY_DOOR
);

125 
	}
}

129 
ut8_t
 
	$Syem_CheckSatyDoAj
()

131  (
	`Syem_GCڌS
(& 
CONTROL_PIN_INDEX_SAFETY_DOOR
);

132 
	}
}

136 
	$Syem_ExecuSup
(*
le
)

138 #i(
N_STARTUP_LINE
 > 0)

139 
ut8_t
 
n
;

141 
n
 = 0; < 
N_STARTUP_LINE
;++)

143 if(!(
	`Stgs_RdSupLe
(
n
, 
le
)))

145 
le
[0] = 0;

146 
	`Rt_ExecuSupMesge
(
le
, 
STATUS_SETTING_READ_FAIL
);

150 if(
le
[0] != 0)

152 
ut8_t
 
us_code
 = 
	`GC_ExecuLe
(
le
);

154 
	`Rt_ExecuSupMesge
(
le
,
us_code
);

159 ()
le
;

161 
	}
}

172 
ut8_t
 
	$Syem_ExecuLe
(*
le
)

174 
ut8_t
 
ch_cou
 = 1;

175 
ut8_t
 
hr_v
 = 0;

176 
m
, 
vue
;

178 
le
[
ch_cou
])

181 
	`Rt_GrblHp
();

186 if(
sys
.
e
 !
STATE_IDLE
 && sys.!
STATE_JOG
)

188  
STATUS_IDLE_ERROR
;

190 if(
le
[2] != '=')

192  
STATUS_INVALID_STATEMENT
;

194  
	`GC_ExecuLe
(
le
);

201 if(
le
[2] != 0)

203 (
STATUS_INVALID_STATEMENT
);

206 
le
[1])

209 if(
sys
.
e
 & (
STATE_CYCLE
 | 
STATE_HOLD
))

211 (
STATUS_IDLE_ERROR
);

215 
	`Rt_GrblStgs
();

221 
	`Rt_GCodeModes
();

228 if(
sys
.
e
 =
STATE_CHECK_MODE
 )

230 
	`MC_Ret
();

231 
	`Rt_FdbackMesge
(
MESSAGE_DISABLED
);

235 if(
sys
.
e
)

238  
STATUS_IDLE_ERROR
;

241 
sys
.
e
 = 
STATE_CHECK_MODE
;

242 
	`Rt_FdbackMesge
(
MESSAGE_ENABLED
);

247 if(
sys
.
e
 =
STATE_ALARM
)

250 if(
	`Syem_CheckSatyDoAj
())

252 (
STATUS_CHECK_DOOR
);

255 
	`Rt_FdbackMesge
(
MESSAGE_ALARM_UNLOCK
);

256 
sys
.
e
 = 
STATE_IDLE
;

257 
	`S_WakeUp
();

265 if(
le
[++
ch_cou
] == 0)

268 
	`Syem_CˬExecSFg
(
EXEC_TOOL_CHANGE
);

269 
sys
.
e
 = 
STATE_IDLE
;

272 if(
sys
.
is_homed
)

275 if(
gs
.
to_chge
 == 2)

278 if(
gs
.
s_vid
)

281 
	`TC_ProbeTLS
();

285  
STATUS_TLS_NOT_SET
;

288 if(
gs
.
to_chge
 == 3)

291 
	`TC_AlyToOfft
();

295  
STATUS_SETTING_DISABLED
;

300  
STATUS_MACHINE_NOT_HOMED
;

306 
c
;

307 
ToPams_t
 
ms
 = {};

308 
num
[4] = {};

309 
ut8_t
 
idx
 = 0;

313 
c
 = 
le
[
ch_cou
++];

314 
num
[
idx
++] = 
c
;

316 
	`isdig
(
c
&& 
idx
 < 3);

317 
num
[
idx
] = '\0';

319 if(
c
 == '=')

322 
tmp_t
[10];

323 
t
 = 0;

324 
vue_f
[4] = {};

327 
i
 = 0; i < 4; i++)

329 
t
 = 
	`ExaFlt
(&
le
[
ch_cou
],, 
tmp_t
);

332 if(
	`
(
tmp_t
) > 0)

335 
	`ssnf
(
tmp_t
, "%f", &
vue_f
[
i
]);

336 
tmp_t
[0] = '\0';

345 
ms
.
x_offt
 = 
vue_f
[0];

346 
ms
.
y_offt
 = 
vue_f
[1];

347 
ms
.
z_offt
 = 
vue_f
[2];

348 
ms
.
rved
 = 
vue_f
[3];

351 
	`TT_SaveToPams
(
	`oi
(
num
), &
ms
);

355 
	`Rt_ToPams
(
	`oi
(
num
));

361 if(
sys
.
is_homed
)

363 
	`Stgs_SteTlsPosi
();

367  
STATUS_MACHINE_NOT_HOMED
;

374 if(!(
sys
.
e
 =
STATE_IDLE
 || sys.=
STATE_ALARM
) )

376 (
STATUS_IDLE_ERROR
);

379 
le
[1])

382 if(
le
[2] != 0)

384  
STATUS_INVALID_STATEMENT
;

388 
	`Rt_NgcPams
();

393 if(
	`BIT_IS_FALSE
(
gs
.
ags
, 
BITFLAG_HOMING_ENABLE
))

395 (
STATUS_SETTING_DISABLED
);

397 if(
	`Syem_CheckSatyDoAj
())

400  
STATUS_CHECK_DOOR
;

403 
sys
.
e
 = 
STATE_HOMING
;

405 if(
le
[2] == 0)

407 
	`MC_HomigCye
(
HOMING_CYCLE_ALL
);

408 #ifde
HOMING_SINGLE_AXIS_COMMANDS


410 if(
le
[3] == 0)

412 
le
[2])

415 
	`MC_HomigCye
(
HOMING_CYCLE_X
);

419 
	`MC_HomigCye
(
HOMING_CYCLE_Y
);

423 
	`MC_HomigCye
(
HOMING_CYCLE_Z
);

427 
	`MC_HomigCye
(
HOMING_CYCLE_A
);

431 
	`MC_HomigCye
(
HOMING_CYCLE_B
);

435  
STATUS_INVALID_STATEMENT
;

441  
STATUS_INVALID_STATEMENT
;

444 if(!
sys
.
abt
)

446 
sys
.
e
 = 
STATE_IDLE
;

447 
	`S_Dib
(0);

449 if(
le
[2] == 0)

451 
	`Syem_ExecuSup
(
le
);

457 if((
le
[2] != 'L') || (line[3] != 'P') || (line[4] != 0))

459 (
STATUS_INVALID_STATEMENT
);

461 
	`Syem_SExecSFg
(
EXEC_SLEEP
);

465 if(
le
[++
ch_cou
] == 0 )

467 
	`Stgs_RdBudInfo
(
le
);

468 
	`Rt_BudInfo
(
le
);

469 #ifde
ENABLE_BUILD_INFO_WRITE_COMMAND


473 if(
le
[
ch_cou
++] != '=')

475  
STATUS_INVALID_STATEMENT
;

478 
hr_v
 = 
ch_cou
;

482 
le
[
ch_cou
-
hr_v
] =ine[char_counter];

484 
le
[
ch_cou
++] != 0);

486 
	`Stgs_SteBudInfo
(
le
);

492 if((
le
[2] != 'S') || (line[3] != 'T') || (line[4] != '=') || (line[6] != 0))

494 (
STATUS_INVALID_STATEMENT
);

496 
le
[5])

498 #ifde
ENABLE_RESTORE_EEPROM_DEFAULT_SETTINGS


500 
	`Stgs_Ree
(
SETTINGS_RESTORE_DEFAULTS
);

503 #ifde
ENABLE_RESTORE_EEPROM_CLEAR_PARAMETERS


505 
	`Stgs_Ree
(
SETTINGS_RESTORE_PARAMETERS
);

508 #ifde
ENABLE_RESTORE_EEPROM_WIPE_ALL


510 
	`Stgs_Ree
(
SETTINGS_RESTORE_ALL
);

514 
	`TT_Ret
();

518  
STATUS_INVALID_STATEMENT
;

521 
	`Rt_FdbackMesge
(
MESSAGE_RESTORE_DEFAULTS
);

522 
	`MC_Ret
();

526 #i(
N_STARTUP_LINE
 > 0)

527 if(
le
[++
ch_cou
] == 0 )

529 
hr_v
 = 0; hr_v < 
N_STARTUP_LINE
; helper_var++)

531 i(!(
	`Stgs_RdSupLe
(
hr_v
, 
le
)))

533 
	`Rt_StusMesge
(
STATUS_SETTING_READ_FAIL
);

537 
	`Rt_SupLe
(
hr_v
,
le
);

544 if(
sys
.
e
 !
STATE_IDLE
)

547  
STATUS_IDLE_ERROR
;

549 
hr_v
 = 
ue
;

555 if(!
	`Rd_Flt
(
le
, &
ch_cou
, &
m
))

557 (
STATUS_BAD_NUMBER_FORMAT
);

559 if(
le
[
ch_cou
++] != '=')

561 (
STATUS_INVALID_STATEMENT
);

563 if(
hr_v
)

566 
hr_v
 = 
ch_cou
;

570 
le
[
ch_cou
-
hr_v
] =ine[char_counter];

572 
le
[
ch_cou
++] != 0);

575 
hr_v
 = 
	`GC_ExecuLe
(
le
);

577 if(
hr_v
)

579 (
hr_v
);

583 
hr_v
 = 
	`unc
(
m
);

584 
	`Stgs_SteSupLe
(
hr_v
, 
le
);

589 if(!
	`Rd_Flt
(
le
, &
ch_cou
, &
vue
))

591  
STATUS_BAD_NUMBER_FORMAT
;

593 if((
le
[
ch_cou
] !0|| (
m
 > 255))

595  
STATUS_INVALID_STATEMENT
;

598  
	`Stgs_SteGlobStg
((
ut8_t
)
m
, 
vue
);

603  
STATUS_OK
;

604 
	}
}

608 
	$Syem_FgWcoChge
()

610 #ifde
FORCE_BUFFER_SYNC_DURING_WCO_CHANGE


611 
	`Proc_BufrSynchrize
();

613 
sys
.
pt_wco_cou
 = 0;

614 
	}
}

620 
	$Syem_CvtAxisSps2Mpos
(cڡ 
t32_t
 *
s
, cڡ 
ut8_t
 
idx
)

622 
pos
 = 0.0;

624 #ifde
COREXY


625 if(
idx
 =
X_AXIS
)

627 
pos
 = ()
	`syem_cvt_cexy_to_x_axis_s
(
s
/ 
gs
.
s_r_mm
[
idx
];

629 i(
idx
 =
Y_AXIS
)

631 
pos
 = ()
	`syem_cvt_cexy_to_y_axis_s
(
s
/ 
gs
.
s_r_mm
[
idx
];

635 
pos
 = 
s
[
idx
]/
gs
.
s_r_mm
[idx];

638 if(
gs
.
s_r_mm
[
idx
] != 0)

640 
pos
 = 
s
[
idx
] / 
gs
.
s_r_mm
[idx];

645  
pos
;

646 
	}
}

649 
	$Syem_CvtAaySps2Mpos
(*
posi
, cڡ 
t32_t
 *
s
)

651 
ut8_t
 
idx
;

653 
idx
 = 0; idx < 
N_AXIS
; idx++)

655 
posi
[
idx
] = 
	`Syem_CvtAxisSps2Mpos
(
s
, idx);

659 
	}
}

663 #ifde
COREXY


664 
t32_t
 
	$syem_cvt_cexy_to_x_axis_s
(
t32_t
 *
s
)

666  ((
s
[
A_MOTOR
] + sps[
B_MOTOR
])/2);

667 
	}
}

669 
t32_t
 
	$syem_cvt_cexy_to_y_axis_s
(
t32_t
 *
s
)

671  ((
s
[
A_MOTOR
] - sps[
B_MOTOR
])/2);

672 
	}
}

677 
ut8_t
 
	$Syem_CheckTvLims
(*
rg
)

679 
ut8_t
 
idx
;

681 
idx
 = 0; idx < 
N_AXIS
; idx++)

683 #ifde
HOMING_FORCE_SET_ORIGIN


686 if(
	`BIT_IS_TRUE
(
gs
.
homg_d_mask
, 
	`BIT
(
idx
)))

688 if(
rg
[
idx
] < 0 ||g[idx] > -
gs
.
max_av
[idx])

690  
ue
;

695 if(
rg
[
idx
] > 0 ||g[idx] < 
gs
.
max_av
[idx])

697  
ue
;

702 if(
rg
[
idx
] > 0 ||g[idx] < 
gs
.
max_av
[idx])

704  
ue
;

709  
l
;

710 
	}
}

714 
	$Syem_SExecSFg
(
ut16_t
 
mask
)

716 
ut32_t
 
imask
 = 
	`__g_PRIMASK
();

717 
	`__dib_q
();

719 
sys__exec_e
 |(
mask
);

721 
	`__t_PRIMASK
(
imask
);

722 
	}
}

725 
	$Syem_CˬExecSFg
(
ut16_t
 
mask
)

727 
ut32_t
 
imask
 = 
	`__g_PRIMASK
();

728 
	`__dib_q
();

730 
sys__exec_e
 &~(
mask
);

732 
	`__t_PRIMASK
(
imask
);

733 
	}
}

736 
	$Syem_SExecArm
(
ut8_t
 
code
)

738 
ut32_t
 
imask
 = 
	`__g_PRIMASK
();

739 
	`__dib_q
();

741 
sys__exec_m
 = 
code
;

743 
	`__t_PRIMASK
(
imask
);

744 
	}
}

747 
	$Syem_CˬExecArm
()

749 
ut32_t
 
imask
 = 
	`__g_PRIMASK
();

750 
	`__dib_q
();

752 
sys__exec_m
 = 0;

754 
	`__t_PRIMASK
(
imask
);

755 
	}
}

758 
	$Syem_SExecMiOvrideFg
(
ut8_t
 
mask
)

760 
ut32_t
 
imask
 = 
	`__g_PRIMASK
();

761 
	`__dib_q
();

763 
sys__exec_mi_ovride
 |(
mask
);

765 
	`__t_PRIMASK
(
imask
);

766 
	}
}

769 
	$Syem_SExecAcssyOvrideFg
(
ut8_t
 
mask
)

771 
ut32_t
 
imask
 = 
	`__g_PRIMASK
();

772 
	`__dib_q
();

774 
sys__exec_acssy_ovride
 |(
mask
);

776 
	`__t_PRIMASK
(
imask
);

777 
	}
}

780 
	$Syem_CˬExecMiOvride
()

782 
ut32_t
 
imask
 = 
	`__g_PRIMASK
();

783 
	`__dib_q
();

785 
sys__exec_mi_ovride
 = 0;

787 
	`__t_PRIMASK
(
imask
);

788 
	}
}

791 
	$Syem_CˬExecAcssyOvrides
()

793 
ut32_t
 
imask
 = 
	`__g_PRIMASK
();

794 
	`__dib_q
();

796 
sys__exec_acssy_ovride
 = 0;

798 
	`__t_PRIMASK
(
imask
);

799 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\System.h

21 #ide
SYSTEM_H


22 
	#SYSTEM_H


	)

24 
	~<dt.h
>

25 
	~"ut.h
"

33 
	#EXEC_STATUS_REPORT
 
	`BIT
(0)

	)

34 
	#EXEC_CYCLE_START
 
	`BIT
(1)

	)

35 
	#EXEC_CYCLE_STOP
 
	`BIT
(2)

	)

36 
	#EXEC_FEED_HOLD
 
	`BIT
(3)

	)

37 
	#EXEC_RESET
 
	`BIT
(4)

	)

38 
	#EXEC_SAFETY_DOOR
 
	`BIT
(5)

	)

39 
	#EXEC_MOTION_CANCEL
 
	`BIT
(6)

	)

40 
	#EXEC_SLEEP
 
	`BIT
(7)

	)

42 
	#EXEC_FEED_DWELL
 
	`BIT
(8)

	)

43 
	#EXEC_TOOL_CHANGE
 
	`BIT
(9)

	)

46 
	#EXEC_ALARM_HARD_LIMIT
 1

	)

47 
	#EXEC_ALARM_SOFT_LIMIT
 2

	)

48 
	#EXEC_ALARM_ABORT_CYCLE
 3

	)

49 
	#EXEC_ALARM_PROBE_FAIL_INITIAL
 4

	)

50 
	#EXEC_ALARM_PROBE_FAIL_CONTACT
 5

	)

51 
	#EXEC_ALARM_HOMING_FAIL_RESET
 6

	)

52 
	#EXEC_ALARM_HOMING_FAIL_DOOR
 7

	)

53 
	#EXEC_ALARM_HOMING_FAIL_PULLOFF
 8

	)

54 
	#EXEC_ALARM_HOMING_FAIL_APPROACH
 9

	)

56 
	#EXEC_ALARM_HARD_LIMIT_X1
 21

	)

57 
	#EXEC_ALARM_HARD_LIMIT_X2
 22

	)

58 
	#EXEC_ALARM_HARD_LIMIT_Y1
 23

	)

59 
	#EXEC_ALARM_HARD_LIMIT_Y2
 24

	)

60 
	#EXEC_ALARM_HARD_LIMIT_Z1
 25

	)

61 
	#EXEC_ALARM_HARD_LIMIT_Z2
 26

	)

65 
	#EXEC_FEED_OVR_RESET
 
	`BIT
(0)

	)

66 
	#EXEC_FEED_OVR_COARSE_PLUS
 
	`BIT
(1)

	)

67 
	#EXEC_FEED_OVR_COARSE_MINUS
 
	`BIT
(2)

	)

68 
	#EXEC_FEED_OVR_FINE_PLUS
 
	`BIT
(3)

	)

69 
	#EXEC_FEED_OVR_FINE_MINUS
 
	`BIT
(4)

	)

70 
	#EXEC_RAPID_OVR_RESET
 
	`BIT
(5)

	)

71 
	#EXEC_RAPID_OVR_MEDIUM
 
	`BIT
(6)

	)

72 
	#EXEC_RAPID_OVR_LOW
 
	`BIT
(7)

	)

75 
	#EXEC_SPINDLE_OVR_RESET
 
	`BIT
(0)

	)

76 
	#EXEC_SPINDLE_OVR_COARSE_PLUS
 
	`BIT
(1)

	)

77 
	#EXEC_SPINDLE_OVR_COARSE_MINUS
 
	`BIT
(2)

	)

78 
	#EXEC_SPINDLE_OVR_FINE_PLUS
 
	`BIT
(3)

	)

79 
	#EXEC_SPINDLE_OVR_FINE_MINUS
 
	`BIT
(4)

	)

80 
	#EXEC_SPINDLE_OVR_STOP
 
	`BIT
(5)

	)

81 
	#EXEC_COOLANT_FLOOD_OVR_TOGGLE
 
	`BIT
(6)

	)

82 
	#EXEC_COOLANT_MIST_OVR_TOGGLE
 
	`BIT
(7)

	)

87 
	#STATE_IDLE
 0

88 
	#STATE_ALARM
 
	`BIT
(0)

89 
	#STATE_CHECK_MODE
 
	`BIT
(1)

90 
	#STATE_HOMING
 
	`BIT
(2)

91 
	#STATE_CYCLE
 
	`BIT
(3)

92 
	#STATE_HOLD
 
	`BIT
(4)

93 
	#STATE_JOG
 
	`BIT
(5)

94 
	#STATE_SAFETY_DOOR
 
	`BIT
(6)

95 
	#STATE_SLEEP
 
	`BIT
(7)

96 

	)

97 
	#STATE_FEED_DWELL
 
	`BIT
(8)

98 
	#STATE_TOOL_CHANGE
 
	`BIT
(9)

99 

	)

101 
	#SUSPEND_DISABLE
 0

102 
	#SUSPEND_HOLD_COMPLETE
 
	`BIT
(0)

103 
	#SUSPEND_RESTART_RETRACT
 
	`BIT
(1)

104 
	#SUSPEND_RETRACT_COMPLETE
 
	`BIT
(2)

105 
	#SUSPEND_INITIATE_RESTORE
 
	`BIT
(3)

106 
	#SUSPEND_RESTORE_COMPLETE
 
	`BIT
(4)

107 
	#SUSPEND_SAFETY_DOOR_AJAR
 
	`BIT
(5)

108 
	#SUSPEND_MOTION_CANCEL
 
	`BIT
(6)

109 
	#SUSPEND_JOG_CANCEL
 
	`BIT
(7)

110 

	)

112 
	#STEP_CONTROL_NORMAL_OP
 0

113 
	#STEP_CONTROL_END_MOTION
 
	`BIT
(0)

	)

114 
	#STEP_CONTROL_EXECUTE_HOLD
 
	`BIT
(1)

	)

115 
	#STEP_CONTROL_EXECUTE_SYS_MOTION
 
	`BIT
(2)

	)

116 
	#STEP_CONTROL_UPDATE_SPINDLE_PWM
 
	`BIT
(3)

	)

119 
	#N_CONTROL_PIN
 4

	)

120 
	#CONTROL_PIN_INDEX_SAFETY_DOOR
 
	`BIT
(0)

	)

121 
	#CONTROL_PIN_INDEX_RESET
 
	`BIT
(1)

	)

122 
	#CONTROL_PIN_INDEX_FEED_HOLD
 
	`BIT
(2)

	)

123 
	#CONTROL_PIN_INDEX_CYCLE_START
 
	`BIT
(3)

	)

126 
	#SPINDLE_STOP_OVR_DISABLED
 0

127 
	#SPINDLE_STOP_OVR_ENABLED
 
	`BIT
(0)

	)

128 
	#SPINDLE_STOP_OVR_INITIATE
 
	`BIT
(1)

	)

129 
	#SPINDLE_STOP_OVR_RESTORE
 
	`BIT
(2)

	)

130 
	#SPINDLE_STOP_OVR_RESTORE_CYCLE
 
	`BIT
(3)

	)

137 
ut16_t
 
	me
;

138 
ut8_t
 
	mabt
;

139 
ut8_t
 
	msud
;

140 
ut8_t
 
	mso_lim
;

141 
ut8_t
 
	m_cڌ
;

142 
ut8_t
 
	mobe_suceded
;

143 
ut8_t
 
	mhomg_axis_lock
;

144 
ut8_t
 
	mf_ovride
;

145 
ut8_t
 
	mr_ovride
;

146 
ut8_t
 
	md_d_ovr
;

147 
ut8_t
 
	md__ovr
;

148 
ut8_t
 
	mpt_ovr_cou
;

149 
ut8_t
 
	mpt_wco_cou
;

150 #ifde
ENABLE_PARKING_OVERRIDE_CONTROL


151 
ut8_t
 
	movride_
;

153 
	md_d
;

154 
ut8_t
 
	mis_homed
;

155 
ut8_t
 
	msync_move
;

156 
	mx_pos
;

157 } 
	tSyem_t
;

159 
Syem_t
 
sys
;

162 
t32_t
 
sys_posi
[
N_AXIS
];

163 
t32_t
 
sys_obe_posi
[
N_AXIS
];

165 vީ
ut8_t
 
sys_obe_e
;

166 vީ
ut16_t
 
sys__exec_e
;

167 vީ
ut8_t
 
sys__exec_m
;

168 vީ
ut8_t
 
sys__exec_mi_ovride
;

169 vީ
ut8_t
 
sys__exec_acssy_ovride
;

173 
Syem_In
();

175 
Syem_Cˬ
();

177 
Syem_RetPosi
();

180 
ut8_t
 
Syem_GCڌS
();

183 
ut8_t
 
Syem_CheckSatyDoAj
();

186 
ut8_t
 
Syem_ExecuLe
(*
le
);

189 
Syem_ExecuSup
(*
le
);

191 
Syem_FgWcoChge
();

194 
Syem_CvtAxisSps2Mpos
(cڡ 
t32_t
 *
s
, cڡ 
ut8_t
 
idx
);

197 
Syem_CvtAaySps2Mpos
(*
posi
, cڡ 
t32_t
 *
s
);

200 
t32_t
 
syem_cvt_cexy_to_x_axis_s
(t32_*
s
);

201 
t32_t
 
syem_cvt_cexy_to_y_axis_s
(t32_*
s
);

204 
ut8_t
 
Syem_CheckTvLims
(*
rg
);

207 
Syem_SExecSFg
(
ut16_t
 
mask
);

208 
Syem_CˬExecSFg
(
ut16_t
 
mask
);

209 
Syem_SExecArm
(
ut8_t
 
code
);

210 
Syem_CˬExecArm
();

211 
Syem_SExecMiOvrideFg
(
ut8_t
 
mask
);

212 
Syem_SExecAcssyOvrideFg
(
ut8_t
 
mask
);

213 
Syem_CˬExecMiOvride
();

214 
Syem_CˬExecAcssyOvrides
();

	@X:\GRBL-Advanced-F446ZE\grbl\ToolChange.c

20 
	~<rg.h
>

21 
	~"ToChge.h
"

22 
	~"GCode.h
"

23 
	~"MiCڌ.h
"

24 
	~"Proc.h
"

25 
	~"Syem.h
"

26 
	~"Syem32.h
"

27 
	~"SpdCڌ.h
"

28 
	~"Stgs.h
"

29 
	~"Cfig.h
"

30 
	~"ToTab.h
"

31 
	~"deus.h
"

34 
	#TOOL_SENSOR_OFFSET
 70.0

35 

	)

37 
ut8_t
 
	gisFTC
 = 1;

38 
t32_t
 
	gtoOfft
 = 0;

39 
t32_t
 
	gtoRenz
 = 0;

40 
	gtc_pos
[
N_AXIS
] = {0};

43 
	$TC_In
()

45 
isFTC
 = 1;

46 
toOfft
 = 0;

47 
toRenz
 = 0;

49 
	`memt
(
tc_pos
, 0, ()*
N_AXIS
);

51 
gc_e
.
mod
.
to_ngth
 = 
TOOL_LENGTH_OFFSET_CANCEL
;

53 
ut8_t
 
i
 = 0; i < 
N_AXIS
; i++)

55 
gc_e
.
to_ngth_offt
[
i
] = 0.0;

57 
	}
}

60 
	$TC_ChgeCutTo
()

62 
P_LeDa_t
 
_da
 = {0};

63 
posi
[
N_AXIS
] = {0.0};

66 if(
sys
.
e
 =
STATE_CHECK_MODE
)

72 
	`Proc_BufrSynchrize
();

75 
	`Syem_CvtAaySps2Mpos
(
posi
, 
sys_posi
);

76 
posi
[
TOOL_LENGTH_OFFSET_AXIS
] = 0.0;

77 
	`memy
(
tc_pos
, 
posi
, ()*
N_AXIS
);

81 
_da
.
ed_
 = 0.0;

82 
_da
.
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

83 
_da
.
backsh_mi
 = 0;

84 
_da
.
d_d
 = 0;

85 
_da
.
le_numb
 = 
gc_e
.line_number;

87 
	`MC_Le
(
posi
, &
_da
);

88 
	`Day_ms
(20);

90 
	`Spd_St
();

93 
	`Proc_BufrSynchrize
();

96 
sys
.
e
 !
STATE_IDLE
)

98 
	`Proc_ExecuRime
();

100 if(
sys
.
abt
)

108 
sys
.
e
 = 
STATE_TOOL_CHANGE
;

110 
	`GC_SyncPosi
();

111 
	}
}

114 
	$TC_ProbeTLS
()

116 
P_LeDa_t
 
_da
 = {0};

117 
posi
[
N_AXIS
] = {0.0};

118 
ut8_t
 
ags
 = 0;

121 if(
sys
.
e
 =
STATE_CHECK_MODE
 || 
gs
.
s_vid
 == 0)

127 
	`Syem_CvtAaySps2Mpos
(
posi
, 
gs
.
s_posi
);

128 
posi
[
TOOL_LENGTH_OFFSET_AXIS
] = 0.0;

131 
_da
.
ed_
 = 0.0;

132 
_da
.
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

133 
_da
.
backsh_mi
 = 0;

134 
_da
.
d_d
 = 0;

135 
_da
.
le_numb
 = 
gc_e
.line_number;

138 
	`MC_Le
(
posi
, &
_da
);

141 
posi
[
TOOL_LENGTH_OFFSET_AXIS
] = (
gs
.
s_posi
[TOOL_LENGTH_OFFSET_AXIS] / stgs.
s_r_mm
[TOOL_LENGTH_OFFSET_AXIS]+ 
TOOL_SENSOR_OFFSET
;

142 
	`MC_Le
(
posi
, &
_da
);

145 
	`Proc_BufrSynchrize
();

148 
_da
.
ed_
 = 220.0;

149 
_da
.
cdi
 = 0;

152 
posi
[
TOOL_LENGTH_OFFSET_AXIS
] -= 200.0;

153 
ut8_t
 
t
 = 
	`MC_ProbeCye
(
posi
, &
_da
, 
ags
);

154 if(
t
 !
GC_PROBE_FOUND
)

161 
	`Syem_CvtAaySps2Mpos
(
posi
, 
sys_posi
);

162 
posi
[
TOOL_LENGTH_OFFSET_AXIS
] += 1.8;

165 
_da
.
ed_
 = 200.0;

166 
	`MC_Le
(
posi
, &
_da
);

169 
_da
.
ed_
 = 12.0;

170 
posi
[
TOOL_LENGTH_OFFSET_AXIS
] -= 200;

171 
t
 = 
	`MC_ProbeCye
(
posi
, &
_da
, 
ags
);

172 if(
t
 !
GC_PROBE_FOUND
)

178 if(
isFTC
)

181 
isFTC
 = 0;

182 
toRenz
 = 
sys_obe_posi
[
TOOL_LENGTH_OFFSET_AXIS
];

187 
toOfft
 = 
sys_obe_posi
[
TOOL_LENGTH_OFFSET_AXIS
] - 
toRenz
;

190 
gc_e
.
mod
.
to_ngth
 = 
TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC
;

191 
gc_e
.
to_ngth_offt
[
TOOL_LENGTH_OFFSET_AXIS
] = 
toOfft
 / 
gs
.
s_r_mm
[TOOL_LENGTH_OFFSET_AXIS];

194 
	`Day_ms
(5);

197 
posi
[
TOOL_LENGTH_OFFSET_AXIS
] = 0.0;

198 
_da
.
cdi
 |
PL_COND_FLAG_RAPID_MOTION
;

200 
	`MC_Le
(
posi
, &
_da
);

203 
	`MC_Le
(
tc_pos
, &
_da
);

206 
	`Proc_BufrSynchrize
();

208 
	`GC_SyncPosi
();

209 
	}
}

212 
	$TC_AlyToOfft
()

214 
ToPams_t
 
ms
 = {};

216 
	`TT_GToPams
(
gc_e
.
to
, &
ms
);

219 
gc_e
.
mod
.
to_ngth
 = 
TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC
;

221 
gc_e
.
to_ngth_offt
[
X_AXIS
] = 
ms
.
x_offt
;

222 
gc_e
.
to_ngth_offt
[
Y_AXIS
] = 
ms
.
y_offt
;

223 
gc_e
.
to_ngth_offt
[
Z_AXIS
] = 
ms
.
z_offt
;

224 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\ToolChange.h

21 #ide
TOOLCHANGE_H_INCLUDED


22 
	#TOOLCHANGE_H_INCLUDED


	)

25 
	~<dt.h
>

28 
TC_In
();

29 
TC_ChgeCutTo
();

30 
TC_ProbeTLS
();

31 
TC_AlyToOfft
();

	@X:\GRBL-Advanced-F446ZE\grbl\ToolTable.c

20 
	~"ToTab.h
"

21 
	~"Stgs.h
"

22 
	~"Rt.h
"

23 
	~<rg.h
>

26 
ToTab_t
 
	gto_b
 = {0};

29 
	$TT_In
()

31 
ut8_t
 
i
 = 0; i < 
MAX_TOOL_NR
; i++)

33 
to_b
.
tos
[
i
].
x_offt
 = 0.0;

34 
to_b
.
tos
[
i
].
y_offt
 = 0.0;

35 
to_b
.
tos
[
i
].
z_offt
 = 0.0;

36 
to_b
.
tos
[
i
].
rved
 = 0.0;

39 
	`Stgs_RdToTab
(&
to_b
);

40 
	}
}

43 
	$TT_Ret
()

45 
ut8_t
 
i
 = 0; i < 
MAX_TOOL_NR
; i++)

47 
to_b
.
tos
[
i
].
x_offt
 = 0.0;

48 
to_b
.
tos
[
i
].
y_offt
 = 0.0;

49 
to_b
.
tos
[
i
].
z_offt
 = 0.0;

50 
to_b
.
tos
[
i
].
rved
 = 0.0;

53 
	`Stgs_SteToTab
(&
to_b
);

54 
	}
}

57 
	$TT_GToPams
(
ut8_t
 
to_
, 
ToPams_t
 *
ms
)

59 if(
to_
 < 
MAX_TOOL_NR
)

61 
	`memy
(
ms
, &
to_b
.
tos
[
to_
], (
ToPams_t
));

65 
	`Rt_FdbackMesge
(
MESSAGE_INVALID_TOOL
);

67 
	}
}

70 
	$TT_SaveToPams
(
ut8_t
 
to_
, 
ToPams_t
 *
ms
)

72 if(
to_
 < 
MAX_TOOL_NR
)

74 
	`memy
(&
to_b
.
tos
[
to_
], 
ms
, (
ToPams_t
));

75 
	`Stgs_SteToPams
(
to_
, 
ms
);

79 
	`Rt_FdbackMesge
(
MESSAGE_INVALID_TOOL
);

81 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\ToolTable.h

20 #ide
TOOLTABLE_H_INCLUDED


21 
	#TOOLTABLE_H_INCLUDED


	)

23 
	~<dt.h
>

26 
	#MAX_TOOL_NR
 20

	)

29 #agm
ck
(
push
, 1)

32 
	mx_offt
;

33 
	my_offt
;

34 
	mz_offt
;

35 
	mrved
;

36 } 
	tToPams_t
;

41 
ToPams_t
 
	mtos
[
MAX_TOOL_NR
];

42 } 
	tToTab_t
;

43 #agm
ck
(
p
)

46 
TT_In
();

47 
TT_Ret
();

49 
TT_GToPams
(
ut8_t
 
to_
, 
ToPams_t
 *
ms
);

50 
TT_SaveToPams
(
ut8_t
 
to_
, 
ToPams_t
 *
ms
);

	@X:\GRBL-Advanced-F446ZE\grbl\defaults.h

28 #ide
DEFAULTS_H


29 
	#DEFAULTS_H


	)

32 #ifde
DEFAULTS_GENERIC


34 
	#DEFAULT_X_STEPS_PER_MM
 400.0

	)

35 
	#DEFAULT_Y_STEPS_PER_MM
 400.0

	)

36 
	#DEFAULT_Z_STEPS_PER_MM
 400.0

	)

37 
	#DEFAULT_A_STEPS_PER_DEG
 10.0

	)

38 
	#DEFAULT_B_STEPS_PER_DEG
 10.0

	)

39 
	#DEFAULT_X_MAX_RATE
 1000.0

40 
	#DEFAULT_Y_MAX_RATE
 1000.0

41 
	#DEFAULT_Z_MAX_RATE
 1000.0

42 
	#DEFAULT_A_MAX_RATE
 10000.0

43 
	#DEFAULT_B_MAX_RATE
 10000.0

44 
	#DEFAULT_X_ACCELERATION
 (30.0*60*60)

45 
	#DEFAULT_Y_ACCELERATION
 (30.0*60*60)

46 
	#DEFAULT_Z_ACCELERATION
 (30.0*60*60)

47 
	#DEFAULT_A_ACCELERATION
 (100.0*60*60)

48 
	#DEFAULT_B_ACCELERATION
 (100.0*60*60)

49 
	#DEFAULT_X_MAX_TRAVEL
 400.0

50 
	#DEFAULT_Y_MAX_TRAVEL
 300.0

51 
	#DEFAULT_Z_MAX_TRAVEL
 500.0

52 
	#DEFAULT_A_MAX_TRAVEL
 360.0

53 
	#DEFAULT_B_MAX_TRAVEL
 360.0

54 
	#DEFAULT_SPINDLE_RPM_MAX
 3000.0

55 
	#DEFAULT_SPINDLE_RPM_MIN
 0.0

56 

	)

57 
	#DEFAULT_X_BACKLASH
 0.01

58 
	#DEFAULT_Y_BACKLASH
 0.01

59 
	#DEFAULT_Z_BACKLASH
 0.01

60 

	)

61 
	#DEFAULT_SYSTEM_INVERT_MASK
 0

	)

62 
	#DEFAULT_STEPPING_INVERT_MASK
 0

	)

63 
	#DEFAULT_DIRECTION_INVERT_MASK
 0

	)

64 
	#DEFAULT_STEPPER_IDLE_LOCK_TIME
 50

65 
	#DEFAULT_STATUS_REPORT_MASK
 1

66 
	#DEFAULT_JUNCTION_DEVIATION
 0.01

67 
	#DEFAULT_ARC_TOLERANCE
 0.001

68 
	#DEFAULT_REPORT_INCHES
 0

69 
	#DEFAULT_INVERT_ST_ENABLE
 0

70 
	#DEFAULT_INVERT_LIMIT_PINS
 0

71 
	#DEFAULT_SOFT_LIMIT_ENABLE
 0

72 
	#DEFAULT_HARD_LIMIT_ENABLE
 1

73 
	#DEFAULT_INVERT_PROBE_PIN
 0

74 
	#DEFAULT_LASER_MODE
 0

75 
	#DEFAULT_LATHE_MODE
 0

76 
	#DEFAULT_HOMING_ENABLE
 1

77 
	#DEFAULT_HOMING_DIR_MASK
 0

78 
	#DEFAULT_HOMING_FEED_RATE
 50.0

79 
	#DEFAULT_HOMING_SEEK_RATE
 500.0

80 
	#DEFAULT_HOMING_DEBOUNCE_DELAY
 250

81 
	#DEFAULT_HOMING_PULLOFF
 1.0

82 
	#DEFAULT_TOOL_CHANGE_MODE
 0

84 

	)

	@X:\GRBL-Advanced-F446ZE\grbl\grbl_advance.h

1 #ide
GRBL_ADVANCE_H_INCLUDED


2 
	#GRBL_ADVANCE_H_INCLUDED


	)

5 
	~"Cfig.h
"

6 
	~"CoުtCڌ.h
"

7 
	~"debug.h
"

8 
	~"GCode.h
"

9 
	~"Jog.h
"

10 
	~"Lims.h
"

11 
	~"MiCڌ.h
"

12 
	~"P.h
"

13 
	~"Probe.h
"

14 
	~"Proc.h
"

15 
	~"Rt.h
"

16 
	~"Stgs.h
"

17 
	~"SpdCڌ.h
"

18 
	~"S.h
"

19 
	~"Syem.h
"

20 
	~"ut.h
"

21 
	~"ToChge.h
"

	@X:\GRBL-Advanced-F446ZE\grbl\util.c

21 
	~<y.h
>

22 
	~<rg.h
>

23 
	~"Cfig.h
"

24 
	~"Proc.h
"

25 
	~"Prt.h
"

26 
	~"Syem.h
"

27 
	~"Stgs.h
"

28 
	~"ut.h
"

30 
	~"Syem32.h
"

33 
	#MAX_INT_DIGITS
 8

34 

	)

43 
ut8_t
 
	$Rd_Flt
(*
le
, 
ut8_t
 *
ch_cou
, *
t_r
)

45 *
r
 = 
le
 + *
ch_cou
;

46 
c
;

49 
c
 = *
r
++;

52 
bo
 
iegive
 = 
l
;

53 if(
c
 == '-')

55 
iegive
 = 
ue
;

56 
c
 = *
r
++;

58 if(
c
 == '+')

60 
c
 = *
r
++;

64 
ut32_t
 
tv
 = 0;

65 
t8_t
 
exp
 = 0;

66 
ut8_t
 
ndig
 = 0;

67 
bo
 
isdecim
 = 
l
;

71 
c
 -= '0';

73 if(
c
 <= 9)

75 
ndig
++;

76 if(
ndig
 <
MAX_INT_DIGITS
)

78 if(
isdecim
)

80 
exp
--;

82 
tv
 = (((tv << 2+ iv<< 1+ 
c
;

86 i(!(
isdecim
))

88 
exp
++;

92 if(
c
 =(('.'-'0'& 0xff&& !(
isdecim
))

94 
isdecim
 = 
ue
;

100 
c
 = *
r
++;

104 if(!
ndig
)

106 (
l
);

110 
fv
;

111 
fv
 = ()
tv
;

115 if(
fv
 != 0)

117 
exp
 <= -2)

119 
fv
 *= 0.01;

120 
exp
 += 2;

122 if(
exp
 < 0)

124 
fv
 *= 0.1;

126 if(
exp
 > 0)

130 
fv
 *= 10.0;

132 --
exp
 > 0);

137 if(
iegive
)

139 *
t_r
 = -
fv
;

143 *
t_r
 = 
fv
;

146 *
ch_cou
 = 
r
 - 
le
 - 1;

148 (
ue
);

149 
	}
}

153 
ut8_t
 
	$ExaFlt
(*
le
, 
t_idx
, *
t_ch
)

155 
i
 = 0;

157 
i
 = 
t_idx
; i < 
	`
(
le
); i++)

160 if(!
	`isdig
(()
le
[
i
]) && (line[i] != '-'))

167 
j
 = 0;

171 
t_ch
[
j
++] = 
le
[
i
++];

173 
	`isdig
(()
le
[
i
]) ||ine[i] == '.');

175 
t_ch
[
j
] = '\0';

182  
i
;

183 
	}
}

190 
	$PrtFlt_CodVue
(
n
)

192 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_REPORT_INCHES
))

194 
	`Prtf_Flt
(
n
*
INCH_PER_MM
,
N_DECIMAL_COORDVALUE_INCH
);

198 
	`Prtf_Flt
(
n
, 
N_DECIMAL_COORDVALUE_MM
);

200 
	}
}

203 
	$PrtFlt_ReVue
(
n
)

205 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_REPORT_INCHES
))

207 
	`Prtf_Flt
(
n
*
INCH_PER_MM
,
N_DECIMAL_RATEVALUE_INCH
);

211 
	`Prtf_Flt
(
n
, 
N_DECIMAL_RATEVALUE_MM
);

213 
	}
}

217 
	$Day_c
(
cds
, 
ut8_t
 
mode
)

219 
ut16_t
 
i
 = 
	`
(1000/
DWELL_TIME_STEP
*
cds
);

221 
i
-- > 0)

223 if(
sys
.
abt
)

228 if(
mode
 =
DELAY_MODE_DWELL
)

230 
	`Proc_ExecuRime
();

235 
	`Proc_ExecRtSyem
();

237 if(
sys
.
sud
 & 
SUSPEND_RESTART_RETRACT
)

244 
	`Day_ms
(
DWELL_TIME_STEP
);

246 
	}
}

249 
	$hyp_f
(
x
, 
y
)

251  
	`sq
(
x
*x + 
y
*y);

252 
	}
}

254 
bo
 
	$isEqu_f
(
a
, 
b
)

256 if(
	`bs
(
a
-
b
) < 0.00001)

258  
ue
;

261  
l
;

262 
	}
}

264 
	$cvt_d_ve_to_un_ve
(*
ve
)

266 
ut8_t
 
idx
;

267 
magnude
 = 0.0;

269 
idx
 = 0; idx < 
N_AXIS
; idx++)

271 if(
ve
[
idx
] != 0.0)

273 
magnude
 +
ve
[
idx
]*vector[idx];

277 
magnude
 = 
	`sq
(magnitude);

278 
v_magnude
 = 1.0/
magnude
;

280 
idx
 = 0; idx < 
N_AXIS
; idx++)

282 
ve
[
idx
] *
v_magnude
;

285  
magnude
;

286 
	}
}

288 
	$lim_vue_by_axis_maximum
(*
max_vue
, *
un_vec
)

290 
ut8_t
 
idx
;

291 
lim_vue
 = 
SOME_LARGE_VALUE
;

293 
idx
 = 0; idx < 
N_AXIS
; idx++)

295 if(
un_vec
[
idx
] != 0)

297 
lim_vue
 = 
	`m
im_vue,
	`bs
(
max_vue
[
idx
]/
un_vec
[idx]));

301  
lim_vue
;

302 
	}
}

	@X:\GRBL-Advanced-F446ZE\grbl\util.h

21 #ide
UTIL_H_INCLUDED


22 
	#UTIL_H_INCLUDED


	)

24 
	~<dt.h
>

25 
	~<mh.h
>

26 
	~<dbo.h
>

29 #ide
M_PI


30 
	#M_PI
 3.14159265358979323846

	)

35 
	#BIT
(
n
(1 <<)

	)

36 
	#BIT_TRUE_ATOMIC
(
x
,
mask

	`BIT_TRUE
(x,mask)

	)

37 
	#BIT_FALSE_ATOMIC
(
x
,
mask

	`BIT_FALSE
(x,mask)

	)

38 
	#BIT_TOGGLE_ATOMIC
(
x
,
mask
(x^(mask)

	)

39 
	#BIT_TRUE
(
x
,
mask
(x|(mask)

	)

40 
	#BIT_FALSE
(
x
,
mask
(x&~(mask)

	)

41 
	#BIT_IS_TRUE
(
x
,
mask
((x & mask!0)

	)

42 
	#BIT_IS_FALSE
(
x
,
mask
((x & mask=0)

	)

45 
	#F_CPU
 96000000UL

	)

46 
	#F_TIMER_STEPPER
 24000000UL

	)

48 
	#N_AXIS
 5

	)

49 
	#N_LINEAR_AXIS
 3

	)

51 
	#X_AXIS
 0

52 
	#Y_AXIS
 1

	)

53 
	#Z_AXIS
 2

	)

54 
	#A_AXIS
 3

	)

55 
	#B_AXIS
 4

	)

57 
	#X_STEP_BIT
 0

	)

58 
	#Y_STEP_BIT
 1

	)

59 
	#Z_STEP_BIT
 2

	)

60 
	#A_STEP_BIT
 3

	)

61 
	#B_STEP_BIT
 4

	)

63 
	#X_DIRECTION_BIT
 0

	)

64 
	#Y_DIRECTION_BIT
 1

	)

65 
	#Z_DIRECTION_BIT
 2

	)

66 
	#A_DIRECTION_BIT
 3

	)

67 
	#B_DIRECTION_BIT
 4

	)

69 
	#X1_LIMIT_BIT
 0

	)

70 
	#Y1_LIMIT_BIT
 1

	)

71 
	#Z1_LIMIT_BIT
 2

	)

72 
	#X2_LIMIT_BIT
 3

	)

73 
	#Y2_LIMIT_BIT
 4

	)

74 
	#Z2_LIMIT_BIT
 5

	)

75 
	#LIMIT_MASK
 ((1<<
X1_LIMIT_BIT
| (1<<
Y1_LIMIT_BIT
| (1<<
Z1_LIMIT_BIT
| (1<<
X2_LIMIT_BIT
| (1<<
Y2_LIMIT_BIT
| (1<<
Z2_LIMIT_BIT
))

	)

77 
	#SPINDLE_ENABLE_BIT
 0

	)

78 
	#SPINDLE_DIRECTION_BIT
 1

	)

80 
	#CONTROL_RESET_BIT
 0

	)

81 
	#CONTROL_FEED_HOLD_BIT
 1

	)

82 
	#CONTROL_CYCLE_START_BIT
 2

	)

83 
	#CONTROL_SAFETY_DOOR_BIT
 3

	)

84 
	#CONTROL_MASK
 ((1<<
CONTROL_RESET_BIT
| (1<<
CONTROL_FEED_HOLD_BIT
| (1<<
CONTROL_CYCLE_START_BIT
| (1<<
CONTROL_SAFETY_DOOR_BIT
))

	)

87 
	#DELAY_MODE_DWELL
 0

	)

88 
	#DELAY_MODE_SYS_SUSPEND
 1

	)

93 
	#A_MOTOR
 
X_AXIS


94 
	#B_MOTOR
 
Y_AXIS


95 

	)

98 
	#MM_PER_INCH
 (25.40)

	)

99 
	#INCH_PER_MM
 (0.0393701)

	)

100 
	#TICKS_PER_MICROSECOND
 (24UL)

	)

103 
	#SOME_LARGE_VALUE
 1.0E+38

	)

106 
	#ACCEL_TICKS_PER_SECOND
 100

	)

109 
	#max
(
a
,
b
((> (b)? (a: (b))

	)

110 
	#m
(
a
,
b
((< (b)? (a: (b))

	)

113 
	#r_ve
(
a
(
	`memt
,0,)))

	)

114 
	#r_ve_f
(
a
(
	`memt
, 0.0, )))

	)

115 
	#cy_ve
(
d
,
s
(
	`memy
(d,s,(d)))

	)

117 
	#iqu_posi_ve
(
a
,
b
!(
	`memcmp
, b, ()*
N_AXIS
))

	)

123 
ut8_t
 
Rd_Flt
(*
le
, ut8_*
ch_cou
, *
t_r
);

125 
ut8_t
 
ExaFlt
(*
le
, 
t_idx
, *
t_ch
);

127 
PrtFlt_CodVue
(
n
);

129 
PrtFlt_ReVue
(
n
);

132 
Day_c
(
cds
, 
ut8_t
 
mode
);

135 
hyp_f
(
x
, 
y
);

136 
bo
 
isEqu_f
(
a
, 
b
);

137 
cvt_d_ve_to_un_ve
(*
ve
);

138 
lim_vue_by_axis_maximum
(*
max_vue
, *
un_vec
);

	@X:\GRBL-Advanced-F446ZE\main.c

20 
	~<dio.h
>

21 
	~<dlib.h
>

22 
	~<dt.h
>

24 
	~"Syem32.h
"

25 
	~"grbl_adv.h
"

26 
	~"Etht.h
"

27 
	~"GrIP.h
"

28 
	~"SvTCP.h
"

29 
	~"ut2.h
"

31 
	~"Prt.h
"

32 
	~"FIFO_USART.h
"

33 
	~"ComIf.h
"

34 
	~"Ptfm.h
"

38 
Syem_t
 
	gsys
;

39 
t32_t
 
	gsys_posi
[
N_AXIS
];

40 
t32_t
 
	gsys_obe_posi
[
N_AXIS
];

41 vީ
ut8_t
 
	gsys_obe_e
;

42 vީ
ut16_t
 
	gsys__exec_e
;

43 vީ
ut8_t
 
	gsys__exec_m
;

44 vީ
ut8_t
 
	gsys__exec_mi_ovride
;

45 vީ
ut8_t
 
	gsys__exec_acssy_ovride
;

47 #ifde
ETH_IF


48 
ut8_t
 
	gMAC
[] = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED};

51 
IPAddss_t
 
	gIP
 = {{192, 168, 1, 20}};

52 
IPAddss_t
 
	gGewayIP
 = {{192, 168, 1, 1}};

53 
IPAddss_t
 
	gSubtMask
 = {{255, 255, 255, 0}};

54 
IPAddss_t
 
	gMyDns
 = {{8, 8, 8, 8}};

58 
	$ma
()

61 
	`Prtf_In
();

62 
	`Syem_In
();

63 
	`S_In
();

64 
	`Stgs_In
();

66 
	`Syem_RetPosi
();

68 #ifde
ETH_IF


70 
	`Etht_In
(
MAC
, &
IP
, &
MyDns
, &
GewayIP
, &
SubtMask
);

73 
	`SvTCP_In
(
ETH_SOCK
, 
ETH_PORT
);

77 
	`GrIP_In
();

80 
	`SysTick_In
();

82 if(
	`BIT_IS_TRUE
(
gs
.
ags
, 
BITFLAG_HOMING_ENABLE
))

84 
sys
.
e
 = 
STATE_ALARM
;

88 
sys
.
e
 = 
STATE_IDLE
;

96 
ut16_t
 
i_e
 = 
sys
.
e
;

97 
ut8_t
 
home_e
 = 
sys
.
is_homed
;

99 
	`Syem_Cˬ
();

100 
sys
.
e
 = 
i_e
;

101 
sys
.
is_homed
 = 
home_e
;

103 
	`Probe_Ret
();

105 
sys_obe_e
 = 0;

106 
sys__exec_e
 = 0;

107 
sys__exec_m
 = 0;

108 
sys__exec_mi_ovride
 = 0;

109 
sys__exec_acssy_ovride
 = 0;

112 
	`GC_In
();

113 
	`P_In
();

114 
	`MC_In
();

115 
	`TC_In
();

117 
	`Coުt_In
();

118 
	`Lims_In
();

119 
	`Probe_In
();

120 
	`Spd_In
();

121 
	`S_Ret
();

124 
	`P_SyncPosi
();

125 
	`GC_SyncPosi
();

128 
	`Rt_InMesge
();

131 
	`Proc_MaLo
();

135 
	`FifoU_In
();

139 
	}
}

	@
1
.
0
152
7142
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\misc.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_adc.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_can.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_crc.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_cryp.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_dac.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_dbgmcu.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_dcmi.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_dma.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_exti.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_flash.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_gpio.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_hash.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_i2c.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_iwdg.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_pwr.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_rcc.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_rng.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_rtc.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_sdio.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_spi.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_syscfg.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_tim.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_usart.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\inc\stm32f4xx_wwdg.h
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\misc.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_adc.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_can.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_crc.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_cryp.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_cryp_aes.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_cryp_des.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_cryp_tdes.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_dac.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_dbgmcu.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_dcmi.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_dma.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_exti.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_flash.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_gpio.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_hash.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_hash_md5.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_hash_sha1.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_i2c.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_iwdg.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_pwr.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_rcc.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_rng.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_rtc.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_sdio.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_spi.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_syscfg.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_tim.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_usart.c
X:\GRBL-Advanced-F446ZE\ARM\SPL\src\stm32f4xx_wwdg.c
X:\GRBL-Advanced-F446ZE\ARM\cmsis\arm_common_tables.h
X:\GRBL-Advanced-F446ZE\ARM\cmsis\arm_math.h
X:\GRBL-Advanced-F446ZE\ARM\cmsis\core_cm4.h
X:\GRBL-Advanced-F446ZE\ARM\cmsis\core_cm4_simd.h
X:\GRBL-Advanced-F446ZE\ARM\cmsis\core_cmFunc.h
X:\GRBL-Advanced-F446ZE\ARM\cmsis\core_cmInstr.h
X:\GRBL-Advanced-F446ZE\HAL\EXTI\EXTI.c
X:\GRBL-Advanced-F446ZE\HAL\EXTI\EXTI.h
X:\GRBL-Advanced-F446ZE\HAL\FLASH\eeprom.c
X:\GRBL-Advanced-F446ZE\HAL\FLASH\eeprom.h
X:\GRBL-Advanced-F446ZE\HAL\GPIO\GPIO.c
X:\GRBL-Advanced-F446ZE\HAL\GPIO\GPIO.h
X:\GRBL-Advanced-F446ZE\HAL\I2C\I2C.c
X:\GRBL-Advanced-F446ZE\HAL\I2C\I2C.h
X:\GRBL-Advanced-F446ZE\HAL\SPI\SPI.c
X:\GRBL-Advanced-F446ZE\HAL\SPI\SPI.h
X:\GRBL-Advanced-F446ZE\HAL\STM32\startup_stm32f446zetx.s
X:\GRBL-Advanced-F446ZE\HAL\STM32\stm32f4xx.h
X:\GRBL-Advanced-F446ZE\HAL\STM32\stm32f4xx_conf.h
X:\GRBL-Advanced-F446ZE\HAL\STM32\stm32f4xx_it.c
X:\GRBL-Advanced-F446ZE\HAL\STM32\stm32f4xx_it.h
X:\GRBL-Advanced-F446ZE\HAL\STM32\system_stm32f4xx.c
X:\GRBL-Advanced-F446ZE\HAL\STM32\system_stm32f4xx.h
X:\GRBL-Advanced-F446ZE\HAL\System32.c
X:\GRBL-Advanced-F446ZE\HAL\System32.h
X:\GRBL-Advanced-F446ZE\HAL\TIM\TIM.c
X:\GRBL-Advanced-F446ZE\HAL\TIM\TIM.h
X:\GRBL-Advanced-F446ZE\HAL\USART\FIFO_USART.c
X:\GRBL-Advanced-F446ZE\HAL\USART\FIFO_USART.h
X:\GRBL-Advanced-F446ZE\HAL\USART\Usart.c
X:\GRBL-Advanced-F446ZE\HAL\USART\Usart.h
X:\GRBL-Advanced-F446ZE\Libraries\CRC\CRC.c
X:\GRBL-Advanced-F446ZE\Libraries\CRC\CRC.h
X:\GRBL-Advanced-F446ZE\Libraries\EEPROM\M24C0X.c
X:\GRBL-Advanced-F446ZE\Libraries\EEPROM\M24C0X.h
X:\GRBL-Advanced-F446ZE\Libraries\Encoder\Encoder.c
X:\GRBL-Advanced-F446ZE\Libraries\Encoder\Encoder.h
X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\Ethernet.c
X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\Ethernet.h
X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\ServerTCP.c
X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\ServerTCP.h
X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\W5500.c
X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\W5500.h
X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\socket.c
X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\socket.h
X:\GRBL-Advanced-F446ZE\Libraries\Ethernet\utility\util2.h
X:\GRBL-Advanced-F446ZE\Libraries\GrIP\ComIf.c
X:\GRBL-Advanced-F446ZE\Libraries\GrIP\ComIf.h
X:\GRBL-Advanced-F446ZE\Libraries\GrIP\GrIP.c
X:\GRBL-Advanced-F446ZE\Libraries\GrIP\GrIP.h
X:\GRBL-Advanced-F446ZE\Libraries\Printf\Print.c
X:\GRBL-Advanced-F446ZE\Libraries\Printf\Print.h
X:\GRBL-Advanced-F446ZE\README.md
X:\GRBL-Advanced-F446ZE\STM32F446ZETX_FLASH.ld
X:\GRBL-Advanced-F446ZE\STM32F446ZETX_RAM.ld
X:\GRBL-Advanced-F446ZE\Src\PID.c
X:\GRBL-Advanced-F446ZE\Src\PID.h
X:\GRBL-Advanced-F446ZE\Src\Platform.h
X:\GRBL-Advanced-F446ZE\Src\debug.h
X:\GRBL-Advanced-F446ZE\grbl\Config.h
X:\GRBL-Advanced-F446ZE\grbl\CoolantControl.c
X:\GRBL-Advanced-F446ZE\grbl\CoolantControl.h
X:\GRBL-Advanced-F446ZE\grbl\GCode.c
X:\GRBL-Advanced-F446ZE\grbl\GCode.h
X:\GRBL-Advanced-F446ZE\grbl\Jog.c
X:\GRBL-Advanced-F446ZE\grbl\Jog.h
X:\GRBL-Advanced-F446ZE\grbl\Limits.c
X:\GRBL-Advanced-F446ZE\grbl\Limits.h
X:\GRBL-Advanced-F446ZE\grbl\MotionControl.c
X:\GRBL-Advanced-F446ZE\grbl\MotionControl.h
X:\GRBL-Advanced-F446ZE\grbl\Nvm.c
X:\GRBL-Advanced-F446ZE\grbl\Nvm.h
X:\GRBL-Advanced-F446ZE\grbl\Planner.c
X:\GRBL-Advanced-F446ZE\grbl\Planner.h
X:\GRBL-Advanced-F446ZE\grbl\Probe.c
X:\GRBL-Advanced-F446ZE\grbl\Probe.h
X:\GRBL-Advanced-F446ZE\grbl\Protocol.c
X:\GRBL-Advanced-F446ZE\grbl\Protocol.h
X:\GRBL-Advanced-F446ZE\grbl\Report.c
X:\GRBL-Advanced-F446ZE\grbl\Report.h
X:\GRBL-Advanced-F446ZE\grbl\Settings.c
X:\GRBL-Advanced-F446ZE\grbl\Settings.h
X:\GRBL-Advanced-F446ZE\grbl\SpindleControl.c
X:\GRBL-Advanced-F446ZE\grbl\SpindleControl.h
X:\GRBL-Advanced-F446ZE\grbl\Stepper.c
X:\GRBL-Advanced-F446ZE\grbl\Stepper.h
X:\GRBL-Advanced-F446ZE\grbl\System.c
X:\GRBL-Advanced-F446ZE\grbl\System.h
X:\GRBL-Advanced-F446ZE\grbl\ToolChange.c
X:\GRBL-Advanced-F446ZE\grbl\ToolChange.h
X:\GRBL-Advanced-F446ZE\grbl\ToolTable.c
X:\GRBL-Advanced-F446ZE\grbl\ToolTable.h
X:\GRBL-Advanced-F446ZE\grbl\defaults.h
X:\GRBL-Advanced-F446ZE\grbl\grbl_advance.h
X:\GRBL-Advanced-F446ZE\grbl\util.c
X:\GRBL-Advanced-F446ZE\grbl\util.h
X:\GRBL-Advanced-F446ZE\main.c
