<stg><name>findCorner</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="3">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="3" to="4">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="4" to="5">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="5" to="6">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="7">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="7" to="8">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="9">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="9" to="10">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="10" to="11">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="11" to="12">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="12" to="13">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:2  %cubieColor_V_load = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:8  %cubieColor_V_load_108 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_108"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:2  %cubieColor_V_load = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:8  %cubieColor_V_load_108 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_108"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:14  %cubieColor_V_load_109 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_109"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:23  %cubieColor_V_load_110 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_110"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:0  %tCC_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %tCC_V)

]]></Node>
<StgValue><ssdm name="tCC_V_read"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1  %sCC_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %sCC_V)

]]></Node>
<StgValue><ssdm name="sCC_V_read"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:3  %tmp = icmp eq i3 %cubieColor_V_load, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:4  %tmp_s = icmp eq i3 %cubieColor_V_load, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:5  %tmp_131 = icmp eq i3 %cubieColor_V_load, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %tmp1 = or i1 %tmp_s, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %or_cond1 = or i1 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:9  %tmp_132 = icmp eq i3 %cubieColor_V_load_108, 0

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:10  %tmp_133 = icmp eq i3 %cubieColor_V_load_108, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:11  %tmp_134 = icmp eq i3 %cubieColor_V_load_108, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %tmp2 = or i1 %tmp_133, %tmp_134

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %or_cond3 = or i1 %tmp2, %tmp_132

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:14  %cubieColor_V_load_109 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_109"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:15  %tmp_135 = icmp eq i3 %cubieColor_V_load_109, 0

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:16  %tmp_136 = icmp eq i3 %cubieColor_V_load_109, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:17  %tmp_137 = icmp eq i3 %cubieColor_V_load_109, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %tmp3 = or i1 %tmp_136, %tmp_137

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %or_cond5 = or i1 %tmp3, %tmp_135

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %sel_tmp2 = and i1 %or_cond1, %or_cond3

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %agg_result_V = and i1 %sel_tmp2, %or_cond5

]]></Node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:23  %cubieColor_V_load_110 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_110"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:29  %cubieColor_V_load_111 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_111"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:35  %cubieColor_V_load_112 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 36), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_112"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:22  %agg_result_V_cast = zext i1 %agg_result_V to i2

]]></Node>
<StgValue><ssdm name="agg_result_V_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:24  %tmp_138 = icmp eq i3 %cubieColor_V_load_110, 0

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:25  %tmp_139 = icmp eq i3 %cubieColor_V_load_110, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:26  %tmp_140 = icmp eq i3 %cubieColor_V_load_110, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %tmp4 = or i1 %tmp_139, %tmp_140

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %or_cond7 = or i1 %tmp4, %tmp_138

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:29  %cubieColor_V_load_111 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_111"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:30  %tmp_141 = icmp eq i3 %cubieColor_V_load_111, 0

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:31  %tmp_142 = icmp eq i3 %cubieColor_V_load_111, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:32  %tmp_143 = icmp eq i3 %cubieColor_V_load_111, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %tmp5 = or i1 %tmp_142, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %or_cond9 = or i1 %tmp5, %tmp_141

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:35  %cubieColor_V_load_112 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 36), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_112"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:36  %tmp_144 = icmp eq i3 %cubieColor_V_load_112, 0

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:37  %tmp_145 = icmp eq i3 %cubieColor_V_load_112, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:38  %tmp_146 = icmp eq i3 %cubieColor_V_load_112, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %tmp6 = or i1 %tmp_145, %tmp_146

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %or_cond11 = or i1 %tmp6, %tmp_144

]]></Node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:41  %p_agg_result_V = select i1 %or_cond11, i2 -2, i2 %agg_result_V_cast

]]></Node>
<StgValue><ssdm name="p_agg_result_V"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %sel_tmp6 = and i1 %or_cond7, %or_cond9

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:43  %agg_result_V_1 = select i1 %sel_tmp6, i2 %p_agg_result_V, i2 %agg_result_V_cast

]]></Node>
<StgValue><ssdm name="agg_result_V_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:44  %cubieColor_V_load_113 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_113"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:50  %cubieColor_V_load_114 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_114"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:44  %cubieColor_V_load_113 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_113"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:45  %tmp_147 = icmp eq i3 %cubieColor_V_load_113, 0

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:46  %tmp_148 = icmp eq i3 %cubieColor_V_load_113, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:47  %tmp_149 = icmp eq i3 %cubieColor_V_load_113, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %tmp7 = or i1 %tmp_148, %tmp_149

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %or_cond13 = or i1 %tmp7, %tmp_147

]]></Node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:50  %cubieColor_V_load_114 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_114"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:51  %tmp_150 = icmp eq i3 %cubieColor_V_load_114, 0

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:52  %tmp_151 = icmp eq i3 %cubieColor_V_load_114, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:53  %tmp_152 = icmp eq i3 %cubieColor_V_load_114, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %tmp8 = or i1 %tmp_151, %tmp_152

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %or_cond15 = or i1 %tmp8, %tmp_150

]]></Node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:56  %cubieColor_V_load_115 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 47), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_115"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %sel_tmp10 = and i1 %or_cond13, %or_cond15

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:66  %cubieColor_V_load_116 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_116"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:56  %cubieColor_V_load_115 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 47), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_115"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="sel_tmp10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:57  %tmp_153 = icmp eq i3 %cubieColor_V_load_115, 0

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="sel_tmp10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:58  %tmp_154 = icmp eq i3 %cubieColor_V_load_115, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="sel_tmp10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:59  %tmp_155 = icmp eq i3 %cubieColor_V_load_115, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="sel_tmp10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %tmp9 = or i1 %tmp_154, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="sel_tmp10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %or_cond17 = or i1 %tmp9, %tmp_153

]]></Node>
<StgValue><ssdm name="or_cond17"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="sel_tmp10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:62  %p_agg_result_V_1 = select i1 %or_cond17, i2 -1, i2 %agg_result_V_1

]]></Node>
<StgValue><ssdm name="p_agg_result_V_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:64  %agg_result_V_2 = select i1 %sel_tmp10, i2 %p_agg_result_V_1, i2 %agg_result_V_1

]]></Node>
<StgValue><ssdm name="agg_result_V_2"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:66  %cubieColor_V_load_116 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_116"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:72  %cubieColor_V_load_117 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_117"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:78  %cubieColor_V_load_118 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 45), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_118"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:65  %agg_result_V_2_cast = zext i2 %agg_result_V_2 to i3

]]></Node>
<StgValue><ssdm name="agg_result_V_2_cast"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:67  %tmp_156 = icmp eq i3 %cubieColor_V_load_116, 0

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:68  %tmp_157 = icmp eq i3 %cubieColor_V_load_116, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:69  %tmp_158 = icmp eq i3 %cubieColor_V_load_116, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %tmp10 = or i1 %tmp_157, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %or_cond19 = or i1 %tmp10, %tmp_156

]]></Node>
<StgValue><ssdm name="or_cond19"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:72  %cubieColor_V_load_117 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_117"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:73  %tmp_159 = icmp eq i3 %cubieColor_V_load_117, 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:74  %tmp_160 = icmp eq i3 %cubieColor_V_load_117, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:75  %tmp_161 = icmp eq i3 %cubieColor_V_load_117, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %tmp11 = or i1 %tmp_160, %tmp_161

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %or_cond21 = or i1 %tmp11, %tmp_159

]]></Node>
<StgValue><ssdm name="or_cond21"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:78  %cubieColor_V_load_118 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 45), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_118"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:79  %tmp_162 = icmp eq i3 %cubieColor_V_load_118, 0

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:80  %tmp_163 = icmp eq i3 %cubieColor_V_load_118, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:81  %tmp_164 = icmp eq i3 %cubieColor_V_load_118, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82  %tmp12 = or i1 %tmp_163, %tmp_164

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83  %or_cond23 = or i1 %tmp12, %tmp_162

]]></Node>
<StgValue><ssdm name="or_cond23"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:84  %p_agg_result_V_2 = select i1 %or_cond23, i3 -4, i3 %agg_result_V_2_cast

]]></Node>
<StgValue><ssdm name="p_agg_result_V_2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %sel_tmp = and i1 %or_cond19, %or_cond21

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:86  %agg_result_V_3 = select i1 %sel_tmp, i3 %p_agg_result_V_2, i3 %agg_result_V_2_cast

]]></Node>
<StgValue><ssdm name="agg_result_V_3"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:87  %cubieColor_V_load_119 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_119"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:93  %cubieColor_V_load_120 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 33), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_120"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:87  %cubieColor_V_load_119 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_119"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:88  %tmp_165 = icmp eq i3 %cubieColor_V_load_119, 0

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:89  %tmp_166 = icmp eq i3 %cubieColor_V_load_119, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:90  %tmp_167 = icmp eq i3 %cubieColor_V_load_119, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %tmp13 = or i1 %tmp_166, %tmp_167

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %or_cond = or i1 %tmp13, %tmp_165

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:93  %cubieColor_V_load_120 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 33), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_120"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:94  %tmp_168 = icmp eq i3 %cubieColor_V_load_120, 0

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:95  %tmp_169 = icmp eq i3 %cubieColor_V_load_120, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:96  %tmp_170 = icmp eq i3 %cubieColor_V_load_120, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %tmp14 = or i1 %tmp_169, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:98  %or_cond24 = or i1 %tmp14, %tmp_168

]]></Node>
<StgValue><ssdm name="or_cond24"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:99  %cubieColor_V_load_121 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 44), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_121"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %sel_tmp12 = and i1 %or_cond, %or_cond24

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:108  %cubieColor_V_load_122 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_122"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:99  %cubieColor_V_load_121 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 44), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_121"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="sel_tmp12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:100  %tmp_171 = icmp eq i3 %cubieColor_V_load_121, 0

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="sel_tmp12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:101  %tmp_172 = icmp eq i3 %cubieColor_V_load_121, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="sel_tmp12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:102  %tmp_173 = icmp eq i3 %cubieColor_V_load_121, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="sel_tmp12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %tmp15 = or i1 %tmp_172, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="sel_tmp12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104  %or_cond25 = or i1 %tmp15, %tmp_171

]]></Node>
<StgValue><ssdm name="or_cond25"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="sel_tmp12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:105  %p_agg_result_V_3 = select i1 %or_cond25, i3 -3, i3 %agg_result_V_3

]]></Node>
<StgValue><ssdm name="p_agg_result_V_3"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:107  %agg_result_V_4 = select i1 %sel_tmp12, i3 %p_agg_result_V_3, i3 %agg_result_V_3

]]></Node>
<StgValue><ssdm name="agg_result_V_4"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:108  %cubieColor_V_load_122 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_122"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:114  %cubieColor_V_load_123 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 26), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_123"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:120  %cubieColor_V_load_124 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 42), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_124"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:109  %tmp_174 = icmp eq i3 %cubieColor_V_load_122, 0

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:110  %tmp_175 = icmp eq i3 %cubieColor_V_load_122, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:111  %tmp_176 = icmp eq i3 %cubieColor_V_load_122, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %tmp16 = or i1 %tmp_175, %tmp_176

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113  %or_cond26 = or i1 %tmp16, %tmp_174

]]></Node>
<StgValue><ssdm name="or_cond26"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:114  %cubieColor_V_load_123 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 26), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_123"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:115  %tmp_177 = icmp eq i3 %cubieColor_V_load_123, 0

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:116  %tmp_178 = icmp eq i3 %cubieColor_V_load_123, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:117  %tmp_179 = icmp eq i3 %cubieColor_V_load_123, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %tmp17 = or i1 %tmp_178, %tmp_179

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %or_cond27 = or i1 %tmp17, %tmp_177

]]></Node>
<StgValue><ssdm name="or_cond27"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:120  %cubieColor_V_load_124 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 42), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_124"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:121  %tmp_180 = icmp eq i3 %cubieColor_V_load_124, 0

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:122  %tmp_181 = icmp eq i3 %cubieColor_V_load_124, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:123  %tmp_182 = icmp eq i3 %cubieColor_V_load_124, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %tmp18 = or i1 %tmp_181, %tmp_182

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %or_cond28 = or i1 %tmp18, %tmp_180

]]></Node>
<StgValue><ssdm name="or_cond28"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:126  %p_agg_result_V_4 = select i1 %or_cond28, i3 -2, i3 %agg_result_V_4

]]></Node>
<StgValue><ssdm name="p_agg_result_V_4"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %sel_tmp13 = and i1 %or_cond26, %or_cond27

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:128  %agg_result_V_5 = select i1 %sel_tmp13, i3 %p_agg_result_V_4, i3 %agg_result_V_4

]]></Node>
<StgValue><ssdm name="agg_result_V_5"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:129  %cubieColor_V_load_125 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_125"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:135  %cubieColor_V_load_126 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_126"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="163" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:129  %cubieColor_V_load_125 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_125"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:130  %tmp_183 = icmp eq i3 %cubieColor_V_load_125, 0

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:131  %tmp_184 = icmp eq i3 %cubieColor_V_load_125, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:132  %tmp_185 = icmp eq i3 %cubieColor_V_load_125, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %tmp19 = or i1 %tmp_184, %tmp_185

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:134  %or_cond29 = or i1 %tmp19, %tmp_183

]]></Node>
<StgValue><ssdm name="or_cond29"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:135  %cubieColor_V_load_126 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_126"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:136  %tmp_186 = icmp eq i3 %cubieColor_V_load_126, 0

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:137  %tmp_187 = icmp eq i3 %cubieColor_V_load_126, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:138  %tmp_188 = icmp eq i3 %cubieColor_V_load_126, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %tmp20 = or i1 %tmp_187, %tmp_188

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %or_cond30 = or i1 %tmp20, %tmp_186

]]></Node>
<StgValue><ssdm name="or_cond30"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:141  %cubieColor_V_load_127 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 53), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_127"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:148  %sel_tmp14 = and i1 %or_cond29, %or_cond30

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:151  %cubieColor_V_load_128 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_128"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="178" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:141  %cubieColor_V_load_127 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 53), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_127"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:142  %tmp_189 = icmp eq i3 %cubieColor_V_load_127, 0

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:143  %tmp_190 = icmp eq i3 %cubieColor_V_load_127, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:144  %tmp_191 = icmp eq i3 %cubieColor_V_load_127, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:145  %tmp21 = or i1 %tmp_190, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:146  %or_cond31 = or i1 %tmp21, %tmp_189

]]></Node>
<StgValue><ssdm name="or_cond31"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:147  %p_agg_result_V_5 = select i1 %or_cond31, i3 -1, i3 %agg_result_V_5

]]></Node>
<StgValue><ssdm name="p_agg_result_V_5"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:149  %agg_result_V_6 = select i1 %sel_tmp14, i3 %p_agg_result_V_5, i3 %agg_result_V_5

]]></Node>
<StgValue><ssdm name="agg_result_V_6"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:151  %cubieColor_V_load_128 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_128"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:157  %cubieColor_V_load_129 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 35), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_129"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:163  %cubieColor_V_load_130 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 51), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_130"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:150  %agg_result_V_6_cast = zext i3 %agg_result_V_6 to i4

]]></Node>
<StgValue><ssdm name="agg_result_V_6_cast"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:152  %tmp_192 = icmp eq i3 %cubieColor_V_load_128, 0

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:153  %tmp_193 = icmp eq i3 %cubieColor_V_load_128, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:154  %tmp_194 = icmp eq i3 %cubieColor_V_load_128, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:155  %tmp22 = or i1 %tmp_193, %tmp_194

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:156  %or_cond32 = or i1 %tmp22, %tmp_192

]]></Node>
<StgValue><ssdm name="or_cond32"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:157  %cubieColor_V_load_129 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 35), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_129"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:158  %tmp_195 = icmp eq i3 %cubieColor_V_load_129, 0

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:159  %tmp_196 = icmp eq i3 %cubieColor_V_load_129, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:160  %tmp_197 = icmp eq i3 %cubieColor_V_load_129, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:161  %tmp23 = or i1 %tmp_196, %tmp_197

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:162  %or_cond33 = or i1 %tmp23, %tmp_195

]]></Node>
<StgValue><ssdm name="or_cond33"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:163  %cubieColor_V_load_130 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 51), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_130"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:164  %tmp_198 = icmp eq i3 %cubieColor_V_load_130, 0

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:165  %tmp_199 = icmp eq i3 %cubieColor_V_load_130, %sCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:166  %tmp_200 = icmp eq i3 %cubieColor_V_load_130, %tCC_V_read

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:167  %tmp24 = or i1 %tmp_199, %tmp_200

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:168  %or_cond34 = or i1 %tmp24, %tmp_198

]]></Node>
<StgValue><ssdm name="or_cond34"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:169  %p_agg_result_V_6 = select i1 %or_cond34, i4 -8, i4 %agg_result_V_6_cast

]]></Node>
<StgValue><ssdm name="p_agg_result_V_6"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:170  %sel_tmp15 = and i1 %or_cond32, %or_cond33

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:171  %UnifiedRetVal = select i1 %sel_tmp15, i4 %p_agg_result_V_6, i4 %agg_result_V_6_cast

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="4">
<![CDATA[
_ifconv:172  ret i4 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
