1556413866.860000
*2158627613
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	PROCESSOR	PROCESSOR	0	2291718642
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	ARBITER	ARBITER	0	1459460920
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	BEHAVIOR	ARBITER	1	2663135062
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	FETCH_NEW	FETCH_NEW	0	3186481
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	STRUCTURE	FETCH_NEW	1	4006802774
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	DECODER_STAGE	DECODER_STAGE	0	1419576598
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	RV32I	RV32I	2	842427033
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	STRUCTURE	DECODER_STAGE	1	635169744
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	EXECUTE_STAGE	EXECUTE_STAGE	0	943181472
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	RV32I	RV32I	2	842427033
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	ALU_OP	ALU_OP	2	2594146661
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	STRUCTURE	EXECUTE_STAGE	1	2636602652
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	MEMORY_STAGE	MEMORY_STAGE	0	3213106088
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	RV32I	RV32I	2	842427033
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	STRUCTURE	MEMORY_STAGE	1	2341402861
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	WRITE_STAGE	WRITE_STAGE	0	2760176188
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	RV32I	RV32I	2	842427033
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	STRUCTURE	WRITE_STAGE	1	4250121026
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	REG_TRACKER	REG_TRACKER	0	4010447296
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_UNSIGNED	STD_LOGIC_UNSIGNED	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	BEHAVIOR	REG_TRACKER	1	1011326526
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	REGISTERFILE	REGISTERFILE	0	2074792
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
cad_lib	G:\CAD\cad_lib\ps\processor_Structure\processor_Structure_impl_2\rtlc_libs\cad_lib	STRUCTURE	REGISTERFILE	1	3424197413
