--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Control.twx Control.ncd -o Control.twr Control.pcf -ucf
pinout.ucf

Design file:              Control.ncd
Physical constraint file: Control.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock keybdclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data        |    1.130(F)|      FAST  |   -0.244(F)|      SLOW  |keybdclk_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         7.676(R)|      SLOW  |         4.073(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<1>      |         7.676(R)|      SLOW  |         4.073(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<2>      |         7.636(R)|      SLOW  |         4.074(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<3>      |         7.657(R)|      SLOW  |         4.049(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<4>      |         7.342(R)|      SLOW  |         3.828(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<5>      |         7.183(R)|      SLOW  |         3.699(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<6>      |         7.395(R)|      SLOW  |         3.881(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<7>      |         7.486(R)|      SLOW  |         3.900(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.560|         |         |         |
keybdclk       |         |    2.633|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock keybdclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
keybdclk       |         |         |         |    2.661|
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 08 01:48:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 237 MB



