FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
/*
 * This file is provided under a dual BSD/GPLv2 license.  When using or
 * redistributing this file, you may do so under either license.
 *
 * Copyright(c) 2019 Intel Corporation. All rights reserved.
/* bench 12844.6.0 4387c363e78e */
/* bench 12844.6.1 2f9654fabfc6 */
/* bench 12844.6.2 69d957ab8181 */
/* bench 12844.6.3 dfa4debf8ba6 */
/* bench 12844.6.4 2b4b65dff09d */
/* bench 12844.6.5 7f5292a84776 */
/* bench 12844.6.6 2852a23be87b */
/* bench 12844.6.7 cebe8aea907e */
/* bench 12844.6.8 3912b1c9dd26 */
/* bench 12844.6.9 07f04faa1976 */
/* bench 12844.6.10 a1926595d408 */
/* bench 12844.6.11 e22836d55c37 */
/* bench 12844.6.12 20d13357b5a7 */
/* bench 12844.6.13 1a65dc3fac76 */
 */

#ifndef __SOF_INTEL_HDA_IPC_H
#define __SOF_INTEL_HDA_IPC_H

/*
 * Primary register, mapped to
 * - DIPCTDR (HIPCIDR) in sideband IPC (cAVS 1.8+)
 * - DIPCT in cAVS 1.5 IPC
 *
 * Secondary register, mapped to:
 * - DIPCTDD (HIPCIDD) in sideband IPC (cAVS 1.8+)
 * - DIPCTE in cAVS 1.5 IPC
 */

/* Common bits in primary register */

/* Reserved for doorbell */
#define HDA_IPC_RSVD_31		BIT(31)
/* Target, 0 - normal message, 1 - compact message(cAVS compatible) */
#define HDA_IPC_MSG_COMPACT	BIT(30)
/* Direction, 0 - request, 1 - response */
#define HDA_IPC_RSP		BIT(29)

#define HDA_IPC_TYPE_SHIFT	24
#define HDA_IPC_TYPE_MASK	GENMASK(28, 24)
#define HDA_IPC_TYPE(x)		((x) << HDA_IPC_TYPE_SHIFT)

#define HDA_IPC_PM_GATE		HDA_IPC_TYPE(0x8U)

/* Command specific payload bits in secondary register */

/* Disable DMA tracing (0 - keep tracing, 1 - to disable DMA trace) */
/* bench 1900.0.0 708e68563880 */
/* bench 1900.0.1 39a1bead20cf */
/* bench 1900.0.2 9fc9fb146af1 */
/* bench 1900.0.3 bae22a527ef4 */
/* bench 1900.0.4 63bcceaa7a12 */
/* bench 1900.0.5 ea41f7b33934 */
/* bench 1900.0.6 a6cf7be37180 */
/* bench 1900.0.7 7cbc9f2fb0e7 */
/* bench 1900.0.8 85a761eee0a2 */
/* bench 1900.0.9 db3e9f5f933f */
/* bench 1900.0.10 cb75385ef167 */
/* bench 1900.0.11 2c6f00ee4534 */
/* bench 1900.0.12 ea41b8da5060 */
/* bench 1900.0.13 9c2afd25c6ab */
/* bench 1900.0.14 e96d02264fda */
/* bench 1900.0.15 3f2d2c1f83f0 */
/* bench 1900.0.16 3c96973007ae */
/* Prevent clock gating (0 - cg allowed, 1 - DSP clock always on) */
#define HDA_PM_PCG		BIT(3)
/* Prevent power gating (0 - deep power state transitions allowed) */
#define HDA_PM_PPG		BIT(2)
/* Indicates whether streaming is active */
#define HDA_PM_PG_STREAMING	BIT(1)
#define HDA_PM_PG_RSVD		BIT(0)

irqreturn_t cnl_ipc_irq_thread(int irq, void *context);
int cnl_ipc_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg);
void cnl_ipc_dump(struct snd_sof_dev *sdev);

#endif
