{
    "functionName": "test_ShiftRegister8",
    "className": "TestShiftRegister8",
    "fileName": "/jamesjiang52_&_Bitwise/tests_&_state_&_test_ShiftRegister8.py",
    "projectName": "repos",
    "Label": false,
    "isTest": true,
    "Body": "enable = bw.wire.Wire()\nreset_n = bw.wire.Wire()\nshift_load = bw.wire.Wire()\ndata_1 = bw.wire.Wire()\ndata_2 = bw.wire.Wire()\ndata_3 = bw.wire.Wire()\ndata_4 = bw.wire.Wire()\ndata_5 = bw.wire.Wire()\ndata_6 = bw.wire.Wire()\ndata_7 = bw.wire.Wire()\ndata_8 = bw.wire.Wire()\ndata_serial = bw.wire.Wire()\nclock = bw.wire.Wire()\noutput_1 = bw.wire.Wire()\noutput_2 = bw.wire.Wire()\noutput_3 = bw.wire.Wire()\noutput_4 = bw.wire.Wire()\noutput_5 = bw.wire.Wire()\noutput_6 = bw.wire.Wire()\noutput_7 = bw.wire.Wire()\noutput_8 = bw.wire.Wire()\noutput_serial = bw.wire.Wire()\ndata_bus = bw.wire.Bus8(data_1, data_2, data_3, data_4, data_5, data_6,\n    data_7, data_8)\noutput_bus = bw.wire.Bus8(output_1, output_2, output_3, output_4, output_5,\n    output_6, output_7, output_8)\na = bw.state.ShiftRegister8(enable, reset_n, shift_load, data_bus,\n    data_serial, clock, output_bus, output_serial)\nenable.value = 1\nreset_n.value = 0\nreset_n.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0)\nassert output_serial.value == 0\ndata_1.value = 1\ndata_2.value = 0\ndata_3.value = 0\ndata_4.value = 1\ndata_5.value = 1\ndata_6.value = 0\ndata_7.value = 0\ndata_8.value = 1\ndata_serial.value = 1\nshift_load.value = 0\nclock.value = 0\nclock.value = 1\nshift_load.value = 1\nassert output_bus.wire_values == (1, 0, 0, 1, 1, 0, 0, 1)\nassert output_serial.value == 1\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 0, 0, 1, 1, 0, 0)\nassert output_serial.value == 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 1, 0, 0, 1, 1, 0)\nassert output_serial.value == 0\nreset_n.value = 0\nreset_n.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0)\nassert output_serial.value == 0\ndata_1.value = 1\ndata_2.value = 0\ndata_3.value = 0\ndata_4.value = 1\ndata_5.value = 1\ndata_6.value = 0\ndata_7.value = 0\ndata_8.value = 1\ndata_serial.value = 0\nshift_load.value = 0\nclock.value = 0\nclock.value = 1\nshift_load.value = 1\nassert output_bus.wire_values == (1, 0, 0, 1, 1, 0, 0, 1)\nassert output_serial.value == 1\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 1, 0, 0, 1, 1, 0, 0)\nassert output_serial.value == 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 1, 0, 0, 1, 1, 0)\nassert output_serial.value == 0\nenable.value = 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 1, 0, 0, 1, 1, 0)\nassert output_serial.value == 0\nenable.value = 1\nassert output_bus.wire_values == (0, 0, 1, 0, 0, 1, 1, 0)\nassert output_serial.value == 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 1, 0, 0, 1, 1)\nassert output_serial.value == 1\nenable.value = 0\nclock.value = 0\nenable.value = 1\nassert output_bus.wire_values == (0, 0, 0, 1, 0, 0, 1, 1)\nassert output_serial.value == 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 1, 0, 0, 1)\nassert output_serial.value == 1\nprint(a.__doc__)\nprint(a)\na(enable=1, clear_n=1, shift_load=0, data_bus=(0, 1, 0, 1, 0, 1, 0, 1),\n    data_serial=0, clock=0, output_bus=None, output_serial=None)\nassert output_bus.wire_values == (0, 0, 0, 0, 1, 0, 0, 1)\nassert output_serial.value == 1\na(clock=1)\nassert output_bus.wire_values == (0, 1, 0, 1, 0, 1, 0, 1)\nassert output_serial.value == 1\n"
}