<?xml version="1.0"?>

<!-- Taken from the cpu2mem.xml that uses the cpuV2 component. -->
<!-- We interfaced with "memory" the same way cpuV2 did, and this -->
<!-- configuration works with the current SST build. -->

<!-- general sim configuration -->
<!-- overridden by the command line -->
<config>
</config>

<!-- reference definition for cpu component -->
<cpu_params>
    <clock>1GHz</clock>
    <mccpu_ihistfile>mc_insthist.dat</mccpu_ihistfile>
    <mccpu_iprobfile>mc_instprob.dat</mccpu_iprobfile>
    <mccpu_perffile>mc_perfcnt.dat</mccpu_perffile>
    <mccpu_outputfile>mc_output</mccpu_outputfile>
</cpu_params>

<!-- reference definition for cpu component link -->
<cpu_link_params>
    <lat>1ns</lat>
    <name>MEM</name>
</cpu_link_params>

<!-- reference definition -->
<cpu_clock> 1GHz </cpu_clock>

<sst>
	<component id="cpu1" weight=1.0 >	
		<mcniagara>
            <params>
                <cpuId>0xdeadbeef</cpuId>
                <params reference=cpu_params />
            </params> 
			<links>
				<link id="cpu1memory">
                    <params reference=cpu_link_params/>
				</link>
			</links>
		</mcniagara>
	</component>

	<component id="cpu1.memory">	
		<memory>
            <params>
                <clock>2Ghz</clock>
            </params>
			<links>
				<link id="cpu1memory">
					<params>
                        <lat>1ns</lat>
                        <name>port</name>
                    </params>
				</link>
			</links>
		</memory>
	</component>

</sst>

