#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Mar 13 09:24:16 2020
# Process ID: 10348
# Log file: C:/Users/35196/Desktop/Proj1AC/planAhead_run_3/planAhead.log
# Journal file: C:/Users/35196/Desktop/Proj1AC/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/35196/Desktop/Proj1AC/pa.fromHdl.tcl
# create_project -name Proj1AC -dir "C:/Users/35196/Desktop/Proj1AC/planAhead_run_3" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "PlacaMae.ucf" [current_fileset -constrset]
Adding file 'C:/Users/35196/Desktop/Proj1AC/PlacaMae.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ROM_Descodificacao.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegistosA_B.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ProgramCounter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Periferico_Saida.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Periferico_Entrada.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux_Registos.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux_PC.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Comparacao.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RAM.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Processador.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Memoria_Instrucoes.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PlacaMae.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top PlacaMae $srcset
# add_files [list {PlacaMae.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/ROM_Descodificacao.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/RegistosA_B.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/ProgramCounter.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/Periferico_Saida.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/Periferico_Entrada.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/Mux_Registos.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/Mux_PC.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/Comparacao.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/ALU.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/RAM.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/Processador.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/Memoria_Instrucoes.vhd" into library work
Parsing VHDL file "C:/Users/35196/Desktop/Proj1AC/PlacaMae.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/35196/Desktop/Proj1AC/PlacaMae.ucf]
Finished Parsing UCF File [C:/Users/35196/Desktop/Proj1AC/PlacaMae.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d28ed045
open_rtl_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 561.148 ; gain = 127.941
update_compile_order -fileset sim_1
startgroup
set_property package_pin R17 [get_ports {Pin[7]}]
endgroup
startgroup
set_property package_pin B8 [get_ports Clk]
endgroup
startgroup
set_property package_pin R4 [get_ports {Pout[7]}]
endgroup
startgroup
set_property package_pin F4 [get_ports {Pout[6]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {Pout[5]}]
endgroup
startgroup
set_property package_pin E17 [get_ports {Pout[4]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {Pout[3]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {Pout[2]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {Pout[1]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {Pout[0]}]
endgroup
startgroup
set_property package_pin G18 [get_ports {Pin[0]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {Pin[2]}]
endgroup
startgroup
set_property package_pin K18 [get_ports {Pin[2]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {Pin[1]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {Pin[3]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {Pin[4]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {Pin[3]}]
endgroup
startgroup
set_property package_pin K17 [get_ports {Pin[3]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {Pin[5]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {Pin[6]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/35196/Desktop/Proj1AC\planAhead_pid10348.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Mar 13 09:28:33 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
