# TDCSimulator
TDC simulator used for article Model and optimization of tapped delay line for time-to-digital converters in FPGA
