# MIPS
Implementation for a pipelined RISC processor similar to MIPS
