============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 29 2024  12:00:44 pm
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: VIOLATED Late External Delay Assertion
Endpoint:   carry_out16 (^) checked with leading edge of 'func_clk'
Beginpoint: cin         (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           1000
- External Delay                  600
= Required Time                   400
- Arrival Time                   2396
= Slack Time                    -1996
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
---------------------------------------------------------------------------------------------
               Pin             Edge      Cell       Fanout Load Slew Delay  Arrival Required 
                                                           (fF) (ps)  (ps) Time(ps) Time(ps) 
---------------------------------------------------------------------------------------------
       cin                 (u) ^                         2  2.4    0    +0      400    -1596 
       carry_unit1/g1/in_1     ^                                        +0      400    -1596 
       carry_unit1/g1/z    (u) ^     unmapped_and2       1  1.2    0   +58      458    -1538 
       carry_unit1/g2/in_1     ^                                        +0      458    -1538 
       carry_unit1/g2/z    (u) ^     unmapped_or2        2  2.4    0   +68      526    -1470 
       carry_unit1/g3/in_1     ^                                        +0      526    -1470 
       carry_unit1/g3/z    (u) ^     unmapped_and2       1  1.2    0   +58      583    -1413 
       carry_unit1/g4/in_1     ^                                        +0      583    -1413 
       carry_unit1/g4/z    (u) ^     unmapped_or2        2  2.4    0   +68      651    -1345 
       carry_unit1/g5/in_1     ^                                        +0      651    -1345 
       carry_unit1/g5/z    (u) ^     unmapped_and2       1  1.2    0   +58      708    -1287 
       carry_unit1/g6/in_1     ^                                        +0      708    -1287 
       carry_unit1/g6/z    (u) ^     unmapped_or2        2  2.4    0   +68      776    -1219 
       carry_unit1/g7/in_1     ^                                        +0      776    -1219 
       carry_unit1/g7/z    (u) ^     unmapped_and2       1  1.2    0   +58      834    -1162 
       carry_unit1/g8/in_1     ^                                        +0      834    -1162 
       carry_unit1/g8/z    (u) ^     unmapped_or2        2  2.4    0   +68      902    -1094 
       carry_unit2/g1/in_1     ^                                        +0      902    -1094 
       carry_unit2/g1/z    (u) ^     unmapped_and2       1  1.2    0   +58      960    -1036 
       carry_unit2/g2/in_1     ^                                        +0      960    -1036 
       carry_unit2/g2/z    (u) ^     unmapped_or2        2  2.4    0   +68     1028     -968 
       carry_unit2/g3/in_1     ^                                        +0     1028     -968 
       carry_unit2/g3/z    (u) ^     unmapped_and2       1  1.2    0   +58     1085     -911 
       carry_unit2/g4/in_1     ^                                        +0     1085     -911 
       carry_unit2/g4/z    (u) ^     unmapped_or2        2  2.4    0   +68     1153     -843 
       carry_unit2/g5/in_1     ^                                        +0     1153     -843 
       carry_unit2/g5/z    (u) ^     unmapped_and2       1  1.2    0   +58     1210     -785 
       carry_unit2/g6/in_1     ^                                        +0     1210     -785 
       carry_unit2/g6/z    (u) ^     unmapped_or2        2  2.4    0   +68     1278     -717 
       carry_unit2/g7/in_1     ^                                        +0     1278     -717 
       carry_unit2/g7/z    (u) ^     unmapped_and2       1  1.2    0   +58     1336     -660 
       carry_unit2/g8/in_1     ^                                        +0     1336     -660 
       carry_unit2/g8/z    (u) ^     unmapped_or2        2  2.4    0   +68     1404     -592 
       carry_unit3/g1/in_1     ^                                        +0     1404     -592 
       carry_unit3/g1/z    (u) ^     unmapped_and2       1  1.2    0   +58     1462     -534 
       carry_unit3/g2/in_1     ^                                        +0     1462     -534 
       carry_unit3/g2/z    (u) ^     unmapped_or2        2  2.4    0   +68     1530     -466 
       carry_unit3/g3/in_1     ^                                        +0     1530     -466 
       carry_unit3/g3/z    (u) ^     unmapped_and2       1  1.2    0   +58     1587     -409 
       carry_unit3/g4/in_1     ^                                        +0     1587     -409 
       carry_unit3/g4/z    (u) ^     unmapped_or2        2  2.4    0   +68     1655     -341 
       carry_unit3/g5/in_1     ^                                        +0     1655     -341 
       carry_unit3/g5/z    (u) ^     unmapped_and2       1  1.2    0   +58     1712     -283 
       carry_unit3/g6/in_1     ^                                        +0     1712     -283 
       carry_unit3/g6/z    (u) ^     unmapped_or2        2  2.4    0   +68     1780     -215 
       carry_unit3/g7/in_1     ^                                        +0     1780     -215 
       carry_unit3/g7/z    (u) ^     unmapped_and2       1  1.2    0   +58     1838     -158 
       carry_unit3/g8/in_1     ^                                        +0     1838     -158 
       carry_unit3/g8/z    (u) ^     unmapped_or2        2  2.4    0   +68     1906      -90 
       carry_unit4/g1/in_1     ^                                        +0     1906      -90 
       carry_unit4/g1/z    (u) ^     unmapped_and2       1  1.2    0   +58     1964      -32 
       carry_unit4/g2/in_1     ^                                        +0     1964      -32 
       carry_unit4/g2/z    (u) ^     unmapped_or2        2  2.4    0   +68     2032       36 
       carry_unit4/g3/in_1     ^                                        +0     2032       36 
       carry_unit4/g3/z    (u) ^     unmapped_and2       1  1.2    0   +58     2089       93 
       carry_unit4/g4/in_1     ^                                        +0     2089       93 
       carry_unit4/g4/z    (u) ^     unmapped_or2        2  2.4    0   +68     2157      161 
       carry_unit4/g5/in_1     ^                                        +0     2157      161 
       carry_unit4/g5/z    (u) ^     unmapped_and2       1  1.2    0   +58     2214      219 
       carry_unit4/g6/in_1     ^                                        +0     2214      219 
       carry_unit4/g6/z    (u) ^     unmapped_or2        2  2.4    0   +68     2282      287 
       carry_unit4/g7/in_1     ^                                        +0     2282      287 
       carry_unit4/g7/z    (u) ^     unmapped_and2       1  1.2    0   +58     2340      344 
       carry_unit4/g8/in_1     ^                                        +0     2340      344 
       carry_unit4/g8/z    (u) ^     unmapped_or2        1  0.0    0   +56     2396      400 
       carry_out16         <<< ^                                        +0     2396      400 
---------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
