Timing Analyzer report for Project_4
Mon Jul 26 16:01:14 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Project_4                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.7%      ;
;     Processor 3            ;   2.2%      ;
;     Processor 4            ;   2.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 171.73 MHz ; 171.73 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -4.823 ; -564.364           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.434 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -460.075                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.823 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.338      ; 6.209      ;
; -4.823 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.338      ; 6.209      ;
; -4.822 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.345      ; 6.215      ;
; -4.776 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 6.163      ;
; -4.776 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.339      ; 6.163      ;
; -4.775 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.346      ; 6.169      ;
; -4.774 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.336      ; 6.158      ;
; -4.774 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.336      ; 6.158      ;
; -4.773 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.343      ; 6.164      ;
; -4.760 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 6.147      ;
; -4.760 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.339      ; 6.147      ;
; -4.759 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.346      ; 6.153      ;
; -4.731 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.337      ; 6.116      ;
; -4.731 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.337      ; 6.116      ;
; -4.730 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.344      ; 6.122      ;
; -4.726 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.338      ; 6.112      ;
; -4.726 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.338      ; 6.112      ;
; -4.725 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.345      ; 6.118      ;
; -4.708 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.338      ; 6.094      ;
; -4.708 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.338      ; 6.094      ;
; -4.707 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.339      ; 6.094      ;
; -4.707 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.339      ; 6.094      ;
; -4.707 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.345      ; 6.100      ;
; -4.706 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.346      ; 6.100      ;
; -4.680 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.339      ; 6.067      ;
; -4.680 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.339      ; 6.067      ;
; -4.679 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 6.066      ;
; -4.679 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.339      ; 6.066      ;
; -4.679 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.346      ; 6.073      ;
; -4.678 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.346      ; 6.072      ;
; -4.677 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.336      ; 6.061      ;
; -4.677 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.336      ; 6.061      ;
; -4.676 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.343      ; 6.067      ;
; -4.663 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 6.050      ;
; -4.663 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.339      ; 6.050      ;
; -4.662 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.346      ; 6.056      ;
; -4.661 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 6.048      ;
; -4.661 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.339      ; 6.048      ;
; -4.660 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.340      ; 6.048      ;
; -4.660 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.340      ; 6.048      ;
; -4.660 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.346      ; 6.054      ;
; -4.659 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.347      ; 6.054      ;
; -4.659 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.336      ; 6.043      ;
; -4.659 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.336      ; 6.043      ;
; -4.658 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.337      ; 6.043      ;
; -4.658 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.337      ; 6.043      ;
; -4.658 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.343      ; 6.049      ;
; -4.657 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.344      ; 6.049      ;
; -4.648 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.338      ; 6.034      ;
; -4.648 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.338      ; 6.034      ;
; -4.647 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.345      ; 6.040      ;
; -4.645 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 6.032      ;
; -4.645 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.339      ; 6.032      ;
; -4.644 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.340      ; 6.032      ;
; -4.644 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.340      ; 6.032      ;
; -4.644 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.346      ; 6.038      ;
; -4.643 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.347      ; 6.038      ;
; -4.634 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.337      ; 6.019      ;
; -4.634 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.337      ; 6.019      ;
; -4.633 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.344      ; 6.025      ;
; -4.633 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.340      ; 6.021      ;
; -4.633 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.340      ; 6.021      ;
; -4.632 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.347      ; 6.027      ;
; -4.631 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.337      ; 6.016      ;
; -4.631 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.337      ; 6.016      ;
; -4.630 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.344      ; 6.022      ;
; -4.617 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.340      ; 6.005      ;
; -4.617 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.340      ; 6.005      ;
; -4.616 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.337      ; 6.001      ;
; -4.616 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.337      ; 6.001      ;
; -4.616 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.347      ; 6.011      ;
; -4.615 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.338      ; 6.001      ;
; -4.615 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.338      ; 6.001      ;
; -4.615 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.344      ; 6.007      ;
; -4.614 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.345      ; 6.007      ;
; -4.601 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 5.988      ;
; -4.601 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.339      ; 5.988      ;
; -4.600 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.346      ; 5.994      ;
; -4.599 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.336      ; 5.983      ;
; -4.599 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.336      ; 5.983      ;
; -4.598 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.343      ; 5.989      ;
; -4.588 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.338      ; 5.974      ;
; -4.588 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.338      ; 5.974      ;
; -4.587 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.345      ; 5.980      ;
; -4.585 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 5.972      ;
; -4.585 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.339      ; 5.972      ;
; -4.584 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.346      ; 5.978      ;
; -4.583 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.321      ; 5.952      ;
; -4.583 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a10~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.321      ; 5.952      ;
; -4.583 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.338      ; 5.969      ;
; -4.583 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.338      ; 5.969      ;
; -4.582 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a10~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.328      ; 5.958      ;
; -4.582 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.345      ; 5.975      ;
; -4.556 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.337      ; 5.941      ;
; -4.556 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.337      ; 5.941      ;
; -4.555 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.344      ; 5.947      ;
; -4.536 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.339      ; 5.923      ;
; -4.536 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.339      ; 5.923      ;
; -4.535 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.346      ; 5.929      ;
; -4.534 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.336      ; 5.918      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; control:inst2|check                                                                                                        ; control:inst2|check                                                                                                        ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a10                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a9                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a14                      ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a6                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a8                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.453 ; count3:inst|s[1]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.180      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a10                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a10                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a9                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a9                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a11                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a8                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a8                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a6                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a6                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a5                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a3                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a3                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a4                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a4                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a2                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a1                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a1                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; control:inst2|read_req                                                                                                     ; control:inst2|read_req                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a3                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a4                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a12                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; count3:inst|s[6]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.184      ;
; 0.461 ; count3:inst|s[9]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.189      ;
; 0.461 ; count3:inst|s[2]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.188      ;
; 0.462 ; count3:inst|s[8]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.190      ;
; 0.462 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[8]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.482      ; 1.198      ;
; 0.467 ; count3:inst|s[7]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.195      ;
; 0.474 ; count3:inst|s[10]                                                                                                          ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.201      ;
; 0.476 ; count3:inst|s[3]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.204      ;
; 0.477 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[9]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.479      ; 1.210      ;
; 0.483 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[1]                 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.776      ;
; 0.488 ; count3:inst|s[0]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.215      ;
; 0.495 ; count3:inst|s[4]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.223      ;
; 0.503 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[14] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[14] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[5]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[5]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.795      ;
; 0.508 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|address_reg_b[0]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.800      ;
; 0.511 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|addr_store_b[0]                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.516 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a4                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.809      ;
; 0.517 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.810      ;
; 0.526 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[0]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.528 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[13]                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.821      ;
; 0.548 ; count3:inst|s[10]                                                                                                          ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.276      ;
; 0.627 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|parity6                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.919      ;
; 0.628 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.921      ;
; 0.643 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[11] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.936      ;
; 0.661 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a1                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.427      ; 1.342      ;
; 0.665 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.957      ;
; 0.666 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[0]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.959      ;
; 0.672 ; count3:inst|s[5]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.399      ;
; 0.672 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[5]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.482      ; 1.408      ;
; 0.674 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|address_reg_b[0]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.966      ;
; 0.681 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.974      ;
; 0.689 ; count3:inst|s[3]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.416      ;
; 0.691 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[2]                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|parity6                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.983      ;
; 0.698 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.500      ; 1.452      ;
; 0.698 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.990      ;
; 0.699 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[8]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[9]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.497      ; 1.450      ;
; 0.707 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.999      ;
; 0.723 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[12] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[12] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.015      ;
; 0.725 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[4]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[4]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[7]                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.020      ;
; 0.726 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a10                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.020      ;
; 0.731 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a3                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.023      ;
; 0.737 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.029      ;
; 0.741 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[14]                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.033      ;
; 0.752 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a9~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.405      ; 1.411      ;
; 0.755 ; count3:inst|s[0]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.483      ;
; 0.756 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a9~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.405      ; 1.415      ;
; 0.759 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.482      ; 1.495      ;
; 0.764 ; count3:inst|s[9]                                                                                                           ; count3:inst|s[9]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; count3:inst|s[5]                                                                                                           ; count3:inst|s[5]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; count3:inst|s[4]                                                                                                           ; count3:inst|s[4]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; count3:inst|s[3]                                                                                                           ; count3:inst|s[3]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; count3:inst|s[2]                                                                                                           ; count3:inst|s[2]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|addr_store_b[0]                     ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|address_reg_b[0]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; count3:inst|s[7]                                                                                                           ; count3:inst|s[7]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; count3:inst|s[6]                                                                                                           ; count3:inst|s[6]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.099      ; 1.078      ;
; 0.767 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[0]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; count3:inst|s[8]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.495      ;
; 0.769 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[4]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.483      ; 1.506      ;
; 0.770 ; count3:inst|s[9]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.497      ;
; 0.770 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.535      ; 1.517      ;
; 0.772 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.535      ; 1.519      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 181.06 MHz ; 181.06 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -4.523 ; -521.048          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.384 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -460.075                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.523 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.865      ;
; -4.522 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.298      ; 5.859      ;
; -4.522 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.298      ; 5.859      ;
; -4.475 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.301      ; 5.815      ;
; -4.474 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.296      ; 5.809      ;
; -4.474 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.296      ; 5.809      ;
; -4.472 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.305      ; 5.816      ;
; -4.471 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.300      ; 5.810      ;
; -4.471 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.300      ; 5.810      ;
; -4.458 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.304      ; 5.801      ;
; -4.457 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.299      ; 5.795      ;
; -4.457 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.299      ; 5.795      ;
; -4.432 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.774      ;
; -4.431 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.298      ; 5.768      ;
; -4.431 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.298      ; 5.768      ;
; -4.430 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.302      ; 5.771      ;
; -4.429 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 5.765      ;
; -4.429 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.297      ; 5.765      ;
; -4.417 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.759      ;
; -4.416 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.298      ; 5.753      ;
; -4.416 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.298      ; 5.753      ;
; -4.384 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.301      ; 5.724      ;
; -4.383 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.296      ; 5.718      ;
; -4.383 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.296      ; 5.718      ;
; -4.381 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.305      ; 5.725      ;
; -4.380 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.300      ; 5.719      ;
; -4.380 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.300      ; 5.719      ;
; -4.369 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.301      ; 5.709      ;
; -4.368 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.296      ; 5.703      ;
; -4.368 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.296      ; 5.703      ;
; -4.367 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.304      ; 5.710      ;
; -4.366 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.305      ; 5.710      ;
; -4.366 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.299      ; 5.704      ;
; -4.366 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.299      ; 5.704      ;
; -4.365 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.300      ; 5.704      ;
; -4.365 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.300      ; 5.704      ;
; -4.362 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.704      ;
; -4.361 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.298      ; 5.698      ;
; -4.361 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.298      ; 5.698      ;
; -4.352 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.304      ; 5.695      ;
; -4.351 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.299      ; 5.689      ;
; -4.351 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.299      ; 5.689      ;
; -4.339 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.302      ; 5.680      ;
; -4.339 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.681      ;
; -4.338 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 5.674      ;
; -4.338 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.297      ; 5.674      ;
; -4.338 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.298      ; 5.675      ;
; -4.338 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.298      ; 5.675      ;
; -4.327 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.669      ;
; -4.326 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.298      ; 5.663      ;
; -4.326 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.298      ; 5.663      ;
; -4.324 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.302      ; 5.665      ;
; -4.323 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 5.659      ;
; -4.323 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.297      ; 5.659      ;
; -4.314 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.301      ; 5.654      ;
; -4.313 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.296      ; 5.648      ;
; -4.313 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.296      ; 5.648      ;
; -4.311 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.305      ; 5.655      ;
; -4.310 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.300      ; 5.649      ;
; -4.310 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.300      ; 5.649      ;
; -4.297 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.304      ; 5.640      ;
; -4.296 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.299      ; 5.634      ;
; -4.296 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.299      ; 5.634      ;
; -4.291 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.301      ; 5.631      ;
; -4.290 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.296      ; 5.625      ;
; -4.290 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.296      ; 5.625      ;
; -4.288 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.305      ; 5.632      ;
; -4.287 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a10~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.288      ; 5.614      ;
; -4.287 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.300      ; 5.626      ;
; -4.287 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.300      ; 5.626      ;
; -4.286 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a10~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.283      ; 5.608      ;
; -4.286 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a10~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.283      ; 5.608      ;
; -4.279 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.301      ; 5.619      ;
; -4.278 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.296      ; 5.613      ;
; -4.278 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.296      ; 5.613      ;
; -4.276 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.305      ; 5.620      ;
; -4.275 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.300      ; 5.614      ;
; -4.275 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.300      ; 5.614      ;
; -4.274 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.304      ; 5.617      ;
; -4.273 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.299      ; 5.611      ;
; -4.273 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.299      ; 5.611      ;
; -4.272 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.614      ;
; -4.271 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.298      ; 5.608      ;
; -4.271 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.298      ; 5.608      ;
; -4.269 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.302      ; 5.610      ;
; -4.268 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 5.604      ;
; -4.268 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.297      ; 5.604      ;
; -4.262 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.304      ; 5.605      ;
; -4.261 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.299      ; 5.599      ;
; -4.261 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.299      ; 5.599      ;
; -4.256 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.304      ; 5.599      ;
; -4.255 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.299      ; 5.593      ;
; -4.255 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.299      ; 5.593      ;
; -4.246 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.302      ; 5.587      ;
; -4.245 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 5.581      ;
; -4.245 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.297      ; 5.581      ;
; -4.234 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.302      ; 5.575      ;
; -4.233 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.297      ; 5.569      ;
; -4.233 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.297      ; 5.569      ;
; -4.224 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.301      ; 5.564      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; control:inst2|check                                                                                                        ; control:inst2|check                                                                                                        ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a10                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a9                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a14                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a6                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a8                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.401 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a12                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a3                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a4                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a10                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a10                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a9                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a9                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a11                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a8                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a8                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a6                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a6                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a5                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a3                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a3                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a4                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a4                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a2                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a1                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a1                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; control:inst2|read_req                                                                                                     ; control:inst2|read_req                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.430 ; count3:inst|s[1]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.078      ;
; 0.431 ; count3:inst|s[6]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.080      ;
; 0.433 ; count3:inst|s[9]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.082      ;
; 0.437 ; count3:inst|s[2]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.085      ;
; 0.439 ; count3:inst|s[7]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.088      ;
; 0.439 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[8]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.424      ; 1.093      ;
; 0.442 ; count3:inst|s[8]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.091      ;
; 0.446 ; count3:inst|s[3]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.095      ;
; 0.446 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[1]                 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.714      ;
; 0.450 ; count3:inst|s[10]                                                                                                          ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.098      ;
; 0.452 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[9]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.423      ; 1.105      ;
; 0.460 ; count3:inst|s[0]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.108      ;
; 0.466 ; count3:inst|s[4]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.115      ;
; 0.469 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|address_reg_b[0]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[14] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[5]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|addr_store_b[0]                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.475 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a4                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.744      ;
; 0.486 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[0]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.755      ;
; 0.494 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[13]                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.762      ;
; 0.514 ; count3:inst|s[10]                                                                                                          ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.163      ;
; 0.579 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|parity6                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.847      ;
; 0.581 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.849      ;
; 0.600 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[11] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[11] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.614 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.882      ;
; 0.618 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[0]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.885      ;
; 0.618 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[2]                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|parity6                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.886      ;
; 0.623 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.890      ;
; 0.624 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|address_reg_b[0]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.892      ;
; 0.625 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[5]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.426      ; 1.281      ;
; 0.627 ; count3:inst|s[5]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.275      ;
; 0.630 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a1                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.375      ; 1.235      ;
; 0.632 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.900      ;
; 0.636 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.904      ;
; 0.640 ; count3:inst|s[3]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.288      ;
; 0.641 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a10                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.909      ;
; 0.642 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[7]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.910      ;
; 0.642 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a3                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.911      ;
; 0.643 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[12] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.910      ;
; 0.644 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.441      ; 1.315      ;
; 0.644 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[9]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.440      ; 1.314      ;
; 0.645 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[4]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.912      ;
; 0.647 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[8]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.914      ;
; 0.653 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.921      ;
; 0.654 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.923      ;
; 0.666 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.494      ; 1.355      ;
; 0.680 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.494      ; 1.369      ;
; 0.683 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[14]                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.951      ;
; 0.691 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a9~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.354      ; 1.275      ;
; 0.696 ; count3:inst|s[0]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.345      ;
; 0.698 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.426      ; 1.354      ;
; 0.699 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a9~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.354      ; 1.283      ;
; 0.707 ; count3:inst|s[2]                                                                                                           ; count3:inst|s[2]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[4]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.425      ; 1.362      ;
; 0.708 ; count3:inst|s[3]                                                                                                           ; count3:inst|s[3]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; count3:inst|s[9]                                                                                                           ; count3:inst|s[9]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; count3:inst|s[5]                                                                                                           ; count3:inst|s[5]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; count3:inst|s[4]                                                                                                           ; count3:inst|s[4]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[0]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; count3:inst|s[7]                                                                                                           ; count3:inst|s[7]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; count3:inst|s[6]                                                                                                           ; count3:inst|s[6]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; count3:inst|s[8]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.361      ;
; 0.713 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|addr_store_b[0]                     ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|address_reg_b[0]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.998      ;
; 0.716 ; count3:inst|s[9]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.364      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.550 ; -140.593          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.152 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -251.356                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.550 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.709      ;
; -1.550 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.150      ; 2.709      ;
; -1.548 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.153      ; 2.710      ;
; -1.531 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.690      ;
; -1.531 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.150      ; 2.690      ;
; -1.529 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.153      ; 2.691      ;
; -1.528 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.149      ; 2.686      ;
; -1.528 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.149      ; 2.686      ;
; -1.526 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.152      ; 2.687      ;
; -1.523 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.682      ;
; -1.523 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.150      ; 2.682      ;
; -1.521 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.153      ; 2.683      ;
; -1.514 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 2.674      ;
; -1.514 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.151      ; 2.674      ;
; -1.512 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.154      ; 2.675      ;
; -1.509 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.149      ; 2.667      ;
; -1.509 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.149      ; 2.667      ;
; -1.508 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.152      ; 2.669      ;
; -1.508 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.152      ; 2.669      ;
; -1.507 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.152      ; 2.668      ;
; -1.506 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.155      ; 2.670      ;
; -1.503 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.151      ; 2.663      ;
; -1.503 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.151      ; 2.663      ;
; -1.501 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.154      ; 2.664      ;
; -1.501 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.149      ; 2.659      ;
; -1.501 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.149      ; 2.659      ;
; -1.499 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.152      ; 2.660      ;
; -1.499 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.151      ; 2.659      ;
; -1.499 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.151      ; 2.659      ;
; -1.497 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.656      ;
; -1.497 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.150      ; 2.656      ;
; -1.497 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.154      ; 2.660      ;
; -1.495 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[1]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.153      ; 2.657      ;
; -1.495 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 2.655      ;
; -1.495 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.151      ; 2.655      ;
; -1.493 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.154      ; 2.656      ;
; -1.489 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.152      ; 2.650      ;
; -1.489 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.152      ; 2.650      ;
; -1.487 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 2.647      ;
; -1.487 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.151      ; 2.647      ;
; -1.487 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.155      ; 2.651      ;
; -1.485 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.154      ; 2.648      ;
; -1.483 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.642      ;
; -1.483 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.150      ; 2.642      ;
; -1.481 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.153      ; 2.643      ;
; -1.481 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.640      ;
; -1.481 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.150      ; 2.640      ;
; -1.481 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.152      ; 2.642      ;
; -1.481 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.152      ; 2.642      ;
; -1.479 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.153      ; 2.641      ;
; -1.479 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.155      ; 2.643      ;
; -1.478 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.637      ;
; -1.478 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.150      ; 2.637      ;
; -1.477 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.636      ;
; -1.477 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.150      ; 2.636      ;
; -1.476 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.153      ; 2.638      ;
; -1.475 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.153      ; 2.637      ;
; -1.470 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.629      ;
; -1.470 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.150      ; 2.629      ;
; -1.468 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.153      ; 2.630      ;
; -1.467 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.152      ; 2.628      ;
; -1.467 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.152      ; 2.628      ;
; -1.465 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.155      ; 2.629      ;
; -1.463 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.152      ; 2.624      ;
; -1.463 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.152      ; 2.624      ;
; -1.461 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.149      ; 2.619      ;
; -1.461 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.149      ; 2.619      ;
; -1.461 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.153      ; 2.623      ;
; -1.461 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.153      ; 2.623      ;
; -1.461 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.155      ; 2.625      ;
; -1.459 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.152      ; 2.620      ;
; -1.459 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.156      ; 2.624      ;
; -1.457 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.153      ; 2.619      ;
; -1.457 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.153      ; 2.619      ;
; -1.455 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.156      ; 2.620      ;
; -1.454 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.613      ;
; -1.454 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.150      ; 2.613      ;
; -1.452 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.153      ; 2.614      ;
; -1.450 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 2.610      ;
; -1.450 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.151      ; 2.610      ;
; -1.448 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.154      ; 2.611      ;
; -1.447 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 2.607      ;
; -1.447 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.151      ; 2.607      ;
; -1.446 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 2.606      ;
; -1.446 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.151      ; 2.606      ;
; -1.445 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a2~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.154      ; 2.608      ;
; -1.444 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.154      ; 2.607      ;
; -1.441 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.152      ; 2.602      ;
; -1.441 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.152      ; 2.602      ;
; -1.439 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a8~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.155      ; 2.603      ;
; -1.438 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.152      ; 2.599      ;
; -1.438 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.152      ; 2.599      ;
; -1.436 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.155      ; 2.600      ;
; -1.433 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[6]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.152      ; 2.594      ;
; -1.433 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[6]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.152      ; 2.594      ;
; -1.432 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.149      ; 2.590      ;
; -1.432 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.149      ; 2.590      ;
; -1.431 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[6]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a11~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.155      ; 2.595      ;
; -1.430 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.589      ;
; -1.430 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[13]                                                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.150      ; 2.589      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; count3:inst|s[6]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.476      ;
; 0.153 ; count3:inst|s[9]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.477      ;
; 0.156 ; count3:inst|s[8]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.480      ;
; 0.157 ; count3:inst|s[7]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.481      ;
; 0.161 ; count3:inst|s[3]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.485      ;
; 0.163 ; count3:inst|s[1]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.486      ;
; 0.165 ; count3:inst|s[2]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.488      ;
; 0.167 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[8]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.496      ;
; 0.168 ; count3:inst|s[4]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; count3:inst|s[10]                                                                                                          ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.492      ;
; 0.171 ; count3:inst|s[0]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.494      ;
; 0.171 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[9]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.224      ; 0.499      ;
; 0.179 ; control:inst2|check                                                                                                        ; control:inst2|check                                                                                                        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a10                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a9                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a14                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a13                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a6                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a8                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a12                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a10                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a10                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a9                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a9                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a11                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a8                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a8                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a6                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a6                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a5                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a3                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a3                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a4                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a4                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a2                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a1                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a1                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; control:inst2|read_req                                                                                                     ; control:inst2|read_req                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a3                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a4                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; count3:inst|s[10]                                                                                                          ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.513      ;
; 0.193 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[1]                 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[5]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[14] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.205 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|address_reg_b[0]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[13]                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|addr_store_b[0]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a4                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.217 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[0]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.338      ;
; 0.253 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|parity6                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[11] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[11] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.260 ; count3:inst|s[5]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.583      ;
; 0.260 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[5]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.227      ; 0.591      ;
; 0.262 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[2]                  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|parity6                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; count3:inst|s[3]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.586      ;
; 0.264 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[3]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[7]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.232      ; 0.603      ;
; 0.268 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[8]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a1                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a3~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.196      ; 0.569      ;
; 0.270 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[9]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.231      ; 0.605      ;
; 0.271 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[12] ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a10                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[4]  ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[0]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a3                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[7]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|address_reg_b[0]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                          ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.403      ;
; 0.289 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a14                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|rdptr_g[14]                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.409      ;
; 0.291 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.598      ;
; 0.292 ; count3:inst|s[0]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a0~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.616      ;
; 0.292 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[2]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.227      ; 0.623      ;
; 0.295 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a5                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.602      ;
; 0.298 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|wrptr_g[4]                                                   ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a5~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.628      ;
; 0.300 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a11                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a9~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.185      ; 0.589      ;
; 0.303 ; count3:inst|s[8]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.626      ;
; 0.303 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|addr_store_b[0]                     ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|address_reg_b[0]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a7                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ram_block11a9~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.185      ; 0.593      ;
; 0.305 ; count3:inst|s[5]                                                                                                           ; count3:inst|s[5]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; count3:inst|s[4]                                                                                                           ; count3:inst|s[4]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; count3:inst|s[3]                                                                                                           ; count3:inst|s[3]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; count3:inst|s[2]                                                                                                           ; count3:inst|s[2]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; count3:inst|s[9]                                                                                                           ; count3:inst|s[9]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a2                       ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[0]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; count3:inst|s[7]                                                                                                           ; count3:inst|s[7]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; count3:inst|s[6]                                                                                                           ; count3:inst|s[6]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a13                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|sub_parity7a[3]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; count3:inst|s[9]                                                                                                           ; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ram_block1a2~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.632      ;
; 0.310 ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a12                      ; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a14                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.438      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.823   ; 0.152 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -4.823   ; 0.152 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -564.364 ; 0.0   ; 0.0      ; 0.0     ; -460.075            ;
;  clk             ; -564.364 ; 0.000 ; N/A      ; N/A     ; -460.075            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; full          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; empty         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MC_output[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MC_output[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MC_output[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MC_output[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MC_output[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MC_output[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rdclk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; full          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; s[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; full          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; s[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; full          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MC_output[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; s[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5572     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5572     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; a0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; empty        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; full         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; a0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MC_output[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; empty        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; full         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 26 16:01:12 2021
Info: Command: quartus_sta Project_4 -c Project_4
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_unf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_g09:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_f09:dffpipe14|dffe15a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Project_4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.823
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.823            -564.364 clk 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -460.075 clk 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.523
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.523            -521.048 clk 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -460.075 clk 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.550            -140.593 clk 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -251.356 clk 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 603 megabytes
    Info: Processing ended: Mon Jul 26 16:01:14 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


