Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"D:\Verilog\Project\main\main.v\" into library work
Parsing verilog file "counter.v" included at line 30.
Parsing verilog file "D_FlipFlop.v" included at line 21.
Parsing module <D_FlipFlop>.
Parsing module <counter>.
Parsing verilog file "Decoder_4_16.v" included at line 31.
Parsing module <Decoder_4_16>.
Parsing verilog file "Decoder_2_4.v" included at line 32.
Parsing module <Decoder_2_4>.
Parsing verilog file "register.v" included at line 33.
Parsing verilog file "register_unit.v" included at line 21.
Parsing verilog file "D_FlipFlop.v" included at line 21.
Parsing verilog file "Tri_State_Buffer.v" included at line 22.
Parsing verilog file "mux_2_1.v" included at line 21.
Parsing module <mux_2_1>.
Parsing module <Tri_State_Buffer>.
Parsing module <register_unit>.
Parsing module <register>.
Parsing verilog file "Tri_State_Buffer_4_bit.v" included at line 34.
Parsing verilog file "mux_2_1_4bit.v" included at line 21.
Parsing module <mux_2_1_4bit>.
Parsing module <Tri_State_Buffer_4_bit>.
Parsing verilog file "encoder_4_2.v" included at line 35.
Parsing module <encoder_4_2>.
Parsing verilog file "increment_by_1.v" included at line 36.
Parsing verilog file "Addition_Subtraction.v" included at line 21.
Parsing verilog file "add_sub.v" included at line 24.
Parsing verilog file "carry_lookahead_adder.v" included at line 24.
Parsing module <carry_lookahead_adder>.
Parsing verilog file "mux_2_1_4bit.v" included at line 25.
Parsing module <add_sub>.
Parsing verilog file "mux_4_1.v" included at line 25.
Parsing verilog file "mux_2_1.v" included at line 24.
Parsing module <mux_4_1>.
Parsing module <Addition_Subtraction>.
Parsing module <increment_by_1>.
Parsing verilog file "decrement_by_1.v" included at line 37.
Parsing verilog file "Addition_Subtraction.v" included at line 21.
Parsing module <decrement_by_1>.
Parsing verilog file "increment_by_k.v" included at line 38.
Parsing verilog file "Addition_Subtraction.v" included at line 21.
Parsing module <increment_by_k>.
Parsing verilog file "booth_multiplication.v" included at line 39.
Parsing verilog file "carry_lookahead_adder.v" included at line 21.
Parsing verilog file "adder_10bit.v" included at line 22.
Parsing verilog file "FullAdder.v" included at line 21.
Parsing verilog file "HalfAdder.v" included at line 21.
Parsing module <s_Sample>.
Parsing module <FullAdder>.
Parsing module <adder_10bit>.
Parsing verilog file "mux_4_1_10bit.v" included at line 23.
Parsing module <mux_4_1_10bit>.
Parsing verilog file "arithmetic_right_shift_10bit.v" included at line 24.
Parsing module <arithmetic_right_shift_10bit>.
Parsing module <booth_multiplication>.
Parsing verilog file "and_4bit.v" included at line 40.
Parsing module <and_4bit>.
Parsing verilog file "or_4bit.v" included at line 41.
Parsing module <or_4bit>.
Parsing verilog file "not_4bit.v" included at line 42.
Parsing module <not_4bit>.
Parsing verilog file "left_shift.v" included at line 43.
Parsing verilog file "mux_4_1.v" included at line 21.
Parsing module <left_shift>.
Parsing verilog file "right_shift.v" included at line 44.
Parsing verilog file "mux_4_1.v" included at line 21.
Parsing module <right_shift>.
Parsing verilog file "circular_left_shift.v" included at line 45.
Parsing verilog file "mux_4_1.v" included at line 21.
Parsing module <circular_left_shift>.
Parsing verilog file "circular_right_shift.v" included at line 46.
Parsing verilog file "mux_4_1.v" included at line 21.
Parsing module <circular_right_shift>.
Parsing verilog file "mux_16_1_4bit.v" included at line 47.
Parsing verilog file "mux_4_1_4bit.v" included at line 21.
Parsing module <mux_4_1_4bit>.
Parsing module <mux_16_1_4bit>.
Parsing verilog file "mux_16_1.v" included at line 48.
Parsing verilog file "mux_8_1.v" included at line 21.
Parsing verilog file "mux_4_1.v" included at line 21.
Parsing module <mux_8_1>.
Parsing module <mux_16_1>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <counter>.

Elaborating module <D_FlipFlop>.

Elaborating module <Decoder_2_4>.

Elaborating module <Decoder_4_16>.

Elaborating module <register>.

Elaborating module <register_unit>.

Elaborating module <mux_2_1>.

Elaborating module <Tri_State_Buffer>.

Elaborating module <encoder_4_2>.

Elaborating module <mux_4_1_4bit>.

Elaborating module <Tri_State_Buffer_4_bit>.

Elaborating module <mux_2_1_4bit>.

Elaborating module <increment_by_1>.

Elaborating module <Addition_Subtraction>.

Elaborating module <mux_4_1>.

Elaborating module <add_sub>.

Elaborating module <carry_lookahead_adder>.

Elaborating module <decrement_by_1>.

Elaborating module <increment_by_k>.

Elaborating module <booth_multiplication>.

Elaborating module <adder_10bit>.

Elaborating module <FullAdder>.

Elaborating module <s_Sample>.

Elaborating module <mux_4_1_10bit>.

Elaborating module <arithmetic_right_shift_10bit>.

Elaborating module <and_4bit>.

Elaborating module <or_4bit>.

Elaborating module <not_4bit>.

Elaborating module <left_shift>.

Elaborating module <right_shift>.

Elaborating module <circular_left_shift>.

Elaborating module <circular_right_shift>.

Elaborating module <mux_16_1_4bit>.

Elaborating module <mux_16_1>.

Elaborating module <mux_8_1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "d:/verilog/project/main/main.v".
INFO:Xst:3210 - "d:/verilog/project/main/main.v" line 155: Output port <stored_value> of the instance <reg_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/verilog/project/main/main.v" line 160: Output port <stored_value> of the instance <reg_G> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <counter>.
    Related source file is "d:/verilog/project/main/counter.v".
INFO:Xst:3210 - "d:/verilog/project/main/counter.v" line 32: Output port <_Q> of the instance <a> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/verilog/project/main/counter.v" line 36: Output port <_Q> of the instance <b> is unconnected or connected to loadless signal.
    Summary:
Unit <counter> synthesized.

Synthesizing Unit <D_FlipFlop>.
    Related source file is "d:/verilog/project/main/d_flipflop.v".
    Summary:
	no macro.
Unit <D_FlipFlop> synthesized.

Synthesizing Unit <Decoder_2_4>.
    Related source file is "d:/verilog/project/main/decoder_2_4.v".
    Summary:
	no macro.
Unit <Decoder_2_4> synthesized.

Synthesizing Unit <Decoder_4_16>.
    Related source file is "d:/verilog/project/main/decoder_4_16.v".
    Summary:
	no macro.
Unit <Decoder_4_16> synthesized.

Synthesizing Unit <register>.
    Related source file is "d:/verilog/project/main/register.v".
    Summary:
	no macro.
Unit <register> synthesized.

Synthesizing Unit <register_unit>.
    Related source file is "d:/verilog/project/main/register_unit.v".
INFO:Xst:3210 - "d:/verilog/project/main/register_unit.v" line 44: Output port <_Q> of the instance <b> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <register_unit> synthesized.

Synthesizing Unit <mux_2_1>.
    Related source file is "d:/verilog/project/main/mux_2_1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1> synthesized.

Synthesizing Unit <Tri_State_Buffer>.
    Related source file is "d:/verilog/project/main/tri_state_buffer.v".
    Summary:
	no macro.
Unit <Tri_State_Buffer> synthesized.

Synthesizing Unit <encoder_4_2>.
    Related source file is "d:/verilog/project/main/encoder_4_2.v".
WARNING:Xst:647 - Input <in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <encoder_4_2> synthesized.

Synthesizing Unit <mux_4_1_4bit>.
    Related source file is "d:/verilog/project/main/mux_4_1_4bit.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <mux_4_1_4bit> synthesized.

Synthesizing Unit <Tri_State_Buffer_4_bit>.
    Related source file is "d:/verilog/project/main/tri_state_buffer_4_bit.v".
    Summary:
	no macro.
Unit <Tri_State_Buffer_4_bit> synthesized.

Synthesizing Unit <mux_2_1_4bit>.
    Related source file is "d:/verilog/project/main/mux_2_1_4bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1_4bit> synthesized.

Synthesizing Unit <increment_by_1>.
    Related source file is "d:/verilog/project/main/increment_by_1.v".
    Summary:
	no macro.
Unit <increment_by_1> synthesized.

Synthesizing Unit <Addition_Subtraction>.
    Related source file is "d:/verilog/project/main/addition_subtraction.v".
    Summary:
Unit <Addition_Subtraction> synthesized.

Synthesizing Unit <mux_4_1>.
    Related source file is "d:/verilog/project/main/mux_4_1.v".
    Summary:
	no macro.
Unit <mux_4_1> synthesized.

Synthesizing Unit <add_sub>.
    Related source file is "d:/verilog/project/main/add_sub.v".
INFO:Xst:3210 - "d:/verilog/project/main/add_sub.v" line 38: Output port <cout> of the instance <a> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <add_sub> synthesized.

Synthesizing Unit <carry_lookahead_adder>.
    Related source file is "d:/verilog/project/main/carry_lookahead_adder.v".
    Summary:
Unit <carry_lookahead_adder> synthesized.

Synthesizing Unit <decrement_by_1>.
    Related source file is "d:/verilog/project/main/decrement_by_1.v".
    Summary:
	no macro.
Unit <decrement_by_1> synthesized.

Synthesizing Unit <increment_by_k>.
    Related source file is "d:/verilog/project/main/increment_by_k.v".
    Summary:
	no macro.
Unit <increment_by_k> synthesized.

Synthesizing Unit <booth_multiplication>.
    Related source file is "d:/verilog/project/main/booth_multiplication.v".
INFO:Xst:3210 - "d:/verilog/project/main/booth_multiplication.v" line 36: Output port <cout> of the instance <complement> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <booth_multiplication> synthesized.

Synthesizing Unit <adder_10bit>.
    Related source file is "d:/verilog/project/main/adder_10bit.v".
INFO:Xst:3210 - "d:/verilog/project/main/adder_10bit.v" line 39: Output port <c> of the instance <x9> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adder_10bit> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "d:/verilog/project/main/fulladder.v".
    Summary:
	no macro.
Unit <FullAdder> synthesized.

Synthesizing Unit <s_Sample>.
    Related source file is "d:/verilog/project/main/halfadder.v".
    Summary:
Unit <s_Sample> synthesized.

Synthesizing Unit <mux_4_1_10bit>.
    Related source file is "d:/verilog/project/main/mux_4_1_10bit.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <mux_4_1_10bit> synthesized.

Synthesizing Unit <arithmetic_right_shift_10bit>.
    Related source file is "d:/verilog/project/main/arithmetic_right_shift_10bit.v".
WARNING:Xst:647 - Input <in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <arithmetic_right_shift_10bit> synthesized.

Synthesizing Unit <and_4bit>.
    Related source file is "d:/verilog/project/main/and_4bit.v".
    Summary:
	no macro.
Unit <and_4bit> synthesized.

Synthesizing Unit <or_4bit>.
    Related source file is "d:/verilog/project/main/or_4bit.v".
    Summary:
	no macro.
Unit <or_4bit> synthesized.

Synthesizing Unit <not_4bit>.
    Related source file is "d:/verilog/project/main/not_4bit.v".
    Summary:
	no macro.
Unit <not_4bit> synthesized.

Synthesizing Unit <left_shift>.
    Related source file is "d:/verilog/project/main/left_shift.v".
    Summary:
	no macro.
Unit <left_shift> synthesized.

Synthesizing Unit <right_shift>.
    Related source file is "d:/verilog/project/main/right_shift.v".
    Summary:
	no macro.
Unit <right_shift> synthesized.

Synthesizing Unit <circular_left_shift>.
    Related source file is "d:/verilog/project/main/circular_left_shift.v".
    Summary:
	no macro.
Unit <circular_left_shift> synthesized.

Synthesizing Unit <circular_right_shift>.
    Related source file is "d:/verilog/project/main/circular_right_shift.v".
    Summary:
	no macro.
Unit <circular_right_shift> synthesized.

Synthesizing Unit <mux_16_1_4bit>.
    Related source file is "d:/verilog/project/main/mux_16_1_4bit.v".
    Summary:
	no macro.
Unit <mux_16_1_4bit> synthesized.

Synthesizing Unit <mux_16_1>.
    Related source file is "d:/verilog/project/main/mux_16_1.v".
    Summary:
	no macro.
Unit <mux_16_1> synthesized.

Synthesizing Unit <mux_8_1>.
    Related source file is "d:/verilog/project/main/mux_8_1.v".
    Summary:
	no macro.
Unit <mux_8_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 209
 1-bit 2-to-1 multiplexer                              : 159
 10-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 38
# Xors                                                 : 210
 1-bit xor2                                            : 174
 1-bit xor3                                            : 36

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 149
 1-bit 2-to-1 multiplexer                              : 99
 10-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 38
# Xors                                                 : 210
 1-bit xor2                                            : 174
 1-bit xor3                                            : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <multiply/ppa0> of block <adder_10bit> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <ib1/a/as/a> of block <carry_lookahead_adder> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <ibk/a/as/a> of block <carry_lookahead_adder> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/d/b/n0010, reg_R0/d/b/n0002, reg01_value<3>, reg_R0/d/b/n0007, reg_R0/d/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/c/b/n0007, reg_R0/c/b/n0004, reg_R0/c/b/n0002, reg_R0/c/b/n0010, reg01_value<2>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/b/b/n0007, reg_R0/b/b/n0010, reg01_value<1>, reg_R0/b/b/n0002, reg_R0/b/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/a/b/n0010, reg01_value<0>, reg_R0/a/b/n0007, reg_R0/a/b/n0002, reg_R0/a/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/d/b/n0007, reg_R1/d/b/n0010, reg_R1/d/b/n0002, reg02_value<3>, reg_R1/d/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/c/b/n0010, reg02_value<2>, reg_R1/c/b/n0007, reg_R1/c/b/n0002, reg_R1/c/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/b/b/n0002, reg_R1/b/b/n0004, reg_R1/b/b/n0010, reg_R1/b/b/n0007, reg02_value<1>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg02_value<0>, reg_R1/a/b/n0004, reg_R1/a/b/n0002, reg_R1/a/b/n0010, reg_R1/a/b/n0007.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/d/b/n0007, reg_R2/d/b/n0010, reg03_value<3>, reg_R2/d/b/n0004, reg_R2/d/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/c/b/n0004, reg_R2/c/b/n0002, reg_R2/c/b/n0007, reg03_value<2>, reg_R2/c/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/b/b/n0007, reg_R2/b/b/n0010, reg03_value<1>, reg_R2/b/b/n0004, reg_R2/b/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg03_value<0>, reg_R2/a/b/n0002, reg_R2/a/b/n0007, reg_R2/a/b/n0010, reg_R2/a/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/d/b/n0004, reg_R3/d/b/n0002, reg04_value<3>, reg_R3/d/b/n0007, reg_R3/d/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg04_value<2>, reg_R3/c/b/n0007, reg_R3/c/b/n0010, reg_R3/c/b/n0004, reg_R3/c/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/b/b/n0002, reg_R3/b/b/n0007, reg04_value<1>, reg_R3/b/b/n0010, reg_R3/b/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/a/b/n0007, reg_R3/a/b/n0010, reg04_value<0>, reg_R3/a/b/n0004, reg_R3/a/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: count_cycles/b/n0007, count<1>, count_cycles/b/n0002, count_cycles/b/n0010, count_cycles/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: count<0>, count_cycles/a/n0004, count_cycles/a/n0007, count_cycles/a/n0002, count_cycles/d1.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_A/c/b/n0002, addition/carrie/w2, addition/compare, multiply/complement/p<2>, cas_T[2]_AND_116_o, carry, reg_A/c/b/n0007, final_carry/a/w2, reg_A/c/b/n0004, addition/carry_sub.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_A/d/b/n0002, oas_T[2]_AND_123_o, overflow, reg_A/d/b/n0007, final_oflow/a/w2, multiply/S<9>, reg_A/d/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/d/b/n0002, reg_g_out<3>, reg_G/d/b/n0007, reg_G/d/b/n0010, reg_G/d/b/n0004.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/c/b/n0007, reg_G/c/b/n0004, reg_G/c/b/n0010, reg_G/c/b/n0002, reg_g_out<2>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/b/b/n0002, reg_G/b/b/n0007, reg_G/b/b/n0010, reg_G/b/b/n0004, reg_g_out<1>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_g_out<0>, reg_G/a/b/n0004, reg_G/a/b/n0010, reg_G/a/b/n0007, reg_G/a/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_A/b/b/n0004, reg_A/b/b/n0002, Fout8<1>, Fin8<1>, multiply/complement/p<1>, reg_A/b/b/n0007.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: Fin8<0>, reg_A/a/b/n0004, reg_A/a/b/n0002, multiply/complement/c1, Fout8<0>, reg_A/a/b/n0007.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_A/d/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/d/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/d/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/a/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/a/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/b/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_A/c/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/c/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/b/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/d/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/b/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/a/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/b/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/c/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/b/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/c/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: multiply/complement/p<2>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/d/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/b/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/b/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/d/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/d/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/a/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/a/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_A/b/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: multiply/S<9>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/a/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_A/a/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/a/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: count_cycles/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/c/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: count_cycles/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/b/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/a/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: count_cycles/a/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R0/c/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/b/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: count_cycles/d1.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/b/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: multiply/complement/p<1>.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/a/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/c/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/d/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/c/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/d/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/c/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: multiply/complement/c1.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/c/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R1/c/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R2/d/b/n0002.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_R3/d/b/n0010.
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: reg_G/a/b/n0002.

Optimizing unit <main> ...

Optimizing unit <mux_16_1_4bit> ...

Optimizing unit <adder_10bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 304
#      INV                         : 18
#      LUT2                        : 21
#      LUT3                        : 16
#      LUT4                        : 76
#      LUT5                        : 49
#      LUT6                        : 120
#      MUXF7                       : 4
# IO Buffers                       : 33
#      IBUF                        : 13
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  300  out of  27288     1%  
    Number used as Logic:               300  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    300
   Number with an unused Flip Flop:     300  out of    300   100%  
   Number with an unused LUT:             0  out of    300     0%  
   Number of fully used LUT-FF pairs:     0  out of    300     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 76.618ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16068304549 / 20
-------------------------------------------------------------------------
Delay:               76.618ns (Levels of Logic = 69)
  Source:            clock (PAD)
  Destination:       reg01_value<3> (PAD)

  Data Path: clock to reg01_value<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            74   1.222   2.070  clock_IBUF (clock_IBUF)
     LUT6:I0->O            3   0.203   0.898  count_cycles/b/out11 (count_cycles/b/n0004)
     LUT6:I2->O            3   0.203   0.898  count_cycles/b/out1 (count_cycles/b/n0002)
     LUT4:I0->O           27   0.203   1.585  count_cycles/b/out51 (count_cycles/b/n0010)
     LUT6:I0->O            6   0.203   0.745  clear2 (clear)
     LUT5:I4->O            3   0.205   0.879  count_cycles/a/out11 (count_cycles/a/n0004)
     LUT5:I2->O            3   0.205   0.898  count_cycles/a/out1 (count_cycles/a/n0002)
     LUT4:I0->O           29   0.203   1.594  count_cycles/a/out51 (count_cycles/d1)
     LUT6:I1->O            4   0.203   0.931  Ain1 (Ain)
     LUT6:I2->O            3   0.203   0.651  reg_A/a/b/out2 (reg_A/a/b/n0007)
     LUT4:I3->O            3   0.205   0.995  reg_A/a/b/out1 (reg_A/a/b/n0002)
     LUT5:I0->O           26   0.203   1.311  reg_A/a/b/out51 (multiply/complement/c1)
     LUT2:I0->O            4   0.203   0.684  multiply/complement/XOR_0000191_xo<0>1 (multiply/neg_a<1>)
     LUT2:I1->O            2   0.205   0.721  multiply/w0/Mmux_out61 (multiply/Q1<6>)
     LUT2:I0->O            6   0.203   0.849  multiply/pps1/x6/ha2/Mxor_s_xo<0>11 (multiply/ppa1/x6/ha2/Mxor_s_xo<0>1)
     LUT2:I0->O            1   0.203   0.580  multiply/w1/Mmux_out6_SW0 (N60)
     LUT6:I5->O            6   0.205   0.992  multiply/w1/Mmux_out6 (multiply/Q2<6>)
     LUT4:I0->O            1   0.203   0.924  multiply/w2/Mmux_out51 (multiply/Q3<5>)
     LUT6:I1->O            1   0.203   0.684  reg_G/c/b/out22 (reg_G/c/b/out21)
     LUT6:I4->O            2   0.203   0.617  reg_G/c/b/out23 (reg_G/c/b/n0007)
     LUT4:I3->O            3   0.205   0.898  reg_G/c/b/out1 (reg_G/c/b/n0002)
     LUT4:I0->O            3   0.203   0.651  reg_G/c/b/out51 (reg_G/c/b/n0010)
     LUT2:I1->O            1   0.205   0.827  reg_G/c/c/a/Mmux_o111 (reg_g_out<2>)
     LUT4:I0->O            1   0.203   0.827  temp_4bit/s<3>_72 (temp_4bit/s<3>_72)
     LUT6:I2->O            4   0.203   0.684  temp_4bit/s<3>21 (InBus<2>)
     LUT6:I5->O            3   0.205   0.651  reg_R0/c/b/out2 (reg_R0/c/b/n0007)
     LUT4:I3->O            3   0.205   0.995  reg_R0/c/b/out1 (reg_R0/c/b/n0002)
     LUT5:I0->O            4   0.203   0.912  reg_R0/c/b/out51 (reg_R0/c/b/n0010)
     LUT4:I1->O            1   0.205   0.684  OutBus<2>_SW0 (N14)
     LUT6:I4->O           35   0.203   1.439  OutBus<2> (multiply/Q3<1>)
     LUT6:I4->O            1   0.203   0.684  reg_G/a/b/out23 (reg_G/a/b/out22)
     LUT5:I3->O            3   0.203   0.651  reg_G/a/b/out24 (reg_G/a/b/n0007)
     LUT4:I3->O            3   0.205   0.995  reg_G/a/b/out1 (reg_G/a/b/n0002)
     LUT5:I0->O            3   0.203   0.651  reg_G/a/b/out51 (reg_G/a/b/n0010)
     LUT2:I1->O            1   0.205   0.827  reg_G/a/c/a/Mmux_o111 (reg_g_out<0>)
     LUT4:I0->O            1   0.203   0.827  temp_4bit/w4/Mmux_out_7 (temp_4bit/w4/Mmux_out_7)
     LUT6:I2->O            4   0.203   0.684  temp_4bit/s<3>1 (InBus<0>)
     LUT6:I5->O            3   0.205   0.651  reg_R0/a/b/out2 (reg_R0/a/b/n0007)
     LUT4:I3->O            3   0.205   0.995  reg_R0/a/b/out1 (reg_R0/a/b/n0002)
     LUT5:I0->O            4   0.203   0.912  reg_R0/a/b/out51 (reg_R0/a/b/n0010)
     LUT4:I1->O            1   0.205   0.684  OutBus<0>_SW0 (N10)
     LUT6:I4->O           45   0.203   1.581  OutBus<0> (OutBus<0>)
     LUT4:I2->O            1   0.203   0.924  multiply/w1/Mmux_out51 (multiply/Q3<4>)
     LUT6:I1->O            1   0.203   0.684  reg_G/b/b/out22 (reg_G/b/b/out21)
     LUT6:I4->O            2   0.203   0.617  reg_G/b/b/out23 (reg_G/b/b/n0007)
     LUT4:I3->O            3   0.205   0.898  reg_G/b/b/out1 (reg_G/b/b/n0002)
     LUT4:I0->O            3   0.203   0.651  reg_G/b/b/out51 (reg_G/b/b/n0010)
     LUT2:I1->O            1   0.205   0.827  reg_G/b/c/a/Mmux_o111 (reg_g_out<1>)
     LUT4:I0->O            1   0.203   0.827  temp_4bit/s<3>_7 (temp_4bit/s<3>_7)
     LUT6:I2->O            4   0.203   0.684  temp_4bit/s<3>11 (InBus<1>)
     LUT6:I5->O            3   0.205   0.651  reg_R0/b/b/out2 (reg_R0/b/b/n0007)
     LUT4:I3->O            3   0.205   0.995  reg_R0/b/b/out1 (reg_R0/b/b/n0002)
     LUT5:I0->O            4   0.203   0.912  reg_R0/b/b/out51 (reg_R0/b/b/n0010)
     LUT4:I1->O            1   0.205   0.684  OutBus<1>_SW0 (N12)
     LUT6:I4->O           41   0.203   1.784  OutBus<1> (multiply/Q2<1>)
     LUT6:I0->O            1   0.203   0.000  multiply/w1/Mmux_out73_F (N76)
     MUXF7:I0->O           6   0.131   1.109  multiply/w1/Mmux_out73 (multiply/Q2<7>)
     LUT6:I0->O            3   0.203   0.995  multiply/w2/Mmux_out6 (multiply/Q3<6>)
     LUT5:I0->O            1   0.203   0.827  reg_G/d/b/out231 (reg_G/d/b/out22)
     LUT6:I2->O            3   0.203   0.651  reg_G/d/b/out25 (reg_G/d/b/n0007)
     LUT4:I3->O            3   0.205   0.995  reg_G/d/b/out1 (reg_G/d/b/n0002)
     LUT5:I0->O            3   0.203   0.898  reg_G/d/b/out51 (reg_G/d/b/n0010)
     LUT5:I1->O            1   0.203   0.827  temp_4bit/s<3>_74 (temp_4bit/s<3>_74)
     LUT6:I2->O            4   0.203   0.684  temp_4bit/s<3>31 (InBus<3>)
     LUT6:I5->O            3   0.205   0.651  reg_R0/d/b/out2 (reg_R0/d/b/n0007)
     LUT4:I3->O            3   0.205   0.995  reg_R0/d/b/out1 (reg_R0/d/b/n0002)
     LUT5:I0->O            4   0.203   0.683  reg_R0/d/b/out51 (reg_R0/d/b/n0010)
     INV:I->O              1   0.206   0.579  reg_R0/d/b/Q1_INV_0 (reg01_value_3_OBUF)
     OBUF:I->O                 2.571          reg01_value_3_OBUF (reg01_value<3>)
    ----------------------------------------
    Total                     76.618ns (17.371ns logic, 59.247ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.03 secs
 
--> 

Total memory usage is 194384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   83 (   0 filtered)
Number of infos    :    8 (   0 filtered)

