$date
	Thu Mar 13 21:01:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SR_flip_flop_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 1 " Q $end
$var wire 1 ! Qbar $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 % clk $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
0%
0$
0#
x"
x!
$end
#5000
1%
#8000
0!
1"
0&
1#
#10000
1&
0%
#15000
0&
1%
#18000
0"
1!
1&
0'
0#
1$
#20000
1'
0%
#25000
0'
1%
#28000
1"
0&
1#
#30000
0!
1&
1'
0%
#35000
1!
0&
0'
1%
#38000
0!
1&
1'
0#
0$
#40000
0%
#45000
1%
#48000
0&
1#
#50000
1&
0%
#55000
0&
1%
#58000
0"
1!
1&
0'
0#
1$
#60000
1'
0%
#65000
0'
1%
#68000
1"
0&
1#
#70000
0!
1&
1'
0%
#75000
1!
0&
0'
1%
#78000
