Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Thu Nov 23 15:35:12 2017
| Host             : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command          : report_power -file evo_v1_wrapper_power_routed.rpt -pb evo_v1_wrapper_power_summary_routed.pb -rpx evo_v1_wrapper_power_routed.rpx
| Design           : evo_v1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.719 |
| Dynamic (W)              | 1.588 |
| Device Static (W)        | 0.131 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.2  |
| Junction Temperature (C) | 44.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.013 |        3 |       --- |             --- |
| Slice Logic             |     0.005 |    13165 |       --- |             --- |
|   LUT as Logic          |     0.004 |     4764 |     17600 |           27.07 |
|   CARRY4                |    <0.001 |      384 |      4400 |            8.73 |
|   Register              |    <0.001 |     6244 |     35200 |           17.74 |
|   LUT as Shift Register |    <0.001 |       62 |      6000 |            1.03 |
|   F7/F8 Muxes           |    <0.001 |      262 |     17600 |            1.49 |
|   Others                |     0.000 |      253 |       --- |             --- |
| Signals                 |     0.009 |    11265 |       --- |             --- |
| DSPs                    |    <0.001 |       24 |        80 |           30.00 |
| I/O                     |     0.003 |       22 |       100 |           22.00 |
| XADC                    |     0.002 |        1 |       --- |             --- |
| PS7                     |     1.556 |        1 |       --- |             --- |
| Static Power            |     0.131 |          |           |                 |
| Total                   |     1.719 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.035 |       0.028 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.703 |      0.030 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| evo_v1_wrapper                                   |     1.588 |
|   evo_v1_i                                       |     1.585 |
|     ADC_IRQ_0                                    |     0.002 |
|       U0                                         |     0.002 |
|         ADC_IRQ_v1_0_S00_AXI_inst                |     0.002 |
|     Derivator_0                                  |    <0.001 |
|       U0                                         |    <0.001 |
|         Derivator_v1_0_S00_AXI_inst              |    <0.001 |
|     Derivator_1                                  |    <0.001 |
|       U0                                         |    <0.001 |
|         Derivator_v1_0_S00_AXI_inst              |    <0.001 |
|     Encoder_0                                    |    <0.001 |
|       U0                                         |    <0.001 |
|         Encoder_v1_0_S00_AXI_inst                |    <0.001 |
|     Encoder_1                                    |    <0.001 |
|       U0                                         |    <0.001 |
|         Encoder_v1_0_S00_AXI_inst                |    <0.001 |
|     Gpio_IRQ_0                                   |    <0.001 |
|       U0                                         |    <0.001 |
|         Gpio_IRQ_v1_0_S00_AXI_inst               |    <0.001 |
|     Motor_0                                      |    <0.001 |
|       U0                                         |    <0.001 |
|         Motor_v1_0_S00_AXI_inst                  |    <0.001 |
|     Motor_1                                      |    <0.001 |
|       U0                                         |    <0.001 |
|         Motor_v1_0_S00_AXI_inst                  |    <0.001 |
|     PID_0                                        |     0.003 |
|       U0                                         |     0.003 |
|         PID_v1_0_S00_AXI_inst                    |     0.003 |
|     PID_1                                        |     0.003 |
|       U0                                         |     0.003 |
|         PID_v1_0_S00_AXI_inst                    |     0.003 |
|     Quadramp_0                                   |     0.001 |
|       U0                                         |     0.001 |
|         Quadramp_v1_0_S00_AXI_inst               |     0.001 |
|     Quadramp_1                                   |     0.001 |
|       U0                                         |     0.001 |
|         Quadramp_v1_0_S00_AXI_inst               |     0.001 |
|     Subtractor_0                                 |    <0.001 |
|       U0                                         |    <0.001 |
|         Subtractor_v1_0_S00_AXI_inst             |    <0.001 |
|     Subtractor_1                                 |    <0.001 |
|       U0                                         |    <0.001 |
|         Subtractor_v1_0_S00_AXI_inst             |    <0.001 |
|     axi_gpio_0                                   |    <0.001 |
|       U0                                         |    <0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                |    <0.001 |
|     axi_gpio_1                                   |    <0.001 |
|       U0                                         |    <0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3            |    <0.001 |
|     processing_system7_0                         |     1.561 |
|       inst                                       |     1.561 |
|     ps7_0_axi_periph                             |     0.004 |
|       s00_couplers                               |     0.003 |
|         auto_pc                                  |     0.003 |
|           inst                                   |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.003 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.001 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       xbar                                       |     0.001 |
|         inst                                     |     0.001 |
|           gen_sasd.crossbar_sasd_0               |     0.001 |
|             addr_arbiter_inst                    |    <0.001 |
|             gen_decerr.decerr_slave_inst         |    <0.001 |
|             reg_slice_r                          |    <0.001 |
|             splitter_ar                          |    <0.001 |
|             splitter_aw                          |    <0.001 |
|     rst_ps7_0_100M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     xadc_wiz_0                                   |     0.002 |
|     xlconcat_0                                   |     0.000 |
|     xlconstant_0                                 |     0.000 |
|     xlconstant_1                                 |     0.000 |
|   leds_4bits_tri_iobuf_0                         |    <0.001 |
|   leds_4bits_tri_iobuf_1                         |    <0.001 |
|   leds_4bits_tri_iobuf_2                         |    <0.001 |
|   leds_4bits_tri_iobuf_3                         |    <0.001 |
+--------------------------------------------------+-----------+


