/* Generated by Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */

/* top =  1  */
/* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:5.1-19.10" */
module d14_siyuanl4_matrixcalc(io_in, io_out);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire _1309_;
  wire _1310_;
  wire _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  wire _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire _1326_;
  wire _1327_;
  wire _1328_;
  wire _1329_;
  wire _1330_;
  wire _1331_;
  wire _1332_;
  wire _1333_;
  wire _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire _1342_;
  wire _1343_;
  wire _1344_;
  wire _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire _1355_;
  wire _1356_;
  wire _1357_;
  wire _1358_;
  wire _1359_;
  wire _1360_;
  wire _1361_;
  wire _1362_;
  wire _1363_;
  wire _1364_;
  wire _1365_;
  wire _1366_;
  wire _1367_;
  wire _1368_;
  wire _1369_;
  wire _1370_;
  wire _1371_;
  wire _1372_;
  wire _1373_;
  wire _1374_;
  wire _1375_;
  wire _1376_;
  wire _1377_;
  wire _1378_;
  wire _1379_;
  wire _1380_;
  wire _1381_;
  wire _1382_;
  wire _1383_;
  wire _1384_;
  wire _1385_;
  wire _1386_;
  wire _1387_;
  wire _1388_;
  wire _1389_;
  wire _1390_;
  wire _1391_;
  wire _1392_;
  wire _1393_;
  wire _1394_;
  wire _1395_;
  wire _1396_;
  wire _1397_;
  wire _1398_;
  wire _1399_;
  wire _1400_;
  wire _1401_;
  wire _1402_;
  wire _1403_;
  wire _1404_;
  wire _1405_;
  wire _1406_;
  wire _1407_;
  wire _1408_;
  wire _1409_;
  wire _1410_;
  wire _1411_;
  wire _1412_;
  wire _1413_;
  wire _1414_;
  wire _1415_;
  wire _1416_;
  wire _1417_;
  wire _1418_;
  wire _1419_;
  wire _1420_;
  wire _1421_;
  wire _1422_;
  wire _1423_;
  wire _1424_;
  wire _1425_;
  wire _1426_;
  wire _1427_;
  wire _1428_;
  wire _1429_;
  wire _1430_;
  wire _1431_;
  wire _1432_;
  wire _1433_;
  wire _1434_;
  wire _1435_;
  wire _1436_;
  wire _1437_;
  wire _1438_;
  wire _1439_;
  wire _1440_;
  wire _1441_;
  wire _1442_;
  wire _1443_;
  wire _1444_;
  wire _1445_;
  wire _1446_;
  wire _1447_;
  wire _1448_;
  wire _1449_;
  wire _1450_;
  wire _1451_;
  wire _1452_;
  wire _1453_;
  wire _1454_;
  wire _1455_;
  wire _1456_;
  wire _1457_;
  wire _1458_;
  wire _1459_;
  wire _1460_;
  wire _1461_;
  wire _1462_;
  wire _1463_;
  wire _1464_;
  wire _1465_;
  wire _1466_;
  wire _1467_;
  wire _1468_;
  wire _1469_;
  wire _1470_;
  wire _1471_;
  wire _1472_;
  wire _1473_;
  wire _1474_;
  wire _1475_;
  wire _1476_;
  wire _1477_;
  wire _1478_;
  wire _1479_;
  wire _1480_;
  wire _1481_;
  wire _1482_;
  wire _1483_;
  wire _1484_;
  wire _1485_;
  wire _1486_;
  wire _1487_;
  wire _1488_;
  wire _1489_;
  wire _1490_;
  wire _1491_;
  wire _1492_;
  wire _1493_;
  wire _1494_;
  wire _1495_;
  wire _1496_;
  wire _1497_;
  wire _1498_;
  wire _1499_;
  wire _1500_;
  wire _1501_;
  wire _1502_;
  wire _1503_;
  wire _1504_;
  wire _1505_;
  wire _1506_;
  wire _1507_;
  wire _1508_;
  wire _1509_;
  wire _1510_;
  wire _1511_;
  wire _1512_;
  wire _1513_;
  wire _1514_;
  wire _1515_;
  wire _1516_;
  wire _1517_;
  wire _1518_;
  wire _1519_;
  wire _1520_;
  wire _1521_;
  wire _1522_;
  wire _1523_;
  wire _1524_;
  wire _1525_;
  wire _1526_;
  wire _1527_;
  wire _1528_;
  wire _1529_;
  wire _1530_;
  wire _1531_;
  wire _1532_;
  wire _1533_;
  wire _1534_;
  wire _1535_;
  wire _1536_;
  wire _1537_;
  wire _1538_;
  wire _1539_;
  wire _1540_;
  wire _1541_;
  wire _1542_;
  wire _1543_;
  wire _1544_;
  wire _1545_;
  wire _1546_;
  wire _1547_;
  wire _1548_;
  wire _1549_;
  wire _1550_;
  wire _1551_;
  wire _1552_;
  wire _1553_;
  wire _1554_;
  wire _1555_;
  wire _1556_;
  wire _1557_;
  wire _1558_;
  wire _1559_;
  wire _1560_;
  wire _1561_;
  wire _1562_;
  wire _1563_;
  wire _1564_;
  wire _1565_;
  wire _1566_;
  wire _1567_;
  wire _1568_;
  wire _1569_;
  wire _1570_;
  wire _1571_;
  wire _1572_;
  wire _1573_;
  wire _1574_;
  wire _1575_;
  wire _1576_;
  wire _1577_;
  wire _1578_;
  wire _1579_;
  wire _1580_;
  wire _1581_;
  wire _1582_;
  wire _1583_;
  wire _1584_;
  wire _1585_;
  wire _1586_;
  wire _1587_;
  wire _1588_;
  wire _1589_;
  wire _1590_;
  wire _1591_;
  wire _1592_;
  wire _1593_;
  wire _1594_;
  wire _1595_;
  wire _1596_;
  wire _1597_;
  wire _1598_;
  wire _1599_;
  wire _1600_;
  wire _1601_;
  wire _1602_;
  wire _1603_;
  wire _1604_;
  wire _1605_;
  wire _1606_;
  wire _1607_;
  wire _1608_;
  wire _1609_;
  wire _1610_;
  wire _1611_;
  wire _1612_;
  wire _1613_;
  wire _1614_;
  wire _1615_;
  wire _1616_;
  wire _1617_;
  wire _1618_;
  wire _1619_;
  wire _1620_;
  wire _1621_;
  wire _1622_;
  wire _1623_;
  wire _1624_;
  wire _1625_;
  wire _1626_;
  wire _1627_;
  wire _1628_;
  wire _1629_;
  wire _1630_;
  wire _1631_;
  wire _1632_;
  wire _1633_;
  wire _1634_;
  wire _1635_;
  wire _1636_;
  wire _1637_;
  wire _1638_;
  wire _1639_;
  wire _1640_;
  wire _1641_;
  wire _1642_;
  wire _1643_;
  wire _1644_;
  wire _1645_;
  wire _1646_;
  wire _1647_;
  wire _1648_;
  wire _1649_;
  wire _1650_;
  wire _1651_;
  wire _1652_;
  wire _1653_;
  wire _1654_;
  wire _1655_;
  wire _1656_;
  wire _1657_;
  wire _1658_;
  wire _1659_;
  wire _1660_;
  wire _1661_;
  wire _1662_;
  wire _1663_;
  wire _1664_;
  wire _1665_;
  wire _1666_;
  wire _1667_;
  wire _1668_;
  wire _1669_;
  wire _1670_;
  wire _1671_;
  wire _1672_;
  wire _1673_;
  wire _1674_;
  wire _1675_;
  wire _1676_;
  wire _1677_;
  wire _1678_;
  wire _1679_;
  wire _1680_;
  wire _1681_;
  wire _1682_;
  wire _1683_;
  wire _1684_;
  wire _1685_;
  wire _1686_;
  wire _1687_;
  wire _1688_;
  wire _1689_;
  wire _1690_;
  wire _1691_;
  wire _1692_;
  wire _1693_;
  wire _1694_;
  wire _1695_;
  wire _1696_;
  wire _1697_;
  wire _1698_;
  wire _1699_;
  wire _1700_;
  wire _1701_;
  wire _1702_;
  wire _1703_;
  wire _1704_;
  wire _1705_;
  wire _1706_;
  wire _1707_;
  wire _1708_;
  wire _1709_;
  wire _1710_;
  wire _1711_;
  wire _1712_;
  wire _1713_;
  wire _1714_;
  wire _1715_;
  wire _1716_;
  wire _1717_;
  wire _1718_;
  wire _1719_;
  wire _1720_;
  wire _1721_;
  wire _1722_;
  wire _1723_;
  wire _1724_;
  wire _1725_;
  wire _1726_;
  wire _1727_;
  wire _1728_;
  wire _1729_;
  wire _1730_;
  wire _1731_;
  wire _1732_;
  wire _1733_;
  wire _1734_;
  wire _1735_;
  wire _1736_;
  wire _1737_;
  wire _1738_;
  wire _1739_;
  wire _1740_;
  wire _1741_;
  wire _1742_;
  wire _1743_;
  wire _1744_;
  wire _1745_;
  wire _1746_;
  wire _1747_;
  wire _1748_;
  wire _1749_;
  wire _1750_;
  wire _1751_;
  wire _1752_;
  wire _1753_;
  wire _1754_;
  wire _1755_;
  wire _1756_;
  wire _1757_;
  wire _1758_;
  wire _1759_;
  wire _1760_;
  wire _1761_;
  wire _1762_;
  wire _1763_;
  wire _1764_;
  wire _1765_;
  wire _1766_;
  wire _1767_;
  wire _1768_;
  wire _1769_;
  wire _1770_;
  wire _1771_;
  wire _1772_;
  wire _1773_;
  wire _1774_;
  wire _1775_;
  wire _1776_;
  wire _1777_;
  wire _1778_;
  wire _1779_;
  wire _1780_;
  wire _1781_;
  wire _1782_;
  wire _1783_;
  wire _1784_;
  wire _1785_;
  wire _1786_;
  wire _1787_;
  wire _1788_;
  wire _1789_;
  wire _1790_;
  wire _1791_;
  wire _1792_;
  wire _1793_;
  wire _1794_;
  wire _1795_;
  wire _1796_;
  wire _1797_;
  wire _1798_;
  wire _1799_;
  wire _1800_;
  wire _1801_;
  wire _1802_;
  wire _1803_;
  wire _1804_;
  wire _1805_;
  wire _1806_;
  wire _1807_;
  wire _1808_;
  wire _1809_;
  wire _1810_;
  wire _1811_;
  wire _1812_;
  wire _1813_;
  wire _1814_;
  wire _1815_;
  wire _1816_;
  wire _1817_;
  wire _1818_;
  wire _1819_;
  wire _1820_;
  wire _1821_;
  wire _1822_;
  wire _1823_;
  wire _1824_;
  wire _1825_;
  wire _1826_;
  wire _1827_;
  wire _1828_;
  wire _1829_;
  wire _1830_;
  wire _1831_;
  wire _1832_;
  wire _1833_;
  wire _1834_;
  wire _1835_;
  wire _1836_;
  wire _1837_;
  wire _1838_;
  wire _1839_;
  wire _1840_;
  wire _1841_;
  wire _1842_;
  wire _1843_;
  wire _1844_;
  wire _1845_;
  wire _1846_;
  wire _1847_;
  wire _1848_;
  wire _1849_;
  wire _1850_;
  wire _1851_;
  wire _1852_;
  wire _1853_;
  wire _1854_;
  wire _1855_;
  wire _1856_;
  wire _1857_;
  wire _1858_;
  wire _1859_;
  wire _1860_;
  wire _1861_;
  wire _1862_;
  wire _1863_;
  wire _1864_;
  wire _1865_;
  wire _1866_;
  wire _1867_;
  wire _1868_;
  wire _1869_;
  wire _1870_;
  wire _1871_;
  wire _1872_;
  wire _1873_;
  wire _1874_;
  wire _1875_;
  wire _1876_;
  wire _1877_;
  wire _1878_;
  wire _1879_;
  wire _1880_;
  wire _1881_;
  wire _1882_;
  wire _1883_;
  wire _1884_;
  wire _1885_;
  wire _1886_;
  wire _1887_;
  wire _1888_;
  wire _1889_;
  wire _1890_;
  wire _1891_;
  wire _1892_;
  wire _1893_;
  wire _1894_;
  wire _1895_;
  wire _1896_;
  wire _1897_;
  wire _1898_;
  wire _1899_;
  wire _1900_;
  wire _1901_;
  wire _1902_;
  wire _1903_;
  wire _1904_;
  wire _1905_;
  wire _1906_;
  wire _1907_;
  wire _1908_;
  wire _1909_;
  wire _1910_;
  wire _1911_;
  wire _1912_;
  wire _1913_;
  wire _1914_;
  wire _1915_;
  wire _1916_;
  wire _1917_;
  wire _1918_;
  wire _1919_;
  wire _1920_;
  wire _1921_;
  wire _1922_;
  wire _1923_;
  wire _1924_;
  wire _1925_;
  wire _1926_;
  wire _1927_;
  wire _1928_;
  wire _1929_;
  wire _1930_;
  wire _1931_;
  wire _1932_;
  wire _1933_;
  wire _1934_;
  wire _1935_;
  wire _1936_;
  wire _1937_;
  wire _1938_;
  wire _1939_;
  wire _1940_;
  wire _1941_;
  wire _1942_;
  wire _1943_;
  wire _1944_;
  wire _1945_;
  wire _1946_;
  wire _1947_;
  wire _1948_;
  wire _1949_;
  wire _1950_;
  wire _1951_;
  wire _1952_;
  wire _1953_;
  wire _1954_;
  wire _1955_;
  wire _1956_;
  wire _1957_;
  wire _1958_;
  wire _1959_;
  wire _1960_;
  wire _1961_;
  wire _1962_;
  wire _1963_;
  wire _1964_;
  wire _1965_;
  wire _1966_;
  wire _1967_;
  wire _1968_;
  wire _1969_;
  wire _1970_;
  wire _1971_;
  wire _1972_;
  wire _1973_;
  wire _1974_;
  wire _1975_;
  wire _1976_;
  wire _1977_;
  wire _1978_;
  wire _1979_;
  wire _1980_;
  wire _1981_;
  wire _1982_;
  wire _1983_;
  wire _1984_;
  wire _1985_;
  wire _1986_;
  wire _1987_;
  wire _1988_;
  wire _1989_;
  wire _1990_;
  wire _1991_;
  wire _1992_;
  wire _1993_;
  wire _1994_;
  wire _1995_;
  wire _1996_;
  wire _1997_;
  wire _1998_;
  wire _1999_;
  wire _2000_;
  wire _2001_;
  wire _2002_;
  wire _2003_;
  wire _2004_;
  wire _2005_;
  wire _2006_;
  wire _2007_;
  wire _2008_;
  wire _2009_;
  wire _2010_;
  wire _2011_;
  wire _2012_;
  wire _2013_;
  wire _2014_;
  wire _2015_;
  wire _2016_;
  wire _2017_;
  wire _2018_;
  wire _2019_;
  wire _2020_;
  wire _2021_;
  wire _2022_;
  wire _2023_;
  wire _2024_;
  /* force_downto = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:73.12-73.20|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24" */
  wire [4:0] _2025_;
  /* force_downto = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:73.12-73.20|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27" */
  wire [4:0] _2026_;
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:6.18-6.23" */
  input [13:0] io_in;
  wire [13:0] io_in;
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:7.19-7.25" */
  output [13:0] io_out;
  wire [13:0] io_out;
  /* hdlname = "mchip clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:6.17-6.22" */
  wire \mchip.clock ;
  /* hdlname = "mchip data_in" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:10.17-10.24" */
  wire [7:0] \mchip.data_in ;
  /* hdlname = "mchip data_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:16.17-16.25" */
  wire [4:0] \mchip.data_out ;
  /* hdlname = "mchip enter" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:11.11-11.16" */
  wire \mchip.enter ;
  /* hdlname = "mchip error" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:17.19-17.24" */
  wire \mchip.error ;
  /* hdlname = "mchip finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:17.11-17.17" */
  wire \mchip.finish ;
  /* hdlname = "mchip index" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:18.17-18.22" */
  wire [3:0] \mchip.index ;
  /* hdlname = "mchip io_in" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:4.24-4.29" */
  wire [11:0] \mchip.io_in ;
  /* hdlname = "mchip io_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:5.25-5.31" */
  wire [11:0] \mchip.io_out ;
  /* hdlname = "mchip matrix_calculator add_finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:20.11-20.21|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_finish ;
  /* hdlname = "mchip matrix_calculator add_logic add1 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:17.27-17.28|d14_siyuanl4_matrixcalc/src/add.sv:17.16-17.76|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [4:0] \mchip.matrix_calculator.add_logic.add1.S ;
  /* hdlname = "mchip matrix_calculator add_logic add1_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:13.17-13.25|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [4:0] \mchip.matrix_calculator.add_logic.add1_out ;
  /* hdlname = "mchip matrix_calculator add_logic add2 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:17.27-17.28|d14_siyuanl4_matrixcalc/src/add.sv:18.16-18.76|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [4:0] \mchip.matrix_calculator.add_logic.add2.S ;
  /* hdlname = "mchip matrix_calculator add_logic add2_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:13.27-13.35|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [4:0] \mchip.matrix_calculator.add_logic.add2_out ;
  /* hdlname = "mchip matrix_calculator add_logic clk" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:4.29-4.32|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.clk ;
  /* hdlname = "mchip matrix_calculator add_logic finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:7.30-7.36|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.finish ;
  /* hdlname = "mchip matrix_calculator add_logic fsm clk" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:35.29-35.32|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.fsm.clk ;
  /* onehot = 32'd1 */
  reg [9:0] \mchip.matrix_calculator.add_logic.fsm.cur_state ;
  /* hdlname = "mchip matrix_calculator add_logic fsm finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:37.40-37.46|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.fsm.finish ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:34.36-34.41|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.add_logic.fsm.mat_A ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:39.17-39.24|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_1 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_10" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:41.26-41.34|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_10 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_11" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:41.36-41.44|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_11 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_12" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:41.46-41.54|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_12 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_13" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:42.17-42.25|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_13 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_14" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:42.27-42.35|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_14 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_15" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:42.37-42.45|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_15 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_16" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:42.47-42.55|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_16 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:39.26-39.33|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_2 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_3" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:39.35-39.42|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_3 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_4" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:39.44-39.51|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_4 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_5" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:40.17-40.24|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_5 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_6" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:40.26-40.33|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_6 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_7" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:40.35-40.42|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_7 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_8" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:40.44-40.51|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_8 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_A_9" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:41.17-41.24|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_A_9 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:34.43-34.48|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.add_logic.fsm.mat_B ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:43.17-43.24|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_1 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_10" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:45.26-45.34|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_10 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_11" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:45.36-45.44|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_11 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_12" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:45.46-45.54|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_12 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_13" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:46.17-46.25|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_13 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_14" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:46.27-46.35|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_14 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_15" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:46.37-46.45|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_15 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_16" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:46.47-46.55|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_16 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:43.26-43.33|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_2 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_3" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:43.35-43.42|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_3 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_4" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:43.44-43.51|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_4 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_5" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:44.17-44.24|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_5 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_6" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:44.26-44.33|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_6 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_7" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:44.35-44.42|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_7 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_8" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:44.44-44.51|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_8 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm mat_B_9" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:45.17-45.24|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.add_logic.fsm.mat_B_9 ;
  /* hdlname = "mchip matrix_calculator add_logic fsm rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:35.34-35.37|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.fsm.rst ;
  /* hdlname = "mchip matrix_calculator add_logic fsm shift_en" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:37.30-37.38|d14_siyuanl4_matrixcalc/src/add.sv:27.13-29.55|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.fsm.shift_en ;
  /* hdlname = "mchip matrix_calculator add_logic mat_A" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:3.36-3.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.add_logic.mat_A ;
  /* hdlname = "mchip matrix_calculator add_logic mat_B" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:3.43-3.48|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.add_logic.mat_B ;
  /* hdlname = "mchip matrix_calculator add_logic mat_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:6.38-6.45|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [159:0] \mchip.matrix_calculator.add_logic.mat_out ;
  /* hdlname = "mchip matrix_calculator add_logic rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:4.34-4.37|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.rst ;
  /* hdlname = "mchip matrix_calculator add_logic shift1 Q" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:189.25-189.26|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [159:0] \mchip.matrix_calculator.add_logic.shift1.Q ;
  /* hdlname = "mchip matrix_calculator add_logic shift1 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:188.16-188.21|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.shift1.clock ;
  /* hdlname = "mchip matrix_calculator add_logic shift1 data_in" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:186.23-186.30|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [19:0] \mchip.matrix_calculator.add_logic.shift1.data_in ;
  /* hdlname = "mchip matrix_calculator add_logic shift1 en" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:187.16-187.18|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.shift1.en ;
  /* hdlname = "mchip matrix_calculator add_logic shift1 rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:188.23-188.26|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.shift1.rst ;
  /* hdlname = "mchip matrix_calculator add_logic shift_en" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:9.11-9.19|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.shift_en ;
  /* hdlname = "mchip matrix_calculator add_logic shift_in" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:11.18-11.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [19:0] \mchip.matrix_calculator.add_logic.shift_in ;
  /* hdlname = "mchip matrix_calculator add_logic sign" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/add.sv:5.29-5.33|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.add_logic.sign ;
  /* hdlname = "mchip matrix_calculator add_output" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:15.18-15.28|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [159:0] \mchip.matrix_calculator.add_output ;
  /* hdlname = "mchip matrix_calculator clk" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:7.18-7.21|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.clk ;
  /* hdlname = "mchip matrix_calculator data_in" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:4.24-4.31|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.data_in ;
  /* hdlname = "mchip matrix_calculator data_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:8.25-8.33|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [4:0] \mchip.matrix_calculator.data_out ;
  /* hdlname = "mchip matrix_calculator ed_de clk" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:76.19-78.45|d14_siyuanl4_matrixcalc/src/library.sv:154.17-154.20|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.ed_de.clk ;
  /* hdlname = "mchip matrix_calculator ed_de signal" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:76.19-78.45|d14_siyuanl4_matrixcalc/src/library.sv:153.17-153.23|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.ed_de.signal ;
  /* hdlname = "mchip matrix_calculator ed_de tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:76.19-78.45|d14_siyuanl4_matrixcalc/src/library.sv:157.11-157.15|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  reg \mchip.matrix_calculator.ed_de.tmp1 ;
  /* hdlname = "mchip matrix_calculator enter" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:5.18-5.23|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.enter ;
  /* hdlname = "mchip matrix_calculator error" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:9.27-9.32|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.error ;
  /* hdlname = "mchip matrix_calculator finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:9.19-9.25|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.finish ;
  /* hdlname = "mchip matrix_calculator fsm add_finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:43.21-53.41|d14_siyuanl4_matrixcalc/src/main.sv:135.37-135.47|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.fsm.add_finish ;
  /* hdlname = "mchip matrix_calculator fsm clk" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:43.21-53.41|d14_siyuanl4_matrixcalc/src/main.sv:132.37-132.40|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.fsm.clk ;
  /* onehot = 32'd1 */
  reg [20:0] \mchip.matrix_calculator.fsm.cur_state ;
  /* hdlname = "mchip matrix_calculator fsm error" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:43.21-53.41|d14_siyuanl4_matrixcalc/src/main.sv:137.48-137.53|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.fsm.error ;
  /* hdlname = "mchip matrix_calculator fsm finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:43.21-53.41|d14_siyuanl4_matrixcalc/src/main.sv:136.38-136.44|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.fsm.finish ;
  /* hdlname = "mchip matrix_calculator fsm input_op" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:43.21-53.41|d14_siyuanl4_matrixcalc/src/main.sv:134.43-134.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [1:0] \mchip.matrix_calculator.fsm.input_op ;
  /* hdlname = "mchip matrix_calculator fsm mul_finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:43.21-53.41|d14_siyuanl4_matrixcalc/src/main.sv:135.49-135.59|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.fsm.mul_finish ;
  /* hdlname = "mchip matrix_calculator fsm rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:43.21-53.41|d14_siyuanl4_matrixcalc/src/main.sv:132.42-132.45|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.fsm.rst ;
  /* hdlname = "mchip matrix_calculator index" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:10.25-10.30|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.index ;
  /* hdlname = "mchip matrix_calculator index_count" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:81.17-81.28|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [4:0] \mchip.matrix_calculator.index_count ;
  /* hdlname = "mchip matrix_calculator index_counter Q" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:67.29-67.30|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  reg [4:0] \mchip.matrix_calculator.index_counter.Q ;
  /* hdlname = "mchip matrix_calculator index_counter clear" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:65.16-65.21|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.index_counter.clear ;
  /* hdlname = "mchip matrix_calculator index_counter clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:64.16-64.21|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.index_counter.clock ;
  /* hdlname = "mchip matrix_calculator index_counter en" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:66.16-66.18|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.index_counter.en ;
  /* hdlname = "mchip matrix_calculator input_matrix" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:13.18-13.30|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [127:0] \mchip.matrix_calculator.input_matrix ;
  /* hdlname = "mchip matrix_calculator input_matrix_A" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:17.17-17.31|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.input_matrix_A ;
  /* hdlname = "mchip matrix_calculator input_matrix_B" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:17.33-17.47|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.input_matrix_B ;
  /* hdlname = "mchip matrix_calculator input_op" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:14.16-14.24|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [1:0] \mchip.matrix_calculator.input_op ;
  /* hdlname = "mchip matrix_calculator mul_finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:20.23-20.33|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_finish ;
  /* hdlname = "mchip matrix_calculator mul_logic add_in1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:24.17-24.24|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.add_in1 ;
  /* hdlname = "mchip matrix_calculator mul_logic add_in2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:24.26-24.33|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.add_in2 ;
  /* hdlname = "mchip matrix_calculator mul_logic add_in3" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:24.35-24.42|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.add_in3 ;
  /* hdlname = "mchip matrix_calculator mul_logic add_in4" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:24.44-24.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.add_in4 ;
  /* hdlname = "mchip matrix_calculator mul_logic add_in5" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:27.17-27.24|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.add_in5 ;
  /* hdlname = "mchip matrix_calculator mul_logic add_in6" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:27.26-27.33|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.add_in6 ;
  /* hdlname = "mchip matrix_calculator mul_logic add_in7" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:27.35-27.42|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.add_in7 ;
  /* hdlname = "mchip matrix_calculator mul_logic add_in8" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:27.44-27.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.add_in8 ;
  /* hdlname = "mchip matrix_calculator mul_logic add_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:25.17-25.24|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [9:0] \mchip.matrix_calculator.mul_logic.add_out ;
  /* hdlname = "mchip matrix_calculator mul_logic add_out2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:28.17-28.25|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [9:0] \mchip.matrix_calculator.mul_logic.add_out2 ;
  /* hdlname = "mchip matrix_calculator mul_logic clk" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:4.34-4.37|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.clk ;
  /* hdlname = "mchip matrix_calculator mul_logic finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:6.35-6.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.finish ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm clk" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:116.29-116.32|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.fsm.clk ;
  /* onehot = 32'd1 */
  reg [10:0] \mchip.matrix_calculator.mul_logic.fsm.cur_state ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm finish" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:125.54-125.60|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.fsm.finish ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm layer_2_en" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:125.42-125.52|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.fsm.layer_2_en ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:115.36-115.41|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:127.17-127.24|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_1 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_10" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:129.26-129.34|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_10 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_11" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:129.36-129.44|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_11 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_12" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:129.46-129.54|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_12 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_13" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:130.17-130.25|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_13 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_14" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:130.27-130.35|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_14 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_15" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:130.37-130.45|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_15 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_16" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:130.47-130.55|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_16 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:127.26-127.33|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_2 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_3" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:127.35-127.42|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_3 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_4" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:127.44-127.51|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_4 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_5" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:128.17-128.24|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_5 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_6" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:128.26-128.33|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_6 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_7" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:128.35-128.42|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_7 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_8" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:128.44-128.51|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_8 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_A_9" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:129.17-129.24|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_A_9 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:115.43-115.48|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:131.17-131.24|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_1 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_10" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:133.26-133.34|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_10 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_11" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:133.36-133.44|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_11 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_12" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:133.46-133.54|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_12 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_13" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:134.17-134.25|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_13 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_14" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:134.27-134.35|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_14 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_15" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:134.37-134.45|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_15 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_16" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:134.47-134.55|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_16 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:131.26-131.33|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_2 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_3" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:131.35-131.42|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_3 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_4" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:131.44-131.51|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_4 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_5" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:132.17-132.24|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_5 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_6" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:132.26-132.33|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_6 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_7" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:132.35-132.42|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_7 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_8" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:132.44-132.51|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_8 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm mat_B_9" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:133.17-133.24|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [3:0] \mchip.matrix_calculator.mul_logic.fsm.mat_B_9 ;
  /* hdlname = "mchip matrix_calculator mul_logic fsm rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:116.34-116.37|d14_siyuanl4_matrixcalc/src/mult.sv:86.14-109.34|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.fsm.rst ;
  /* hdlname = "mchip matrix_calculator mul_logic layer_1_2_reg D" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:48.28-48.29|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [31:0] \mchip.matrix_calculator.mul_logic.layer_1_2_reg.D ;
  /* hdlname = "mchip matrix_calculator mul_logic layer_1_2_reg Q" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:51.29-51.30|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  reg [31:0] \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q ;
  /* hdlname = "mchip matrix_calculator mul_logic layer_1_2_reg clear" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:49.20-49.25|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.layer_1_2_reg.clear ;
  /* hdlname = "mchip matrix_calculator mul_logic layer_1_2_reg clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:50.16-50.21|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.layer_1_2_reg.clock ;
  /* hdlname = "mchip matrix_calculator mul_logic layer_1_reg D" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:48.28-48.29|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [31:0] \mchip.matrix_calculator.mul_logic.layer_1_reg.D ;
  /* hdlname = "mchip matrix_calculator mul_logic layer_1_reg Q" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:51.29-51.30|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  reg [31:0] \mchip.matrix_calculator.mul_logic.layer_1_reg.Q ;
  /* hdlname = "mchip matrix_calculator mul_logic layer_1_reg clear" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:49.20-49.25|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.layer_1_reg.clear ;
  /* hdlname = "mchip matrix_calculator mul_logic layer_1_reg clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:50.16-50.21|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.layer_1_reg.clock ;
  /* hdlname = "mchip matrix_calculator mul_logic layer_2_en" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:30.23-30.33|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.layer_2_en ;
  /* hdlname = "mchip matrix_calculator mul_logic mat_A" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:3.41-3.46|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.mul_logic.mat_A ;
  /* hdlname = "mchip matrix_calculator mul_logic mat_B" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:3.48-3.53|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [63:0] \mchip.matrix_calculator.mul_logic.mat_B ;
  /* hdlname = "mchip matrix_calculator mul_logic mat_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:5.43-5.50|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [159:0] \mchip.matrix_calculator.mul_logic.mat_out ;
  /* hdlname = "mchip matrix_calculator mul_logic mult1 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:27.33-27.34|d14_siyuanl4_matrixcalc/src/mult.sv:33.21-35.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult1.S ;
  /* hdlname = "mchip matrix_calculator mul_logic mult1_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:8.17-8.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult1_out ;
  /* hdlname = "mchip matrix_calculator mul_logic mult2 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:27.33-27.34|d14_siyuanl4_matrixcalc/src/mult.sv:37.21-39.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult2.S ;
  /* hdlname = "mchip matrix_calculator mul_logic mult2_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:10.17-10.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult2_out ;
  /* hdlname = "mchip matrix_calculator mul_logic mult3 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:27.33-27.34|d14_siyuanl4_matrixcalc/src/mult.sv:41.21-43.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult3.S ;
  /* hdlname = "mchip matrix_calculator mul_logic mult3_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:12.17-12.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult3_out ;
  /* hdlname = "mchip matrix_calculator mul_logic mult4 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:27.33-27.34|d14_siyuanl4_matrixcalc/src/mult.sv:45.21-47.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult4.S ;
  /* hdlname = "mchip matrix_calculator mul_logic mult4_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:14.17-14.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult4_out ;
  /* hdlname = "mchip matrix_calculator mul_logic mult5 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:27.33-27.34|d14_siyuanl4_matrixcalc/src/mult.sv:49.21-51.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult5.S ;
  /* hdlname = "mchip matrix_calculator mul_logic mult5_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:16.17-16.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult5_out ;
  /* hdlname = "mchip matrix_calculator mul_logic mult6 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:27.33-27.34|d14_siyuanl4_matrixcalc/src/mult.sv:53.21-55.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult6.S ;
  /* hdlname = "mchip matrix_calculator mul_logic mult6_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:18.17-18.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult6_out ;
  /* hdlname = "mchip matrix_calculator mul_logic mult7 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:27.33-27.34|d14_siyuanl4_matrixcalc/src/mult.sv:57.21-59.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult7.S ;
  /* hdlname = "mchip matrix_calculator mul_logic mult7_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:20.17-20.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult7_out ;
  /* hdlname = "mchip matrix_calculator mul_logic mult8 S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:27.33-27.34|d14_siyuanl4_matrixcalc/src/mult.sv:61.21-63.41|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult8.S ;
  /* hdlname = "mchip matrix_calculator mul_logic mult8_out" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:22.17-22.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.mul_logic.mult8_out ;
  /* hdlname = "mchip matrix_calculator mul_logic rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/mult.sv:4.39-4.42|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.rst ;
  /* hdlname = "mchip matrix_calculator mul_logic shift_register Q" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:189.25-189.26|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  reg [159:0] \mchip.matrix_calculator.mul_logic.shift_register.Q ;
  /* hdlname = "mchip matrix_calculator mul_logic shift_register clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:188.16-188.21|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.shift_register.clock ;
  /* hdlname = "mchip matrix_calculator mul_logic shift_register data_in" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:186.23-186.30|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [19:0] \mchip.matrix_calculator.mul_logic.shift_register.data_in ;
  /* hdlname = "mchip matrix_calculator mul_logic shift_register en" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:187.16-187.18|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.shift_register.en ;
  /* hdlname = "mchip matrix_calculator mul_logic shift_register rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:188.23-188.26|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.mul_logic.shift_register.rst ;
  /* hdlname = "mchip matrix_calculator mul_output" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:15.30-15.40|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [159:0] \mchip.matrix_calculator.mul_output ;
  /* hdlname = "mchip matrix_calculator op_reg D" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:32.19-36.39|d14_siyuanl4_matrixcalc/src/library.sv:48.28-48.29|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [1:0] \mchip.matrix_calculator.op_reg.D ;
  /* hdlname = "mchip matrix_calculator op_reg Q" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:32.19-36.39|d14_siyuanl4_matrixcalc/src/library.sv:51.29-51.30|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  reg [1:0] \mchip.matrix_calculator.op_reg.Q ;
  /* hdlname = "mchip matrix_calculator op_reg clear" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:32.19-36.39|d14_siyuanl4_matrixcalc/src/library.sv:49.20-49.25|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.op_reg.clear ;
  /* hdlname = "mchip matrix_calculator op_reg clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:32.19-36.39|d14_siyuanl4_matrixcalc/src/library.sv:50.16-50.21|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.op_reg.clock ;
  /* hdlname = "mchip matrix_calculator op_reg en" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:32.19-36.39|d14_siyuanl4_matrixcalc/src/library.sv:49.16-49.18|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.op_reg.en ;
  /* hdlname = "mchip matrix_calculator operation" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:6.24-6.33|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [1:0] \mchip.matrix_calculator.operation ;
  /* hdlname = "mchip matrix_calculator output_mux I0" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:38.20-41.46|d14_siyuanl4_matrixcalc/src/library.sv:39.27-39.29|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [159:0] \mchip.matrix_calculator.output_mux.I0 ;
  /* hdlname = "mchip matrix_calculator output_mux I1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:38.20-41.46|d14_siyuanl4_matrixcalc/src/library.sv:40.27-40.29|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [159:0] \mchip.matrix_calculator.output_mux.I1 ;
  /* hdlname = "mchip matrix_calculator output_mux S" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:38.20-41.46|d14_siyuanl4_matrixcalc/src/library.sv:38.16-38.17|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.output_mux.S ;
  /* hdlname = "mchip matrix_calculator rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:7.23-7.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.rst ;
  /* hdlname = "mchip matrix_calculator shift_register Q" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:99.25-99.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  reg [127:0] \mchip.matrix_calculator.shift_register.Q ;
  /* hdlname = "mchip matrix_calculator shift_register clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:98.16-98.21|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.shift_register.clock ;
  /* hdlname = "mchip matrix_calculator shift_register data_in" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:96.22-96.29|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire [7:0] \mchip.matrix_calculator.shift_register.data_in ;
  /* hdlname = "mchip matrix_calculator shift_register en" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:97.16-97.18|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.shift_register.en ;
  /* hdlname = "mchip matrix_calculator shift_register rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:98.23-98.26|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.shift_register.rst ;
  /* hdlname = "mchip matrix_calculator sw" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:5.25-5.27|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.sw ;
  /* hdlname = "mchip matrix_calculator sw_de clk" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:72.19-74.46|d14_siyuanl4_matrixcalc/src/library.sv:154.17-154.20|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.sw_de.clk ;
  /* hdlname = "mchip matrix_calculator sw_de signal" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:72.19-74.46|d14_siyuanl4_matrixcalc/src/library.sv:153.17-153.23|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  wire \mchip.matrix_calculator.sw_de.signal ;
  /* hdlname = "mchip matrix_calculator sw_de tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:72.19-74.46|d14_siyuanl4_matrixcalc/src/library.sv:157.11-157.15|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  reg \mchip.matrix_calculator.sw_de.tmp1 ;
  /* hdlname = "mchip operation" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:13.17-13.26" */
  wire [1:0] \mchip.operation ;
  /* hdlname = "mchip reset" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:7.17-7.22" */
  wire \mchip.reset ;
  /* hdlname = "mchip rst" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:12.11-12.14" */
  wire \mchip.rst ;
  /* hdlname = "mchip sw" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/chip.sv:11.18-11.20" */
  wire \mchip.sw ;
  /* hdlname = "mchip sync1 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:21.18-21.75" */
  wire \mchip.sync1.async ;
  /* hdlname = "mchip sync1 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:21.18-21.75" */
  wire \mchip.sync1.clock ;
  /* hdlname = "mchip sync1 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:21.18-21.75" */
  reg \mchip.sync1.sync ;
  /* hdlname = "mchip sync1 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:21.18-21.75" */
  reg \mchip.sync1.tmp1 ;
  /* hdlname = "mchip sync1 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:21.18-21.75" */
  wire \mchip.sync1.tmp2 ;
  /* hdlname = "mchip sync10 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:30.18-30.68" */
  wire \mchip.sync10.async ;
  /* hdlname = "mchip sync10 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:30.18-30.68" */
  wire \mchip.sync10.clock ;
  /* hdlname = "mchip sync10 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:30.18-30.68" */
  reg \mchip.sync10.sync ;
  /* hdlname = "mchip sync10 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:30.18-30.68" */
  reg \mchip.sync10.tmp1 ;
  /* hdlname = "mchip sync10 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:30.18-30.68" */
  wire \mchip.sync10.tmp2 ;
  /* hdlname = "mchip sync11 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:31.18-31.79" */
  wire \mchip.sync11.async ;
  /* hdlname = "mchip sync11 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:31.18-31.79" */
  wire \mchip.sync11.clock ;
  /* hdlname = "mchip sync11 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:31.18-31.79" */
  reg \mchip.sync11.sync ;
  /* hdlname = "mchip sync11 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:31.18-31.79" */
  reg \mchip.sync11.tmp1 ;
  /* hdlname = "mchip sync11 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:31.18-31.79" */
  wire \mchip.sync11.tmp2 ;
  /* hdlname = "mchip sync12 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:32.18-32.79" */
  wire \mchip.sync12.async ;
  /* hdlname = "mchip sync12 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:32.18-32.79" */
  wire \mchip.sync12.clock ;
  /* hdlname = "mchip sync12 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:32.18-32.79" */
  reg \mchip.sync12.sync ;
  /* hdlname = "mchip sync12 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:32.18-32.79" */
  reg \mchip.sync12.tmp1 ;
  /* hdlname = "mchip sync12 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:32.18-32.79" */
  wire \mchip.sync12.tmp2 ;
  /* hdlname = "mchip sync13 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:33.18-33.66" */
  wire \mchip.sync13.async ;
  /* hdlname = "mchip sync13 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:33.18-33.66" */
  wire \mchip.sync13.clock ;
  /* hdlname = "mchip sync13 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:33.18-33.66" */
  reg \mchip.sync13.sync ;
  /* hdlname = "mchip sync13 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:33.18-33.66" */
  reg \mchip.sync13.tmp1 ;
  /* hdlname = "mchip sync13 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:33.18-33.66" */
  wire \mchip.sync13.tmp2 ;
  /* hdlname = "mchip sync2 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:22.18-22.75" */
  wire \mchip.sync2.async ;
  /* hdlname = "mchip sync2 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:22.18-22.75" */
  wire \mchip.sync2.clock ;
  /* hdlname = "mchip sync2 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:22.18-22.75" */
  reg \mchip.sync2.sync ;
  /* hdlname = "mchip sync2 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:22.18-22.75" */
  reg \mchip.sync2.tmp1 ;
  /* hdlname = "mchip sync2 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:22.18-22.75" */
  wire \mchip.sync2.tmp2 ;
  /* hdlname = "mchip sync3 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:23.18-23.75" */
  wire \mchip.sync3.async ;
  /* hdlname = "mchip sync3 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:23.18-23.75" */
  wire \mchip.sync3.clock ;
  /* hdlname = "mchip sync3 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:23.18-23.75" */
  reg \mchip.sync3.sync ;
  /* hdlname = "mchip sync3 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:23.18-23.75" */
  reg \mchip.sync3.tmp1 ;
  /* hdlname = "mchip sync3 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:23.18-23.75" */
  wire \mchip.sync3.tmp2 ;
  /* hdlname = "mchip sync4 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:24.18-24.75" */
  wire \mchip.sync4.async ;
  /* hdlname = "mchip sync4 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:24.18-24.75" */
  wire \mchip.sync4.clock ;
  /* hdlname = "mchip sync4 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:24.18-24.75" */
  reg \mchip.sync4.sync ;
  /* hdlname = "mchip sync4 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:24.18-24.75" */
  reg \mchip.sync4.tmp1 ;
  /* hdlname = "mchip sync4 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:24.18-24.75" */
  wire \mchip.sync4.tmp2 ;
  /* hdlname = "mchip sync5 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:25.18-25.75" */
  wire \mchip.sync5.async ;
  /* hdlname = "mchip sync5 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:25.18-25.75" */
  wire \mchip.sync5.clock ;
  /* hdlname = "mchip sync5 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:25.18-25.75" */
  reg \mchip.sync5.sync ;
  /* hdlname = "mchip sync5 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:25.18-25.75" */
  reg \mchip.sync5.tmp1 ;
  /* hdlname = "mchip sync5 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:25.18-25.75" */
  wire \mchip.sync5.tmp2 ;
  /* hdlname = "mchip sync6 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:26.18-26.75" */
  wire \mchip.sync6.async ;
  /* hdlname = "mchip sync6 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:26.18-26.75" */
  wire \mchip.sync6.clock ;
  /* hdlname = "mchip sync6 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:26.18-26.75" */
  reg \mchip.sync6.sync ;
  /* hdlname = "mchip sync6 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:26.18-26.75" */
  reg \mchip.sync6.tmp1 ;
  /* hdlname = "mchip sync6 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:26.18-26.75" */
  wire \mchip.sync6.tmp2 ;
  /* hdlname = "mchip sync7 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:27.18-27.75" */
  wire \mchip.sync7.async ;
  /* hdlname = "mchip sync7 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:27.18-27.75" */
  wire \mchip.sync7.clock ;
  /* hdlname = "mchip sync7 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:27.18-27.75" */
  reg \mchip.sync7.sync ;
  /* hdlname = "mchip sync7 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:27.18-27.75" */
  reg \mchip.sync7.tmp1 ;
  /* hdlname = "mchip sync7 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:27.18-27.75" */
  wire \mchip.sync7.tmp2 ;
  /* hdlname = "mchip sync8 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:28.18-28.75" */
  wire \mchip.sync8.async ;
  /* hdlname = "mchip sync8 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:28.18-28.75" */
  wire \mchip.sync8.clock ;
  /* hdlname = "mchip sync8 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:28.18-28.75" */
  reg \mchip.sync8.sync ;
  /* hdlname = "mchip sync8 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:28.18-28.75" */
  reg \mchip.sync8.tmp1 ;
  /* hdlname = "mchip sync8 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:28.18-28.75" */
  wire \mchip.sync8.tmp2 ;
  /* hdlname = "mchip sync9 async" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:83.16-83.21|d14_siyuanl4_matrixcalc/src/chip.sv:29.18-29.70" */
  wire \mchip.sync9.async ;
  /* hdlname = "mchip sync9 clock" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:84.16-84.21|d14_siyuanl4_matrixcalc/src/chip.sv:29.18-29.70" */
  wire \mchip.sync9.clock ;
  /* hdlname = "mchip sync9 sync" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:85.17-85.21|d14_siyuanl4_matrixcalc/src/chip.sv:29.18-29.70" */
  reg \mchip.sync9.sync ;
  /* hdlname = "mchip sync9 tmp1" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.9-86.13|d14_siyuanl4_matrixcalc/src/chip.sv:29.18-29.70" */
  reg \mchip.sync9.tmp1 ;
  /* hdlname = "mchip sync9 tmp2" */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:86.15-86.19|d14_siyuanl4_matrixcalc/src/chip.sv:29.18-29.70" */
  wire \mchip.sync9.tmp2 ;
  assign _0605_ = \mchip.matrix_calculator.op_reg.Q [0] ? _0603_ : _0604_;
  assign _0606_ = ~(\mchip.matrix_calculator.shift_register.Q [69] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0607_ = \mchip.matrix_calculator.shift_register.Q [77] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0608_ = _0606_ & ~(_0607_);
  assign _0609_ = \mchip.matrix_calculator.shift_register.Q [93] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0610_ = \mchip.matrix_calculator.shift_register.Q [85] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0611_ = _0610_ | _0609_;
  assign _0612_ = _0608_ & ~(_0611_);
  assign _0613_ = \mchip.matrix_calculator.shift_register.Q [125] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0614_ = \mchip.matrix_calculator.shift_register.Q [117] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0615_ = _0614_ | _0613_;
  assign _0616_ = \mchip.matrix_calculator.shift_register.Q [109] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0617_ = \mchip.matrix_calculator.shift_register.Q [101] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0618_ = _0617_ | _0616_;
  assign _0619_ = _0618_ | _0615_;
  assign _0620_ = _0612_ & ~(_0619_);
  assign _0621_ = _1718_ & ~(_0620_);
  assign _0622_ = _0621_ ^ _0605_;
  assign \mchip.matrix_calculator.add_logic.add1.S [1] = _0622_ ^ _0586_;
  assign _0623_ = _0621_ & _0605_;
  assign _0624_ = _0622_ & _0586_;
  assign _0625_ = _0624_ | _0623_;
  assign _0626_ = ~(\mchip.matrix_calculator.shift_register.Q [6] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0627_ = \mchip.matrix_calculator.shift_register.Q [14] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0628_ = _0626_ & ~(_0627_);
  assign _0629_ = \mchip.matrix_calculator.shift_register.Q [30] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0630_ = \mchip.matrix_calculator.shift_register.Q [22] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0631_ = _0630_ | _0629_;
  assign _0632_ = _0628_ & ~(_0631_);
  assign _0633_ = \mchip.matrix_calculator.shift_register.Q [62] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0634_ = \mchip.matrix_calculator.shift_register.Q [54] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0635_ = _0634_ | _0633_;
  assign _0636_ = \mchip.matrix_calculator.shift_register.Q [46] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0637_ = \mchip.matrix_calculator.shift_register.Q [38] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0638_ = _0637_ | _0636_;
  assign _0639_ = _0638_ | _0635_;
  assign _0640_ = _0632_ & ~(_0639_);
  assign _0641_ = _1718_ & ~(_0640_);
  assign _0642_ = ~_0641_;
  assign _0643_ = ~(_0602_ | _1751_);
  assign _0644_ = _0641_ ^ _0643_;
  assign _0645_ = \mchip.matrix_calculator.op_reg.Q [0] ? _0642_ : _0644_;
  assign _0646_ = ~(\mchip.matrix_calculator.shift_register.Q [70] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0647_ = \mchip.matrix_calculator.shift_register.Q [78] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0648_ = _0646_ & ~(_0647_);
  assign _0649_ = \mchip.matrix_calculator.shift_register.Q [94] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0650_ = \mchip.matrix_calculator.shift_register.Q [86] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0651_ = _0650_ | _0649_;
  assign _0652_ = _0648_ & ~(_0651_);
  assign _0653_ = \mchip.matrix_calculator.shift_register.Q [126] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0654_ = \mchip.matrix_calculator.shift_register.Q [118] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0655_ = _0654_ | _0653_;
  assign _0656_ = \mchip.matrix_calculator.shift_register.Q [110] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0657_ = \mchip.matrix_calculator.shift_register.Q [102] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0658_ = _0657_ | _0656_;
  assign _0659_ = _0658_ | _0655_;
  assign _0660_ = _0652_ & ~(_0659_);
  assign _0661_ = _1718_ & ~(_0660_);
  assign _0662_ = _0661_ ^ _0645_;
  assign \mchip.matrix_calculator.add_logic.add1.S [2] = _0662_ ^ _0625_;
  assign _0663_ = _0661_ & _0645_;
  assign _0664_ = _0662_ & _0625_;
  assign _0665_ = _0664_ | _0663_;
  assign _0666_ = ~(\mchip.matrix_calculator.shift_register.Q [7] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0667_ = \mchip.matrix_calculator.shift_register.Q [15] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0668_ = _0666_ & ~(_0667_);
  assign _0669_ = \mchip.matrix_calculator.shift_register.Q [31] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0670_ = \mchip.matrix_calculator.shift_register.Q [23] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0671_ = _0670_ | _0669_;
  assign _0672_ = _0668_ & ~(_0671_);
  assign _0673_ = \mchip.matrix_calculator.shift_register.Q [63] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0674_ = \mchip.matrix_calculator.shift_register.Q [55] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0675_ = _0674_ | _0673_;
  assign _0676_ = \mchip.matrix_calculator.shift_register.Q [47] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0677_ = \mchip.matrix_calculator.shift_register.Q [39] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0678_ = _0677_ | _0676_;
  assign _0679_ = _0678_ | _0675_;
  assign _0680_ = _0672_ & ~(_0679_);
  assign _0681_ = _1718_ & ~(_0680_);
  assign _0682_ = _0641_ | ~(_0643_);
  assign _0683_ = _0681_ ^ _0682_;
  assign _0684_ = \mchip.matrix_calculator.op_reg.Q [0] ? _0681_ : _0683_;
  assign _0685_ = ~(\mchip.matrix_calculator.shift_register.Q [71] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0686_ = \mchip.matrix_calculator.shift_register.Q [79] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0687_ = _0685_ & ~(_0686_);
  assign _0688_ = \mchip.matrix_calculator.shift_register.Q [95] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0689_ = \mchip.matrix_calculator.shift_register.Q [87] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0690_ = _0689_ | _0688_;
  assign _0691_ = _0687_ & ~(_0690_);
  assign _0692_ = \mchip.matrix_calculator.shift_register.Q [127] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0693_ = \mchip.matrix_calculator.shift_register.Q [119] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0694_ = _0693_ | _0692_;
  assign _0695_ = \mchip.matrix_calculator.shift_register.Q [111] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0696_ = \mchip.matrix_calculator.shift_register.Q [103] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0697_ = _0696_ | _0695_;
  assign _0698_ = _0697_ | _0694_;
  assign _0699_ = _0691_ & ~(_0698_);
  assign _0700_ = _1718_ & ~(_0699_);
  assign _0701_ = ~(_0700_ ^ _0684_);
  assign \mchip.matrix_calculator.add_logic.add1.S [3] = _0701_ ^ _0665_;
  assign _0702_ = _0684_ | ~(_0700_);
  assign _0703_ = _0701_ & _0663_;
  assign _0704_ = _0702_ & ~(_0703_);
  assign _0705_ = ~(_0701_ & _0662_);
  assign _0706_ = _0625_ & ~(_0705_);
  assign _0707_ = _0704_ & ~(_0706_);
  assign _0708_ = _0681_ | _0641_;
  assign _0709_ = _0643_ & ~(_0708_);
  assign _0710_ = _0582_ & ~(_0709_);
  assign \mchip.matrix_calculator.add_logic.add1.S [4] = _0710_ ^ _0707_;
  assign _0711_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [72]);
  assign _0712_ = \mchip.matrix_calculator.shift_register.Q [88] & ~(_0445_);
  assign _0713_ = _0711_ & ~(_0712_);
  assign _0714_ = \mchip.matrix_calculator.shift_register.Q [120] & ~(_0440_);
  assign _0715_ = \mchip.matrix_calculator.shift_register.Q [104] & ~(_0442_);
  assign _0716_ = _0715_ | _0714_;
  assign _0717_ = _0713_ & ~(_0716_);
  assign _0718_ = ~(_0717_ | _0453_);
  assign _0719_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [36]);
  assign _0720_ = \mchip.matrix_calculator.shift_register.Q [44] & ~(_1815_);
  assign _0721_ = _0719_ & ~(_0720_);
  assign _0722_ = _0721_ | _0042_;
  assign \mchip.matrix_calculator.mul_logic.mult2.S [0] = _0718_ & ~(_0722_);
  assign _0723_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [68]);
  assign _0724_ = \mchip.matrix_calculator.shift_register.Q [84] & ~(_0445_);
  assign _0725_ = _0723_ & ~(_0724_);
  assign _0726_ = \mchip.matrix_calculator.shift_register.Q [116] & ~(_0440_);
  assign _0727_ = \mchip.matrix_calculator.shift_register.Q [100] & ~(_0442_);
  assign _0728_ = _0727_ | _0726_;
  assign _0729_ = _0725_ & ~(_0728_);
  assign _0730_ = ~(_0729_ | _0453_);
  assign _0731_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [16]);
  assign _0732_ = \mchip.matrix_calculator.shift_register.Q [24] & ~(_1815_);
  assign _0733_ = _0731_ & ~(_0732_);
  assign _0734_ = _0733_ | _0042_;
  assign \mchip.matrix_calculator.mul_logic.mult7.S [0] = _0730_ & ~(_0734_);
  assign _0735_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [64]);
  assign _0736_ = \mchip.matrix_calculator.shift_register.Q [80] & ~(_0445_);
  assign _0737_ = _0735_ & ~(_0736_);
  assign _0738_ = \mchip.matrix_calculator.shift_register.Q [112] & ~(_0440_);
  assign _0739_ = \mchip.matrix_calculator.shift_register.Q [96] & ~(_0442_);
  assign _0740_ = _0739_ | _0738_;
  assign _0741_ = _0737_ & ~(_0740_);
  assign _0742_ = ~(_0741_ | _0453_);
  assign _0743_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [0]);
  assign _0744_ = \mchip.matrix_calculator.shift_register.Q [8] & ~(_1815_);
  assign _0745_ = _0743_ & ~(_0744_);
  assign _0746_ = _0745_ | _0042_;
  assign \mchip.matrix_calculator.mul_logic.mult8.S [0] = _0742_ & ~(_0746_);
  assign _0747_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [32]);
  assign _0748_ = \mchip.matrix_calculator.shift_register.Q [40] & ~(_1815_);
  assign _0749_ = _0747_ & ~(_0748_);
  assign _0750_ = _0749_ | _0042_;
  assign \mchip.matrix_calculator.mul_logic.mult6.S [0] = _0718_ & ~(_0750_);
  assign _0751_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [48]);
  assign _0752_ = \mchip.matrix_calculator.shift_register.Q [56] & ~(_1815_);
  assign _0753_ = _0751_ & ~(_0752_);
  assign _0754_ = _0753_ | _0042_;
  assign \mchip.matrix_calculator.mul_logic.mult5.S [0] = _0454_ & ~(_0754_);
  assign _0755_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [4]);
  assign _0756_ = \mchip.matrix_calculator.shift_register.Q [12] & ~(_1815_);
  assign _0757_ = _0755_ & ~(_0756_);
  assign _0758_ = _0757_ | _0042_;
  assign \mchip.matrix_calculator.mul_logic.mult4.S [0] = _0742_ & ~(_0758_);
  assign _0759_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [20]);
  assign _0760_ = \mchip.matrix_calculator.shift_register.Q [28] & ~(_1815_);
  assign _0761_ = _0759_ & ~(_0760_);
  assign _0762_ = _0761_ | _0042_;
  assign \mchip.matrix_calculator.mul_logic.mult3.S [0] = _0730_ & ~(_0762_);
  assign _0763_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [24] ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [16];
  assign _0764_ = ~(_0763_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [0]);
  assign _0765_ = _0763_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [0];
  assign _0766_ = ~(_0765_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [8]);
  assign _0767_ = ~(_0766_ & _0764_);
  assign _0768_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [24] & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [16];
  assign _0769_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_reg.Q [25] ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [17]);
  assign _0770_ = ~(_0769_ ^ _0768_);
  assign _0771_ = _0770_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [1];
  assign _0772_ = _0771_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [9];
  assign _0773_ = _0772_ & _0767_;
  assign _0774_ = ~(_0770_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [1]);
  assign _0775_ = ~(_0771_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [9]);
  assign _0776_ = ~(_0775_ & _0774_);
  assign _0777_ = _0768_ & ~(_0769_);
  assign _0778_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [25] & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [17];
  assign _0779_ = _0778_ | _0777_;
  assign _0780_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_reg.Q [26] ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [18]);
  assign _0781_ = ~(_0780_ ^ _0779_);
  assign _0782_ = _0781_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [2];
  assign _0783_ = _0782_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [10];
  assign _0784_ = ~(_0783_ ^ _0776_);
  assign \mchip.matrix_calculator.mul_logic.add_out [2] = ~(_0784_ ^ _0773_);
  assign _0785_ = _0783_ & _0776_;
  assign _0786_ = _0773_ & ~(_0784_);
  assign _0787_ = ~(_0786_ | _0785_);
  assign _0788_ = _0781_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [2];
  assign _0789_ = _0782_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [10];
  assign _0790_ = _0789_ | _0788_;
  assign _0791_ = ~\mchip.matrix_calculator.mul_logic.layer_1_reg.Q [3];
  assign _0792_ = _0780_ | ~(_0779_);
  assign _0793_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [26] & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [18];
  assign _0794_ = _0792_ & ~(_0793_);
  assign _0795_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_reg.Q [27] ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [19]);
  assign _0796_ = _0795_ ^ _0794_;
  assign _0797_ = _0796_ ^ _0791_;
  assign _0798_ = _0797_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [11];
  assign _0799_ = _0798_ ^ _0790_;
  assign \mchip.matrix_calculator.mul_logic.add_out [3] = _0799_ ^ _0787_;
  assign _0800_ = _0790_ & ~(_0798_);
  assign _0801_ = _0785_ & ~(_0799_);
  assign _0802_ = _0801_ | _0800_;
  assign _0803_ = _0799_ | _0784_;
  assign _0804_ = _0773_ & ~(_0803_);
  assign _0805_ = _0804_ | _0802_;
  assign _0806_ = _0796_ & ~(_0791_);
  assign _0807_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [11] & ~(_0797_);
  assign _0808_ = _0807_ | _0806_;
  assign _0809_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [27] & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [19];
  assign _0810_ = _0793_ & ~(_0795_);
  assign _0811_ = _0810_ | _0809_;
  assign _0812_ = _0795_ | _0780_;
  assign _0813_ = _0779_ & ~(_0812_);
  assign _0814_ = _0813_ | _0811_;
  assign _0815_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_reg.Q [28] ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [20]);
  assign _0816_ = ~(_0815_ ^ _0814_);
  assign _0817_ = _0816_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [4];
  assign _0818_ = _0817_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [12];
  assign _0819_ = ~(_0818_ ^ _0808_);
  assign \mchip.matrix_calculator.mul_logic.add_out [4] = ~(_0819_ ^ _0805_);
  assign _0820_ = _0818_ & _0808_;
  assign _0821_ = _0805_ & ~(_0819_);
  assign _0822_ = ~(_0821_ | _0820_);
  assign _0823_ = _0816_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [4];
  assign _0824_ = _0817_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [12];
  assign _0825_ = _0824_ | _0823_;
  assign _0826_ = ~\mchip.matrix_calculator.mul_logic.layer_1_reg.Q [5];
  assign _0827_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [28] & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [20];
  assign _0828_ = _0814_ & ~(_0815_);
  assign _0829_ = ~(_0828_ | _0827_);
  assign _0830_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_reg.Q [29] ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [21]);
  assign _0831_ = _0830_ ^ _0829_;
  assign _0832_ = _0831_ ^ _0826_;
  assign _0833_ = _0832_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [13];
  assign _0834_ = _0833_ ^ _0825_;
  assign \mchip.matrix_calculator.mul_logic.add_out [5] = _0834_ ^ _0822_;
  assign _0835_ = _0834_ | _0819_;
  assign _0836_ = _0805_ & ~(_0835_);
  assign _0837_ = _0825_ & ~(_0833_);
  assign _0838_ = _0820_ & ~(_0834_);
  assign _0839_ = _0838_ | _0837_;
  assign _0840_ = _0839_ | _0836_;
  assign _0841_ = _0831_ & ~(_0826_);
  assign _0842_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [13] & ~(_0832_);
  assign _0843_ = _0842_ | _0841_;
  assign _0844_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [29] & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [21];
  assign _0845_ = _0827_ & ~(_0830_);
  assign _0846_ = _0845_ | _0844_;
  assign _0847_ = _0830_ | _0815_;
  assign _0848_ = _0814_ & ~(_0847_);
  assign _0849_ = _0848_ | _0846_;
  assign _0850_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [30] ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [22];
  assign _0851_ = _0850_ ^ _0849_;
  assign _0852_ = _0851_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [6];
  assign _0853_ = _0852_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [14];
  assign _0854_ = ~(_0853_ ^ _0843_);
  assign \mchip.matrix_calculator.mul_logic.add_out [6] = ~(_0854_ ^ _0840_);
  assign _0855_ = _0853_ & _0843_;
  assign _0856_ = _0840_ & ~(_0854_);
  assign _0857_ = ~(_0856_ | _0855_);
  assign _0858_ = ~(_0851_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [6]);
  assign _0859_ = _0852_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [14];
  assign _0860_ = _0858_ & ~(_0859_);
  assign _0861_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [30] & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [22];
  assign _0862_ = _0850_ & _0849_;
  assign _0863_ = _0862_ | _0861_;
  assign _0864_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [31] ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [23];
  assign _0865_ = _0864_ ^ _0863_;
  assign _0866_ = _0865_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [7];
  assign _0867_ = _0866_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [15];
  assign _0868_ = _0867_ ^ _0860_;
  assign \mchip.matrix_calculator.mul_logic.add_out [7] = _0868_ ^ _0857_;
  assign _0869_ = _0860_ | ~(_0867_);
  assign _0870_ = _0855_ & ~(_0868_);
  assign _0871_ = _0869_ & ~(_0870_);
  assign _0872_ = _0868_ | _0854_;
  assign _0873_ = _0839_ & ~(_0872_);
  assign _0874_ = _0871_ & ~(_0873_);
  assign _0875_ = _0872_ | _0835_;
  assign _0876_ = _0805_ & ~(_0875_);
  assign _0877_ = _0876_ | ~(_0874_);
  assign _0878_ = ~(_0865_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [7]);
  assign _0879_ = ~(_0866_ & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [15]);
  assign _0880_ = ~(_0879_ & _0878_);
  assign _0881_ = ~(_0864_ & _0850_);
  assign _0882_ = _0881_ | _0847_;
  assign _0883_ = _0882_ | ~(_0814_);
  assign _0884_ = _0846_ & ~(_0881_);
  assign _0885_ = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [31] & \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [23];
  assign _0886_ = _0864_ & _0861_;
  assign _0887_ = _0886_ | _0885_;
  assign _0888_ = _0887_ | _0884_;
  assign _0889_ = _0883_ & ~(_0888_);
  assign _0890_ = _0889_ ^ _0880_;
  assign \mchip.matrix_calculator.mul_logic.add_out [8] = ~(_0890_ ^ _0877_);
  assign \mchip.matrix_calculator.mul_logic.add_out [1] = _0772_ ^ _0767_;
  assign _0891_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [24] ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [16];
  assign _0892_ = ~(_0891_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [0]);
  assign _0893_ = _0891_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [0];
  assign _0894_ = ~(_0893_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [8]);
  assign _0895_ = ~(_0894_ & _0892_);
  assign _0896_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [24] & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [16];
  assign _0897_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [25] ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [17]);
  assign _0898_ = ~(_0897_ ^ _0896_);
  assign _0899_ = _0898_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [1];
  assign _0900_ = _0899_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [9];
  assign \mchip.matrix_calculator.mul_logic.add_out2 [1] = _0900_ ^ _0895_;
  assign _0901_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [21]);
  assign _0902_ = \mchip.matrix_calculator.shift_register.Q [29] & ~(_1815_);
  assign _0903_ = _0901_ & ~(_0902_);
  assign _0904_ = _0903_ | _0042_;
  assign _0905_ = _0730_ & ~(_0904_);
  assign _0906_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [69]);
  assign _0907_ = \mchip.matrix_calculator.shift_register.Q [85] & ~(_0445_);
  assign _0908_ = _0906_ & ~(_0907_);
  assign _0909_ = \mchip.matrix_calculator.shift_register.Q [117] & ~(_0440_);
  assign _0910_ = \mchip.matrix_calculator.shift_register.Q [101] & ~(_0442_);
  assign _0911_ = _0910_ | _0909_;
  assign _0912_ = _0908_ & ~(_0911_);
  assign _0913_ = _0912_ | _0453_;
  assign _0914_ = _0913_ | _0762_;
  assign \mchip.matrix_calculator.mul_logic.mult3.S [1] = ~(_0914_ ^ _0905_);
  assign _0915_ = _0905_ & ~(_0914_);
  assign _0916_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [22]);
  assign _0917_ = \mchip.matrix_calculator.shift_register.Q [30] & ~(_1815_);
  assign _0918_ = _0916_ & ~(_0917_);
  assign _0919_ = _0918_ | _0042_;
  assign _0920_ = _0919_ | ~(_0730_);
  assign _0921_ = ~(_0913_ | _0904_);
  assign _0922_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [70]);
  assign _0923_ = \mchip.matrix_calculator.shift_register.Q [86] & ~(_0445_);
  assign _0924_ = _0922_ & ~(_0923_);
  assign _0925_ = \mchip.matrix_calculator.shift_register.Q [118] & ~(_0440_);
  assign _0926_ = \mchip.matrix_calculator.shift_register.Q [102] & ~(_0442_);
  assign _0927_ = _0926_ | _0925_;
  assign _0928_ = _0924_ & ~(_0927_);
  assign _0929_ = _0928_ | _0453_;
  assign _0930_ = _0929_ | _0762_;
  assign _0931_ = _0930_ ^ _0921_;
  assign _0932_ = ~(_0931_ ^ _0920_);
  assign \mchip.matrix_calculator.mul_logic.mult3.S [2] = ~(_0932_ ^ _0915_);
  assign _0933_ = _0915_ & ~(_0932_);
  assign _0934_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [23]);
  assign _0935_ = \mchip.matrix_calculator.shift_register.Q [31] & ~(_1815_);
  assign _0936_ = _0934_ & ~(_0935_);
  assign _0937_ = _0936_ | _0042_;
  assign _0938_ = _0730_ & ~(_0937_);
  assign _0939_ = _0931_ | _0920_;
  assign _0940_ = _0921_ & ~(_0930_);
  assign _0941_ = _0939_ & ~(_0940_);
  assign _0942_ = ~(_0919_ | _0913_);
  assign _0943_ = ~(_0929_ | _0904_);
  assign _0944_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [71]);
  assign _0945_ = \mchip.matrix_calculator.shift_register.Q [87] & ~(_0445_);
  assign _0946_ = _0944_ & ~(_0945_);
  assign _0947_ = \mchip.matrix_calculator.shift_register.Q [119] & ~(_0440_);
  assign _0948_ = \mchip.matrix_calculator.shift_register.Q [103] & ~(_0442_);
  assign _0949_ = _0948_ | _0947_;
  assign _0950_ = _0946_ & ~(_0949_);
  assign _0951_ = _0950_ | _0453_;
  assign _0952_ = _0951_ | _0762_;
  assign _0953_ = _0952_ ^ _0943_;
  assign _0954_ = _0953_ ^ _0942_;
  assign _0955_ = ~(_0954_ ^ _0941_);
  assign _0956_ = _0955_ ^ _0938_;
  assign \mchip.matrix_calculator.mul_logic.mult3.S [3] = ~(_0956_ ^ _0933_);
  assign _0957_ = _0933_ & ~(_0956_);
  assign _0958_ = ~(_0954_ | _0941_);
  assign _0959_ = _0938_ & ~(_0955_);
  assign _0960_ = _0959_ | _0958_;
  assign _0961_ = ~(_0937_ | _0913_);
  assign _0962_ = _0953_ | ~(_0942_);
  assign _0963_ = _0943_ & ~(_0952_);
  assign _0964_ = _0963_ | ~(_0962_);
  assign _0965_ = _0929_ | _0919_;
  assign _0966_ = ~(_0951_ | _0904_);
  assign _0967_ = _0966_ ^ _0965_;
  assign _0968_ = _0967_ ^ _0964_;
  assign _0969_ = ~(_0968_ ^ _0961_);
  assign _0970_ = ~(_0969_ ^ _0960_);
  assign \mchip.matrix_calculator.mul_logic.mult3.S [4] = ~(_0970_ ^ _0957_);
  assign _0971_ = _0969_ & _0960_;
  assign _0972_ = _0957_ & ~(_0970_);
  assign _0973_ = ~(_0972_ | _0971_);
  assign _0974_ = _0961_ & ~(_0968_);
  assign _0975_ = _0964_ & ~(_0967_);
  assign _0976_ = _0975_ | _0974_;
  assign _0977_ = ~(_0937_ | _0929_);
  assign _0978_ = _0965_ | ~(_0966_);
  assign _0979_ = ~(_0951_ | _0919_);
  assign _0980_ = _0979_ ^ _0978_;
  assign _0981_ = ~(_0980_ ^ _0977_);
  assign _0982_ = ~(_0981_ ^ _0976_);
  assign \mchip.matrix_calculator.mul_logic.mult3.S [5] = _0982_ ^ _0973_;
  assign _0983_ = _0981_ & _0976_;
  assign _0984_ = _0971_ & ~(_0982_);
  assign _0985_ = _0984_ | _0983_;
  assign _0986_ = _0982_ | _0970_;
  assign _0987_ = _0957_ & ~(_0986_);
  assign _0988_ = _0987_ | _0985_;
  assign _0989_ = _0977_ & ~(_0980_);
  assign _0990_ = _0979_ & ~(_0978_);
  assign _0991_ = _0990_ | _0989_;
  assign _0992_ = ~(_0951_ | _0937_);
  assign _0993_ = _0992_ ^ _0991_;
  assign \mchip.matrix_calculator.mul_logic.mult3.S [6] = _0993_ ^ _0988_;
  assign _0994_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [73]);
  assign _0995_ = \mchip.matrix_calculator.shift_register.Q [89] & ~(_0445_);
  assign _0996_ = _0994_ & ~(_0995_);
  assign _0997_ = \mchip.matrix_calculator.shift_register.Q [121] & ~(_0440_);
  assign _0998_ = \mchip.matrix_calculator.shift_register.Q [105] & ~(_0442_);
  assign _0999_ = _0998_ | _0997_;
  assign _1000_ = _0996_ & ~(_0999_);
  assign _1001_ = _1000_ | _0453_;
  assign _1002_ = ~(_1001_ | _0750_);
  assign _1003_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [33]);
  assign _1004_ = \mchip.matrix_calculator.shift_register.Q [41] & ~(_1815_);
  assign _1005_ = _1003_ & ~(_1004_);
  assign _1006_ = _1005_ | _0042_;
  assign _1007_ = _1006_ | ~(_0718_);
  assign _1008_ = _1002_ & ~(_1007_);
  assign _1009_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [34]);
  assign _1010_ = \mchip.matrix_calculator.shift_register.Q [42] & ~(_1815_);
  assign _1011_ = _1009_ & ~(_1010_);
  assign _1012_ = _1011_ | _0042_;
  assign _1013_ = _0718_ & ~(_1012_);
  assign _1014_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [74]);
  assign _1015_ = \mchip.matrix_calculator.shift_register.Q [90] & ~(_0445_);
  assign _1016_ = _1014_ & ~(_1015_);
  assign _1017_ = \mchip.matrix_calculator.shift_register.Q [122] & ~(_0440_);
  assign _1018_ = \mchip.matrix_calculator.shift_register.Q [106] & ~(_0442_);
  assign _1019_ = _1018_ | _1017_;
  assign _1020_ = _1016_ & ~(_1019_);
  assign _1021_ = _1020_ | _0453_;
  assign _1022_ = ~(_1021_ | _0750_);
  assign _1023_ = _1022_ ^ _1013_;
  assign _1024_ = ~(_1006_ | _1001_);
  assign _1025_ = ~(_1024_ ^ _1023_);
  assign _1026_ = _1008_ & ~(_1025_);
  assign _1027_ = _1024_ & _1023_;
  assign _1028_ = ~(_1021_ | _1006_);
  assign _1029_ = _1022_ & _1013_;
  assign _1030_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [75]);
  assign _1031_ = \mchip.matrix_calculator.shift_register.Q [91] & ~(_0445_);
  assign _1032_ = _1030_ & ~(_1031_);
  assign _1033_ = \mchip.matrix_calculator.shift_register.Q [123] & ~(_0440_);
  assign _1034_ = \mchip.matrix_calculator.shift_register.Q [107] & ~(_0442_);
  assign _1035_ = _1034_ | _1033_;
  assign _1036_ = _1032_ & ~(_1035_);
  assign _1037_ = _1036_ | _0453_;
  assign _1038_ = _1037_ | _0750_;
  assign _1039_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [35]);
  assign _1040_ = \mchip.matrix_calculator.shift_register.Q [43] & ~(_1815_);
  assign _1041_ = _1039_ & ~(_1040_);
  assign _1042_ = _1041_ | _0042_;
  assign _1043_ = _0718_ & ~(_1042_);
  assign _1044_ = _1012_ | _1001_;
  assign _1045_ = _1044_ ^ _1043_;
  assign _1046_ = ~(_1045_ ^ _1038_);
  assign _1047_ = _1046_ ^ _1029_;
  assign _1048_ = _1047_ ^ _1028_;
  assign _1049_ = _1048_ ^ _1027_;
  assign \mchip.matrix_calculator.mul_logic.mult6.S [3] = ~(_1049_ ^ _1026_);
  assign _1050_ = _1026_ & ~(_1049_);
  assign _1051_ = _1027_ & ~(_1048_);
  assign _1052_ = _1051_ | _1050_;
  assign _1053_ = _1028_ & ~(_1047_);
  assign _1054_ = _1029_ & ~(_1046_);
  assign _1055_ = _1054_ | _1053_;
  assign _1056_ = ~(_1037_ | _1006_);
  assign _1057_ = _1045_ | _1038_;
  assign _1058_ = _1043_ & ~(_1044_);
  assign _1059_ = _1058_ | ~(_1057_);
  assign _1060_ = ~(_1042_ | _1001_);
  assign _1061_ = _1021_ | _1012_;
  assign _1062_ = _1061_ ^ _1060_;
  assign _1063_ = _1062_ ^ _1059_;
  assign _1064_ = ~(_1063_ ^ _1056_);
  assign _1065_ = ~(_1064_ ^ _1055_);
  assign \mchip.matrix_calculator.mul_logic.mult6.S [4] = ~(_1065_ ^ _1052_);
  assign _1066_ = _1064_ & _1055_;
  assign _1067_ = _1052_ & ~(_1065_);
  assign _1068_ = ~(_1067_ | _1066_);
  assign _1069_ = _1056_ & ~(_1063_);
  assign _1070_ = _1059_ & ~(_1062_);
  assign _1071_ = _1070_ | _1069_;
  assign _1072_ = _1060_ & ~(_1061_);
  assign _1073_ = ~(_1042_ | _1021_);
  assign _1074_ = ~(_1037_ | _1012_);
  assign _1075_ = _1074_ ^ _1073_;
  assign _1076_ = _1075_ ^ _1072_;
  assign _1077_ = ~(_1076_ ^ _1071_);
  assign \mchip.matrix_calculator.mul_logic.mult6.S [5] = _1077_ ^ _1068_;
  assign _1078_ = _1076_ & _1071_;
  assign _1079_ = _1066_ & ~(_1077_);
  assign _1080_ = _1079_ | _1078_;
  assign _1081_ = _1077_ | _1065_;
  assign _1082_ = _1052_ & ~(_1081_);
  assign _1083_ = _1082_ | _1080_;
  assign _1084_ = ~(_1075_ & _1072_);
  assign _1085_ = ~(_1074_ & _1073_);
  assign _1086_ = ~(_1042_ | _1037_);
  assign _1087_ = ~(_1086_ ^ _1085_);
  assign _1088_ = ~(_1087_ ^ _1084_);
  assign \mchip.matrix_calculator.mul_logic.mult6.S [6] = _1088_ ^ _1083_;
  assign _1089_ = _1085_ | ~(_1086_);
  assign _1090_ = _1084_ | ~(_1087_);
  assign _1091_ = _1088_ & _1083_;
  assign _1092_ = _1090_ & ~(_1091_);
  assign \mchip.matrix_calculator.mul_logic.mult6.S [7] = _1092_ ^ _1089_;
  assign \mchip.matrix_calculator.mul_logic.mult6.S [2] = ~(_1025_ ^ _1008_);
  assign \mchip.matrix_calculator.mul_logic.mult6.S [1] = ~(_1007_ ^ _1002_);
  assign \mchip.matrix_calculator.mul_logic.add_out [0] = _0765_ ^ \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [8];
  assign _1093_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [1]);
  assign _1094_ = \mchip.matrix_calculator.shift_register.Q [9] & ~(_1815_);
  assign _1095_ = _1093_ & ~(_1094_);
  assign _1096_ = _1095_ | _0042_;
  assign _1097_ = _0742_ & ~(_1096_);
  assign _1098_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [65]);
  assign _1099_ = \mchip.matrix_calculator.shift_register.Q [81] & ~(_0445_);
  assign _1100_ = _1098_ & ~(_1099_);
  assign _1101_ = \mchip.matrix_calculator.shift_register.Q [113] & ~(_0440_);
  assign _1102_ = \mchip.matrix_calculator.shift_register.Q [97] & ~(_0442_);
  assign _1103_ = _1102_ | _1101_;
  assign _1104_ = _1100_ & ~(_1103_);
  assign _1105_ = _1104_ | _0453_;
  assign _1106_ = _1105_ | _0746_;
  assign \mchip.matrix_calculator.mul_logic.mult8.S [1] = ~(_1106_ ^ _1097_);
  assign _1107_ = _1097_ & ~(_1106_);
  assign _1108_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [2]);
  assign _1109_ = \mchip.matrix_calculator.shift_register.Q [10] & ~(_1815_);
  assign _1110_ = _1108_ & ~(_1109_);
  assign _1111_ = _1110_ | _0042_;
  assign _1112_ = _0742_ & ~(_1111_);
  assign _1113_ = ~(_1105_ | _1096_);
  assign _1114_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [66]);
  assign _1115_ = \mchip.matrix_calculator.shift_register.Q [82] & ~(_0445_);
  assign _1116_ = _1114_ & ~(_1115_);
  assign _1117_ = \mchip.matrix_calculator.shift_register.Q [114] & ~(_0440_);
  assign _1118_ = \mchip.matrix_calculator.shift_register.Q [98] & ~(_0442_);
  assign _1119_ = _1118_ | _1117_;
  assign _1120_ = _1116_ & ~(_1119_);
  assign _1121_ = _1120_ | _0453_;
  assign _1122_ = _1121_ | _0746_;
  assign _1123_ = _1122_ ^ _1113_;
  assign _1124_ = _1123_ ^ _1112_;
  assign \mchip.matrix_calculator.mul_logic.mult8.S [2] = ~(_1124_ ^ _1107_);
  assign _1125_ = _1107_ & ~(_1124_);
  assign _1126_ = _1123_ | ~(_1112_);
  assign _1127_ = _1113_ & ~(_1122_);
  assign _1128_ = _1127_ | ~(_1126_);
  assign _1129_ = ~(_1121_ | _1096_);
  assign _1130_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [67]);
  assign _1131_ = \mchip.matrix_calculator.shift_register.Q [83] & ~(_0445_);
  assign _1132_ = _1130_ & ~(_1131_);
  assign _1133_ = \mchip.matrix_calculator.shift_register.Q [115] & ~(_0440_);
  assign _1134_ = \mchip.matrix_calculator.shift_register.Q [99] & ~(_0442_);
  assign _1135_ = _1134_ | _1133_;
  assign _1136_ = _1132_ & ~(_1135_);
  assign _1137_ = _1136_ | _0453_;
  assign _1138_ = ~(_1137_ | _0746_);
  assign _1139_ = _1138_ ^ _1129_;
  assign _1140_ = _1111_ | _1105_;
  assign _1141_ = _1140_ ^ _1139_;
  assign _1142_ = ~(_1141_ ^ _1128_);
  assign _1143_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [3]);
  assign _1144_ = \mchip.matrix_calculator.shift_register.Q [11] & ~(_1815_);
  assign _1145_ = _1143_ & ~(_1144_);
  assign _1146_ = _1145_ | _0042_;
  assign _1147_ = _0742_ & ~(_1146_);
  assign _1148_ = ~_1147_;
  assign _1149_ = _1148_ ^ _1142_;
  assign _1150_ = _1125_ & ~(_1149_);
  assign _1151_ = _1128_ & ~(_1141_);
  assign _1152_ = _1142_ & ~(_1148_);
  assign _1153_ = _1152_ | _1151_;
  assign _1154_ = ~(_1146_ | _1105_);
  assign _1155_ = ~(_1138_ & _1129_);
  assign _1156_ = _1139_ & ~(_1140_);
  assign _1157_ = _1156_ | ~(_1155_);
  assign _1158_ = _1121_ | _1111_;
  assign _1159_ = ~(_1137_ | _1096_);
  assign _1160_ = _1159_ ^ _1158_;
  assign _1161_ = _1160_ ^ _1157_;
  assign _1162_ = ~(_1161_ ^ _1154_);
  assign _1163_ = ~(_1162_ ^ _1153_);
  assign \mchip.matrix_calculator.mul_logic.mult8.S [4] = ~(_1163_ ^ _1150_);
  assign _1164_ = _1162_ & _1153_;
  assign _1165_ = _1150_ & ~(_1163_);
  assign _1166_ = ~(_1165_ | _1164_);
  assign _1167_ = _1154_ & ~(_1161_);
  assign _1168_ = _1157_ & ~(_1160_);
  assign _1169_ = _1168_ | _1167_;
  assign _1170_ = ~(_1146_ | _1121_);
  assign _1171_ = _1158_ | ~(_1159_);
  assign _1172_ = ~(_1137_ | _1111_);
  assign _1173_ = _1172_ ^ _1171_;
  assign _1174_ = ~(_1173_ ^ _1170_);
  assign _1175_ = ~(_1174_ ^ _1169_);
  assign \mchip.matrix_calculator.mul_logic.mult8.S [5] = _1175_ ^ _1166_;
  assign _1176_ = _1174_ & _1169_;
  assign _1177_ = _1164_ & ~(_1175_);
  assign _1178_ = _1177_ | _1176_;
  assign _1179_ = _1175_ | _1163_;
  assign _1180_ = _1150_ & ~(_1179_);
  assign _1181_ = _1180_ | _1178_;
  assign _1182_ = _1170_ & ~(_1173_);
  assign _1183_ = _1172_ & ~(_1171_);
  assign _1184_ = _1183_ | _1182_;
  assign _1185_ = ~(_1146_ | _1137_);
  assign _1186_ = _1185_ ^ _1184_;
  assign \mchip.matrix_calculator.mul_logic.mult8.S [6] = _1186_ ^ _1181_;
  assign \mchip.matrix_calculator.mul_logic.mult8.S [3] = ~(_1149_ ^ _1125_);
  assign _1187_ = _0900_ & _0895_;
  assign _1188_ = ~(_0898_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [1]);
  assign _1189_ = ~(_0899_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [9]);
  assign _1190_ = ~(_1189_ & _1188_);
  assign _1191_ = _0896_ & ~(_0897_);
  assign _1192_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [25] & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [17];
  assign _1193_ = _1192_ | _1191_;
  assign _1194_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [26] ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [18]);
  assign _1195_ = ~(_1194_ ^ _1193_);
  assign _1196_ = _1195_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [2];
  assign _1197_ = _1196_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [10];
  assign _1198_ = ~(_1197_ ^ _1190_);
  assign \mchip.matrix_calculator.mul_logic.add_out2 [2] = ~(_1198_ ^ _1187_);
  assign _1199_ = _1197_ & _1190_;
  assign _1200_ = _1187_ & ~(_1198_);
  assign _1201_ = ~(_1200_ | _1199_);
  assign _1202_ = _1195_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [2];
  assign _1203_ = _1196_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [10];
  assign _1204_ = _1203_ | _1202_;
  assign _1205_ = ~\mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [3];
  assign _1206_ = _1194_ | ~(_1193_);
  assign _1207_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [26] & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [18];
  assign _1208_ = _1206_ & ~(_1207_);
  assign _1209_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [27] ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [19]);
  assign _1210_ = _1209_ ^ _1208_;
  assign _1211_ = _1210_ ^ _1205_;
  assign _1212_ = _1211_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [11];
  assign _1213_ = _1212_ ^ _1204_;
  assign \mchip.matrix_calculator.mul_logic.add_out2 [3] = _1213_ ^ _1201_;
  assign _1214_ = _1204_ & ~(_1212_);
  assign _1215_ = _1199_ & ~(_1213_);
  assign _1216_ = _1215_ | _1214_;
  assign _1217_ = _1213_ | _1198_;
  assign _1218_ = _1187_ & ~(_1217_);
  assign _1219_ = _1218_ | _1216_;
  assign _1220_ = _1210_ & ~(_1205_);
  assign _1221_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [11] & ~(_1211_);
  assign _1222_ = _1221_ | _1220_;
  assign _1223_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [27] & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [19];
  assign _1224_ = _1207_ & ~(_1209_);
  assign _1225_ = _1224_ | _1223_;
  assign _1226_ = _1209_ | _1194_;
  assign _1227_ = _1193_ & ~(_1226_);
  assign _1228_ = _1227_ | _1225_;
  assign _1229_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [28] ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [20]);
  assign _1230_ = ~(_1229_ ^ _1228_);
  assign _1231_ = _1230_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [4];
  assign _1232_ = _1231_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [12];
  assign _1233_ = ~(_1232_ ^ _1222_);
  assign \mchip.matrix_calculator.mul_logic.add_out2 [4] = ~(_1233_ ^ _1219_);
  assign _1234_ = _1232_ & _1222_;
  assign _1235_ = _1219_ & ~(_1233_);
  assign _1236_ = ~(_1235_ | _1234_);
  assign _1237_ = _1230_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [4];
  assign _1238_ = _1231_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [12];
  assign _1239_ = _1238_ | _1237_;
  assign _1240_ = ~\mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [5];
  assign _1241_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [28] & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [20];
  assign _1242_ = _1228_ & ~(_1229_);
  assign _1243_ = ~(_1242_ | _1241_);
  assign _1244_ = ~(\mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [29] ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [21]);
  assign _1245_ = _1244_ ^ _1243_;
  assign _1246_ = _1245_ ^ _1240_;
  assign _1247_ = _1246_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [13];
  assign _1248_ = _1247_ ^ _1239_;
  assign \mchip.matrix_calculator.mul_logic.add_out2 [5] = _1248_ ^ _1236_;
  assign _1249_ = _1248_ | _1233_;
  assign _1250_ = _1219_ & ~(_1249_);
  assign _1251_ = _1239_ & ~(_1247_);
  assign _1252_ = _1234_ & ~(_1248_);
  assign _1253_ = _1252_ | _1251_;
  assign _1254_ = _1253_ | _1250_;
  assign _1255_ = _1245_ & ~(_1240_);
  assign _1256_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [13] & ~(_1246_);
  assign _1257_ = _1256_ | _1255_;
  assign _1258_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [29] & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [21];
  assign _1259_ = _1241_ & ~(_1244_);
  assign _1260_ = _1259_ | _1258_;
  assign _1261_ = _1244_ | _1229_;
  assign _1262_ = _1228_ & ~(_1261_);
  assign _1263_ = _1262_ | _1260_;
  assign _1264_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [30] ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [22];
  assign _1265_ = _1264_ ^ _1263_;
  assign _1266_ = _1265_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [6];
  assign _1267_ = _1266_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [14];
  assign _1268_ = ~(_1267_ ^ _1257_);
  assign \mchip.matrix_calculator.mul_logic.add_out2 [6] = ~(_1268_ ^ _1254_);
  assign _1269_ = _1267_ & _1257_;
  assign _1270_ = _1254_ & ~(_1268_);
  assign _1271_ = ~(_1270_ | _1269_);
  assign _1272_ = ~(_1265_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [6]);
  assign _1273_ = _1266_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [14];
  assign _1274_ = _1272_ & ~(_1273_);
  assign _1275_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [30] & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [22];
  assign _1276_ = _1264_ & _1263_;
  assign _1277_ = _1276_ | _1275_;
  assign _1278_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [31] ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [23];
  assign _1279_ = _1278_ ^ _1277_;
  assign _1280_ = _1279_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [7];
  assign _1281_ = _1280_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [15];
  assign _1282_ = _1281_ ^ _1274_;
  assign \mchip.matrix_calculator.mul_logic.add_out2 [7] = _1282_ ^ _1271_;
  assign _1283_ = _1274_ | ~(_1281_);
  assign _1284_ = _1269_ & ~(_1282_);
  assign _1285_ = _1283_ & ~(_1284_);
  assign _1286_ = _1282_ | _1268_;
  assign _1287_ = _1253_ & ~(_1286_);
  assign _1288_ = _1285_ & ~(_1287_);
  assign _1289_ = _1286_ | _1249_;
  assign _1290_ = _1219_ & ~(_1289_);
  assign _1291_ = _1290_ | ~(_1288_);
  assign _1292_ = ~(_1279_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [7]);
  assign _1293_ = ~(_1280_ & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [15]);
  assign _1294_ = ~(_1293_ & _1292_);
  assign _1295_ = ~(_1278_ & _1264_);
  assign _1296_ = _1295_ | _1261_;
  assign _1297_ = _1296_ | ~(_1228_);
  assign _1298_ = _1260_ & ~(_1295_);
  assign _1299_ = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [31] & \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [23];
  assign _1300_ = _1278_ & _1275_;
  assign _1301_ = _1300_ | _1299_;
  assign _1302_ = _1301_ | _1298_;
  assign _1303_ = _1297_ & ~(_1302_);
  assign _1304_ = _1303_ ^ _1294_;
  assign \mchip.matrix_calculator.mul_logic.add_out2 [8] = ~(_1304_ ^ _1291_);
  assign _1305_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [53]);
  assign _1306_ = \mchip.matrix_calculator.shift_register.Q [61] & ~(_1815_);
  assign _1307_ = _1305_ & ~(_1306_);
  assign _1308_ = _1307_ | _0042_;
  assign _1309_ = _0454_ & ~(_1308_);
  assign _1310_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [77]);
  assign _1311_ = \mchip.matrix_calculator.shift_register.Q [93] & ~(_0445_);
  assign _1312_ = _1310_ & ~(_1311_);
  assign _1313_ = \mchip.matrix_calculator.shift_register.Q [125] & ~(_0440_);
  assign _1314_ = \mchip.matrix_calculator.shift_register.Q [109] & ~(_0442_);
  assign _1315_ = _1314_ | _1313_;
  assign _1316_ = _1312_ & ~(_1315_);
  assign _1317_ = _1316_ | _0453_;
  assign _1318_ = _1317_ | _0458_;
  assign \mchip.matrix_calculator.mul_logic.mult1.S [1] = ~(_1318_ ^ _1309_);
  assign _1319_ = _1309_ & ~(_1318_);
  assign _1320_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [54]);
  assign _1321_ = \mchip.matrix_calculator.shift_register.Q [62] & ~(_1815_);
  assign _1322_ = _1320_ & ~(_1321_);
  assign _1323_ = _1322_ | _0042_;
  assign _1324_ = _1323_ | ~(_0454_);
  assign _1325_ = ~(_1317_ | _1308_);
  assign _1326_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [78]);
  assign _1327_ = \mchip.matrix_calculator.shift_register.Q [94] & ~(_0445_);
  assign _1328_ = _1326_ & ~(_1327_);
  assign _1329_ = \mchip.matrix_calculator.shift_register.Q [126] & ~(_0440_);
  assign _1330_ = \mchip.matrix_calculator.shift_register.Q [110] & ~(_0442_);
  assign _1331_ = _1330_ | _1329_;
  assign _1332_ = _1328_ & ~(_1331_);
  assign _1333_ = _1332_ | _0453_;
  assign _1334_ = _1333_ | _0458_;
  assign _1335_ = _1334_ ^ _1325_;
  assign _1336_ = _1335_ ^ _1324_;
  assign \mchip.matrix_calculator.mul_logic.mult1.S [2] = _1336_ ^ _1319_;
  assign _1337_ = _1336_ & _1319_;
  assign _1338_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [55]);
  assign _1339_ = \mchip.matrix_calculator.shift_register.Q [63] & ~(_1815_);
  assign _1340_ = _1338_ & ~(_1339_);
  assign _1341_ = _1340_ | _0042_;
  assign _1342_ = _0454_ & ~(_1341_);
  assign _1343_ = _1335_ | _1324_;
  assign _1344_ = _1325_ & ~(_1334_);
  assign _1345_ = _1343_ & ~(_1344_);
  assign _1346_ = ~(_1323_ | _1317_);
  assign _1347_ = ~(_1333_ | _1308_);
  assign _1348_ = _0447_ | ~(\mchip.matrix_calculator.shift_register.Q [79]);
  assign _1349_ = \mchip.matrix_calculator.shift_register.Q [95] & ~(_0445_);
  assign _1350_ = _1348_ & ~(_1349_);
  assign _1351_ = \mchip.matrix_calculator.shift_register.Q [127] & ~(_0440_);
  assign _1352_ = \mchip.matrix_calculator.shift_register.Q [111] & ~(_0442_);
  assign _1353_ = _1352_ | _1351_;
  assign _1354_ = _1350_ & ~(_1353_);
  assign _1355_ = _1354_ | _0453_;
  assign _1356_ = _1355_ | _0458_;
  assign _1357_ = _1356_ ^ _1347_;
  assign _1358_ = _1357_ ^ _1346_;
  assign _1359_ = ~(_1358_ ^ _1345_);
  assign _1360_ = _1359_ ^ _1342_;
  assign \mchip.matrix_calculator.mul_logic.mult1.S [3] = ~(_1360_ ^ _1337_);
  assign _1361_ = _1337_ & ~(_1360_);
  assign _1362_ = ~(_1358_ | _1345_);
  assign _1363_ = _1342_ & ~(_1359_);
  assign _1364_ = _1363_ | _1362_;
  assign _1365_ = ~(_1341_ | _1317_);
  assign _1366_ = _1357_ | ~(_1346_);
  assign _1367_ = _1347_ & ~(_1356_);
  assign _1368_ = _1367_ | ~(_1366_);
  assign _1369_ = _1333_ | _1323_;
  assign _1370_ = ~(_1355_ | _1308_);
  assign _1371_ = _1370_ ^ _1369_;
  assign _1372_ = _1371_ ^ _1368_;
  assign _1373_ = ~(_1372_ ^ _1365_);
  assign _1374_ = ~(_1373_ ^ _1364_);
  assign \mchip.matrix_calculator.mul_logic.mult1.S [4] = ~(_1374_ ^ _1361_);
  assign _1375_ = _1373_ & _1364_;
  assign _1376_ = _1361_ & ~(_1374_);
  assign _1377_ = ~(_1376_ | _1375_);
  assign _1378_ = _1365_ & ~(_1372_);
  assign _1379_ = _1368_ & ~(_1371_);
  assign _1380_ = _1379_ | _1378_;
  assign _1381_ = ~(_1341_ | _1333_);
  assign _1382_ = _1369_ | ~(_1370_);
  assign _1383_ = ~(_1355_ | _1323_);
  assign _1384_ = _1383_ ^ _1382_;
  assign _1385_ = ~(_1384_ ^ _1381_);
  assign _1386_ = ~(_1385_ ^ _1380_);
  assign \mchip.matrix_calculator.mul_logic.mult1.S [5] = _1386_ ^ _1377_;
  assign _1387_ = _1385_ & _1380_;
  assign _1388_ = _1375_ & ~(_1386_);
  assign _1389_ = _1388_ | _1387_;
  assign _1390_ = _1386_ | _1374_;
  assign _1391_ = _1361_ & ~(_1390_);
  assign _1392_ = _1391_ | _1389_;
  assign _1393_ = _1381_ & ~(_1384_);
  assign _1394_ = _1383_ & ~(_1382_);
  assign _1395_ = _1394_ | _1393_;
  assign _1396_ = ~(_1355_ | _1341_);
  assign _1397_ = _1396_ ^ _1395_;
  assign \mchip.matrix_calculator.mul_logic.mult1.S [6] = _1397_ ^ _1392_;
  assign \mchip.matrix_calculator.mul_logic.add_out2 [0] = _0893_ ^ \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [8];
  assign _1398_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [49]);
  assign _1399_ = \mchip.matrix_calculator.shift_register.Q [57] & ~(_1815_);
  assign _1400_ = _1398_ & ~(_1399_);
  assign _1401_ = _1400_ | _0042_;
  assign _1402_ = _0454_ & ~(_1401_);
  assign _1403_ = _1317_ | _0754_;
  assign \mchip.matrix_calculator.mul_logic.mult5.S [1] = ~(_1403_ ^ _1402_);
  assign _1404_ = _1402_ & ~(_1403_);
  assign _1405_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [50]);
  assign _1406_ = \mchip.matrix_calculator.shift_register.Q [58] & ~(_1815_);
  assign _1407_ = _1405_ & ~(_1406_);
  assign _1408_ = _1407_ | _0042_;
  assign _1409_ = _1408_ | ~(_0454_);
  assign _1410_ = ~(_1401_ | _1317_);
  assign _1411_ = _1333_ | _0754_;
  assign _1412_ = _1411_ ^ _1410_;
  assign _1413_ = _1412_ ^ _1409_;
  assign \mchip.matrix_calculator.mul_logic.mult5.S [2] = _1413_ ^ _1404_;
  assign _1414_ = _1413_ & _1404_;
  assign _1415_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [51]);
  assign _1416_ = \mchip.matrix_calculator.shift_register.Q [59] & ~(_1815_);
  assign _1417_ = _1415_ & ~(_1416_);
  assign _1418_ = _1417_ | _0042_;
  assign _1419_ = _0454_ & ~(_1418_);
  assign _1420_ = _1412_ | _1409_;
  assign _1421_ = _1410_ & ~(_1411_);
  assign _1422_ = _1420_ & ~(_1421_);
  assign _1423_ = ~(_1408_ | _1317_);
  assign _1424_ = ~(_1401_ | _1333_);
  assign _1425_ = _1355_ | _0754_;
  assign _1426_ = _1425_ ^ _1424_;
  assign _1427_ = _1426_ ^ _1423_;
  assign _1428_ = ~(_1427_ ^ _1422_);
  assign _1429_ = _1428_ ^ _1419_;
  assign \mchip.matrix_calculator.mul_logic.mult5.S [3] = ~(_1429_ ^ _1414_);
  assign _1430_ = _1414_ & ~(_1429_);
  assign _1431_ = ~(_1427_ | _1422_);
  assign _1432_ = _1419_ & ~(_1428_);
  assign _1433_ = _1432_ | _1431_;
  assign _1434_ = ~(_1418_ | _1317_);
  assign _1435_ = _1426_ | ~(_1423_);
  assign _1436_ = _1424_ & ~(_1425_);
  assign _1437_ = _1436_ | ~(_1435_);
  assign _1438_ = _1408_ | _1333_;
  assign _1439_ = ~(_1401_ | _1355_);
  assign _1440_ = _1439_ ^ _1438_;
  assign _1441_ = _1440_ ^ _1437_;
  assign _1442_ = ~(_1441_ ^ _1434_);
  assign _1443_ = ~(_1442_ ^ _1433_);
  assign \mchip.matrix_calculator.mul_logic.mult5.S [4] = ~(_1443_ ^ _1430_);
  assign _1444_ = _1442_ & _1433_;
  assign _1445_ = _1430_ & ~(_1443_);
  assign _1446_ = ~(_1445_ | _1444_);
  assign _1447_ = _1434_ & ~(_1441_);
  assign _1448_ = _1437_ & ~(_1440_);
  assign _1449_ = _1448_ | _1447_;
  assign _1450_ = ~(_1418_ | _1333_);
  assign _1451_ = _1438_ | ~(_1439_);
  assign _1452_ = ~(_1408_ | _1355_);
  assign _1453_ = _1452_ ^ _1451_;
  assign _1454_ = ~(_1453_ ^ _1450_);
  assign _1455_ = ~(_1454_ ^ _1449_);
  assign \mchip.matrix_calculator.mul_logic.mult5.S [5] = _1455_ ^ _1446_;
  assign _1456_ = _1454_ & _1449_;
  assign _1457_ = _1444_ & ~(_1455_);
  assign _1458_ = _1457_ | _1456_;
  assign _1459_ = _1455_ | _1443_;
  assign _1460_ = _1430_ & ~(_1459_);
  assign _1461_ = _1460_ | _1458_;
  assign _1462_ = _1450_ & ~(_1453_);
  assign _1463_ = _1452_ & ~(_1451_);
  assign _1464_ = _1463_ | _1462_;
  assign _1465_ = ~(_1418_ | _1355_);
  assign _1466_ = _1465_ ^ _1464_;
  assign \mchip.matrix_calculator.mul_logic.mult5.S [6] = _1466_ ^ _1461_;
  assign _1467_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [5]);
  assign _1468_ = \mchip.matrix_calculator.shift_register.Q [13] & ~(_1815_);
  assign _1469_ = _1467_ & ~(_1468_);
  assign _1470_ = _1469_ | _0042_;
  assign _1471_ = _0742_ & ~(_1470_);
  assign _1472_ = _1105_ | _0758_;
  assign \mchip.matrix_calculator.mul_logic.mult4.S [1] = ~(_1472_ ^ _1471_);
  assign _1473_ = _1471_ & ~(_1472_);
  assign _1474_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [6]);
  assign _1475_ = \mchip.matrix_calculator.shift_register.Q [14] & ~(_1815_);
  assign _1476_ = _1474_ & ~(_1475_);
  assign _1477_ = _1476_ | _0042_;
  assign _1478_ = _1477_ | ~(_0742_);
  assign _1479_ = ~(_1470_ | _1105_);
  assign _1480_ = _1121_ | _0758_;
  assign _1481_ = _1480_ ^ _1479_;
  assign _1482_ = ~(_1481_ ^ _1478_);
  assign \mchip.matrix_calculator.mul_logic.mult4.S [2] = ~(_1482_ ^ _1473_);
  assign _1483_ = _1473_ & ~(_1482_);
  assign _1484_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [7]);
  assign _1485_ = \mchip.matrix_calculator.shift_register.Q [15] & ~(_1815_);
  assign _1486_ = _1484_ & ~(_1485_);
  assign _1487_ = _1486_ | _0042_;
  assign _1488_ = _0742_ & ~(_1487_);
  assign _1489_ = _1481_ | _1478_;
  assign _1490_ = _1479_ & ~(_1480_);
  assign _1491_ = _1489_ & ~(_1490_);
  assign _1492_ = ~(_1477_ | _1105_);
  assign _1493_ = ~(_1470_ | _1121_);
  assign _1494_ = _1137_ | _0758_;
  assign _1495_ = _1494_ ^ _1493_;
  assign _1496_ = _1495_ ^ _1492_;
  assign _1497_ = ~(_1496_ ^ _1491_);
  assign _1498_ = _1497_ ^ _1488_;
  assign \mchip.matrix_calculator.mul_logic.mult4.S [3] = ~(_1498_ ^ _1483_);
  assign _1499_ = _1483_ & ~(_1498_);
  assign _1500_ = ~(_1496_ | _1491_);
  assign _1501_ = _1488_ & ~(_1497_);
  assign _1502_ = _1501_ | _1500_;
  assign _1503_ = ~(_1487_ | _1105_);
  assign _1504_ = _1495_ | ~(_1492_);
  assign _1505_ = _1493_ & ~(_1494_);
  assign _1506_ = _1505_ | ~(_1504_);
  assign _1507_ = _1477_ | _1121_;
  assign _1508_ = ~(_1470_ | _1137_);
  assign _1509_ = _1508_ ^ _1507_;
  assign _1510_ = _1509_ ^ _1506_;
  assign _1511_ = ~(_1510_ ^ _1503_);
  assign _1512_ = ~(_1511_ ^ _1502_);
  assign \mchip.matrix_calculator.mul_logic.mult4.S [4] = ~(_1512_ ^ _1499_);
  assign _1513_ = _1511_ & _1502_;
  assign _1514_ = _1499_ & ~(_1512_);
  assign _1515_ = ~(_1514_ | _1513_);
  assign _1516_ = _1503_ & ~(_1510_);
  assign _1517_ = _1506_ & ~(_1509_);
  assign _1518_ = _1517_ | _1516_;
  assign _1519_ = ~(_1487_ | _1121_);
  assign _1520_ = _1507_ | ~(_1508_);
  assign _1521_ = ~(_1477_ | _1137_);
  assign _1522_ = _1521_ ^ _1520_;
  assign _1523_ = ~(_1522_ ^ _1519_);
  assign _1524_ = ~(_1523_ ^ _1518_);
  assign \mchip.matrix_calculator.mul_logic.mult4.S [5] = _1524_ ^ _1515_;
  assign _1525_ = _1523_ & _1518_;
  assign _1526_ = _1513_ & ~(_1524_);
  assign _1527_ = _1526_ | _1525_;
  assign _1528_ = _1524_ | _1512_;
  assign _1529_ = _1499_ & ~(_1528_);
  assign _1530_ = _1529_ | _1527_;
  assign _1531_ = _1519_ & ~(_1522_);
  assign _1532_ = _1521_ & ~(_1520_);
  assign _1533_ = _1532_ | _1531_;
  assign _1534_ = ~(_1487_ | _1137_);
  assign _1535_ = _1534_ ^ _1533_;
  assign \mchip.matrix_calculator.mul_logic.mult4.S [6] = _1535_ ^ _1530_;
  assign _1536_ = ~(_0913_ | _0734_);
  assign _1537_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [17]);
  assign _1538_ = \mchip.matrix_calculator.shift_register.Q [25] & ~(_1815_);
  assign _1539_ = _1537_ & ~(_1538_);
  assign _1540_ = _1539_ | _0042_;
  assign _1541_ = _1540_ | ~(_0730_);
  assign \mchip.matrix_calculator.mul_logic.mult7.S [1] = ~(_1541_ ^ _1536_);
  assign _1542_ = _1536_ & ~(_1541_);
  assign _1543_ = _0929_ | _0734_;
  assign _1544_ = ~(_1540_ | _0913_);
  assign _1545_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [18]);
  assign _1546_ = \mchip.matrix_calculator.shift_register.Q [26] & ~(_1815_);
  assign _1547_ = _1545_ & ~(_1546_);
  assign _1548_ = _1547_ | _0042_;
  assign _1549_ = _0730_ & ~(_1548_);
  assign _1550_ = _1549_ ^ _1544_;
  assign _1551_ = _1550_ ^ _1543_;
  assign \mchip.matrix_calculator.mul_logic.mult7.S [2] = ~(_1551_ ^ _1542_);
  assign _1552_ = _1542_ & ~(_1551_);
  assign _1553_ = _1550_ & ~(_1543_);
  assign _1554_ = ~(_0951_ | _0734_);
  assign _1555_ = _1549_ & _1544_;
  assign _1556_ = ~(_1540_ | _0929_);
  assign _1557_ = ~(_1548_ | _0913_);
  assign _1558_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [19]);
  assign _1559_ = \mchip.matrix_calculator.shift_register.Q [27] & ~(_1815_);
  assign _1560_ = _1558_ & ~(_1559_);
  assign _1561_ = _1560_ | _0042_;
  assign _1562_ = _1561_ | ~(_0730_);
  assign _1563_ = _1562_ ^ _1557_;
  assign _1564_ = _1563_ ^ _1556_;
  assign _1565_ = _1564_ ^ _1555_;
  assign _1566_ = _1565_ ^ _1554_;
  assign _1567_ = _1566_ ^ _1553_;
  assign \mchip.matrix_calculator.mul_logic.mult7.S [3] = ~(_1567_ ^ _1552_);
  assign _1568_ = _1552_ & ~(_1567_);
  assign _1569_ = _1553_ & ~(_1566_);
  assign _1570_ = _1569_ | _1568_;
  assign _1571_ = _1554_ & ~(_1565_);
  assign _1572_ = _1555_ & ~(_1564_);
  assign _1573_ = _1572_ | _1571_;
  assign _1574_ = _1563_ | ~(_1556_);
  assign _1575_ = _1557_ & ~(_1562_);
  assign _1576_ = _1574_ & ~(_1575_);
  assign _1577_ = ~(_1540_ | _0951_);
  assign _1578_ = _1548_ | _0929_;
  assign _1579_ = _1561_ | _0913_;
  assign _1580_ = ~(_1579_ ^ _1578_);
  assign _1581_ = _1580_ ^ _1577_;
  assign _1582_ = _1581_ ^ _1576_;
  assign _1583_ = ~(_1582_ ^ _1573_);
  assign \mchip.matrix_calculator.mul_logic.mult7.S [4] = ~(_1583_ ^ _1570_);
  assign _1584_ = _1582_ & _1573_;
  assign _1585_ = _1570_ & ~(_1583_);
  assign _1586_ = ~(_1585_ | _1584_);
  assign _1587_ = ~(_1581_ | _1576_);
  assign _1588_ = _1579_ | _1578_;
  assign _1589_ = _1577_ & ~(_1580_);
  assign _1590_ = _1588_ & ~(_1589_);
  assign _1591_ = _1548_ | _0951_;
  assign _1592_ = _1561_ | _0929_;
  assign _1593_ = ~(_1592_ ^ _1591_);
  assign _1594_ = _1593_ ^ _1590_;
  assign _1595_ = ~(_1594_ ^ _1587_);
  assign \mchip.matrix_calculator.mul_logic.mult7.S [5] = _1595_ ^ _1586_;
  assign _1596_ = _1594_ & _1587_;
  assign _1597_ = _1584_ & ~(_1595_);
  assign _1598_ = _1597_ | _1596_;
  assign _1599_ = _1595_ | _1583_;
  assign _1600_ = _1570_ & ~(_1599_);
  assign _1601_ = _1600_ | _1598_;
  assign _1602_ = _1593_ | _1590_;
  assign _1603_ = _1592_ | _1591_;
  assign _1604_ = ~(_1561_ | _0951_);
  assign _1605_ = ~(_1604_ ^ _1603_);
  assign _1606_ = ~(_1605_ ^ _1602_);
  assign \mchip.matrix_calculator.mul_logic.mult7.S [6] = _1606_ ^ _1601_;
  assign _1607_ = _1603_ | ~(_1604_);
  assign _1608_ = _1602_ | ~(_1605_);
  assign _1609_ = _1606_ & _1601_;
  assign _1610_ = _1608_ & ~(_1609_);
  assign \mchip.matrix_calculator.mul_logic.mult7.S [7] = _1610_ ^ _1607_;
  assign _1611_ = ~(_1001_ | _0722_);
  assign _1612_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [37]);
  assign _1613_ = \mchip.matrix_calculator.shift_register.Q [45] & ~(_1815_);
  assign _1614_ = _1612_ & ~(_1613_);
  assign _1615_ = _1614_ | _0042_;
  assign _1616_ = _1615_ | ~(_0718_);
  assign \mchip.matrix_calculator.mul_logic.mult2.S [1] = ~(_1616_ ^ _1611_);
  assign _1617_ = _1611_ & ~(_1616_);
  assign _1618_ = _1021_ | _0722_;
  assign _1619_ = ~(_1615_ | _1001_);
  assign _1620_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [38]);
  assign _1621_ = \mchip.matrix_calculator.shift_register.Q [46] & ~(_1815_);
  assign _1622_ = _1620_ & ~(_1621_);
  assign _1623_ = _1622_ | _0042_;
  assign _1624_ = _1623_ | ~(_0718_);
  assign _1625_ = _1624_ ^ _1619_;
  assign _1626_ = ~(_1625_ ^ _1618_);
  assign \mchip.matrix_calculator.mul_logic.mult2.S [2] = ~(_1626_ ^ _1617_);
  assign _1627_ = _1617_ & ~(_1626_);
  assign _1628_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [39]);
  assign _1629_ = \mchip.matrix_calculator.shift_register.Q [47] & ~(_1815_);
  assign _1630_ = _1628_ & ~(_1629_);
  assign _1631_ = _1630_ | _0042_;
  assign _1632_ = _0718_ & ~(_1631_);
  assign _1633_ = _1625_ | _1618_;
  assign _1634_ = _1619_ & ~(_1624_);
  assign _1635_ = _1633_ & ~(_1634_);
  assign _1636_ = ~(_1037_ | _0722_);
  assign _1637_ = ~(_1615_ | _1021_);
  assign _1638_ = _1623_ | _1001_;
  assign _1639_ = _1638_ ^ _1637_;
  assign _1640_ = _1639_ ^ _1636_;
  assign _1641_ = ~(_1640_ ^ _1635_);
  assign _1642_ = _1641_ ^ _1632_;
  assign \mchip.matrix_calculator.mul_logic.mult2.S [3] = ~(_1642_ ^ _1627_);
  assign _1643_ = _1627_ & ~(_1642_);
  assign _1644_ = ~(_1640_ | _1635_);
  assign _1645_ = _1632_ & ~(_1641_);
  assign _1646_ = _1645_ | _1644_;
  assign _1647_ = ~(_1631_ | _1001_);
  assign _1648_ = _1639_ | ~(_1636_);
  assign _1649_ = _1637_ & ~(_1638_);
  assign _1650_ = _1649_ | ~(_1648_);
  assign _1651_ = _1615_ | _1037_;
  assign _1652_ = ~(_1623_ | _1021_);
  assign _1653_ = _1652_ ^ _1651_;
  assign _1654_ = _1653_ ^ _1650_;
  assign _1655_ = ~(_1654_ ^ _1647_);
  assign _1656_ = ~(_1655_ ^ _1646_);
  assign \mchip.matrix_calculator.mul_logic.mult2.S [4] = ~(_1656_ ^ _1643_);
  assign _1657_ = _1655_ & _1646_;
  assign _1658_ = _1643_ & ~(_1656_);
  assign _1659_ = ~(_1658_ | _1657_);
  assign _1660_ = _1647_ & ~(_1654_);
  assign _1661_ = _1650_ & ~(_1653_);
  assign _1662_ = _1661_ | _1660_;
  assign _1663_ = ~(_1631_ | _1021_);
  assign _1664_ = _1651_ | ~(_1652_);
  assign _1665_ = ~(_1623_ | _1037_);
  assign _1666_ = _1665_ ^ _1664_;
  assign _1667_ = ~(_1666_ ^ _1663_);
  assign _1668_ = ~(_1667_ ^ _1662_);
  assign \mchip.matrix_calculator.mul_logic.mult2.S [5] = _1668_ ^ _1659_;
  assign _1669_ = _1667_ & _1662_;
  assign _1670_ = _1657_ & ~(_1668_);
  assign _1671_ = _1670_ | _1669_;
  assign _1672_ = _1668_ | _1656_;
  assign _1673_ = _1643_ & ~(_1672_);
  assign _1674_ = _1673_ | _1671_;
  assign _1675_ = _1663_ & ~(_1666_);
  assign _1676_ = _1665_ & ~(_1664_);
  assign _1677_ = _1676_ | _1675_;
  assign _1678_ = ~(_1631_ | _1037_);
  assign _1679_ = _1678_ ^ _1677_;
  assign \mchip.matrix_calculator.mul_logic.mult2.S [6] = _1679_ ^ _1674_;
  assign _1680_ = _0992_ & _0991_;
  assign _1681_ = _0993_ & _0988_;
  assign \mchip.matrix_calculator.mul_logic.mult3.S [7] = _1681_ | _1680_;
  assign _1682_ = _0877_ & ~(_0890_);
  assign _1683_ = _0880_ & ~(_0889_);
  assign \mchip.matrix_calculator.mul_logic.add_out [9] = _1683_ | _1682_;
  assign _1684_ = _1185_ & _1184_;
  assign _1685_ = _1186_ & _1181_;
  assign \mchip.matrix_calculator.mul_logic.mult8.S [7] = _1685_ | _1684_;
  assign _1686_ = _1291_ & ~(_1304_);
  assign _1687_ = _1294_ & ~(_1303_);
  assign \mchip.matrix_calculator.mul_logic.add_out2 [9] = _1687_ | _1686_;
  assign _1688_ = _1396_ & _1395_;
  assign _1689_ = _1397_ & _1392_;
  assign \mchip.matrix_calculator.mul_logic.mult1.S [7] = _1689_ | _1688_;
  assign _1690_ = _1465_ & _1464_;
  assign _1691_ = _1466_ & _1461_;
  assign \mchip.matrix_calculator.mul_logic.mult5.S [7] = _1691_ | _1690_;
  assign _1692_ = _1534_ & _1533_;
  assign _1693_ = _1535_ & _1530_;
  assign \mchip.matrix_calculator.mul_logic.mult4.S [7] = _1693_ | _1692_;
  assign _1694_ = _1678_ & _1677_;
  assign _1695_ = _1679_ & _1674_;
  assign \mchip.matrix_calculator.mul_logic.mult2.S [7] = _1695_ | _1694_;
  assign _1696_ = \mchip.matrix_calculator.shift_register.Q [0] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1];
  assign _1697_ = \mchip.matrix_calculator.shift_register.Q [8] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _1698_ = ~(_1697_ | _1696_);
  assign _1699_ = \mchip.matrix_calculator.shift_register.Q [24] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _1700_ = \mchip.matrix_calculator.shift_register.Q [16] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _1701_ = _1700_ | _1699_;
  assign _1702_ = _1698_ & ~(_1701_);
  assign _1703_ = \mchip.matrix_calculator.shift_register.Q [56] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _1704_ = \mchip.matrix_calculator.shift_register.Q [48] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _1705_ = _1704_ | _1703_;
  assign _1706_ = \mchip.matrix_calculator.shift_register.Q [40] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _1707_ = \mchip.matrix_calculator.shift_register.Q [32] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _1708_ = _1707_ | _1706_;
  assign _1709_ = _1708_ | _1705_;
  assign _1710_ = _1702_ & ~(_1709_);
  assign _1711_ = ~(\mchip.matrix_calculator.add_logic.fsm.cur_state [9] | \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _1712_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [7] | \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _1713_ = _1711_ & ~(_1712_);
  assign _1714_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [5] | \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _1715_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [8] | \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _1716_ = _1715_ | _1714_;
  assign _1717_ = _1713_ & ~(_1716_);
  assign _1718_ = ~_1717_;
  assign _1719_ = _1718_ & ~(_1710_);
  assign _1720_ = ~(\mchip.matrix_calculator.add_logic.fsm.cur_state [9] & \mchip.matrix_calculator.shift_register.Q [72]);
  assign _1721_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [1] & \mchip.matrix_calculator.shift_register.Q [64];
  assign _1722_ = _1720_ & ~(_1721_);
  assign _1723_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [7] & \mchip.matrix_calculator.shift_register.Q [88];
  assign _1724_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [4] & \mchip.matrix_calculator.shift_register.Q [80];
  assign _1725_ = _1724_ | _1723_;
  assign _1726_ = _1722_ & ~(_1725_);
  assign _1727_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [5] & \mchip.matrix_calculator.shift_register.Q [120];
  assign _1728_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [3] & \mchip.matrix_calculator.shift_register.Q [112];
  assign _1729_ = _1728_ | _1727_;
  assign _1730_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [8] & \mchip.matrix_calculator.shift_register.Q [104];
  assign _1731_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [2] & \mchip.matrix_calculator.shift_register.Q [96];
  assign _1732_ = _1731_ | _1730_;
  assign _1733_ = _1732_ | _1729_;
  assign _1734_ = _1726_ & ~(_1733_);
  assign _1735_ = _1718_ & ~(_1734_);
  assign \mchip.matrix_calculator.add_logic.add2.S [0] = _1735_ ^ _1719_;
  assign _1736_ = ~(\mchip.matrix_calculator.shift_register.Q [4] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _1737_ = \mchip.matrix_calculator.shift_register.Q [12] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _1738_ = _1736_ & ~(_1737_);
  assign _1739_ = \mchip.matrix_calculator.shift_register.Q [28] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _1740_ = \mchip.matrix_calculator.shift_register.Q [20] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _1741_ = _1740_ | _1739_;
  assign _1742_ = _1738_ & ~(_1741_);
  assign _1743_ = \mchip.matrix_calculator.shift_register.Q [60] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _1744_ = \mchip.matrix_calculator.shift_register.Q [52] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _1745_ = _1744_ | _1743_;
  assign _1746_ = \mchip.matrix_calculator.shift_register.Q [44] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _1747_ = \mchip.matrix_calculator.shift_register.Q [36] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _1748_ = _1747_ | _1746_;
  assign _1749_ = _1748_ | _1745_;
  assign _1750_ = _1742_ & ~(_1749_);
  assign _1751_ = _1718_ & ~(_1750_);
  assign _1752_ = ~(\mchip.matrix_calculator.shift_register.Q [68] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _1753_ = \mchip.matrix_calculator.shift_register.Q [76] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _1754_ = _1752_ & ~(_1753_);
  assign _1755_ = \mchip.matrix_calculator.shift_register.Q [92] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _1756_ = \mchip.matrix_calculator.shift_register.Q [84] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _1757_ = _1756_ | _1755_;
  assign _1758_ = _1754_ & ~(_1757_);
  assign _1759_ = \mchip.matrix_calculator.shift_register.Q [124] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _1760_ = \mchip.matrix_calculator.shift_register.Q [116] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _1761_ = _1760_ | _1759_;
  assign _1762_ = \mchip.matrix_calculator.shift_register.Q [108] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _1763_ = \mchip.matrix_calculator.shift_register.Q [100] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _1764_ = _1763_ | _1762_;
  assign _1765_ = _1764_ | _1761_;
  assign _1766_ = _1758_ & ~(_1765_);
  assign _1767_ = _1718_ & ~(_1766_);
  assign \mchip.matrix_calculator.add_logic.add1.S [0] = _1767_ ^ _1751_;
  assign _1768_ = \mchip.matrix_calculator.op_reg.Q [1] | \mchip.matrix_calculator.op_reg.Q [0];
  assign _1769_ = \mchip.matrix_calculator.fsm.cur_state [1] & ~(_1768_);
  assign _1770_ = _1769_ | \mchip.sync13.sync ;
  assign _1771_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [0] & ~(_1770_);
  assign _0041_ = _1771_ | \mchip.sync13.sync ;
  assign _1772_ = \mchip.sync9.sync  & ~(\mchip.matrix_calculator.ed_de.tmp1 );
  assign _1773_ = _1772_ | \mchip.sync13.sync ;
  assign _1774_ = \mchip.matrix_calculator.fsm.cur_state [20] & ~(_1773_);
  assign _1775_ = ~\mchip.sync13.sync ;
  assign _1776_ = ~(_1772_ & _1775_);
  assign _1777_ = \mchip.matrix_calculator.fsm.cur_state [10] & ~(_1776_);
  assign _0032_ = _1777_ | _1774_;
  assign _1778_ = \mchip.matrix_calculator.fsm.cur_state [19] & ~(_1773_);
  assign _1779_ = \mchip.matrix_calculator.fsm.cur_state [9] & ~(_1776_);
  assign _0031_ = _1779_ | _1778_;
  assign _1780_ = \mchip.matrix_calculator.fsm.cur_state [18] & ~(_1773_);
  assign _1781_ = \mchip.matrix_calculator.fsm.cur_state [8] & ~(_1776_);
  assign _0030_ = _1781_ | _1780_;
  assign _1782_ = \mchip.sync13.sync  | ~(\mchip.matrix_calculator.add_logic.fsm.cur_state [6]);
  assign _1783_ = \mchip.matrix_calculator.fsm.cur_state [7] & ~(_1782_);
  assign _1784_ = \mchip.sync13.sync  | ~(\mchip.matrix_calculator.mul_logic.fsm.cur_state [4]);
  assign _1785_ = \mchip.matrix_calculator.fsm.cur_state [12] & ~(_1784_);
  assign _1786_ = \mchip.matrix_calculator.fsm.cur_state [17] & ~(\mchip.sync13.sync );
  assign _1787_ = _1786_ | _1785_;
  assign _0029_ = _1787_ | _1783_;
  assign _1788_ = \mchip.matrix_calculator.fsm.cur_state [16] & ~(_1773_);
  assign _1789_ = \mchip.matrix_calculator.fsm.cur_state [6] & ~(_1776_);
  assign _0028_ = _1789_ | _1788_;
  assign _1790_ = \mchip.matrix_calculator.fsm.cur_state [15] & ~(_1773_);
  assign _1791_ = \mchip.matrix_calculator.fsm.cur_state [5] & ~(_1776_);
  assign _0027_ = _1791_ | _1790_;
  assign _1792_ = \mchip.matrix_calculator.fsm.cur_state [0] & ~(_1773_);
  assign _0021_ = _1792_ | \mchip.sync13.sync ;
  assign _1793_ = \mchip.matrix_calculator.fsm.cur_state [11] & ~(_1773_);
  assign _1794_ = \mchip.matrix_calculator.fsm.cur_state [0] & ~(_1776_);
  assign _0023_ = _1794_ | _1793_;
  assign _1795_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [4] | \mchip.sync13.sync ;
  assign _1796_ = \mchip.matrix_calculator.fsm.cur_state [12] & ~(_1795_);
  assign _1797_ = _1768_ | \mchip.sync13.sync ;
  assign _1798_ = \mchip.matrix_calculator.fsm.cur_state [1] & ~(_1797_);
  assign _0024_ = _1798_ | _1796_;
  assign _1799_ = \mchip.matrix_calculator.fsm.cur_state [2] & ~(_1776_);
  assign _1800_ = \mchip.matrix_calculator.fsm.cur_state [13] & ~(_1773_);
  assign _0025_ = _1800_ | _1799_;
  assign _1801_ = \mchip.matrix_calculator.fsm.cur_state [3] & ~(_1776_);
  assign _1802_ = \mchip.matrix_calculator.fsm.cur_state [14] & ~(_1773_);
  assign _0026_ = _1802_ | _1801_;
  assign _1803_ = \mchip.matrix_calculator.fsm.cur_state [1] & \mchip.matrix_calculator.op_reg.Q [1];
  assign _1804_ = _1803_ | \mchip.sync13.sync ;
  assign _1805_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [0] & ~(_1804_);
  assign _0020_ = _1805_ | \mchip.sync13.sync ;
  assign _2025_[0] = ~\mchip.matrix_calculator.index_counter.Q [0];
  assign _1806_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [9] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [10];
  assign _1807_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [7] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [8];
  assign _1808_ = _1807_ | _1806_;
  assign _1809_ = ~(\mchip.matrix_calculator.mul_logic.fsm.cur_state [2] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [1]);
  assign _1810_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [3] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [5];
  assign _1811_ = _1809_ & ~(_1810_);
  assign \mchip.matrix_calculator.mul_logic.fsm.layer_2_en  = _1808_ | ~(_1811_);
  assign _1812_ = \mchip.matrix_calculator.fsm.cur_state [10] & ~(_1773_);
  assign _1813_ = \mchip.matrix_calculator.fsm.cur_state [15] & ~(_1776_);
  assign _0022_ = _1813_ | _1812_;
  assign _1814_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [6] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [8];
  assign _1815_ = ~(_1814_ | _1806_);
  assign _0042_ = _1815_ & _1811_;
  assign _1816_ = \mchip.matrix_calculator.fsm.cur_state [9] & ~(_1773_);
  assign _1817_ = \mchip.matrix_calculator.fsm.cur_state [14] & ~(_1776_);
  assign _0040_ = _1817_ | _1816_;
  assign _1818_ = \mchip.matrix_calculator.fsm.cur_state [8] & ~(_1773_);
  assign _1819_ = \mchip.matrix_calculator.fsm.cur_state [13] & ~(_1776_);
  assign _0039_ = _1819_ | _1818_;
  assign _1820_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [6] | \mchip.sync13.sync ;
  assign _1821_ = \mchip.matrix_calculator.fsm.cur_state [7] & ~(_1820_);
  assign _1822_ = \mchip.sync13.sync  | ~(\mchip.matrix_calculator.op_reg.Q [1]);
  assign _1823_ = \mchip.matrix_calculator.fsm.cur_state [1] & ~(_1822_);
  assign _0038_ = _1823_ | _1821_;
  assign _1824_ = \mchip.matrix_calculator.fsm.cur_state [19] & ~(_1776_);
  assign _1825_ = \mchip.matrix_calculator.fsm.cur_state [2] & ~(_1773_);
  assign _0033_ = _1825_ | _1824_;
  assign _1826_ = \mchip.matrix_calculator.fsm.cur_state [6] & ~(_1773_);
  assign _1827_ = \mchip.matrix_calculator.fsm.cur_state [11] & ~(_1776_);
  assign _0037_ = _1827_ | _1826_;
  assign _1828_ = \mchip.matrix_calculator.fsm.cur_state [5] & ~(_1773_);
  assign _1829_ = \mchip.matrix_calculator.fsm.cur_state [18] & ~(_1776_);
  assign _0036_ = _1829_ | _1828_;
  assign _1830_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.op_reg.Q [0]);
  assign _1831_ = _1830_ | \mchip.sync13.sync ;
  assign _1832_ = \mchip.matrix_calculator.fsm.cur_state [1] & ~(_1831_);
  assign _1833_ = \mchip.matrix_calculator.fsm.cur_state [4] & ~(\mchip.sync13.sync );
  assign _0035_ = _1833_ | _1832_;
  assign _1834_ = \mchip.matrix_calculator.fsm.cur_state [3] & ~(_1773_);
  assign _1835_ = \mchip.matrix_calculator.fsm.cur_state [16] & ~(_1776_);
  assign _0034_ = _1835_ | _1834_;
  assign _1836_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [8] | \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _1837_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [5] | \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _1838_ = _1837_ | _1836_;
  assign _1839_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [3] | \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _1840_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [2] | \mchip.matrix_calculator.add_logic.fsm.cur_state [1];
  assign _1841_ = _1840_ | _1839_;
  assign \mchip.matrix_calculator.add_logic.fsm.shift_en  = _1841_ | _1838_;
  assign _1842_ = ~(\mchip.matrix_calculator.fsm.cur_state [2] | \mchip.matrix_calculator.fsm.cur_state [0]);
  assign _1843_ = \mchip.matrix_calculator.fsm.cur_state [3] | \mchip.matrix_calculator.fsm.cur_state [5];
  assign _1844_ = _1842_ & ~(_1843_);
  assign _1845_ = \mchip.matrix_calculator.fsm.cur_state [9] | \mchip.matrix_calculator.fsm.cur_state [10];
  assign _1846_ = \mchip.matrix_calculator.fsm.cur_state [6] | \mchip.matrix_calculator.fsm.cur_state [8];
  assign _1847_ = _1846_ | _1845_;
  assign _1848_ = _1844_ & ~(_1847_);
  assign _1849_ = \mchip.matrix_calculator.fsm.cur_state [19] | \mchip.matrix_calculator.fsm.cur_state [20];
  assign _1850_ = \mchip.matrix_calculator.fsm.cur_state [16] | \mchip.matrix_calculator.fsm.cur_state [18];
  assign _1851_ = _1850_ | _1849_;
  assign _1852_ = \mchip.matrix_calculator.fsm.cur_state [14] | \mchip.matrix_calculator.fsm.cur_state [15];
  assign _1853_ = \mchip.matrix_calculator.fsm.cur_state [13] | \mchip.matrix_calculator.fsm.cur_state [11];
  assign _1854_ = _1853_ | _1852_;
  assign _1855_ = _1854_ | _1851_;
  assign _1856_ = _1848_ & ~(_1855_);
  assign \mchip.matrix_calculator.op_reg.en  = _1772_ & ~(_1856_);
  assign _1857_ = \mchip.matrix_calculator.fsm.cur_state [12] & \mchip.matrix_calculator.mul_logic.fsm.cur_state [4];
  assign _1858_ = \mchip.matrix_calculator.fsm.cur_state [7] & \mchip.matrix_calculator.add_logic.fsm.cur_state [6];
  assign _1859_ = _1858_ | \mchip.matrix_calculator.fsm.cur_state [17];
  assign _1860_ = _1859_ | _1857_;
  assign _1861_ = ~(\mchip.matrix_calculator.fsm.cur_state [7] | \mchip.matrix_calculator.fsm.cur_state [17]);
  assign _1862_ = _1861_ & ~(\mchip.matrix_calculator.fsm.cur_state [12]);
  assign \mchip.finish  = _1860_ & ~(_1862_);
  assign _1863_ = \mchip.matrix_calculator.sw_de.tmp1  | ~(\mchip.sync10.sync );
  assign \mchip.matrix_calculator.index_counter.en  = \mchip.finish  & ~(_1863_);
  assign _1864_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [150] : \mchip.matrix_calculator.mul_logic.shift_register.Q [150];
  assign _1865_ = ~\mchip.matrix_calculator.index_counter.Q [4];
  assign _1866_ = \mchip.matrix_calculator.index_counter.Q [2] | \mchip.matrix_calculator.index_counter.Q [3];
  assign _1867_ = \mchip.matrix_calculator.index_counter.Q [1] | ~(\mchip.matrix_calculator.index_counter.Q [0]);
  assign _1868_ = _1867_ | _1866_;
  assign _1869_ = _1865_ & ~(_1868_);
  assign _1870_ = _1869_ & _1864_;
  assign _1871_ = \mchip.matrix_calculator.index_counter.Q [0] | ~(\mchip.matrix_calculator.index_counter.Q [1]);
  assign _1872_ = _1871_ | _1866_;
  assign _1873_ = _1865_ & ~(_1872_);
  assign _1874_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [145]);
  assign _1875_ = _1873_ & ~(_1874_);
  assign _1876_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [140] : \mchip.matrix_calculator.mul_logic.shift_register.Q [140];
  assign _1877_ = \mchip.matrix_calculator.index_counter.Q [1] & \mchip.matrix_calculator.index_counter.Q [0];
  assign _1878_ = _1866_ | ~(_1877_);
  assign _1879_ = _1865_ & ~(_1878_);
  assign _1880_ = _1879_ & _1876_;
  assign _1881_ = _1880_ | _1875_;
  assign _1882_ = _1881_ | _1870_;
  assign _1883_ = \mchip.matrix_calculator.index_counter.Q [3] | ~(\mchip.matrix_calculator.index_counter.Q [2]);
  assign _1884_ = \mchip.matrix_calculator.index_counter.Q [1] | \mchip.matrix_calculator.index_counter.Q [0];
  assign _1885_ = _1884_ | _1883_;
  assign _1886_ = _1865_ & ~(_1885_);
  assign _1887_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [135]);
  assign _1888_ = _1886_ & ~(_1887_);
  assign _1889_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [130] : \mchip.matrix_calculator.mul_logic.shift_register.Q [130];
  assign _1890_ = _1883_ | _1867_;
  assign _1891_ = _1865_ & ~(_1890_);
  assign _1892_ = _1891_ & _1889_;
  assign _1893_ = _1892_ | _1888_;
  assign _1894_ = _1883_ | _1871_;
  assign _1895_ = _1865_ & ~(_1894_);
  assign _1896_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [125]);
  assign _1897_ = _1895_ & ~(_1896_);
  assign _1898_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [120] : \mchip.matrix_calculator.mul_logic.shift_register.Q [120];
  assign _1899_ = _1883_ | ~(_1877_);
  assign _1900_ = _1865_ & ~(_1899_);
  assign _1901_ = _1900_ & _1898_;
  assign _1902_ = _1901_ | _1897_;
  assign _1903_ = _1902_ | _1893_;
  assign _1904_ = _1903_ | _1882_;
  assign _1905_ = \mchip.matrix_calculator.index_counter.Q [2] | ~(\mchip.matrix_calculator.index_counter.Q [3]);
  assign _1906_ = _1905_ | _1884_;
  assign _1907_ = _1865_ & ~(_1906_);
  assign _1908_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [115]);
  assign _1909_ = _1907_ & ~(_1908_);
  assign _1910_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [110] : \mchip.matrix_calculator.mul_logic.shift_register.Q [110];
  assign _1911_ = _1905_ | _1867_;
  assign _1912_ = _1865_ & ~(_1911_);
  assign _1913_ = _1912_ & _1910_;
  assign _1914_ = _1913_ | _1909_;
  assign _1915_ = _1905_ | _1871_;
  assign _1916_ = _1865_ & ~(_1915_);
  assign _1917_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [105]);
  assign _1918_ = _1916_ & ~(_1917_);
  assign _1919_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [100] : \mchip.matrix_calculator.mul_logic.shift_register.Q [100];
  assign _1920_ = _1905_ | ~(_1877_);
  assign _1921_ = _1865_ & ~(_1920_);
  assign _1922_ = _1921_ & _1919_;
  assign _1923_ = _1922_ | _1918_;
  assign _1924_ = _1923_ | _1914_;
  assign _1925_ = ~(\mchip.matrix_calculator.index_counter.Q [2] & \mchip.matrix_calculator.index_counter.Q [3]);
  assign _1926_ = _1925_ | _1884_;
  assign _1927_ = _1865_ & ~(_1926_);
  assign _1928_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [95]);
  assign _1929_ = _1927_ & ~(_1928_);
  assign _1930_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [90] : \mchip.matrix_calculator.mul_logic.shift_register.Q [90];
  assign _1931_ = _1925_ | _1867_;
  assign _1932_ = _1865_ & ~(_1931_);
  assign _1933_ = _1932_ & _1930_;
  assign _1934_ = _1933_ | _1929_;
  assign _1935_ = _1925_ | _1871_;
  assign _1936_ = _1865_ & ~(_1935_);
  assign _1937_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [85]);
  assign _1938_ = _1936_ & ~(_1937_);
  assign _1939_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [80] : \mchip.matrix_calculator.mul_logic.shift_register.Q [80];
  assign _1940_ = _1925_ | ~(_1877_);
  assign _1941_ = _1865_ & ~(_1940_);
  assign _1942_ = _1941_ & _1939_;
  assign _1943_ = _1942_ | _1938_;
  assign _1944_ = _1943_ | _1934_;
  assign _1945_ = _1944_ | _1924_;
  assign _1946_ = _1945_ | _1904_;
  assign _1947_ = _1884_ | _1866_;
  assign _1948_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1947_);
  assign _1949_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [75]);
  assign _1950_ = _1948_ & ~(_1949_);
  assign _1951_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [70] : \mchip.matrix_calculator.mul_logic.shift_register.Q [70];
  assign _1952_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1868_);
  assign _1953_ = _1952_ & _1951_;
  assign _1954_ = _1953_ | _1950_;
  assign _1955_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1872_);
  assign _1956_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [65]);
  assign _1957_ = _1955_ & ~(_1956_);
  assign _1958_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [60] : \mchip.matrix_calculator.mul_logic.shift_register.Q [60];
  assign _1959_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1878_);
  assign _1960_ = _1959_ & _1958_;
  assign _1961_ = _1960_ | _1957_;
  assign _1962_ = _1961_ | _1954_;
  assign _1963_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1885_);
  assign _1964_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [55]);
  assign _1965_ = _1963_ & ~(_1964_);
  assign _1966_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [50] : \mchip.matrix_calculator.mul_logic.shift_register.Q [50];
  assign _1967_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1890_);
  assign _1968_ = _1967_ & _1966_;
  assign _1969_ = _1968_ | _1965_;
  assign _1970_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1894_);
  assign _1971_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [45]);
  assign _1972_ = _1970_ & ~(_1971_);
  assign _1973_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [40] : \mchip.matrix_calculator.mul_logic.shift_register.Q [40];
  assign _1974_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1899_);
  assign _1975_ = _1974_ & _1973_;
  assign _1976_ = _1975_ | _1972_;
  assign _1977_ = _1976_ | _1969_;
  assign _1978_ = _1977_ | _1962_;
  assign _1979_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1906_);
  assign _1980_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [35]);
  assign _1981_ = _1979_ & ~(_1980_);
  assign _1982_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [30] : \mchip.matrix_calculator.mul_logic.shift_register.Q [30];
  assign _1983_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1911_);
  assign _1984_ = _1983_ & _1982_;
  assign _1985_ = _1984_ | _1981_;
  assign _1986_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1915_);
  assign _1987_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [25]);
  assign _1988_ = _1986_ & ~(_1987_);
  assign _1989_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [20] : \mchip.matrix_calculator.mul_logic.shift_register.Q [20];
  assign _1990_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1920_);
  assign _1991_ = _1990_ & _1989_;
  assign _1992_ = _1991_ | _1988_;
  assign _1993_ = _1992_ | _1985_;
  assign _1994_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1926_);
  assign _1995_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [15]);
  assign _1996_ = _1994_ & ~(_1995_);
  assign _1997_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [10] : \mchip.matrix_calculator.mul_logic.shift_register.Q [10];
  assign _1998_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1931_);
  assign _1999_ = _1998_ & _1997_;
  assign _2000_ = _1999_ | _1996_;
  assign _2001_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1935_);
  assign _2002_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [5]);
  assign _2003_ = _2001_ & ~(_2002_);
  assign _2004_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [0] : \mchip.matrix_calculator.mul_logic.shift_register.Q [0];
  assign _2005_ = \mchip.matrix_calculator.index_counter.Q [4] & ~(_1940_);
  assign _2006_ = _2005_ & _2004_;
  assign _2007_ = _2006_ | _2003_;
  assign _2008_ = _2007_ | _2000_;
  assign _2009_ = _2008_ | _1993_;
  assign _2010_ = _2009_ | _1978_;
  assign _2011_ = _2010_ | _1946_;
  assign _2012_ = _2005_ | _2001_;
  assign _2013_ = _1998_ | _1994_;
  assign _2014_ = _2013_ | _2012_;
  assign _2015_ = _1983_ | _1979_;
  assign _2016_ = _1990_ | _1986_;
  assign _2017_ = _2016_ | _2015_;
  assign _2018_ = _2017_ | _2014_;
  assign _2019_ = _1952_ | _1948_;
  assign _2020_ = _1959_ | _1955_;
  assign _2021_ = _2020_ | _2019_;
  assign _2022_ = _1967_ | _1963_;
  assign _2023_ = _1974_ | _1970_;
  assign _2024_ = _2023_ | _2022_;
  assign _0043_ = _2024_ | _2021_;
  assign _0044_ = _0043_ | _2018_;
  assign _0045_ = _1879_ | _1873_;
  assign _0046_ = _0045_ | _1869_;
  assign _0047_ = _1891_ | _1886_;
  assign _0048_ = _1900_ | _1895_;
  assign _0049_ = _0048_ | _0047_;
  assign _0050_ = _0049_ | _0046_;
  assign _0051_ = _1912_ | _1907_;
  assign _0052_ = _1921_ | _1916_;
  assign _0053_ = _0052_ | _0051_;
  assign _0054_ = _1932_ | _1927_;
  assign _0055_ = _1941_ | _1936_;
  assign _0056_ = _0055_ | _0054_;
  assign _0057_ = _0056_ | _0053_;
  assign _0058_ = _0057_ | _0050_;
  assign _0059_ = _0058_ | _0044_;
  assign _0060_ = \mchip.matrix_calculator.mul_logic.shift_register.Q [155] & ~(\mchip.matrix_calculator.op_reg.Q [1]);
  assign io_out[0] = _0059_ ? _2011_ : _0060_;
  assign _0061_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [151] : \mchip.matrix_calculator.mul_logic.shift_register.Q [151];
  assign _0062_ = _0061_ & _1869_;
  assign _0063_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [146]);
  assign _0064_ = _1873_ & ~(_0063_);
  assign _0065_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [141] : \mchip.matrix_calculator.mul_logic.shift_register.Q [141];
  assign _0066_ = _0065_ & _1879_;
  assign _0067_ = _0066_ | _0064_;
  assign _0068_ = _0067_ | _0062_;
  assign _0069_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [136]);
  assign _0070_ = _1886_ & ~(_0069_);
  assign _0071_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [131] : \mchip.matrix_calculator.mul_logic.shift_register.Q [131];
  assign _0072_ = _0071_ & _1891_;
  assign _0073_ = _0072_ | _0070_;
  assign _0074_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [126]);
  assign _0075_ = _1895_ & ~(_0074_);
  assign _0076_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [121] : \mchip.matrix_calculator.mul_logic.shift_register.Q [121];
  assign _0077_ = _0076_ & _1900_;
  assign _0078_ = _0077_ | _0075_;
  assign _0079_ = _0078_ | _0073_;
  assign _0080_ = _0079_ | _0068_;
  assign _0081_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [116]);
  assign _0082_ = _1907_ & ~(_0081_);
  assign _0083_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [111] : \mchip.matrix_calculator.mul_logic.shift_register.Q [111];
  assign _0084_ = _0083_ & _1912_;
  assign _0085_ = _0084_ | _0082_;
  assign _0086_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [106]);
  assign _0087_ = _1916_ & ~(_0086_);
  assign _0088_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [101] : \mchip.matrix_calculator.mul_logic.shift_register.Q [101];
  assign _0089_ = _0088_ & _1921_;
  assign _0090_ = _0089_ | _0087_;
  assign _0091_ = _0090_ | _0085_;
  assign _0092_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [96]);
  assign _0093_ = _1927_ & ~(_0092_);
  assign _0094_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [91] : \mchip.matrix_calculator.mul_logic.shift_register.Q [91];
  assign _0095_ = _0094_ & _1932_;
  assign _0096_ = _0095_ | _0093_;
  assign _0097_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [86]);
  assign _0098_ = _1936_ & ~(_0097_);
  assign _0099_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [81] : \mchip.matrix_calculator.mul_logic.shift_register.Q [81];
  assign _0100_ = _0099_ & _1941_;
  assign _0101_ = _0100_ | _0098_;
  assign _0102_ = _0101_ | _0096_;
  assign _0103_ = _0102_ | _0091_;
  assign _0104_ = _0103_ | _0080_;
  assign _0105_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [76]);
  assign _0106_ = _1948_ & ~(_0105_);
  assign _0107_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [71] : \mchip.matrix_calculator.mul_logic.shift_register.Q [71];
  assign _0108_ = _0107_ & _1952_;
  assign _0109_ = _0108_ | _0106_;
  assign _0110_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [66]);
  assign _0111_ = _1955_ & ~(_0110_);
  assign _0112_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [61] : \mchip.matrix_calculator.mul_logic.shift_register.Q [61];
  assign _0113_ = _0112_ & _1959_;
  assign _0114_ = _0113_ | _0111_;
  assign _0115_ = _0114_ | _0109_;
  assign _0116_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [56]);
  assign _0117_ = _1963_ & ~(_0116_);
  assign _0118_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [51] : \mchip.matrix_calculator.mul_logic.shift_register.Q [51];
  assign _0119_ = _0118_ & _1967_;
  assign _0120_ = _0119_ | _0117_;
  assign _0121_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [46]);
  assign _0122_ = _1970_ & ~(_0121_);
  assign _0123_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [41] : \mchip.matrix_calculator.mul_logic.shift_register.Q [41];
  assign _0124_ = _0123_ & _1974_;
  assign _0125_ = _0124_ | _0122_;
  assign _0126_ = _0125_ | _0120_;
  assign _0127_ = _0126_ | _0115_;
  assign _0128_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [36]);
  assign _0129_ = _1979_ & ~(_0128_);
  assign _0130_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [31] : \mchip.matrix_calculator.mul_logic.shift_register.Q [31];
  assign _0131_ = _0130_ & _1983_;
  assign _0132_ = _0131_ | _0129_;
  assign _0133_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [26]);
  assign _0134_ = _1986_ & ~(_0133_);
  assign _0135_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [21] : \mchip.matrix_calculator.mul_logic.shift_register.Q [21];
  assign _0136_ = _0135_ & _1990_;
  assign _0137_ = _0136_ | _0134_;
  assign _0138_ = _0137_ | _0132_;
  assign _0139_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [16]);
  assign _0140_ = _1994_ & ~(_0139_);
  assign _0141_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [11] : \mchip.matrix_calculator.mul_logic.shift_register.Q [11];
  assign _0142_ = _0141_ & _1998_;
  assign _0143_ = _0142_ | _0140_;
  assign _0144_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [6]);
  assign _0145_ = _2001_ & ~(_0144_);
  assign _0146_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [1] : \mchip.matrix_calculator.mul_logic.shift_register.Q [1];
  assign _0147_ = _0146_ & _2005_;
  assign _0148_ = _0147_ | _0145_;
  assign _0149_ = _0148_ | _0143_;
  assign _0150_ = _0149_ | _0138_;
  assign _0151_ = _0150_ | _0127_;
  assign _0152_ = _0151_ | _0104_;
  assign _0153_ = \mchip.matrix_calculator.mul_logic.shift_register.Q [156] & ~(\mchip.matrix_calculator.op_reg.Q [1]);
  assign io_out[1] = _0059_ ? _0152_ : _0153_;
  assign _0154_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [152] : \mchip.matrix_calculator.mul_logic.shift_register.Q [152];
  assign _0155_ = _0154_ & _1869_;
  assign _0156_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [147]);
  assign _0157_ = _1873_ & ~(_0156_);
  assign _0158_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [142] : \mchip.matrix_calculator.mul_logic.shift_register.Q [142];
  assign _0159_ = _0158_ & _1879_;
  assign _0160_ = _0159_ | _0157_;
  assign _0161_ = _0160_ | _0155_;
  assign _0162_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [137]);
  assign _0163_ = _1886_ & ~(_0162_);
  assign _0164_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [132] : \mchip.matrix_calculator.mul_logic.shift_register.Q [132];
  assign _0165_ = _0164_ & _1891_;
  assign _0166_ = _0165_ | _0163_;
  assign _0167_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [127]);
  assign _0168_ = _1895_ & ~(_0167_);
  assign _0169_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [122] : \mchip.matrix_calculator.mul_logic.shift_register.Q [122];
  assign _0170_ = _0169_ & _1900_;
  assign _0171_ = _0170_ | _0168_;
  assign _0172_ = _0171_ | _0166_;
  assign _0173_ = _0172_ | _0161_;
  assign _0174_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [117]);
  assign _0175_ = _1907_ & ~(_0174_);
  assign _0176_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [112] : \mchip.matrix_calculator.mul_logic.shift_register.Q [112];
  assign _0177_ = _0176_ & _1912_;
  assign _0178_ = _0177_ | _0175_;
  assign _0179_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [107]);
  assign _0180_ = _1916_ & ~(_0179_);
  assign _0181_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [102] : \mchip.matrix_calculator.mul_logic.shift_register.Q [102];
  assign _0182_ = _0181_ & _1921_;
  assign _0183_ = _0182_ | _0180_;
  assign _0184_ = _0183_ | _0178_;
  assign _0185_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [97]);
  assign _0186_ = _1927_ & ~(_0185_);
  assign _0187_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [92] : \mchip.matrix_calculator.mul_logic.shift_register.Q [92];
  assign _0188_ = _0187_ & _1932_;
  assign _0189_ = _0188_ | _0186_;
  assign _0190_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [87]);
  assign _0191_ = _1936_ & ~(_0190_);
  assign _0192_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [82] : \mchip.matrix_calculator.mul_logic.shift_register.Q [82];
  assign _0193_ = _0192_ & _1941_;
  assign _0194_ = _0193_ | _0191_;
  assign _0195_ = _0194_ | _0189_;
  assign _0196_ = _0195_ | _0184_;
  assign _0197_ = _0196_ | _0173_;
  assign _0198_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [77]);
  assign _0199_ = _1948_ & ~(_0198_);
  assign _0200_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [72] : \mchip.matrix_calculator.mul_logic.shift_register.Q [72];
  assign _0201_ = _0200_ & _1952_;
  assign _0202_ = _0201_ | _0199_;
  assign _0203_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [67]);
  assign _0204_ = _1955_ & ~(_0203_);
  assign _0205_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [62] : \mchip.matrix_calculator.mul_logic.shift_register.Q [62];
  assign _0206_ = _0205_ & _1959_;
  assign _0207_ = _0206_ | _0204_;
  assign _0208_ = _0207_ | _0202_;
  assign _0209_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [57]);
  assign _0210_ = _1963_ & ~(_0209_);
  assign _0211_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [52] : \mchip.matrix_calculator.mul_logic.shift_register.Q [52];
  assign _0212_ = _0211_ & _1967_;
  assign _0213_ = _0212_ | _0210_;
  assign _0214_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [47]);
  assign _0215_ = _1970_ & ~(_0214_);
  assign _0216_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [42] : \mchip.matrix_calculator.mul_logic.shift_register.Q [42];
  assign _0217_ = _0216_ & _1974_;
  assign _0218_ = _0217_ | _0215_;
  assign _0219_ = _0218_ | _0213_;
  assign _0220_ = _0219_ | _0208_;
  assign _0221_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [37]);
  assign _0222_ = _1979_ & ~(_0221_);
  assign _0223_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [32] : \mchip.matrix_calculator.mul_logic.shift_register.Q [32];
  assign _0224_ = _0223_ & _1983_;
  assign _0225_ = _0224_ | _0222_;
  assign _0226_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [27]);
  assign _0227_ = _1986_ & ~(_0226_);
  assign _0228_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [22] : \mchip.matrix_calculator.mul_logic.shift_register.Q [22];
  assign _0229_ = _0228_ & _1990_;
  assign _0230_ = _0229_ | _0227_;
  assign _0231_ = _0230_ | _0225_;
  assign _0232_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [17]);
  assign _0233_ = _1994_ & ~(_0232_);
  assign _0234_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [12] : \mchip.matrix_calculator.mul_logic.shift_register.Q [12];
  assign _0235_ = _0234_ & _1998_;
  assign _0236_ = _0235_ | _0233_;
  assign _0237_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [7]);
  assign _0238_ = _2001_ & ~(_0237_);
  assign _0239_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [2] : \mchip.matrix_calculator.mul_logic.shift_register.Q [2];
  assign _0240_ = _0239_ & _2005_;
  assign _0241_ = _0240_ | _0238_;
  assign _0242_ = _0241_ | _0236_;
  assign _0243_ = _0242_ | _0231_;
  assign _0244_ = _0243_ | _0220_;
  assign _0245_ = _0244_ | _0197_;
  assign _0246_ = \mchip.matrix_calculator.mul_logic.shift_register.Q [157] & ~(\mchip.matrix_calculator.op_reg.Q [1]);
  assign io_out[2] = _0059_ ? _0245_ : _0246_;
  assign _0247_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [153] : \mchip.matrix_calculator.mul_logic.shift_register.Q [153];
  assign _0248_ = _0247_ & _1869_;
  assign _0249_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [148]);
  assign _0250_ = _1873_ & ~(_0249_);
  assign _0251_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [143] : \mchip.matrix_calculator.mul_logic.shift_register.Q [143];
  assign _0252_ = _0251_ & _1879_;
  assign _0253_ = _0252_ | _0250_;
  assign _0254_ = _0253_ | _0248_;
  assign _0255_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [138]);
  assign _0256_ = _1886_ & ~(_0255_);
  assign _0257_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [133] : \mchip.matrix_calculator.mul_logic.shift_register.Q [133];
  assign _0258_ = _0257_ & _1891_;
  assign _0259_ = _0258_ | _0256_;
  assign _0260_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [128]);
  assign _0261_ = _1895_ & ~(_0260_);
  assign _0262_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [123] : \mchip.matrix_calculator.mul_logic.shift_register.Q [123];
  assign _0263_ = _0262_ & _1900_;
  assign _0264_ = _0263_ | _0261_;
  assign _0265_ = _0264_ | _0259_;
  assign _0266_ = _0265_ | _0254_;
  assign _0267_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [118]);
  assign _0268_ = _1907_ & ~(_0267_);
  assign _0269_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [113] : \mchip.matrix_calculator.mul_logic.shift_register.Q [113];
  assign _0270_ = _0269_ & _1912_;
  assign _0271_ = _0270_ | _0268_;
  assign _0272_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [108]);
  assign _0273_ = _1916_ & ~(_0272_);
  assign _0274_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [103] : \mchip.matrix_calculator.mul_logic.shift_register.Q [103];
  assign _0275_ = _0274_ & _1921_;
  assign _0276_ = _0275_ | _0273_;
  assign _0277_ = _0276_ | _0271_;
  assign _0278_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [98]);
  assign _0279_ = _1927_ & ~(_0278_);
  assign _0280_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [93] : \mchip.matrix_calculator.mul_logic.shift_register.Q [93];
  assign _0281_ = _0280_ & _1932_;
  assign _0282_ = _0281_ | _0279_;
  assign _0283_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [88]);
  assign _0284_ = _1936_ & ~(_0283_);
  assign _0285_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [83] : \mchip.matrix_calculator.mul_logic.shift_register.Q [83];
  assign _0286_ = _0285_ & _1941_;
  assign _0287_ = _0286_ | _0284_;
  assign _0288_ = _0287_ | _0282_;
  assign _0289_ = _0288_ | _0277_;
  assign _0290_ = _0289_ | _0266_;
  assign _0291_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [78]);
  assign _0292_ = _1948_ & ~(_0291_);
  assign _0293_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [73] : \mchip.matrix_calculator.mul_logic.shift_register.Q [73];
  assign _0294_ = _0293_ & _1952_;
  assign _0295_ = _0294_ | _0292_;
  assign _0296_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [68]);
  assign _0297_ = _1955_ & ~(_0296_);
  assign _0298_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [63] : \mchip.matrix_calculator.mul_logic.shift_register.Q [63];
  assign _0299_ = _0298_ & _1959_;
  assign _0300_ = _0299_ | _0297_;
  assign _0301_ = _0300_ | _0295_;
  assign _0302_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [58]);
  assign _0303_ = _1963_ & ~(_0302_);
  assign _0304_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [53] : \mchip.matrix_calculator.mul_logic.shift_register.Q [53];
  assign _0305_ = _0304_ & _1967_;
  assign _0306_ = _0305_ | _0303_;
  assign _0307_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [48]);
  assign _0308_ = _1970_ & ~(_0307_);
  assign _0309_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [43] : \mchip.matrix_calculator.mul_logic.shift_register.Q [43];
  assign _0310_ = _0309_ & _1974_;
  assign _0311_ = _0310_ | _0308_;
  assign _0312_ = _0311_ | _0306_;
  assign _0313_ = _0312_ | _0301_;
  assign _0314_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [38]);
  assign _0315_ = _1979_ & ~(_0314_);
  assign _0316_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [33] : \mchip.matrix_calculator.mul_logic.shift_register.Q [33];
  assign _0317_ = _0316_ & _1983_;
  assign _0318_ = _0317_ | _0315_;
  assign _0319_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [28]);
  assign _0320_ = _1986_ & ~(_0319_);
  assign _0321_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [23] : \mchip.matrix_calculator.mul_logic.shift_register.Q [23];
  assign _0322_ = _0321_ & _1990_;
  assign _0323_ = _0322_ | _0320_;
  assign _0324_ = _0323_ | _0318_;
  assign _0325_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [18]);
  assign _0326_ = _1994_ & ~(_0325_);
  assign _0327_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [13] : \mchip.matrix_calculator.mul_logic.shift_register.Q [13];
  assign _0328_ = _0327_ & _1998_;
  assign _0329_ = _0328_ | _0326_;
  assign _0330_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [8]);
  assign _0331_ = _2001_ & ~(_0330_);
  assign _0332_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [3] : \mchip.matrix_calculator.mul_logic.shift_register.Q [3];
  assign _0333_ = _0332_ & _2005_;
  assign _0334_ = _0333_ | _0331_;
  assign _0335_ = _0334_ | _0329_;
  assign _0336_ = _0335_ | _0324_;
  assign _0337_ = _0336_ | _0313_;
  assign _0338_ = _0337_ | _0290_;
  assign _0339_ = \mchip.matrix_calculator.mul_logic.shift_register.Q [158] & ~(\mchip.matrix_calculator.op_reg.Q [1]);
  assign io_out[3] = _0059_ ? _0338_ : _0339_;
  assign _0340_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [154] : \mchip.matrix_calculator.mul_logic.shift_register.Q [154];
  assign _0341_ = _0340_ & _1869_;
  assign _0342_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [149]);
  assign _0343_ = _1873_ & ~(_0342_);
  assign _0344_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [144] : \mchip.matrix_calculator.mul_logic.shift_register.Q [144];
  assign _0345_ = _0344_ & _1879_;
  assign _0346_ = _0345_ | _0343_;
  assign _0347_ = _0346_ | _0341_;
  assign _0348_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [139]);
  assign _0349_ = _1886_ & ~(_0348_);
  assign _0350_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [134] : \mchip.matrix_calculator.mul_logic.shift_register.Q [134];
  assign _0351_ = _0350_ & _1891_;
  assign _0352_ = _0351_ | _0349_;
  assign _0353_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [129]);
  assign _0354_ = _1895_ & ~(_0353_);
  assign _0355_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [124] : \mchip.matrix_calculator.mul_logic.shift_register.Q [124];
  assign _0356_ = _0355_ & _1900_;
  assign _0357_ = _0356_ | _0354_;
  assign _0358_ = _0357_ | _0352_;
  assign _0359_ = _0358_ | _0347_;
  assign _0360_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [119]);
  assign _0361_ = _1907_ & ~(_0360_);
  assign _0362_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [114] : \mchip.matrix_calculator.mul_logic.shift_register.Q [114];
  assign _0363_ = _0362_ & _1912_;
  assign _0364_ = _0363_ | _0361_;
  assign _0365_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [109]);
  assign _0366_ = _1916_ & ~(_0365_);
  assign _0367_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [104] : \mchip.matrix_calculator.mul_logic.shift_register.Q [104];
  assign _0368_ = _0367_ & _1921_;
  assign _0369_ = _0368_ | _0366_;
  assign _0370_ = _0369_ | _0364_;
  assign _0371_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [99]);
  assign _0372_ = _1927_ & ~(_0371_);
  assign _0373_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [94] : \mchip.matrix_calculator.mul_logic.shift_register.Q [94];
  assign _0374_ = _0373_ & _1932_;
  assign _0375_ = _0374_ | _0372_;
  assign _0376_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [89]);
  assign _0377_ = _1936_ & ~(_0376_);
  assign _0378_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [84] : \mchip.matrix_calculator.mul_logic.shift_register.Q [84];
  assign _0379_ = _0378_ & _1941_;
  assign _0380_ = _0379_ | _0377_;
  assign _0381_ = _0380_ | _0375_;
  assign _0382_ = _0381_ | _0370_;
  assign _0383_ = _0382_ | _0359_;
  assign _0384_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [79]);
  assign _0385_ = _1948_ & ~(_0384_);
  assign _0386_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [74] : \mchip.matrix_calculator.mul_logic.shift_register.Q [74];
  assign _0387_ = _0386_ & _1952_;
  assign _0388_ = _0387_ | _0385_;
  assign _0389_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [69]);
  assign _0390_ = _1955_ & ~(_0389_);
  assign _0391_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [64] : \mchip.matrix_calculator.mul_logic.shift_register.Q [64];
  assign _0392_ = _0391_ & _1959_;
  assign _0393_ = _0392_ | _0390_;
  assign _0394_ = _0393_ | _0388_;
  assign _0395_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [59]);
  assign _0396_ = _1963_ & ~(_0395_);
  assign _0397_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [54] : \mchip.matrix_calculator.mul_logic.shift_register.Q [54];
  assign _0398_ = _0397_ & _1967_;
  assign _0399_ = _0398_ | _0396_;
  assign _0400_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [49]);
  assign _0401_ = _1970_ & ~(_0400_);
  assign _0402_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [44] : \mchip.matrix_calculator.mul_logic.shift_register.Q [44];
  assign _0403_ = _0402_ & _1974_;
  assign _0404_ = _0403_ | _0401_;
  assign _0405_ = _0404_ | _0399_;
  assign _0406_ = _0405_ | _0394_;
  assign _0407_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [39]);
  assign _0408_ = _1979_ & ~(_0407_);
  assign _0409_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [34] : \mchip.matrix_calculator.mul_logic.shift_register.Q [34];
  assign _0410_ = _0409_ & _1983_;
  assign _0411_ = _0410_ | _0408_;
  assign _0412_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [29]);
  assign _0413_ = _1986_ & ~(_0412_);
  assign _0414_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [24] : \mchip.matrix_calculator.mul_logic.shift_register.Q [24];
  assign _0415_ = _0414_ & _1990_;
  assign _0416_ = _0415_ | _0413_;
  assign _0417_ = _0416_ | _0411_;
  assign _0418_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [19]);
  assign _0419_ = _1994_ & ~(_0418_);
  assign _0420_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [14] : \mchip.matrix_calculator.mul_logic.shift_register.Q [14];
  assign _0421_ = _0420_ & _1998_;
  assign _0422_ = _0421_ | _0419_;
  assign _0423_ = \mchip.matrix_calculator.op_reg.Q [1] | ~(\mchip.matrix_calculator.mul_logic.shift_register.Q [9]);
  assign _0424_ = _2001_ & ~(_0423_);
  assign _0425_ = \mchip.matrix_calculator.op_reg.Q [1] ? \mchip.matrix_calculator.add_logic.shift1.Q [4] : \mchip.matrix_calculator.mul_logic.shift_register.Q [4];
  assign _0426_ = _0425_ & _2005_;
  assign _0427_ = _0426_ | _0424_;
  assign _0428_ = _0427_ | _0422_;
  assign _0429_ = _0428_ | _0417_;
  assign _0430_ = _0429_ | _0406_;
  assign _0431_ = _0430_ | _0383_;
  assign _0432_ = \mchip.matrix_calculator.mul_logic.shift_register.Q [159] & ~(\mchip.matrix_calculator.op_reg.Q [1]);
  assign io_out[4] = _0059_ ? _0431_ : _0432_;
  assign _0433_ = \mchip.matrix_calculator.fsm.cur_state [1] & ~(_1830_);
  assign _0434_ = _0433_ | \mchip.matrix_calculator.fsm.cur_state [4];
  assign _0435_ = ~(\mchip.matrix_calculator.fsm.cur_state [4] | \mchip.matrix_calculator.fsm.cur_state [1]);
  assign \mchip.error  = _0434_ & ~(_0435_);
  assign _0012_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [6] & ~(\mchip.sync13.sync );
  assign _0011_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [9] & ~(\mchip.sync13.sync );
  assign _0010_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [10] & ~(\mchip.sync13.sync );
  assign _0008_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [4] & ~(\mchip.sync13.sync );
  assign _0009_ = \mchip.matrix_calculator.fsm.cur_state [20] & ~(_1776_);
  assign _0436_ = ~(\mchip.matrix_calculator.mul_logic.fsm.cur_state [7] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [4]);
  assign _0013_ = _1775_ & ~(_0436_);
  assign _0014_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [8] & ~(\mchip.sync13.sync );
  assign _0437_ = ~(_1769_ & _1775_);
  assign _0015_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [0] & ~(_0437_);
  assign _0016_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [1] & ~(\mchip.sync13.sync );
  assign _0017_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [2] & ~(\mchip.sync13.sync );
  assign _0018_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [3] & ~(\mchip.sync13.sync );
  assign _0019_ = \mchip.matrix_calculator.mul_logic.fsm.cur_state [5] & ~(\mchip.sync13.sync );
  assign _0000_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [9] & ~(\mchip.sync13.sync );
  assign _0007_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [3] & ~(\mchip.sync13.sync );
  assign _0006_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [2] & ~(\mchip.sync13.sync );
  assign _0438_ = ~(\mchip.matrix_calculator.add_logic.fsm.cur_state [6] | \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0005_ = _1775_ & ~(_0438_);
  assign _0439_ = ~(_1803_ & _1775_);
  assign _0004_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [0] & ~(_0439_);
  assign _0003_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [7] & ~(\mchip.sync13.sync );
  assign _0002_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [5] & ~(\mchip.sync13.sync );
  assign _0001_ = \mchip.matrix_calculator.add_logic.fsm.cur_state [8] & ~(\mchip.sync13.sync );
  assign _0440_ = ~(\mchip.matrix_calculator.mul_logic.fsm.cur_state [6] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [3]);
  assign _0441_ = \mchip.matrix_calculator.shift_register.Q [124] & ~(_0440_);
  assign _0442_ = ~(\mchip.matrix_calculator.mul_logic.fsm.cur_state [9] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [2]);
  assign _0443_ = \mchip.matrix_calculator.shift_register.Q [108] & ~(_0442_);
  assign _0444_ = _0443_ | _0441_;
  assign _0445_ = ~(\mchip.matrix_calculator.mul_logic.fsm.cur_state [8] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [5]);
  assign _0446_ = \mchip.matrix_calculator.shift_register.Q [92] & ~(_0445_);
  assign _0447_ = ~(\mchip.matrix_calculator.mul_logic.fsm.cur_state [10] | \mchip.matrix_calculator.mul_logic.fsm.cur_state [1]);
  assign _0448_ = \mchip.matrix_calculator.shift_register.Q [76] & ~(_0447_);
  assign _0449_ = _0448_ | _0446_;
  assign _0450_ = _0449_ | _0444_;
  assign _0451_ = _0447_ & _0445_;
  assign _0452_ = ~(_0442_ & _0440_);
  assign _0453_ = _0451_ & ~(_0452_);
  assign _0454_ = _0450_ & ~(_0453_);
  assign _0455_ = _1811_ | ~(\mchip.matrix_calculator.shift_register.Q [52]);
  assign _0456_ = \mchip.matrix_calculator.shift_register.Q [60] & ~(_1815_);
  assign _0457_ = _0455_ & ~(_0456_);
  assign _0458_ = _0457_ | _0042_;
  assign \mchip.matrix_calculator.mul_logic.mult1.S [0] = _0454_ & ~(_0458_);
  assign _2026_[1] = ~(_1871_ & _1867_);
  assign _2026_[2] = _1877_ ^ \mchip.matrix_calculator.index_counter.Q [2];
  assign _0459_ = _1877_ & \mchip.matrix_calculator.index_counter.Q [2];
  assign _2026_[3] = _0459_ ^ \mchip.matrix_calculator.index_counter.Q [3];
  assign _2026_[4] = _1940_ ^ _1865_;
  assign _0460_ = _1735_ | ~(_1719_);
  assign _0461_ = ~(\mchip.matrix_calculator.shift_register.Q [1] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0462_ = \mchip.matrix_calculator.shift_register.Q [9] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0463_ = _0461_ & ~(_0462_);
  assign _0464_ = \mchip.matrix_calculator.shift_register.Q [25] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0465_ = \mchip.matrix_calculator.shift_register.Q [17] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0466_ = _0465_ | _0464_;
  assign _0467_ = _0463_ & ~(_0466_);
  assign _0468_ = \mchip.matrix_calculator.shift_register.Q [57] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0469_ = \mchip.matrix_calculator.shift_register.Q [49] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0470_ = _0469_ | _0468_;
  assign _0471_ = \mchip.matrix_calculator.shift_register.Q [41] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0472_ = \mchip.matrix_calculator.shift_register.Q [33] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0473_ = _0472_ | _0471_;
  assign _0474_ = _0473_ | _0470_;
  assign _0475_ = _0467_ & ~(_0474_);
  assign _0476_ = _1718_ & ~(_0475_);
  assign _0477_ = ~_0476_;
  assign _0478_ = ~(_0476_ ^ _1719_);
  assign _0479_ = \mchip.matrix_calculator.op_reg.Q [0] ? _0477_ : _0478_;
  assign _0480_ = ~(\mchip.matrix_calculator.shift_register.Q [65] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0481_ = \mchip.matrix_calculator.shift_register.Q [73] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0482_ = _0480_ & ~(_0481_);
  assign _0483_ = \mchip.matrix_calculator.shift_register.Q [89] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0484_ = \mchip.matrix_calculator.shift_register.Q [81] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0485_ = _0484_ | _0483_;
  assign _0486_ = _0482_ & ~(_0485_);
  assign _0487_ = \mchip.matrix_calculator.shift_register.Q [121] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0488_ = \mchip.matrix_calculator.shift_register.Q [113] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0489_ = _0488_ | _0487_;
  assign _0490_ = \mchip.matrix_calculator.shift_register.Q [105] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0491_ = \mchip.matrix_calculator.shift_register.Q [97] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0492_ = _0491_ | _0490_;
  assign _0493_ = _0492_ | _0489_;
  assign _0494_ = _0486_ & ~(_0493_);
  assign _0495_ = _1718_ & ~(_0494_);
  assign _0496_ = _0495_ ^ _0479_;
  assign \mchip.matrix_calculator.add_logic.add2.S [1] = _0496_ ^ _0460_;
  assign _0497_ = _0495_ & _0479_;
  assign _0498_ = _0496_ & _0460_;
  assign _0499_ = _0498_ | _0497_;
  assign _0500_ = ~(\mchip.matrix_calculator.shift_register.Q [2] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0501_ = \mchip.matrix_calculator.shift_register.Q [10] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0502_ = _0500_ & ~(_0501_);
  assign _0503_ = \mchip.matrix_calculator.shift_register.Q [26] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0504_ = \mchip.matrix_calculator.shift_register.Q [18] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0505_ = _0504_ | _0503_;
  assign _0506_ = _0502_ & ~(_0505_);
  assign _0507_ = \mchip.matrix_calculator.shift_register.Q [58] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0508_ = \mchip.matrix_calculator.shift_register.Q [50] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0509_ = _0508_ | _0507_;
  assign _0510_ = \mchip.matrix_calculator.shift_register.Q [42] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0511_ = \mchip.matrix_calculator.shift_register.Q [34] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0512_ = _0511_ | _0510_;
  assign _0513_ = _0512_ | _0509_;
  assign _0514_ = _0506_ & ~(_0513_);
  assign _0515_ = _1718_ & ~(_0514_);
  assign _0516_ = ~_0515_;
  assign _0517_ = ~(_0476_ | _1719_);
  assign _0518_ = _0515_ ^ _0517_;
  assign _0519_ = \mchip.matrix_calculator.op_reg.Q [0] ? _0516_ : _0518_;
  assign _0520_ = ~(\mchip.matrix_calculator.shift_register.Q [66] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0521_ = \mchip.matrix_calculator.shift_register.Q [74] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0522_ = _0520_ & ~(_0521_);
  assign _0523_ = \mchip.matrix_calculator.shift_register.Q [90] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0524_ = \mchip.matrix_calculator.shift_register.Q [82] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0525_ = _0524_ | _0523_;
  assign _0526_ = _0522_ & ~(_0525_);
  assign _0527_ = \mchip.matrix_calculator.shift_register.Q [122] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0528_ = \mchip.matrix_calculator.shift_register.Q [114] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0529_ = _0528_ | _0527_;
  assign _0530_ = \mchip.matrix_calculator.shift_register.Q [106] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0531_ = \mchip.matrix_calculator.shift_register.Q [98] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0532_ = _0531_ | _0530_;
  assign _0533_ = _0532_ | _0529_;
  assign _0534_ = _0526_ & ~(_0533_);
  assign _0535_ = _1718_ & ~(_0534_);
  assign _0536_ = _0535_ ^ _0519_;
  assign \mchip.matrix_calculator.add_logic.add2.S [2] = _0536_ ^ _0499_;
  assign _0537_ = _0535_ & _0519_;
  assign _0538_ = _0536_ & _0499_;
  assign _0539_ = _0538_ | _0537_;
  assign _0540_ = ~(\mchip.matrix_calculator.shift_register.Q [3] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0541_ = \mchip.matrix_calculator.shift_register.Q [11] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0542_ = _0540_ & ~(_0541_);
  assign _0543_ = \mchip.matrix_calculator.shift_register.Q [27] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0544_ = \mchip.matrix_calculator.shift_register.Q [19] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0545_ = _0544_ | _0543_;
  assign _0546_ = _0542_ & ~(_0545_);
  assign _0547_ = \mchip.matrix_calculator.shift_register.Q [59] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0548_ = \mchip.matrix_calculator.shift_register.Q [51] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0549_ = _0548_ | _0547_;
  assign _0550_ = \mchip.matrix_calculator.shift_register.Q [43] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0551_ = \mchip.matrix_calculator.shift_register.Q [35] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0552_ = _0551_ | _0550_;
  assign _0553_ = _0552_ | _0549_;
  assign _0554_ = _0546_ & ~(_0553_);
  assign _0555_ = _1718_ & ~(_0554_);
  assign _0556_ = _0515_ | ~(_0517_);
  assign _0557_ = _0555_ ^ _0556_;
  assign _0558_ = \mchip.matrix_calculator.op_reg.Q [0] ? _0555_ : _0557_;
  assign _0559_ = ~(\mchip.matrix_calculator.shift_register.Q [67] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0560_ = \mchip.matrix_calculator.shift_register.Q [75] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0561_ = _0559_ & ~(_0560_);
  assign _0562_ = \mchip.matrix_calculator.shift_register.Q [91] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0563_ = \mchip.matrix_calculator.shift_register.Q [83] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0564_ = _0563_ | _0562_;
  assign _0565_ = _0561_ & ~(_0564_);
  assign _0566_ = \mchip.matrix_calculator.shift_register.Q [123] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0567_ = \mchip.matrix_calculator.shift_register.Q [115] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0568_ = _0567_ | _0566_;
  assign _0569_ = \mchip.matrix_calculator.shift_register.Q [107] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0570_ = \mchip.matrix_calculator.shift_register.Q [99] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0571_ = _0570_ | _0569_;
  assign _0572_ = _0571_ | _0568_;
  assign _0573_ = _0565_ & ~(_0572_);
  assign _0574_ = _1718_ & ~(_0573_);
  assign _0575_ = ~(_0574_ ^ _0558_);
  assign \mchip.matrix_calculator.add_logic.add2.S [3] = _0575_ ^ _0539_;
  assign _0576_ = _0558_ | ~(_0574_);
  assign _0577_ = _0575_ & _0537_;
  assign _0578_ = _0576_ & ~(_0577_);
  assign _0579_ = ~(_0575_ & _0536_);
  assign _0580_ = _0499_ & ~(_0579_);
  assign _0581_ = _0578_ & ~(_0580_);
  assign _0582_ = ~\mchip.matrix_calculator.op_reg.Q [0];
  assign _0583_ = _0555_ | _0515_;
  assign _0584_ = _0517_ & ~(_0583_);
  assign _0585_ = _0582_ & ~(_0584_);
  assign \mchip.matrix_calculator.add_logic.add2.S [4] = _0585_ ^ _0581_;
  assign _0586_ = _1767_ | ~(_1751_);
  assign _0587_ = ~(\mchip.matrix_calculator.shift_register.Q [5] & \mchip.matrix_calculator.add_logic.fsm.cur_state [1]);
  assign _0588_ = \mchip.matrix_calculator.shift_register.Q [13] & \mchip.matrix_calculator.add_logic.fsm.cur_state [9];
  assign _0589_ = _0587_ & ~(_0588_);
  assign _0590_ = \mchip.matrix_calculator.shift_register.Q [29] & \mchip.matrix_calculator.add_logic.fsm.cur_state [7];
  assign _0591_ = \mchip.matrix_calculator.shift_register.Q [21] & \mchip.matrix_calculator.add_logic.fsm.cur_state [4];
  assign _0592_ = _0591_ | _0590_;
  assign _0593_ = _0589_ & ~(_0592_);
  assign _0594_ = \mchip.matrix_calculator.shift_register.Q [61] & \mchip.matrix_calculator.add_logic.fsm.cur_state [5];
  assign _0595_ = \mchip.matrix_calculator.shift_register.Q [53] & \mchip.matrix_calculator.add_logic.fsm.cur_state [3];
  assign _0596_ = _0595_ | _0594_;
  assign _0597_ = \mchip.matrix_calculator.shift_register.Q [45] & \mchip.matrix_calculator.add_logic.fsm.cur_state [8];
  assign _0598_ = \mchip.matrix_calculator.shift_register.Q [37] & \mchip.matrix_calculator.add_logic.fsm.cur_state [2];
  assign _0599_ = _0598_ | _0597_;
  assign _0600_ = _0599_ | _0596_;
  assign _0601_ = _0593_ & ~(_0600_);
  assign _0602_ = _1718_ & ~(_0601_);
  assign _0603_ = ~_0602_;
  assign _0604_ = ~(_0602_ ^ _1751_);
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [0] <= _0041_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [1] <= _0010_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [2] <= _0011_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [3] <= _0012_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [4] <= _0013_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [5] <= _0014_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [6] <= _0015_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [7] <= _0016_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [8] <= _0017_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [9] <= _0018_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.mul_logic.fsm.cur_state [10] <= _0019_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [0] <= _0021_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [1] <= _0009_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [2] <= _0033_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [3] <= _0034_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [4] <= _0035_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [5] <= _0036_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [6] <= _0037_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [7] <= _0038_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [8] <= _0039_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [9] <= _0040_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [10] <= _0022_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [11] <= _0023_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [12] <= _0024_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [13] <= _0025_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [14] <= _0026_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [15] <= _0027_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [16] <= _0028_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [17] <= _0029_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [18] <= _0030_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [19] <= _0031_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.fsm.cur_state [20] <= _0032_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [0] <= _0020_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [1] <= _0000_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [2] <= _0001_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [3] <= _0002_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [4] <= _0003_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [5] <= _0004_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [6] <= _0005_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [7] <= _0006_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [8] <= _0007_;
  always @(posedge io_in[12])
    \mchip.matrix_calculator.add_logic.fsm.cur_state [9] <= _0008_;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[0] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[0]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[0]  <= \mchip.matrix_calculator.add_logic.add2.S [0];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [0] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[0] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[1] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[1]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[1]  <= \mchip.matrix_calculator.add_logic.add2.S [1];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [1] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[1] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[2] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[2]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[2]  <= \mchip.matrix_calculator.add_logic.add2.S [2];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [2] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[2] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[3] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[3]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[3]  <= \mchip.matrix_calculator.add_logic.add2.S [3];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [3] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[3] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[4] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[4]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[4]  <= \mchip.matrix_calculator.add_logic.add2.S [4];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [4] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[4] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[10] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[10]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[10]  <= \mchip.matrix_calculator.add_logic.add1.S [0];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [10] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[10] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[11] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[11]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[11]  <= \mchip.matrix_calculator.add_logic.add1.S [1];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [11] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[11] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[12] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[12]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[12]  <= \mchip.matrix_calculator.add_logic.add1.S [2];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [12] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[12] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[13] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[13]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[13]  <= \mchip.matrix_calculator.add_logic.add1.S [3];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [13] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[13] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[14] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[14]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[14]  <= \mchip.matrix_calculator.add_logic.add1.S [4];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [14] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[14] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[20] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[20]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[20]  <= \mchip.matrix_calculator.add_logic.shift1.Q [0];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [20] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[20] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[21] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[21]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[21]  <= \mchip.matrix_calculator.add_logic.shift1.Q [1];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [21] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[21] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[22] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[22]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[22]  <= \mchip.matrix_calculator.add_logic.shift1.Q [2];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [22] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[22] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[23] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[23]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[23]  <= \mchip.matrix_calculator.add_logic.shift1.Q [3];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [23] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[23] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[24] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[24]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[24]  <= \mchip.matrix_calculator.add_logic.shift1.Q [4];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [24] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[24] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[30] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[30]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[30]  <= \mchip.matrix_calculator.add_logic.shift1.Q [10];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [30] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[30] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[31] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[31]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[31]  <= \mchip.matrix_calculator.add_logic.shift1.Q [11];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [31] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[31] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[32] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[32]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[32]  <= \mchip.matrix_calculator.add_logic.shift1.Q [12];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [32] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[32] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[33] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[33]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[33]  <= \mchip.matrix_calculator.add_logic.shift1.Q [13];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [33] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[33] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[34] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[34]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[34]  <= \mchip.matrix_calculator.add_logic.shift1.Q [14];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [34] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[34] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[40] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[40]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[40]  <= \mchip.matrix_calculator.add_logic.shift1.Q [20];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [40] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[40] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[41] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[41]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[41]  <= \mchip.matrix_calculator.add_logic.shift1.Q [21];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [41] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[41] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[42] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[42]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[42]  <= \mchip.matrix_calculator.add_logic.shift1.Q [22];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [42] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[42] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[43] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[43]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[43]  <= \mchip.matrix_calculator.add_logic.shift1.Q [23];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [43] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[43] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[44] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[44]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[44]  <= \mchip.matrix_calculator.add_logic.shift1.Q [24];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [44] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[44] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[50] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[50]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[50]  <= \mchip.matrix_calculator.add_logic.shift1.Q [30];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [50] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[50] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[51] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[51]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[51]  <= \mchip.matrix_calculator.add_logic.shift1.Q [31];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [51] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[51] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[52] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[52]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[52]  <= \mchip.matrix_calculator.add_logic.shift1.Q [32];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [52] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[52] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[53] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[53]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[53]  <= \mchip.matrix_calculator.add_logic.shift1.Q [33];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [53] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[53] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[54] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[54]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[54]  <= \mchip.matrix_calculator.add_logic.shift1.Q [34];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [54] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[54] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[60] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[60]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[60]  <= \mchip.matrix_calculator.add_logic.shift1.Q [40];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [60] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[60] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[61] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[61]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[61]  <= \mchip.matrix_calculator.add_logic.shift1.Q [41];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [61] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[61] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[62] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[62]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[62]  <= \mchip.matrix_calculator.add_logic.shift1.Q [42];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [62] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[62] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[63] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[63]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[63]  <= \mchip.matrix_calculator.add_logic.shift1.Q [43];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [63] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[63] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[64] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[64]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[64]  <= \mchip.matrix_calculator.add_logic.shift1.Q [44];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [64] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[64] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[70] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[70]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[70]  <= \mchip.matrix_calculator.add_logic.shift1.Q [50];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [70] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[70] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[71] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[71]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[71]  <= \mchip.matrix_calculator.add_logic.shift1.Q [51];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [71] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[71] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[72] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[72]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[72]  <= \mchip.matrix_calculator.add_logic.shift1.Q [52];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [72] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[72] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[73] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[73]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[73]  <= \mchip.matrix_calculator.add_logic.shift1.Q [53];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [73] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[73] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[74] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[74]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[74]  <= \mchip.matrix_calculator.add_logic.shift1.Q [54];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [74] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[74] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[80] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[80]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[80]  <= \mchip.matrix_calculator.add_logic.shift1.Q [60];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [80] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[80] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[81] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[81]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[81]  <= \mchip.matrix_calculator.add_logic.shift1.Q [61];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [81] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[81] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[82] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[82]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[82]  <= \mchip.matrix_calculator.add_logic.shift1.Q [62];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [82] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[82] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[83] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[83]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[83]  <= \mchip.matrix_calculator.add_logic.shift1.Q [63];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [83] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[83] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[84] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[84]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[84]  <= \mchip.matrix_calculator.add_logic.shift1.Q [64];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [84] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[84] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[90] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[90]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[90]  <= \mchip.matrix_calculator.add_logic.shift1.Q [70];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [90] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[90] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[91] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[91]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[91]  <= \mchip.matrix_calculator.add_logic.shift1.Q [71];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [91] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[91] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[92] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[92]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[92]  <= \mchip.matrix_calculator.add_logic.shift1.Q [72];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [92] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[92] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[93] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[93]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[93]  <= \mchip.matrix_calculator.add_logic.shift1.Q [73];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [93] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[93] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[94] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[94]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[94]  <= \mchip.matrix_calculator.add_logic.shift1.Q [74];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [94] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[94] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[100] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[100]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[100]  <= \mchip.matrix_calculator.add_logic.shift1.Q [80];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [100] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[100] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[101] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[101]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[101]  <= \mchip.matrix_calculator.add_logic.shift1.Q [81];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [101] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[101] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[102] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[102]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[102]  <= \mchip.matrix_calculator.add_logic.shift1.Q [82];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [102] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[102] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[103] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[103]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[103]  <= \mchip.matrix_calculator.add_logic.shift1.Q [83];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [103] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[103] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[104] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[104]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[104]  <= \mchip.matrix_calculator.add_logic.shift1.Q [84];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [104] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[104] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[110] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[110]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[110]  <= \mchip.matrix_calculator.add_logic.shift1.Q [90];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [110] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[110] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[111] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[111]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[111]  <= \mchip.matrix_calculator.add_logic.shift1.Q [91];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [111] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[111] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[112] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[112]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[112]  <= \mchip.matrix_calculator.add_logic.shift1.Q [92];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [112] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[112] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[113] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[113]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[113]  <= \mchip.matrix_calculator.add_logic.shift1.Q [93];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [113] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[113] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[114] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[114]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[114]  <= \mchip.matrix_calculator.add_logic.shift1.Q [94];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [114] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[114] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[120] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[120]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[120]  <= \mchip.matrix_calculator.add_logic.shift1.Q [100];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [120] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[120] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[121] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[121]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[121]  <= \mchip.matrix_calculator.add_logic.shift1.Q [101];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [121] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[121] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[122] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[122]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[122]  <= \mchip.matrix_calculator.add_logic.shift1.Q [102];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [122] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[122] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[123] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[123]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[123]  <= \mchip.matrix_calculator.add_logic.shift1.Q [103];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [123] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[123] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[124] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[124]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[124]  <= \mchip.matrix_calculator.add_logic.shift1.Q [104];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [124] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[124] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[130] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[130]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[130]  <= \mchip.matrix_calculator.add_logic.shift1.Q [110];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [130] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[130] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[131] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[131]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[131]  <= \mchip.matrix_calculator.add_logic.shift1.Q [111];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [131] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[131] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[132] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[132]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[132]  <= \mchip.matrix_calculator.add_logic.shift1.Q [112];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [132] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[132] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[133] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[133]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[133]  <= \mchip.matrix_calculator.add_logic.shift1.Q [113];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [133] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[133] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[134] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[134]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[134]  <= \mchip.matrix_calculator.add_logic.shift1.Q [114];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [134] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[134] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[140] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[140]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[140]  <= \mchip.matrix_calculator.add_logic.shift1.Q [120];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [140] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[140] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[141] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[141]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[141]  <= \mchip.matrix_calculator.add_logic.shift1.Q [121];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [141] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[141] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[142] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[142]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[142]  <= \mchip.matrix_calculator.add_logic.shift1.Q [122];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [142] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[142] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[143] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[143]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[143]  <= \mchip.matrix_calculator.add_logic.shift1.Q [123];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [143] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[143] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[144] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[144]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[144]  <= \mchip.matrix_calculator.add_logic.shift1.Q [124];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [144] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[144] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[150] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[150]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[150]  <= \mchip.matrix_calculator.add_logic.shift1.Q [130];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [150] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[150] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[151] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[151]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[151]  <= \mchip.matrix_calculator.add_logic.shift1.Q [131];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [151] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[151] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[152] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[152]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[152]  <= \mchip.matrix_calculator.add_logic.shift1.Q [132];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [152] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[152] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[153] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[153]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[153]  <= \mchip.matrix_calculator.add_logic.shift1.Q [133];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [153] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[153] ;
  reg \mchip.matrix_calculator.add_logic.shift1.Q_reg[154] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:55.14-62.44|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/add.sv:25.26-25.105|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[154]  <= 1'h0;
    else if (\mchip.matrix_calculator.add_logic.fsm.shift_en ) \mchip.matrix_calculator.add_logic.shift1.Q_reg[154]  <= \mchip.matrix_calculator.add_logic.shift1.Q [134];
  assign \mchip.matrix_calculator.add_logic.shift1.Q [154] = \mchip.matrix_calculator.add_logic.shift1.Q_reg[154] ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [0] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [0] <= \mchip.sync1.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [1] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [1] <= \mchip.sync2.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [2] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [2] <= \mchip.sync3.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [3] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [3] <= \mchip.sync4.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [4] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [4] <= \mchip.sync5.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [5] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [5] <= \mchip.sync6.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [6] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [6] <= \mchip.sync7.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [7] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [7] <= \mchip.sync8.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [8] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [8] <= \mchip.matrix_calculator.shift_register.Q [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [9] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [9] <= \mchip.matrix_calculator.shift_register.Q [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [10] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [10] <= \mchip.matrix_calculator.shift_register.Q [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [11] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [11] <= \mchip.matrix_calculator.shift_register.Q [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [12] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [12] <= \mchip.matrix_calculator.shift_register.Q [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [13] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [13] <= \mchip.matrix_calculator.shift_register.Q [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [14] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [14] <= \mchip.matrix_calculator.shift_register.Q [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [15] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [15] <= \mchip.matrix_calculator.shift_register.Q [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [16] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [16] <= \mchip.matrix_calculator.shift_register.Q [8];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [17] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [17] <= \mchip.matrix_calculator.shift_register.Q [9];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [18] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [18] <= \mchip.matrix_calculator.shift_register.Q [10];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [19] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [19] <= \mchip.matrix_calculator.shift_register.Q [11];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [20] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [20] <= \mchip.matrix_calculator.shift_register.Q [12];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [21] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [21] <= \mchip.matrix_calculator.shift_register.Q [13];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [22] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [22] <= \mchip.matrix_calculator.shift_register.Q [14];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [23] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [23] <= \mchip.matrix_calculator.shift_register.Q [15];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [24] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [24] <= \mchip.matrix_calculator.shift_register.Q [16];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [25] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [25] <= \mchip.matrix_calculator.shift_register.Q [17];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [26] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [26] <= \mchip.matrix_calculator.shift_register.Q [18];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [27] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [27] <= \mchip.matrix_calculator.shift_register.Q [19];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [28] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [28] <= \mchip.matrix_calculator.shift_register.Q [20];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [29] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [29] <= \mchip.matrix_calculator.shift_register.Q [21];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [30] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [30] <= \mchip.matrix_calculator.shift_register.Q [22];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [31] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [31] <= \mchip.matrix_calculator.shift_register.Q [23];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [32] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [32] <= \mchip.matrix_calculator.shift_register.Q [24];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [33] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [33] <= \mchip.matrix_calculator.shift_register.Q [25];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [34] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [34] <= \mchip.matrix_calculator.shift_register.Q [26];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [35] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [35] <= \mchip.matrix_calculator.shift_register.Q [27];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [36] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [36] <= \mchip.matrix_calculator.shift_register.Q [28];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [37] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [37] <= \mchip.matrix_calculator.shift_register.Q [29];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [38] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [38] <= \mchip.matrix_calculator.shift_register.Q [30];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [39] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [39] <= \mchip.matrix_calculator.shift_register.Q [31];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [40] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [40] <= \mchip.matrix_calculator.shift_register.Q [32];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [41] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [41] <= \mchip.matrix_calculator.shift_register.Q [33];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [42] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [42] <= \mchip.matrix_calculator.shift_register.Q [34];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [43] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [43] <= \mchip.matrix_calculator.shift_register.Q [35];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [44] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [44] <= \mchip.matrix_calculator.shift_register.Q [36];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [45] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [45] <= \mchip.matrix_calculator.shift_register.Q [37];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [46] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [46] <= \mchip.matrix_calculator.shift_register.Q [38];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [47] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [47] <= \mchip.matrix_calculator.shift_register.Q [39];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [48] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [48] <= \mchip.matrix_calculator.shift_register.Q [40];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [49] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [49] <= \mchip.matrix_calculator.shift_register.Q [41];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [50] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [50] <= \mchip.matrix_calculator.shift_register.Q [42];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [51] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [51] <= \mchip.matrix_calculator.shift_register.Q [43];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [52] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [52] <= \mchip.matrix_calculator.shift_register.Q [44];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [53] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [53] <= \mchip.matrix_calculator.shift_register.Q [45];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [54] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [54] <= \mchip.matrix_calculator.shift_register.Q [46];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [55] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [55] <= \mchip.matrix_calculator.shift_register.Q [47];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [56] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [56] <= \mchip.matrix_calculator.shift_register.Q [48];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [57] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [57] <= \mchip.matrix_calculator.shift_register.Q [49];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [58] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [58] <= \mchip.matrix_calculator.shift_register.Q [50];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [59] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [59] <= \mchip.matrix_calculator.shift_register.Q [51];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [60] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [60] <= \mchip.matrix_calculator.shift_register.Q [52];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [61] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [61] <= \mchip.matrix_calculator.shift_register.Q [53];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [62] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [62] <= \mchip.matrix_calculator.shift_register.Q [54];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [63] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [63] <= \mchip.matrix_calculator.shift_register.Q [55];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [64] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [64] <= \mchip.matrix_calculator.shift_register.Q [56];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [65] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [65] <= \mchip.matrix_calculator.shift_register.Q [57];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [66] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [66] <= \mchip.matrix_calculator.shift_register.Q [58];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [67] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [67] <= \mchip.matrix_calculator.shift_register.Q [59];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [68] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [68] <= \mchip.matrix_calculator.shift_register.Q [60];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [69] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [69] <= \mchip.matrix_calculator.shift_register.Q [61];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [70] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [70] <= \mchip.matrix_calculator.shift_register.Q [62];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [71] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [71] <= \mchip.matrix_calculator.shift_register.Q [63];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [72] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [72] <= \mchip.matrix_calculator.shift_register.Q [64];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [73] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [73] <= \mchip.matrix_calculator.shift_register.Q [65];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [74] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [74] <= \mchip.matrix_calculator.shift_register.Q [66];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [75] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [75] <= \mchip.matrix_calculator.shift_register.Q [67];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [76] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [76] <= \mchip.matrix_calculator.shift_register.Q [68];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [77] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [77] <= \mchip.matrix_calculator.shift_register.Q [69];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [78] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [78] <= \mchip.matrix_calculator.shift_register.Q [70];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [79] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [79] <= \mchip.matrix_calculator.shift_register.Q [71];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [80] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [80] <= \mchip.matrix_calculator.shift_register.Q [72];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [81] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [81] <= \mchip.matrix_calculator.shift_register.Q [73];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [82] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [82] <= \mchip.matrix_calculator.shift_register.Q [74];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [83] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [83] <= \mchip.matrix_calculator.shift_register.Q [75];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [84] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [84] <= \mchip.matrix_calculator.shift_register.Q [76];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [85] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [85] <= \mchip.matrix_calculator.shift_register.Q [77];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [86] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [86] <= \mchip.matrix_calculator.shift_register.Q [78];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [87] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [87] <= \mchip.matrix_calculator.shift_register.Q [79];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [88] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [88] <= \mchip.matrix_calculator.shift_register.Q [80];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [89] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [89] <= \mchip.matrix_calculator.shift_register.Q [81];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [90] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [90] <= \mchip.matrix_calculator.shift_register.Q [82];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [91] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [91] <= \mchip.matrix_calculator.shift_register.Q [83];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [92] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [92] <= \mchip.matrix_calculator.shift_register.Q [84];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [93] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [93] <= \mchip.matrix_calculator.shift_register.Q [85];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [94] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [94] <= \mchip.matrix_calculator.shift_register.Q [86];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [95] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [95] <= \mchip.matrix_calculator.shift_register.Q [87];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [96] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [96] <= \mchip.matrix_calculator.shift_register.Q [88];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [97] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [97] <= \mchip.matrix_calculator.shift_register.Q [89];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [98] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [98] <= \mchip.matrix_calculator.shift_register.Q [90];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [99] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [99] <= \mchip.matrix_calculator.shift_register.Q [91];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [100] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [100] <= \mchip.matrix_calculator.shift_register.Q [92];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [101] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [101] <= \mchip.matrix_calculator.shift_register.Q [93];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [102] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [102] <= \mchip.matrix_calculator.shift_register.Q [94];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [103] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [103] <= \mchip.matrix_calculator.shift_register.Q [95];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [104] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [104] <= \mchip.matrix_calculator.shift_register.Q [96];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [105] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [105] <= \mchip.matrix_calculator.shift_register.Q [97];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [106] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [106] <= \mchip.matrix_calculator.shift_register.Q [98];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [107] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [107] <= \mchip.matrix_calculator.shift_register.Q [99];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [108] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [108] <= \mchip.matrix_calculator.shift_register.Q [100];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [109] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [109] <= \mchip.matrix_calculator.shift_register.Q [101];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [110] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [110] <= \mchip.matrix_calculator.shift_register.Q [102];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [111] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [111] <= \mchip.matrix_calculator.shift_register.Q [103];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [112] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [112] <= \mchip.matrix_calculator.shift_register.Q [104];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [113] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [113] <= \mchip.matrix_calculator.shift_register.Q [105];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [114] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [114] <= \mchip.matrix_calculator.shift_register.Q [106];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [115] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [115] <= \mchip.matrix_calculator.shift_register.Q [107];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [116] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [116] <= \mchip.matrix_calculator.shift_register.Q [108];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [117] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [117] <= \mchip.matrix_calculator.shift_register.Q [109];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [118] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [118] <= \mchip.matrix_calculator.shift_register.Q [110];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [119] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [119] <= \mchip.matrix_calculator.shift_register.Q [111];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [120] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [120] <= \mchip.matrix_calculator.shift_register.Q [112];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [121] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [121] <= \mchip.matrix_calculator.shift_register.Q [113];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [122] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [122] <= \mchip.matrix_calculator.shift_register.Q [114];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [123] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [123] <= \mchip.matrix_calculator.shift_register.Q [115];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [124] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [124] <= \mchip.matrix_calculator.shift_register.Q [116];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [125] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [125] <= \mchip.matrix_calculator.shift_register.Q [117];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [126] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [126] <= \mchip.matrix_calculator.shift_register.Q [118];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:26.25-30.56|d14_siyuanl4_matrixcalc/src/library.sv:100.3-110.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.shift_register.Q [127] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.shift_register.Q [127] <= \mchip.matrix_calculator.shift_register.Q [119];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:32.19-36.39|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.op_reg.Q [0] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.op_reg.Q [0] <= \mchip.sync11.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:32.19-36.39|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.op_reg.Q [1] <= 1'h0;
    else if (\mchip.matrix_calculator.op_reg.en ) \mchip.matrix_calculator.op_reg.Q [1] <= \mchip.sync12.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [0] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [0] <= \mchip.matrix_calculator.mul_logic.add_out2 [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [1] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [1] <= \mchip.matrix_calculator.mul_logic.add_out2 [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [2] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [2] <= \mchip.matrix_calculator.mul_logic.add_out2 [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [3] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [3] <= \mchip.matrix_calculator.mul_logic.add_out2 [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [4] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [4] <= \mchip.matrix_calculator.mul_logic.add_out2 [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [5] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [5] <= \mchip.matrix_calculator.mul_logic.add_out2 [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [6] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [6] <= \mchip.matrix_calculator.mul_logic.add_out2 [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [7] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [7] <= \mchip.matrix_calculator.mul_logic.add_out2 [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [8] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [8] <= \mchip.matrix_calculator.mul_logic.add_out2 [8];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [9] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [9] <= \mchip.matrix_calculator.mul_logic.add_out2 [9];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [10] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [10] <= \mchip.matrix_calculator.mul_logic.add_out [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [11] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [11] <= \mchip.matrix_calculator.mul_logic.add_out [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [12] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [12] <= \mchip.matrix_calculator.mul_logic.add_out [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [13] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [13] <= \mchip.matrix_calculator.mul_logic.add_out [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [14] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [14] <= \mchip.matrix_calculator.mul_logic.add_out [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [15] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [15] <= \mchip.matrix_calculator.mul_logic.add_out [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [16] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [16] <= \mchip.matrix_calculator.mul_logic.add_out [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [17] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [17] <= \mchip.matrix_calculator.mul_logic.add_out [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [18] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [18] <= \mchip.matrix_calculator.mul_logic.add_out [8];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [19] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [19] <= \mchip.matrix_calculator.mul_logic.add_out [9];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [20] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [20] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [21] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [21] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [22] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [22] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [23] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [23] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [24] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [24] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [25] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [25] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [26] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [26] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [27] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [27] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [28] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [28] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [8];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [29] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [29] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [9];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [30] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [30] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [10];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [31] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [31] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [11];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [32] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [32] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [12];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [33] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [33] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [13];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [34] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [34] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [14];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [35] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [35] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [15];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [36] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [36] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [16];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [37] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [37] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [17];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [38] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [38] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [18];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [39] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [39] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [19];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [40] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [40] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [20];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [41] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [41] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [21];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [42] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [42] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [22];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [43] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [43] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [23];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [44] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [44] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [24];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [45] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [45] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [25];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [46] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [46] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [26];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [47] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [47] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [27];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [48] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [48] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [28];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [49] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [49] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [29];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [50] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [50] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [30];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [51] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [51] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [31];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [52] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [52] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [32];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [53] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [53] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [33];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [54] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [54] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [34];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [55] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [55] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [35];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [56] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [56] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [36];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [57] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [57] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [37];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [58] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [58] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [38];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [59] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [59] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [39];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [60] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [60] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [40];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [61] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [61] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [41];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [62] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [62] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [42];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [63] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [63] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [43];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [64] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [64] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [44];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [65] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [65] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [45];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [66] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [66] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [46];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [67] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [67] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [47];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [68] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [68] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [48];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [69] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [69] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [49];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [70] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [70] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [50];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [71] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [71] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [51];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [72] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [72] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [52];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [73] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [73] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [53];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [74] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [74] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [54];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [75] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [75] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [55];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [76] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [76] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [56];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [77] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [77] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [57];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [78] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [78] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [58];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [79] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [79] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [59];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [80] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [80] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [60];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [81] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [81] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [61];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [82] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [82] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [62];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [83] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [83] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [63];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [84] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [84] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [64];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [85] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [85] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [65];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [86] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [86] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [66];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [87] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [87] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [67];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [88] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [88] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [68];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [89] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [89] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [69];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [90] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [90] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [70];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [91] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [91] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [71];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [92] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [92] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [72];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [93] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [93] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [73];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [94] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [94] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [74];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [95] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [95] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [75];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [96] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [96] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [76];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [97] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [97] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [77];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [98] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [98] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [78];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [99] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [99] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [79];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [100] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [100] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [80];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [101] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [101] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [81];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [102] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [102] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [82];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [103] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [103] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [83];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [104] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [104] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [84];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [105] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [105] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [85];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [106] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [106] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [86];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [107] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [107] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [87];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [108] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [108] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [88];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [109] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [109] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [89];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [110] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [110] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [90];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [111] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [111] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [91];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [112] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [112] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [92];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [113] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [113] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [93];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [114] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [114] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [94];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [115] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [115] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [95];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [116] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [116] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [96];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [117] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [117] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [97];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [118] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [118] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [98];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [119] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [119] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [99];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [120] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [120] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [100];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [121] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [121] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [101];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [122] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [122] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [102];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [123] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [123] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [103];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [124] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [124] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [104];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [125] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [125] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [105];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [126] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [126] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [106];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [127] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [127] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [107];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [128] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [128] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [108];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [129] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [129] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [109];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [130] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [130] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [110];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [131] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [131] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [111];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [132] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [132] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [112];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [133] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [133] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [113];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [134] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [134] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [114];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [135] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [135] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [115];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [136] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [136] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [116];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [137] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [137] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [117];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [138] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [138] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [118];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [139] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [139] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [119];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [140] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [140] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [120];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [141] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [141] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [121];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [142] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [142] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [122];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [143] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [143] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [123];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [144] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [144] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [124];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [145] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [145] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [125];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [146] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [146] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [126];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [147] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [147] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [127];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [148] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [148] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [128];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [149] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [149] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [129];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [150] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [150] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [130];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [151] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [151] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [131];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [152] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [152] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [132];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [153] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [153] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [133];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [154] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [154] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [134];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [155] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [155] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [135];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [156] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [156] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [136];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [157] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [157] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [137];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [158] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [158] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [138];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:190.3-200.6|d14_siyuanl4_matrixcalc/src/mult.sv:80.26-84.51|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.shift_register.Q [159] <= 1'h0;
    else if (\mchip.matrix_calculator.mul_logic.fsm.layer_2_en ) \mchip.matrix_calculator.mul_logic.shift_register.Q [159] <= \mchip.matrix_calculator.mul_logic.shift_register.Q [139];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [0] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [0] <= \mchip.matrix_calculator.mul_logic.mult8.S [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [1] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [1] <= \mchip.matrix_calculator.mul_logic.mult8.S [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [2] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [2] <= \mchip.matrix_calculator.mul_logic.mult8.S [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [3] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [3] <= \mchip.matrix_calculator.mul_logic.mult8.S [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [4] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [4] <= \mchip.matrix_calculator.mul_logic.mult8.S [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [5] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [5] <= \mchip.matrix_calculator.mul_logic.mult8.S [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [6] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [6] <= \mchip.matrix_calculator.mul_logic.mult8.S [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [7] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [7] <= \mchip.matrix_calculator.mul_logic.mult8.S [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [8] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [8] <= \mchip.matrix_calculator.mul_logic.mult7.S [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [9] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [9] <= \mchip.matrix_calculator.mul_logic.mult7.S [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [10] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [10] <= \mchip.matrix_calculator.mul_logic.mult7.S [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [11] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [11] <= \mchip.matrix_calculator.mul_logic.mult7.S [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [12] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [12] <= \mchip.matrix_calculator.mul_logic.mult7.S [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [13] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [13] <= \mchip.matrix_calculator.mul_logic.mult7.S [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [14] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [14] <= \mchip.matrix_calculator.mul_logic.mult7.S [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [15] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [15] <= \mchip.matrix_calculator.mul_logic.mult7.S [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [16] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [16] <= \mchip.matrix_calculator.mul_logic.mult6.S [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [17] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [17] <= \mchip.matrix_calculator.mul_logic.mult6.S [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [18] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [18] <= \mchip.matrix_calculator.mul_logic.mult6.S [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [19] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [19] <= \mchip.matrix_calculator.mul_logic.mult6.S [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [20] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [20] <= \mchip.matrix_calculator.mul_logic.mult6.S [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [21] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [21] <= \mchip.matrix_calculator.mul_logic.mult6.S [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [22] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [22] <= \mchip.matrix_calculator.mul_logic.mult6.S [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [23] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [23] <= \mchip.matrix_calculator.mul_logic.mult6.S [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [24] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [24] <= \mchip.matrix_calculator.mul_logic.mult5.S [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [25] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [25] <= \mchip.matrix_calculator.mul_logic.mult5.S [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [26] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [26] <= \mchip.matrix_calculator.mul_logic.mult5.S [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [27] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [27] <= \mchip.matrix_calculator.mul_logic.mult5.S [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [28] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [28] <= \mchip.matrix_calculator.mul_logic.mult5.S [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [29] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [29] <= \mchip.matrix_calculator.mul_logic.mult5.S [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [30] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [30] <= \mchip.matrix_calculator.mul_logic.mult5.S [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:71.20-75.75|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [31] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [31] <= \mchip.matrix_calculator.mul_logic.mult5.S [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [0] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [0] <= \mchip.matrix_calculator.mul_logic.mult4.S [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [1] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [1] <= \mchip.matrix_calculator.mul_logic.mult4.S [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [2] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [2] <= \mchip.matrix_calculator.mul_logic.mult4.S [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [3] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [3] <= \mchip.matrix_calculator.mul_logic.mult4.S [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [4] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [4] <= \mchip.matrix_calculator.mul_logic.mult4.S [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [5] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [5] <= \mchip.matrix_calculator.mul_logic.mult4.S [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [6] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [6] <= \mchip.matrix_calculator.mul_logic.mult4.S [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [7] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [7] <= \mchip.matrix_calculator.mul_logic.mult4.S [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [8] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [8] <= \mchip.matrix_calculator.mul_logic.mult3.S [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [9] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [9] <= \mchip.matrix_calculator.mul_logic.mult3.S [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [10] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [10] <= \mchip.matrix_calculator.mul_logic.mult3.S [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [11] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [11] <= \mchip.matrix_calculator.mul_logic.mult3.S [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [12] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [12] <= \mchip.matrix_calculator.mul_logic.mult3.S [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [13] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [13] <= \mchip.matrix_calculator.mul_logic.mult3.S [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [14] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [14] <= \mchip.matrix_calculator.mul_logic.mult3.S [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [15] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [15] <= \mchip.matrix_calculator.mul_logic.mult3.S [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [16] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [16] <= \mchip.matrix_calculator.mul_logic.mult2.S [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [17] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [17] <= \mchip.matrix_calculator.mul_logic.mult2.S [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [18] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [18] <= \mchip.matrix_calculator.mul_logic.mult2.S [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [19] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [19] <= \mchip.matrix_calculator.mul_logic.mult2.S [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [20] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [20] <= \mchip.matrix_calculator.mul_logic.mult2.S [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [21] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [21] <= \mchip.matrix_calculator.mul_logic.mult2.S [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [22] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [22] <= \mchip.matrix_calculator.mul_logic.mult2.S [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [23] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [23] <= \mchip.matrix_calculator.mul_logic.mult2.S [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [24] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [24] <= \mchip.matrix_calculator.mul_logic.mult1.S [0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [25] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [25] <= \mchip.matrix_calculator.mul_logic.mult1.S [1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [26] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [26] <= \mchip.matrix_calculator.mul_logic.mult1.S [2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [27] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [27] <= \mchip.matrix_calculator.mul_logic.mult1.S [3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [28] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [28] <= \mchip.matrix_calculator.mul_logic.mult1.S [4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [29] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [29] <= \mchip.matrix_calculator.mul_logic.mult1.S [5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [30] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [30] <= \mchip.matrix_calculator.mul_logic.mult1.S [6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:64.19-70.49|d14_siyuanl4_matrixcalc/src/library.sv:52.3-58.14|d14_siyuanl4_matrixcalc/src/mult.sv:65.20-69.73|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [31] <= 1'h0;
    else if (!_0042_) \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [31] <= \mchip.matrix_calculator.mul_logic.mult1.S [7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:72.19-74.46|d14_siyuanl4_matrixcalc/src/library.sv:159.5-161.8|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    \mchip.matrix_calculator.sw_de.tmp1  <= \mchip.sync10.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:76.19-78.45|d14_siyuanl4_matrixcalc/src/library.sv:159.5-161.8|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    \mchip.matrix_calculator.ed_de.tmp1  <= \mchip.sync9.sync ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:68.3-78.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.index_counter.Q [0] <= 1'h0;
    else if (\mchip.matrix_calculator.index_counter.en ) \mchip.matrix_calculator.index_counter.Q [0] <= _2025_[0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:68.3-78.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.index_counter.Q [1] <= 1'h0;
    else if (\mchip.matrix_calculator.index_counter.en ) \mchip.matrix_calculator.index_counter.Q [1] <= _2026_[1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:68.3-78.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.index_counter.Q [2] <= 1'h0;
    else if (\mchip.matrix_calculator.index_counter.en ) \mchip.matrix_calculator.index_counter.Q [2] <= _2026_[2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:68.3-78.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.index_counter.Q [3] <= 1'h0;
    else if (\mchip.matrix_calculator.index_counter.en ) \mchip.matrix_calculator.index_counter.Q [3] <= _2026_[3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/main.sv:84.18-87.48|d14_siyuanl4_matrixcalc/src/library.sv:68.3-78.6|d14_siyuanl4_matrixcalc/src/chip.sv:42.23-51.55" */
  always @(posedge io_in[12])
    if (\mchip.sync13.sync ) \mchip.matrix_calculator.index_counter.Q [4] <= 1'h0;
    else if (\mchip.matrix_calculator.index_counter.en ) \mchip.matrix_calculator.index_counter.Q [4] <= _2026_[4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:33.18-33.66" */
  always @(posedge io_in[12])
    \mchip.sync13.tmp1  <= io_in[13];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:32.18-32.79" */
  always @(posedge io_in[12])
    \mchip.sync12.tmp1  <= io_in[11];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:31.18-31.79" */
  always @(posedge io_in[12])
    \mchip.sync11.tmp1  <= io_in[10];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:30.18-30.68" */
  always @(posedge io_in[12])
    \mchip.sync10.tmp1  <= io_in[9];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:29.18-29.70" */
  always @(posedge io_in[12])
    \mchip.sync9.tmp1  <= io_in[8];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:28.18-28.75" */
  always @(posedge io_in[12])
    \mchip.sync8.tmp1  <= io_in[7];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:27.18-27.75" */
  always @(posedge io_in[12])
    \mchip.sync7.tmp1  <= io_in[6];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:26.18-26.75" */
  always @(posedge io_in[12])
    \mchip.sync6.tmp1  <= io_in[5];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:25.18-25.75" */
  always @(posedge io_in[12])
    \mchip.sync5.tmp1  <= io_in[4];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:24.18-24.75" */
  always @(posedge io_in[12])
    \mchip.sync4.tmp1  <= io_in[3];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:23.18-23.75" */
  always @(posedge io_in[12])
    \mchip.sync3.tmp1  <= io_in[2];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:22.18-22.75" */
  always @(posedge io_in[12])
    \mchip.sync2.tmp1  <= io_in[1];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:88.3-89.19|d14_siyuanl4_matrixcalc/src/chip.sv:21.18-21.75" */
  always @(posedge io_in[12])
    \mchip.sync1.tmp1  <= io_in[0];
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:33.18-33.66" */
  always @(posedge io_in[12])
    \mchip.sync13.sync  <= \mchip.sync13.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:32.18-32.79" */
  always @(posedge io_in[12])
    \mchip.sync12.sync  <= \mchip.sync12.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:31.18-31.79" */
  always @(posedge io_in[12])
    \mchip.sync11.sync  <= \mchip.sync11.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:30.18-30.68" */
  always @(posedge io_in[12])
    \mchip.sync10.sync  <= \mchip.sync10.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:29.18-29.70" */
  always @(posedge io_in[12])
    \mchip.sync9.sync  <= \mchip.sync9.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:28.18-28.75" */
  always @(posedge io_in[12])
    \mchip.sync8.sync  <= \mchip.sync8.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:27.18-27.75" */
  always @(posedge io_in[12])
    \mchip.sync7.sync  <= \mchip.sync7.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:26.18-26.75" */
  always @(posedge io_in[12])
    \mchip.sync6.sync  <= \mchip.sync6.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:25.18-25.75" */
  always @(posedge io_in[12])
    \mchip.sync5.sync  <= \mchip.sync5.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:24.18-24.75" */
  always @(posedge io_in[12])
    \mchip.sync4.sync  <= \mchip.sync4.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:23.18-23.75" */
  always @(posedge io_in[12])
    \mchip.sync3.sync  <= \mchip.sync3.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:22.18-22.75" */
  always @(posedge io_in[12])
    \mchip.sync2.sync  <= \mchip.sync2.tmp1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d14_siyuanl4_matrixcalc/src/toplevel_chip.v:10.13-15.6|d14_siyuanl4_matrixcalc/src/library.sv:90.3-91.18|d14_siyuanl4_matrixcalc/src/chip.sv:21.18-21.75" */
  always @(posedge io_in[12])
    \mchip.sync1.sync  <= \mchip.sync1.tmp1 ;
  assign _2025_[4:1] = \mchip.matrix_calculator.index_counter.Q [4:1];
  assign _2026_[0] = _2025_[0];
  assign io_out[13:5] = { 3'h0, \mchip.matrix_calculator.index_counter.Q [4:1], \mchip.error , \mchip.finish  };
  assign \mchip.clock  = io_in[12];
  assign \mchip.data_in  = { \mchip.sync8.sync , \mchip.sync7.sync , \mchip.sync6.sync , \mchip.sync5.sync , \mchip.sync4.sync , \mchip.sync3.sync , \mchip.sync2.sync , \mchip.sync1.sync  };
  assign \mchip.data_out  = io_out[4:0];
  assign \mchip.enter  = \mchip.sync9.sync ;
  assign \mchip.index  = \mchip.matrix_calculator.index_counter.Q [4:1];
  assign \mchip.io_in  = io_in[11:0];
  assign \mchip.io_out  = { 1'h0, \mchip.matrix_calculator.index_counter.Q [4:1], \mchip.error , \mchip.finish , io_out[4:0] };
  assign \mchip.matrix_calculator.add_finish  = \mchip.matrix_calculator.add_logic.fsm.cur_state [6];
  assign \mchip.matrix_calculator.add_logic.add1_out  = \mchip.matrix_calculator.add_logic.add1.S ;
  assign \mchip.matrix_calculator.add_logic.add2_out  = \mchip.matrix_calculator.add_logic.add2.S ;
  assign \mchip.matrix_calculator.add_logic.clk  = io_in[12];
  assign \mchip.matrix_calculator.add_logic.finish  = \mchip.matrix_calculator.add_logic.fsm.cur_state [6];
  assign \mchip.matrix_calculator.add_logic.fsm.clk  = io_in[12];
  assign \mchip.matrix_calculator.add_logic.fsm.finish  = \mchip.matrix_calculator.add_logic.fsm.cur_state [6];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A  = \mchip.matrix_calculator.shift_register.Q [127:64];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_1  = \mchip.matrix_calculator.shift_register.Q [127:124];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_10  = \mchip.matrix_calculator.shift_register.Q [91:88];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_11  = \mchip.matrix_calculator.shift_register.Q [87:84];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_12  = \mchip.matrix_calculator.shift_register.Q [83:80];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_13  = \mchip.matrix_calculator.shift_register.Q [79:76];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_14  = \mchip.matrix_calculator.shift_register.Q [75:72];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_15  = \mchip.matrix_calculator.shift_register.Q [71:68];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_16  = \mchip.matrix_calculator.shift_register.Q [67:64];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_2  = \mchip.matrix_calculator.shift_register.Q [123:120];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_3  = \mchip.matrix_calculator.shift_register.Q [119:116];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_4  = \mchip.matrix_calculator.shift_register.Q [115:112];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_5  = \mchip.matrix_calculator.shift_register.Q [111:108];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_6  = \mchip.matrix_calculator.shift_register.Q [107:104];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_7  = \mchip.matrix_calculator.shift_register.Q [103:100];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_8  = \mchip.matrix_calculator.shift_register.Q [99:96];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_A_9  = \mchip.matrix_calculator.shift_register.Q [95:92];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B  = \mchip.matrix_calculator.shift_register.Q [63:0];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_1  = \mchip.matrix_calculator.shift_register.Q [63:60];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_10  = \mchip.matrix_calculator.shift_register.Q [27:24];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_11  = \mchip.matrix_calculator.shift_register.Q [23:20];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_12  = \mchip.matrix_calculator.shift_register.Q [19:16];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_13  = \mchip.matrix_calculator.shift_register.Q [15:12];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_14  = \mchip.matrix_calculator.shift_register.Q [11:8];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_15  = \mchip.matrix_calculator.shift_register.Q [7:4];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_16  = \mchip.matrix_calculator.shift_register.Q [3:0];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_2  = \mchip.matrix_calculator.shift_register.Q [59:56];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_3  = \mchip.matrix_calculator.shift_register.Q [55:52];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_4  = \mchip.matrix_calculator.shift_register.Q [51:48];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_5  = \mchip.matrix_calculator.shift_register.Q [47:44];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_6  = \mchip.matrix_calculator.shift_register.Q [43:40];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_7  = \mchip.matrix_calculator.shift_register.Q [39:36];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_8  = \mchip.matrix_calculator.shift_register.Q [35:32];
  assign \mchip.matrix_calculator.add_logic.fsm.mat_B_9  = \mchip.matrix_calculator.shift_register.Q [31:28];
  assign \mchip.matrix_calculator.add_logic.fsm.rst  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.add_logic.mat_A  = \mchip.matrix_calculator.shift_register.Q [127:64];
  assign \mchip.matrix_calculator.add_logic.mat_B  = \mchip.matrix_calculator.shift_register.Q [63:0];
  assign \mchip.matrix_calculator.add_logic.mat_out  = { 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [154:150], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [144:140], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [134:130], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [124:120], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [114:110], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [104:100], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [94:90], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [84:80], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [74:70], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [64:60], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [54:50], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [44:40], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [34:30], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [24:20], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [14:10], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [4:0] };
  assign \mchip.matrix_calculator.add_logic.rst  = \mchip.sync13.sync ;
  assign { \mchip.matrix_calculator.add_logic.shift1.Q [159:155], \mchip.matrix_calculator.add_logic.shift1.Q [149:145], \mchip.matrix_calculator.add_logic.shift1.Q [139:135], \mchip.matrix_calculator.add_logic.shift1.Q [129:125], \mchip.matrix_calculator.add_logic.shift1.Q [119:115], \mchip.matrix_calculator.add_logic.shift1.Q [109:105], \mchip.matrix_calculator.add_logic.shift1.Q [99:95], \mchip.matrix_calculator.add_logic.shift1.Q [89:85], \mchip.matrix_calculator.add_logic.shift1.Q [79:75], \mchip.matrix_calculator.add_logic.shift1.Q [69:65], \mchip.matrix_calculator.add_logic.shift1.Q [59:55], \mchip.matrix_calculator.add_logic.shift1.Q [49:45], \mchip.matrix_calculator.add_logic.shift1.Q [39:35], \mchip.matrix_calculator.add_logic.shift1.Q [29:25], \mchip.matrix_calculator.add_logic.shift1.Q [19:15], \mchip.matrix_calculator.add_logic.shift1.Q [9:5] } = 80'h00000000000000000000;
  assign \mchip.matrix_calculator.add_logic.shift1.clock  = io_in[12];
  assign \mchip.matrix_calculator.add_logic.shift1.data_in  = { 5'h00, \mchip.matrix_calculator.add_logic.add1.S , 5'h00, \mchip.matrix_calculator.add_logic.add2.S  };
  assign \mchip.matrix_calculator.add_logic.shift1.en  = \mchip.matrix_calculator.add_logic.fsm.shift_en ;
  assign \mchip.matrix_calculator.add_logic.shift1.rst  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.add_logic.shift_en  = \mchip.matrix_calculator.add_logic.fsm.shift_en ;
  assign \mchip.matrix_calculator.add_logic.shift_in  = { 5'h00, \mchip.matrix_calculator.add_logic.add1.S , 5'h00, \mchip.matrix_calculator.add_logic.add2.S  };
  assign \mchip.matrix_calculator.add_logic.sign  = \mchip.matrix_calculator.op_reg.Q [0];
  assign \mchip.matrix_calculator.add_output  = { 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [154:150], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [144:140], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [134:130], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [124:120], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [114:110], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [104:100], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [94:90], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [84:80], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [74:70], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [64:60], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [54:50], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [44:40], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [34:30], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [24:20], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [14:10], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [4:0] };
  assign \mchip.matrix_calculator.clk  = io_in[12];
  assign \mchip.matrix_calculator.data_in  = { \mchip.sync8.sync , \mchip.sync7.sync , \mchip.sync6.sync , \mchip.sync5.sync , \mchip.sync4.sync , \mchip.sync3.sync , \mchip.sync2.sync , \mchip.sync1.sync  };
  assign \mchip.matrix_calculator.data_out  = io_out[4:0];
  assign \mchip.matrix_calculator.ed_de.clk  = io_in[12];
  assign \mchip.matrix_calculator.ed_de.signal  = \mchip.sync9.sync ;
  assign \mchip.matrix_calculator.enter  = \mchip.sync9.sync ;
  assign \mchip.matrix_calculator.error  = \mchip.error ;
  assign \mchip.matrix_calculator.finish  = \mchip.finish ;
  assign \mchip.matrix_calculator.fsm.add_finish  = \mchip.matrix_calculator.add_logic.fsm.cur_state [6];
  assign \mchip.matrix_calculator.fsm.clk  = io_in[12];
  assign \mchip.matrix_calculator.fsm.error  = \mchip.error ;
  assign \mchip.matrix_calculator.fsm.finish  = \mchip.finish ;
  assign \mchip.matrix_calculator.fsm.input_op  = \mchip.matrix_calculator.op_reg.Q ;
  assign \mchip.matrix_calculator.fsm.mul_finish  = \mchip.matrix_calculator.mul_logic.fsm.cur_state [4];
  assign \mchip.matrix_calculator.fsm.rst  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.index  = \mchip.matrix_calculator.index_counter.Q [4:1];
  assign \mchip.matrix_calculator.index_count  = \mchip.matrix_calculator.index_counter.Q ;
  assign \mchip.matrix_calculator.index_counter.clear  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.index_counter.clock  = io_in[12];
  assign \mchip.matrix_calculator.input_matrix  = \mchip.matrix_calculator.shift_register.Q ;
  assign \mchip.matrix_calculator.input_matrix_A  = \mchip.matrix_calculator.shift_register.Q [127:64];
  assign \mchip.matrix_calculator.input_matrix_B  = \mchip.matrix_calculator.shift_register.Q [63:0];
  assign \mchip.matrix_calculator.input_op  = \mchip.matrix_calculator.op_reg.Q ;
  assign \mchip.matrix_calculator.mul_finish  = \mchip.matrix_calculator.mul_logic.fsm.cur_state [4];
  assign \mchip.matrix_calculator.mul_logic.add_in1  = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [31:24];
  assign \mchip.matrix_calculator.mul_logic.add_in2  = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [23:16];
  assign \mchip.matrix_calculator.mul_logic.add_in3  = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [15:8];
  assign \mchip.matrix_calculator.mul_logic.add_in4  = \mchip.matrix_calculator.mul_logic.layer_1_reg.Q [7:0];
  assign \mchip.matrix_calculator.mul_logic.add_in5  = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [31:24];
  assign \mchip.matrix_calculator.mul_logic.add_in6  = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [23:16];
  assign \mchip.matrix_calculator.mul_logic.add_in7  = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [15:8];
  assign \mchip.matrix_calculator.mul_logic.add_in8  = \mchip.matrix_calculator.mul_logic.layer_1_2_reg.Q [7:0];
  assign \mchip.matrix_calculator.mul_logic.clk  = io_in[12];
  assign \mchip.matrix_calculator.mul_logic.finish  = \mchip.matrix_calculator.mul_logic.fsm.cur_state [4];
  assign \mchip.matrix_calculator.mul_logic.fsm.clk  = io_in[12];
  assign \mchip.matrix_calculator.mul_logic.fsm.finish  = \mchip.matrix_calculator.mul_logic.fsm.cur_state [4];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A  = \mchip.matrix_calculator.shift_register.Q [127:64];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_1  = \mchip.matrix_calculator.shift_register.Q [127:124];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_10  = \mchip.matrix_calculator.shift_register.Q [91:88];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_11  = \mchip.matrix_calculator.shift_register.Q [87:84];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_12  = \mchip.matrix_calculator.shift_register.Q [83:80];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_13  = \mchip.matrix_calculator.shift_register.Q [79:76];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_14  = \mchip.matrix_calculator.shift_register.Q [75:72];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_15  = \mchip.matrix_calculator.shift_register.Q [71:68];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_16  = \mchip.matrix_calculator.shift_register.Q [67:64];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_2  = \mchip.matrix_calculator.shift_register.Q [123:120];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_3  = \mchip.matrix_calculator.shift_register.Q [119:116];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_4  = \mchip.matrix_calculator.shift_register.Q [115:112];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_5  = \mchip.matrix_calculator.shift_register.Q [111:108];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_6  = \mchip.matrix_calculator.shift_register.Q [107:104];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_7  = \mchip.matrix_calculator.shift_register.Q [103:100];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_8  = \mchip.matrix_calculator.shift_register.Q [99:96];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_A_9  = \mchip.matrix_calculator.shift_register.Q [95:92];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B  = \mchip.matrix_calculator.shift_register.Q [63:0];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_1  = \mchip.matrix_calculator.shift_register.Q [63:60];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_10  = \mchip.matrix_calculator.shift_register.Q [27:24];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_11  = \mchip.matrix_calculator.shift_register.Q [23:20];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_12  = \mchip.matrix_calculator.shift_register.Q [19:16];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_13  = \mchip.matrix_calculator.shift_register.Q [15:12];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_14  = \mchip.matrix_calculator.shift_register.Q [11:8];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_15  = \mchip.matrix_calculator.shift_register.Q [7:4];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_16  = \mchip.matrix_calculator.shift_register.Q [3:0];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_2  = \mchip.matrix_calculator.shift_register.Q [59:56];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_3  = \mchip.matrix_calculator.shift_register.Q [55:52];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_4  = \mchip.matrix_calculator.shift_register.Q [51:48];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_5  = \mchip.matrix_calculator.shift_register.Q [47:44];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_6  = \mchip.matrix_calculator.shift_register.Q [43:40];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_7  = \mchip.matrix_calculator.shift_register.Q [39:36];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_8  = \mchip.matrix_calculator.shift_register.Q [35:32];
  assign \mchip.matrix_calculator.mul_logic.fsm.mat_B_9  = \mchip.matrix_calculator.shift_register.Q [31:28];
  assign \mchip.matrix_calculator.mul_logic.fsm.rst  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.mul_logic.layer_1_2_reg.D  = { \mchip.matrix_calculator.mul_logic.mult5.S , \mchip.matrix_calculator.mul_logic.mult6.S , \mchip.matrix_calculator.mul_logic.mult7.S , \mchip.matrix_calculator.mul_logic.mult8.S  };
  assign \mchip.matrix_calculator.mul_logic.layer_1_2_reg.clear  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.mul_logic.layer_1_2_reg.clock  = io_in[12];
  assign \mchip.matrix_calculator.mul_logic.layer_1_reg.D  = { \mchip.matrix_calculator.mul_logic.mult1.S , \mchip.matrix_calculator.mul_logic.mult2.S , \mchip.matrix_calculator.mul_logic.mult3.S , \mchip.matrix_calculator.mul_logic.mult4.S  };
  assign \mchip.matrix_calculator.mul_logic.layer_1_reg.clear  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.mul_logic.layer_1_reg.clock  = io_in[12];
  assign \mchip.matrix_calculator.mul_logic.layer_2_en  = \mchip.matrix_calculator.mul_logic.fsm.layer_2_en ;
  assign \mchip.matrix_calculator.mul_logic.mat_A  = \mchip.matrix_calculator.shift_register.Q [127:64];
  assign \mchip.matrix_calculator.mul_logic.mat_B  = \mchip.matrix_calculator.shift_register.Q [63:0];
  assign \mchip.matrix_calculator.mul_logic.mat_out  = \mchip.matrix_calculator.mul_logic.shift_register.Q ;
  assign \mchip.matrix_calculator.mul_logic.mult1_out  = \mchip.matrix_calculator.mul_logic.mult1.S ;
  assign \mchip.matrix_calculator.mul_logic.mult2_out  = \mchip.matrix_calculator.mul_logic.mult2.S ;
  assign \mchip.matrix_calculator.mul_logic.mult3_out  = \mchip.matrix_calculator.mul_logic.mult3.S ;
  assign \mchip.matrix_calculator.mul_logic.mult4_out  = \mchip.matrix_calculator.mul_logic.mult4.S ;
  assign \mchip.matrix_calculator.mul_logic.mult5_out  = \mchip.matrix_calculator.mul_logic.mult5.S ;
  assign \mchip.matrix_calculator.mul_logic.mult6_out  = \mchip.matrix_calculator.mul_logic.mult6.S ;
  assign \mchip.matrix_calculator.mul_logic.mult7_out  = \mchip.matrix_calculator.mul_logic.mult7.S ;
  assign \mchip.matrix_calculator.mul_logic.mult8_out  = \mchip.matrix_calculator.mul_logic.mult8.S ;
  assign \mchip.matrix_calculator.mul_logic.rst  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.mul_logic.shift_register.clock  = io_in[12];
  assign \mchip.matrix_calculator.mul_logic.shift_register.data_in  = { \mchip.matrix_calculator.mul_logic.add_out , \mchip.matrix_calculator.mul_logic.add_out2  };
  assign \mchip.matrix_calculator.mul_logic.shift_register.en  = \mchip.matrix_calculator.mul_logic.fsm.layer_2_en ;
  assign \mchip.matrix_calculator.mul_logic.shift_register.rst  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.mul_output  = \mchip.matrix_calculator.mul_logic.shift_register.Q ;
  assign \mchip.matrix_calculator.op_reg.D  = { \mchip.sync12.sync , \mchip.sync11.sync  };
  assign \mchip.matrix_calculator.op_reg.clear  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.op_reg.clock  = io_in[12];
  assign \mchip.matrix_calculator.operation  = { \mchip.sync12.sync , \mchip.sync11.sync  };
  assign \mchip.matrix_calculator.output_mux.I0  = \mchip.matrix_calculator.mul_logic.shift_register.Q ;
  assign \mchip.matrix_calculator.output_mux.I1  = { 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [154:150], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [144:140], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [134:130], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [124:120], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [114:110], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [104:100], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [94:90], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [84:80], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [74:70], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [64:60], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [54:50], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [44:40], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [34:30], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [24:20], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [14:10], 5'h00, \mchip.matrix_calculator.add_logic.shift1.Q [4:0] };
  assign \mchip.matrix_calculator.output_mux.S  = \mchip.matrix_calculator.op_reg.Q [1];
  assign \mchip.matrix_calculator.rst  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.shift_register.clock  = io_in[12];
  assign \mchip.matrix_calculator.shift_register.data_in  = { \mchip.sync8.sync , \mchip.sync7.sync , \mchip.sync6.sync , \mchip.sync5.sync , \mchip.sync4.sync , \mchip.sync3.sync , \mchip.sync2.sync , \mchip.sync1.sync  };
  assign \mchip.matrix_calculator.shift_register.en  = \mchip.matrix_calculator.op_reg.en ;
  assign \mchip.matrix_calculator.shift_register.rst  = \mchip.sync13.sync ;
  assign \mchip.matrix_calculator.sw  = \mchip.sync10.sync ;
  assign \mchip.matrix_calculator.sw_de.clk  = io_in[12];
  assign \mchip.matrix_calculator.sw_de.signal  = \mchip.sync10.sync ;
  assign \mchip.operation  = { \mchip.sync12.sync , \mchip.sync11.sync  };
  assign \mchip.reset  = io_in[13];
  assign \mchip.rst  = \mchip.sync13.sync ;
  assign \mchip.sw  = \mchip.sync10.sync ;
  assign \mchip.sync1.async  = io_in[0];
  assign \mchip.sync1.clock  = io_in[12];
  assign \mchip.sync1.tmp2  = \mchip.sync1.tmp1 ;
  assign \mchip.sync10.async  = io_in[9];
  assign \mchip.sync10.clock  = io_in[12];
  assign \mchip.sync10.tmp2  = \mchip.sync10.tmp1 ;
  assign \mchip.sync11.async  = io_in[10];
  assign \mchip.sync11.clock  = io_in[12];
  assign \mchip.sync11.tmp2  = \mchip.sync11.tmp1 ;
  assign \mchip.sync12.async  = io_in[11];
  assign \mchip.sync12.clock  = io_in[12];
  assign \mchip.sync12.tmp2  = \mchip.sync12.tmp1 ;
  assign \mchip.sync13.async  = io_in[13];
  assign \mchip.sync13.clock  = io_in[12];
  assign \mchip.sync13.tmp2  = \mchip.sync13.tmp1 ;
  assign \mchip.sync2.async  = io_in[1];
  assign \mchip.sync2.clock  = io_in[12];
  assign \mchip.sync2.tmp2  = \mchip.sync2.tmp1 ;
  assign \mchip.sync3.async  = io_in[2];
  assign \mchip.sync3.clock  = io_in[12];
  assign \mchip.sync3.tmp2  = \mchip.sync3.tmp1 ;
  assign \mchip.sync4.async  = io_in[3];
  assign \mchip.sync4.clock  = io_in[12];
  assign \mchip.sync4.tmp2  = \mchip.sync4.tmp1 ;
  assign \mchip.sync5.async  = io_in[4];
  assign \mchip.sync5.clock  = io_in[12];
  assign \mchip.sync5.tmp2  = \mchip.sync5.tmp1 ;
  assign \mchip.sync6.async  = io_in[5];
  assign \mchip.sync6.clock  = io_in[12];
  assign \mchip.sync6.tmp2  = \mchip.sync6.tmp1 ;
  assign \mchip.sync7.async  = io_in[6];
  assign \mchip.sync7.clock  = io_in[12];
  assign \mchip.sync7.tmp2  = \mchip.sync7.tmp1 ;
  assign \mchip.sync8.async  = io_in[7];
  assign \mchip.sync8.clock  = io_in[12];
  assign \mchip.sync8.tmp2  = \mchip.sync8.tmp1 ;
  assign \mchip.sync9.async  = io_in[8];
  assign \mchip.sync9.clock  = io_in[12];
  assign \mchip.sync9.tmp2  = \mchip.sync9.tmp1 ;
endmodule
