Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Dec  4 22:55:51 2018
| Host         : Guillaume running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 155 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 462 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.587        0.000                      0                  140        0.088        0.000                      0                  140        3.000        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      193.587        0.000                      0                  140        0.088        0.000                      0                  140       13.360        0.000                       0                   114  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.587ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.138ns (19.347%)  route 4.744ns (80.653%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 201.602 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 r  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 r  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 r  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.755     6.198    rt_clock/increment_minute/en_1Hz
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.820     7.142    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.266 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.341     7.608    rt_clock/count_hours/E[0]
    SLICE_X6Y92          FDCE                                         r  rt_clock/count_hours/m_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.599   201.602    rt_clock/count_hours/clk_out1
    SLICE_X6Y92          FDCE                                         r  rt_clock/count_hours/m_reg[3]/C
                         clock pessimism              0.079   201.681    
                         clock uncertainty           -0.318   201.364    
    SLICE_X6Y92          FDCE (Setup_fdce_C_CE)      -0.169   201.195    rt_clock/count_hours/m_reg[3]
  -------------------------------------------------------------------
                         required time                        201.195    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                193.587    

Slack (MET) :             193.587ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.138ns (19.347%)  route 4.744ns (80.653%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 201.602 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 r  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 r  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 r  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.755     6.198    rt_clock/increment_minute/en_1Hz
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.820     7.142    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.266 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.341     7.608    rt_clock/count_hours/E[0]
    SLICE_X6Y92          FDCE                                         r  rt_clock/count_hours/m_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.599   201.602    rt_clock/count_hours/clk_out1
    SLICE_X6Y92          FDCE                                         r  rt_clock/count_hours/m_reg[4]/C
                         clock pessimism              0.079   201.681    
                         clock uncertainty           -0.318   201.364    
    SLICE_X6Y92          FDCE (Setup_fdce_C_CE)      -0.169   201.195    rt_clock/count_hours/m_reg[4]
  -------------------------------------------------------------------
                         required time                        201.195    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                193.587    

Slack (MET) :             193.727ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 1.138ns (19.818%)  route 4.604ns (80.182%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 201.602 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 r  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 r  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 r  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.755     6.198    rt_clock/increment_minute/en_1Hz
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.820     7.142    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.266 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.202     7.468    rt_clock/count_hours/E[0]
    SLICE_X6Y91          FDCE                                         r  rt_clock/count_hours/m_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.599   201.602    rt_clock/count_hours/clk_out1
    SLICE_X6Y91          FDCE                                         r  rt_clock/count_hours/m_reg[0]/C
                         clock pessimism              0.079   201.681    
                         clock uncertainty           -0.318   201.364    
    SLICE_X6Y91          FDCE (Setup_fdce_C_CE)      -0.169   201.195    rt_clock/count_hours/m_reg[0]
  -------------------------------------------------------------------
                         required time                        201.195    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                193.727    

Slack (MET) :             193.727ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 1.138ns (19.818%)  route 4.604ns (80.182%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 201.602 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 r  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 r  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 r  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.755     6.198    rt_clock/increment_minute/en_1Hz
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.820     7.142    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.266 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.202     7.468    rt_clock/count_hours/E[0]
    SLICE_X6Y91          FDCE                                         r  rt_clock/count_hours/m_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.599   201.602    rt_clock/count_hours/clk_out1
    SLICE_X6Y91          FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
                         clock pessimism              0.079   201.681    
                         clock uncertainty           -0.318   201.364    
    SLICE_X6Y91          FDCE (Setup_fdce_C_CE)      -0.169   201.195    rt_clock/count_hours/m_reg[1]
  -------------------------------------------------------------------
                         required time                        201.195    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                193.727    

Slack (MET) :             193.727ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 1.138ns (19.818%)  route 4.604ns (80.182%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 201.602 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 r  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 r  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 r  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.755     6.198    rt_clock/increment_minute/en_1Hz
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.820     7.142    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.266 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.202     7.468    rt_clock/count_hours/E[0]
    SLICE_X6Y91          FDCE                                         r  rt_clock/count_hours/m_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.599   201.602    rt_clock/count_hours/clk_out1
    SLICE_X6Y91          FDCE                                         r  rt_clock/count_hours/m_reg[2]/C
                         clock pessimism              0.079   201.681    
                         clock uncertainty           -0.318   201.364    
    SLICE_X6Y91          FDCE (Setup_fdce_C_CE)      -0.169   201.195    rt_clock/count_hours/m_reg[2]
  -------------------------------------------------------------------
                         required time                        201.195    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                193.727    

Slack (MET) :             193.749ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.318ns (38.518%)  route 3.700ns (61.482%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 201.606 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.872     6.315    en_1Hz_count/en_1Hz
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  en_1Hz_count/m[0]_i_6/O
                         net (fo=1, routed)           0.000     6.439    en_1Hz_count/m[0]_i_6_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  en_1Hz_count/m_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.952    en_1Hz_count/m_reg[0]_i_1__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  en_1Hz_count/m_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.069    en_1Hz_count/m_reg[4]_i_1__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  en_1Hz_count/m_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.186    en_1Hz_count/m_reg[8]_i_1__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.303    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.743 r  en_1Hz_count/m_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.743    en_1Hz_count/m_reg[20]_i_1_n_6
    SLICE_X2Y98          FDCE                                         r  en_1Hz_count/m_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.603   201.606    en_1Hz_count/clk_out1
    SLICE_X2Y98          FDCE                                         r  en_1Hz_count/m_reg[21]/C
                         clock pessimism              0.095   201.701    
                         clock uncertainty           -0.318   201.384    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109   201.493    en_1Hz_count/m_reg[21]
  -------------------------------------------------------------------
                         required time                        201.493    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                193.749    

Slack (MET) :             193.757ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.310ns (38.436%)  route 3.700ns (61.564%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 201.606 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.872     6.315    en_1Hz_count/en_1Hz
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  en_1Hz_count/m[0]_i_6/O
                         net (fo=1, routed)           0.000     6.439    en_1Hz_count/m[0]_i_6_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  en_1Hz_count/m_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.952    en_1Hz_count/m_reg[0]_i_1__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  en_1Hz_count/m_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.069    en_1Hz_count/m_reg[4]_i_1__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  en_1Hz_count/m_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.186    en_1Hz_count/m_reg[8]_i_1__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.303    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.735 r  en_1Hz_count/m_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.735    en_1Hz_count/m_reg[20]_i_1_n_4
    SLICE_X2Y98          FDCE                                         r  en_1Hz_count/m_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.603   201.606    en_1Hz_count/clk_out1
    SLICE_X2Y98          FDCE                                         r  en_1Hz_count/m_reg[23]/C
                         clock pessimism              0.095   201.701    
                         clock uncertainty           -0.318   201.384    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109   201.493    en_1Hz_count/m_reg[23]
  -------------------------------------------------------------------
                         required time                        201.493    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                193.757    

Slack (MET) :             193.833ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 2.234ns (37.648%)  route 3.700ns (62.352%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 201.606 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.872     6.315    en_1Hz_count/en_1Hz
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  en_1Hz_count/m[0]_i_6/O
                         net (fo=1, routed)           0.000     6.439    en_1Hz_count/m[0]_i_6_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  en_1Hz_count/m_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.952    en_1Hz_count/m_reg[0]_i_1__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  en_1Hz_count/m_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.069    en_1Hz_count/m_reg[4]_i_1__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  en_1Hz_count/m_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.186    en_1Hz_count/m_reg[8]_i_1__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.303    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.659 r  en_1Hz_count/m_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.659    en_1Hz_count/m_reg[20]_i_1_n_5
    SLICE_X2Y98          FDCE                                         r  en_1Hz_count/m_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.603   201.606    en_1Hz_count/clk_out1
    SLICE_X2Y98          FDCE                                         r  en_1Hz_count/m_reg[22]/C
                         clock pessimism              0.095   201.701    
                         clock uncertainty           -0.318   201.384    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109   201.493    en_1Hz_count/m_reg[22]
  -------------------------------------------------------------------
                         required time                        201.493    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                193.833    

Slack (MET) :             193.853ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 2.214ns (37.437%)  route 3.700ns (62.563%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 201.606 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.872     6.315    en_1Hz_count/en_1Hz
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  en_1Hz_count/m[0]_i_6/O
                         net (fo=1, routed)           0.000     6.439    en_1Hz_count/m[0]_i_6_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  en_1Hz_count/m_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.952    en_1Hz_count/m_reg[0]_i_1__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  en_1Hz_count/m_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.069    en_1Hz_count/m_reg[4]_i_1__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  en_1Hz_count/m_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.186    en_1Hz_count/m_reg[8]_i_1__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.303    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.639 r  en_1Hz_count/m_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.639    en_1Hz_count/m_reg[20]_i_1_n_7
    SLICE_X2Y98          FDCE                                         r  en_1Hz_count/m_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.603   201.606    en_1Hz_count/clk_out1
    SLICE_X2Y98          FDCE                                         r  en_1Hz_count/m_reg[20]/C
                         clock pessimism              0.095   201.701    
                         clock uncertainty           -0.318   201.384    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109   201.493    en_1Hz_count/m_reg[20]
  -------------------------------------------------------------------
                         required time                        201.493    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                193.853    

Slack (MET) :             193.866ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 2.201ns (37.299%)  route 3.700ns (62.701%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 201.606 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  en_1Hz_count/m_reg[5]/Q
                         net (fo=2, routed)           0.827     3.070    en_1Hz_count/m_reg[5]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     3.194 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.984     4.178    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     4.302 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           1.017     5.319    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.443 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=33, routed)          0.872     6.315    en_1Hz_count/en_1Hz
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  en_1Hz_count/m[0]_i_6/O
                         net (fo=1, routed)           0.000     6.439    en_1Hz_count/m[0]_i_6_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  en_1Hz_count/m_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.952    en_1Hz_count/m_reg[0]_i_1__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  en_1Hz_count/m_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.069    en_1Hz_count/m_reg[4]_i_1__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  en_1Hz_count/m_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.186    en_1Hz_count/m_reg[8]_i_1__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.303    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.626 r  en_1Hz_count/m_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.626    en_1Hz_count/m_reg[16]_i_1_n_6
    SLICE_X2Y97          FDCE                                         r  en_1Hz_count/m_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.603   201.606    en_1Hz_count/clk_out1
    SLICE_X2Y97          FDCE                                         r  en_1Hz_count/m_reg[17]/C
                         clock pessimism              0.095   201.701    
                         clock uncertainty           -0.318   201.384    
    SLICE_X2Y97          FDCE (Setup_fdce_C_D)        0.109   201.493    en_1Hz_count/m_reg[17]
  -------------------------------------------------------------------
                         required time                        201.493    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                193.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ad/alarm_on_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.386%)  route 0.263ns (58.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.603     0.605    mc/clk_out1
    SLICE_X1Y99          FDCE                                         r  mc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  mc/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.263     1.009    mc/state[1]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.045     1.054 r  mc/alarm_on_i_1/O
                         net (fo=1, routed)           0.000     1.054    ad/FSM_sequential_state_reg[0]
    SLICE_X1Y100         FDCE                                         r  ad/alarm_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873     0.875    ad/CLK
    SLICE_X1Y100         FDCE                                         r  ad/alarm_on_reg/C
                         clock pessimism              0.000     0.875    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.091     0.966    ad/alarm_on_reg
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute_0/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute_0/m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.601     0.603    alarm_reg/count_minute_0/CLK
    SLICE_X7Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  alarm_reg/count_minute_0/m_reg[2]/Q
                         net (fo=13, routed)          0.099     0.843    alarm_reg/count_minute_0/m_reg__0[2]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.045     0.888 r  alarm_reg/count_minute_0/m[5]_i_2__1/O
                         net (fo=1, routed)           0.000     0.888    alarm_reg/count_minute_0/p_0_in[5]
    SLICE_X6Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.872     0.874    alarm_reg/count_minute_0/CLK
    SLICE_X6Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[5]/C
                         clock pessimism             -0.258     0.616    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.121     0.737    alarm_reg/count_minute_0/m_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 count_seconds/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_seconds/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.600     0.602    count_seconds/CLK
    SLICE_X7Y90          FDCE                                         r  count_seconds/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     0.743 f  count_seconds/m_reg[5]/Q
                         net (fo=5, routed)           0.100     0.843    count_seconds/m_reg__0[5]
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.045     0.888 r  count_seconds/m[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.888    count_seconds/p_0_in[4]
    SLICE_X6Y90          FDCE                                         r  count_seconds/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.871     0.873    count_seconds/CLK
    SLICE_X6Y90          FDCE                                         r  count_seconds/m_reg[4]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.120     0.735    count_seconds/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debounce_up/cap_samp/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602     0.604    debounce_up/cap_samp/clk_out1
    SLICE_X7Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  debounce_up/cap_samp/m_reg[4]/Q
                         net (fo=2, routed)           0.167     0.912    debounce_up/cap_samp/m_reg[4]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.957 r  debounce_up/cap_samp/m[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.957    debounce_up/cap_samp/m[4]_i_5__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.109 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.110    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.164 r  debounce_up/cap_samp/m_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.164    debounce_up/cap_samp/m_reg[8]_i_1__1_n_7
    SLICE_X7Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.870     0.872    debounce_up/cap_samp/clk_out1
    SLICE_X7Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[8]/C
                         clock pessimism              0.000     0.872    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     0.977    debounce_up/cap_samp/m_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute_0/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute_0/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.601     0.603    alarm_reg/count_minute_0/CLK
    SLICE_X7Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  alarm_reg/count_minute_0/m_reg[3]/Q
                         net (fo=13, routed)          0.137     0.880    alarm_reg/count_minute_0/m_reg__0[3]
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.045     0.925 r  alarm_reg/count_minute_0/m[4]_i_1__3/O
                         net (fo=1, routed)           0.000     0.925    alarm_reg/count_minute_0/p_0_in[4]
    SLICE_X6Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.872     0.874    alarm_reg/count_minute_0/CLK
    SLICE_X6Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[4]/C
                         clock pessimism             -0.258     0.616    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.121     0.737    alarm_reg/count_minute_0/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debounce_up/cap_samp/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.403ns (70.590%)  route 0.168ns (29.410%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602     0.604    debounce_up/cap_samp/clk_out1
    SLICE_X7Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  debounce_up/cap_samp/m_reg[4]/Q
                         net (fo=2, routed)           0.167     0.912    debounce_up/cap_samp/m_reg[4]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.957 r  debounce_up/cap_samp/m[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.957    debounce_up/cap_samp/m[4]_i_5__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.109 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.110    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.175 r  debounce_up/cap_samp/m_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.175    debounce_up/cap_samp/m_reg[8]_i_1__1_n_5
    SLICE_X7Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.870     0.872    debounce_up/cap_samp/clk_out1
    SLICE_X7Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[10]/C
                         clock pessimism              0.000     0.872    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     0.977    debounce_up/cap_samp/m_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute_0/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute_0/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.672%)  route 0.095ns (31.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.601     0.603    alarm_reg/count_minute_0/CLK
    SLICE_X6Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDCE (Prop_fdce_C_Q)         0.164     0.767 f  alarm_reg/count_minute_0/m_reg[5]/Q
                         net (fo=13, routed)          0.095     0.862    alarm_reg/count_minute_0/m_reg__0[5]
    SLICE_X7Y96          LUT6 (Prop_lut6_I4_O)        0.045     0.907 r  alarm_reg/count_minute_0/m[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.907    alarm_reg/count_minute_0/p_0_in[2]
    SLICE_X7Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.872     0.874    alarm_reg/count_minute_0/CLK
    SLICE_X7Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[2]/C
                         clock pessimism             -0.258     0.616    
    SLICE_X7Y96          FDCE (Hold_fdce_C_D)         0.092     0.708    alarm_reg/count_minute_0/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute_0/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute_0/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.447%)  route 0.096ns (31.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.601     0.603    alarm_reg/count_minute_0/CLK
    SLICE_X6Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDCE (Prop_fdce_C_Q)         0.164     0.767 f  alarm_reg/count_minute_0/m_reg[5]/Q
                         net (fo=13, routed)          0.096     0.863    alarm_reg/count_minute_0/m_reg__0[5]
    SLICE_X7Y96          LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  alarm_reg/count_minute_0/m[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.908    alarm_reg/count_minute_0/p_0_in[3]
    SLICE_X7Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.872     0.874    alarm_reg/count_minute_0/CLK
    SLICE_X7Y96          FDCE                                         r  alarm_reg/count_minute_0/m_reg[3]/C
                         clock pessimism             -0.258     0.616    
    SLICE_X7Y96          FDCE (Hold_fdce_C_D)         0.091     0.707    alarm_reg/count_minute_0/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debounce_up/cap_samp/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.428ns (71.824%)  route 0.168ns (28.176%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602     0.604    debounce_up/cap_samp/clk_out1
    SLICE_X7Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  debounce_up/cap_samp/m_reg[4]/Q
                         net (fo=2, routed)           0.167     0.912    debounce_up/cap_samp/m_reg[4]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.957 r  debounce_up/cap_samp/m[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.957    debounce_up/cap_samp/m[4]_i_5__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.109 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.110    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.200 r  debounce_up/cap_samp/m_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.200    debounce_up/cap_samp/m_reg[8]_i_1__1_n_4
    SLICE_X7Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.870     0.872    debounce_up/cap_samp/clk_out1
    SLICE_X7Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
                         clock pessimism              0.000     0.872    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     0.977    debounce_up/cap_samp/m_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debounce_up/cap_samp/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.428ns (71.824%)  route 0.168ns (28.176%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602     0.604    debounce_up/cap_samp/clk_out1
    SLICE_X7Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  debounce_up/cap_samp/m_reg[4]/Q
                         net (fo=2, routed)           0.167     0.912    debounce_up/cap_samp/m_reg[4]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.957 r  debounce_up/cap_samp/m[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.957    debounce_up/cap_samp/m[4]_i_5__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.109 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.110    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.200 r  debounce_up/cap_samp/m_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.200    debounce_up/cap_samp/m_reg[8]_i_1__1_n_6
    SLICE_X7Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.870     0.872    debounce_up/cap_samp/clk_out1
    SLICE_X7Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[9]/C
                         clock pessimism              0.000     0.872    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     0.977    debounce_up/cap_samp/m_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y100     ad/alarm_on_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      alarm_reg/count_hours/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y95      alarm_reg/count_hours/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y95      alarm_reg/count_hours/m_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y95      alarm_reg/count_hours/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y95      alarm_reg/count_hours/m_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y96      alarm_reg/count_minute_0/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y96      alarm_reg/count_minute_0/m_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     ad/alarm_on_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y90      count_seconds/m_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      rt_clock/count_minute_0/m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      rt_clock/count_minute_0/m_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      rt_clock/count_minute_0/m_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     ad/alarm_on_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y90      count_seconds/m_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      count_seconds/m_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X9Y94      debounce_dn/cap_samp/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X9Y96      debounce_dn/cap_samp/m_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X9Y96      debounce_dn/cap_samp/m_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



