#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa4f0b04080 .scope module, "adder_tb" "adder_tb" 2 3;
 .timescale -9 -9;
v0x600003264480_0 .var "a", 3 0;
v0x600003264510_0 .var "b", 3 0;
v0x6000032645a0_0 .net "c", 7 0, v0x600003264120_0;  1 drivers
v0x600003264630_0 .var "clk", 0 0;
v0x6000032646c0_0 .var "rst_n", 0 0;
S_0x7fa4f0b041f0 .scope module, "DUT" "adder" 2 10, 3 1 0, S_0x7fa4f0b04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 8 "c";
v0x600003264000_0 .net "a", 3 0, v0x600003264480_0;  1 drivers
v0x600003264090_0 .net "b", 3 0, v0x600003264510_0;  1 drivers
v0x600003264120_0 .var "c", 7 0;
v0x6000032641b0_0 .net "clk", 0 0, v0x600003264630_0;  1 drivers
v0x600003264240_0 .net "rst_n", 0 0, v0x6000032646c0_0;  1 drivers
E_0x600000e68030/0 .event negedge, v0x600003264240_0;
E_0x600000e68030/1 .event posedge, v0x6000032641b0_0;
E_0x600000e68030 .event/or E_0x600000e68030/0, E_0x600000e68030/1;
S_0x7fa4f0b04360 .scope task, "test" "test" 2 28, 2 28 0, S_0x7fa4f0b04080;
 .timescale -9 -9;
v0x6000032642d0_0 .var "e", 7 0;
v0x600003264360_0 .var "in", 3 0;
v0x6000032643f0_0 .var "in2", 3 0;
E_0x600000e68000 .event negedge, v0x6000032641b0_0;
E_0x600000e68090 .event posedge, v0x6000032641b0_0;
TD_adder_tb.test ;
    %load/vec4 v0x600003264360_0;
    %store/vec4 v0x600003264480_0, 0, 4;
    %load/vec4 v0x6000032643f0_0;
    %store/vec4 v0x600003264510_0, 0, 4;
    %wait E_0x600000e68090;
    %wait E_0x600000e68000;
    %load/vec4 v0x6000032645a0_0;
    %load/vec4 v0x6000032642d0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 38 "$display", "It works" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 40 "$display", "opps %d + %d ~= %d, expect %d", v0x600003264360_0, v0x6000032643f0_0, v0x6000032645a0_0, v0x6000032642d0_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x7fa4f0b041f0;
T_1 ;
    %wait E_0x600000e68030;
    %load/vec4 v0x600003264240_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003264120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003264000_0;
    %pad/u 8;
    %load/vec4 v0x600003264090_0;
    %pad/u 8;
    %add;
    %assign/vec4 v0x600003264120_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa4f0b04080;
T_2 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003264630_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003264630_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa4f0b04080;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032646c0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600003264360_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000032643f0_0, 0, 4;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x6000032642d0_0, 0, 8;
    %fork TD_adder_tb.test, S_0x7fa4f0b04360;
    %join;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fa4f0b04080;
T_4 ;
    %vpi_call 2 45 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder_tb.v";
    "adder_rtl.v";
