<profile>

<section name = "Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_80_1'" level="0">
<item name = "Date">Wed Dec 20 21:42:51 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">backprop_syn</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.148 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16, 16, 0.160 us, 0.160 us, 16, 16, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_80_1">14, 14, 13, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 103, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 26, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 606, 64, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_64_1_1_U244">mux_32_64_1_1, 0, 0, 0, 13, 0</column>
<column name="mux_32_64_1_1_U245">mux_32_64_1_1, 0, 0, 0, 13, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln80_fu_217_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln81_fu_227_p2">+, 0, 0, 16, 9, 9</column>
<column name="ap_condition_434">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln80_fu_211_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln81_fu_260_p2">xor, 0, 0, 65, 64, 65</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_8">9, 2, 2, 4</column>
<column name="i_fu_70">9, 2, 2, 4</column>
<column name="output_difference_1_1_fu_78">9, 2, 64, 128</column>
<column name="output_difference_1_2_fu_82">9, 2, 64, 128</column>
<column name="output_difference_1_fu_74">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_8_reg_360">2, 0, 2, 0</column>
<column name="i_fu_70">2, 0, 2, 0</column>
<column name="icmp_ln80_reg_366">1, 0, 1, 0</column>
<column name="output_difference_1_1_fu_78">64, 0, 64, 0</column>
<column name="output_difference_1_2_fu_82">64, 0, 64, 0</column>
<column name="output_difference_1_4_reg_405">64, 0, 64, 0</column>
<column name="output_difference_1_fu_74">64, 0, 64, 0</column>
<column name="tmp_s_reg_395">64, 0, 64, 0</column>
<column name="training_targets_load_reg_375">64, 0, 64, 0</column>
<column name="xor_ln81_reg_390">64, 0, 64, 0</column>
<column name="i_8_reg_360">64, 32, 2, 0</column>
<column name="icmp_ln80_reg_366">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="grp_fu_6768_p_din0">out, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="grp_fu_6768_p_din1">out, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="grp_fu_6768_p_opcode">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="grp_fu_6768_p_dout0">in, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="grp_fu_6768_p_ce">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="grp_fu_6776_p_din0">out, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="grp_fu_6776_p_din1">out, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="grp_fu_6776_p_dout0">in, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="grp_fu_6776_p_ce">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_80_1, return value</column>
<column name="output_difference_2_025">in, 64, ap_none, output_difference_2_025, scalar</column>
<column name="output_difference_1_024">in, 64, ap_none, output_difference_1_024, scalar</column>
<column name="output_difference_0_023">in, 64, ap_none, output_difference_0_023, scalar</column>
<column name="net_outputs_0_1_reload">in, 64, ap_none, net_outputs_0_1_reload, scalar</column>
<column name="net_outputs_1_1_reload">in, 64, ap_none, net_outputs_1_1_reload, scalar</column>
<column name="net_outputs_2_1_reload">in, 64, ap_none, net_outputs_2_1_reload, scalar</column>
<column name="sub_ln81">in, 9, ap_none, sub_ln81, scalar</column>
<column name="training_targets_address0">out, 9, ap_memory, training_targets, array</column>
<column name="training_targets_ce0">out, 1, ap_memory, training_targets, array</column>
<column name="training_targets_q0">in, 64, ap_memory, training_targets, array</column>
<column name="dactivations3_0_1_reload">in, 64, ap_none, dactivations3_0_1_reload, scalar</column>
<column name="dactivations3_1_1_reload">in, 64, ap_none, dactivations3_1_1_reload, scalar</column>
<column name="dactivations3_2_1_reload">in, 64, ap_none, dactivations3_2_1_reload, scalar</column>
<column name="output_difference_2_1_out">out, 64, ap_vld, output_difference_2_1_out, pointer</column>
<column name="output_difference_2_1_out_ap_vld">out, 1, ap_vld, output_difference_2_1_out, pointer</column>
<column name="output_difference_1_1_out">out, 64, ap_vld, output_difference_1_1_out, pointer</column>
<column name="output_difference_1_1_out_ap_vld">out, 1, ap_vld, output_difference_1_1_out, pointer</column>
<column name="output_difference_0_1_out">out, 64, ap_vld, output_difference_0_1_out, pointer</column>
<column name="output_difference_0_1_out_ap_vld">out, 1, ap_vld, output_difference_0_1_out, pointer</column>
</table>
</item>
</section>
</profile>
