// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module VcmprsEngine(
  input          clock,
                 reset,
                 io_ta,
  input  [2:0]   io_vsew,
                 io_vs_idx,
                 io_vd_idx,
  input  [127:0] io_vs2,
                 io_old_vd,
                 io_vmask,
                 io_vd_reg,
  input          io_cmprs_rd_wb,
                 io_update_vs_idx,
                 io_cmprs_rd_old_vd,
                 io_calc_done,
                 io_flush,
  output [127:0] io_cmprs_vd
);

  reg  [2:0]   vd_idx_reg;	// @[VcmprsEngine.scala:43:27]
  reg          cmprs_rd_wb_reg;	// @[VcmprsEngine.scala:57:32]
  reg          update_vs_idx_reg;	// @[VcmprsEngine.scala:58:34]
  reg          cmprs_rd_old_vd_reg;	// @[VcmprsEngine.scala:59:36]
  reg  [127:0] old_vd_reg;	// @[VcmprsEngine.scala:60:27]
  reg  [127:0] vs2_reg;	// @[VcmprsEngine.scala:61:24]
  wire         cmprs_read = update_vs_idx_reg | cmprs_rd_wb_reg | cmprs_rd_old_vd_reg;	// @[VcmprsEngine.scala:57:32, :58:34, :59:36, :62:57]
  reg  [15:0]  vmask_16b_reg;	// @[VcmprsEngine.scala:69:30]
  reg  [7:0]   current_ones_sum_reg_0;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_1;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_2;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_3;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_4;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_5;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_6;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_7;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_8;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_9;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_10;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_11;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_12;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_13;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_14;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   current_ones_sum_reg_15;	// @[VcmprsEngine.scala:72:37]
  reg  [7:0]   ones_sum;	// @[VcmprsEngine.scala:73:25]
  wire [7:0]   _GEN = {1'h0, vd_idx_reg, 4'h0};	// @[Bitwise.scala:77:12, VFuBundles.scala:67:53, VcmprsEngine.scala:43:27, :131:47]
  wire         _GEN_0 = ~cmprs_read | cmprs_rd_old_vd_reg;	// @[VcmprsEngine.scala:59:36, :62:57, :120:16, :125:22, :126:33]
  wire [7:0]   res_idx_0 = _GEN_0 ? 8'h0 : current_ones_sum_reg_0 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire [6:0]   _GEN_1 = {vd_idx_reg, 4'h0};	// @[Bitwise.scala:77:12, VcmprsEngine.scala:43:27, :132:57]
  wire         _T_22 = vmask_16b_reg[0] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_0 >= {1'h0, _GEN_1 + 7'h1} & res_idx_0 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_2 = ~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'h1) ? io_vd_reg[15:8] : vs2_reg[7:0];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_1 = _GEN_0 ? 8'h0 : current_ones_sum_reg_1 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_29 = vmask_16b_reg[1] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_1 >= {1'h0, _GEN_1 + 7'h1} & res_idx_1 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_3 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'h2) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'h2) ? io_vd_reg[23:16] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[23:16];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_2 = _GEN_0 ? 8'h0 : current_ones_sum_reg_2 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_36 = vmask_16b_reg[2] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_2 >= {1'h0, _GEN_1 + 7'h1} & res_idx_2 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_4 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'h3) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'h3) ? io_vd_reg[31:24] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[31:24]) : vs2_reg[23:16]) : io_vd_reg[31:24];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_3 = _GEN_0 ? 8'h0 : current_ones_sum_reg_3 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_43 = vmask_16b_reg[3] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_3 >= {1'h0, _GEN_1 + 7'h1} & res_idx_3 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_5 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'h4) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'h4) ? io_vd_reg[39:32] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[39:32]) : vs2_reg[23:16]) : io_vd_reg[39:32]) : vs2_reg[31:24]) : io_vd_reg[39:32];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_4 = _GEN_0 ? 8'h0 : current_ones_sum_reg_4 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_50 = vmask_16b_reg[4] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_4 >= {1'h0, _GEN_1 + 7'h1} & res_idx_4 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_6 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'h5) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'h5) ? io_vd_reg[47:40] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[47:40]) : vs2_reg[23:16]) : io_vd_reg[47:40]) : vs2_reg[31:24]) : io_vd_reg[47:40]) : vs2_reg[39:32]) : io_vd_reg[47:40];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_5 = _GEN_0 ? 8'h0 : current_ones_sum_reg_5 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_57 = vmask_16b_reg[5] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_5 >= {1'h0, _GEN_1 + 7'h1} & res_idx_5 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_7 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'h6) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'h6) ? io_vd_reg[55:48] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[55:48]) : vs2_reg[23:16]) : io_vd_reg[55:48]) : vs2_reg[31:24]) : io_vd_reg[55:48]) : vs2_reg[39:32]) : io_vd_reg[55:48]) : vs2_reg[47:40]) : io_vd_reg[55:48];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_6 = _GEN_0 ? 8'h0 : current_ones_sum_reg_6 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_64 = vmask_16b_reg[6] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_6 >= {1'h0, _GEN_1 + 7'h1} & res_idx_6 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_8 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'h7) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'h7) ? io_vd_reg[63:56] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[63:56]) : vs2_reg[23:16]) : io_vd_reg[63:56]) : vs2_reg[31:24]) : io_vd_reg[63:56]) : vs2_reg[39:32]) : io_vd_reg[63:56]) : vs2_reg[47:40]) : io_vd_reg[63:56]) : vs2_reg[55:48]) : io_vd_reg[63:56];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_7 = _GEN_0 ? 8'h0 : current_ones_sum_reg_7 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_71 = vmask_16b_reg[7] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_7 >= {1'h0, _GEN_1 + 7'h1} & res_idx_7 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_9 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'h8) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'h8) ? io_vd_reg[71:64] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[71:64]) : vs2_reg[23:16]) : io_vd_reg[71:64]) : vs2_reg[31:24]) : io_vd_reg[71:64]) : vs2_reg[39:32]) : io_vd_reg[71:64]) : vs2_reg[47:40]) : io_vd_reg[71:64]) : vs2_reg[55:48]) : io_vd_reg[71:64]) : vs2_reg[63:56]) : io_vd_reg[71:64];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_8 = _GEN_0 ? 8'h0 : current_ones_sum_reg_8 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_78 = vmask_16b_reg[8] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_8 >= {1'h0, _GEN_1 + 7'h1} & res_idx_8 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_10 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'h9) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'h9) ? io_vd_reg[79:72] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[79:72]) : vs2_reg[23:16]) : io_vd_reg[79:72]) : vs2_reg[31:24]) : io_vd_reg[79:72]) : vs2_reg[39:32]) : io_vd_reg[79:72]) : vs2_reg[47:40]) : io_vd_reg[79:72]) : vs2_reg[55:48]) : io_vd_reg[79:72]) : vs2_reg[63:56]) : io_vd_reg[79:72]) : vs2_reg[71:64]) : io_vd_reg[79:72];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_9 = _GEN_0 ? 8'h0 : current_ones_sum_reg_9 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_85 = vmask_16b_reg[9] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_9 >= {1'h0, _GEN_1 + 7'h1} & res_idx_9 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_11 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'hA) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'hA) ? io_vd_reg[87:80] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[87:80]) : vs2_reg[23:16]) : io_vd_reg[87:80]) : vs2_reg[31:24]) : io_vd_reg[87:80]) : vs2_reg[39:32]) : io_vd_reg[87:80]) : vs2_reg[47:40]) : io_vd_reg[87:80]) : vs2_reg[55:48]) : io_vd_reg[87:80]) : vs2_reg[63:56]) : io_vd_reg[87:80]) : vs2_reg[71:64]) : io_vd_reg[87:80]) : vs2_reg[79:72]) : io_vd_reg[87:80];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_10 = _GEN_0 ? 8'h0 : current_ones_sum_reg_10 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_92 = vmask_16b_reg[10] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_10 >= {1'h0, _GEN_1 + 7'h1} & res_idx_10 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_12 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'hB) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'hB) ? io_vd_reg[95:88] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[95:88]) : vs2_reg[23:16]) : io_vd_reg[95:88]) : vs2_reg[31:24]) : io_vd_reg[95:88]) : vs2_reg[39:32]) : io_vd_reg[95:88]) : vs2_reg[47:40]) : io_vd_reg[95:88]) : vs2_reg[55:48]) : io_vd_reg[95:88]) : vs2_reg[63:56]) : io_vd_reg[95:88]) : vs2_reg[71:64]) : io_vd_reg[95:88]) : vs2_reg[79:72]) : io_vd_reg[95:88]) : vs2_reg[87:80]) : io_vd_reg[95:88];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_11 = _GEN_0 ? 8'h0 : current_ones_sum_reg_11 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_99 = vmask_16b_reg[11] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_11 >= {1'h0, _GEN_1 + 7'h1} & res_idx_11 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_13 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'hC) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'hC) ? io_vd_reg[103:96] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[103:96]) : vs2_reg[23:16]) : io_vd_reg[103:96]) : vs2_reg[31:24]) : io_vd_reg[103:96]) : vs2_reg[39:32]) : io_vd_reg[103:96]) : vs2_reg[47:40]) : io_vd_reg[103:96]) : vs2_reg[55:48]) : io_vd_reg[103:96]) : vs2_reg[63:56]) : io_vd_reg[103:96]) : vs2_reg[71:64]) : io_vd_reg[103:96]) : vs2_reg[79:72]) : io_vd_reg[103:96]) : vs2_reg[87:80]) : io_vd_reg[103:96]) : vs2_reg[95:88]) : io_vd_reg[103:96];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_12 = _GEN_0 ? 8'h0 : current_ones_sum_reg_12 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_106 = vmask_16b_reg[12] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_12 >= {1'h0, _GEN_1 + 7'h1} & res_idx_12 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_14 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'hD) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'hD) ? io_vd_reg[111:104] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[111:104]) : vs2_reg[23:16]) : io_vd_reg[111:104]) : vs2_reg[31:24]) : io_vd_reg[111:104]) : vs2_reg[39:32]) : io_vd_reg[111:104]) : vs2_reg[47:40]) : io_vd_reg[111:104]) : vs2_reg[55:48]) : io_vd_reg[111:104]) : vs2_reg[63:56]) : io_vd_reg[111:104]) : vs2_reg[71:64]) : io_vd_reg[111:104]) : vs2_reg[79:72]) : io_vd_reg[111:104]) : vs2_reg[87:80]) : io_vd_reg[111:104]) : vs2_reg[95:88]) : io_vd_reg[111:104]) : vs2_reg[103:96]) : io_vd_reg[111:104];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_13 = _GEN_0 ? 8'h0 : current_ones_sum_reg_13 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_113 = vmask_16b_reg[13] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_13 >= {1'h0, _GEN_1 + 7'h1} & res_idx_13 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   _GEN_15 = cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'hE) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & res_idx_0[3:0] == 4'hE) ? io_vd_reg[119:112] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[119:112]) : vs2_reg[23:16]) : io_vd_reg[119:112]) : vs2_reg[31:24]) : io_vd_reg[119:112]) : vs2_reg[39:32]) : io_vd_reg[119:112]) : vs2_reg[47:40]) : io_vd_reg[119:112]) : vs2_reg[55:48]) : io_vd_reg[119:112]) : vs2_reg[63:56]) : io_vd_reg[119:112]) : vs2_reg[71:64]) : io_vd_reg[119:112]) : vs2_reg[79:72]) : io_vd_reg[119:112]) : vs2_reg[87:80]) : io_vd_reg[119:112]) : vs2_reg[95:88]) : io_vd_reg[119:112]) : vs2_reg[103:96]) : io_vd_reg[119:112]) : vs2_reg[111:104]) : io_vd_reg[119:112];	// @[VcmprsEngine.scala:59:36, :61:24, :62:57, :64:59, :119:{17,26}, :120:16, :125:22, :126:33, :133:{47,74}, :134:32]
  wire [7:0]   res_idx_14 = _GEN_0 ? 8'h0 : current_ones_sum_reg_14 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_120 = vmask_16b_reg[14] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_14 >= {1'h0, _GEN_1 + 7'h1} & res_idx_14 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire [7:0]   res_idx_15 = _GEN_0 ? 8'h0 : current_ones_sum_reg_15 - _GEN - 8'h1;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37, :120:16, :125:22, :126:33, :131:{47,54}]
  wire         _T_127 = vmask_16b_reg[15] & cmprs_read & ~cmprs_rd_old_vd_reg & current_ones_sum_reg_15 >= {1'h0, _GEN_1 + 7'h1} & res_idx_15 < 8'h10;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36, :62:57, :69:30, :72:37, :120:16, :121:18, :125:22, :126:33, :132:{22,49,57}, :133:{27,47,62}]
  wire         _eew_sew_oneHot_WIRE_0 = io_vsew == 3'h0;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:43:27]
  wire         _eew_sew_oneHot_WIRE_1 = io_vsew == 3'h1;	// @[VFuBundles.scala:67:53]
  wire         _eew_sew_oneHot_WIRE_2 = io_vsew == 3'h2;	// @[VFuBundles.scala:67:53]
  wire         _eew_sew_oneHot_WIRE_3 = io_vsew == 3'h3;	// @[VFuBundles.scala:67:53]
  wire [7:0]   _vmask_uop_extracted_T_17 = _eew_sew_oneHot_WIRE_1 ? io_vmask[7:0] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_16 = _vmask_uop_extracted_T_17[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_vmask[3:0] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vmask_uop_extracted_T_32 = _eew_sew_oneHot_WIRE_1 ? io_vmask[15:8] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_17 = _vmask_uop_extracted_T_32[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_vmask[7:4] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vmask_uop_extracted_T_47 = _eew_sew_oneHot_WIRE_1 ? io_vmask[23:16] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_18 = _vmask_uop_extracted_T_47[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_vmask[11:8] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vmask_uop_extracted_T_62 = _eew_sew_oneHot_WIRE_1 ? io_vmask[31:24] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_19 = _vmask_uop_extracted_T_62[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_vmask[15:12] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vmask_uop_extracted_T_77 = _eew_sew_oneHot_WIRE_1 ? io_vmask[39:32] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_20 = _vmask_uop_extracted_T_77[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_vmask[19:16] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vmask_uop_extracted_T_92 = _eew_sew_oneHot_WIRE_1 ? io_vmask[47:40] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_21 = _vmask_uop_extracted_T_92[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_vmask[23:20] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vmask_uop_extracted_T_107 = _eew_sew_oneHot_WIRE_1 ? io_vmask[55:48] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_22 = _vmask_uop_extracted_T_107[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_vmask[27:24] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vmask_uop_extracted_T_122 = _eew_sew_oneHot_WIRE_1 ? io_vmask[63:56] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_23 = _vmask_uop_extracted_T_122[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_vmask[31:28] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [15:0]  _vmask_uop_extracted_WIRE_8 = (io_vs_idx == 3'h0 ? (_eew_sew_oneHot_WIRE_0 ? io_vmask[15:0] : 16'h0) | {8'h0, _vmask_uop_extracted_T_17[7:4], _GEN_16[3:2], _GEN_16[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_vmask[1:0] : 2'h0)} : 16'h0) | (io_vs_idx == 3'h1 ? (_eew_sew_oneHot_WIRE_0 ? io_vmask[31:16] : 16'h0) | {8'h0, _vmask_uop_extracted_T_32[7:4], _GEN_17[3:2], _GEN_17[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_vmask[3:2] : 2'h0)} : 16'h0) | (io_vs_idx == 3'h2 ? (_eew_sew_oneHot_WIRE_0 ? io_vmask[47:32] : 16'h0) | {8'h0, _vmask_uop_extracted_T_47[7:4], _GEN_18[3:2], _GEN_18[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_vmask[5:4] : 2'h0)} : 16'h0) | (io_vs_idx == 3'h3 ? (_eew_sew_oneHot_WIRE_0 ? io_vmask[63:48] : 16'h0) | {8'h0, _vmask_uop_extracted_T_62[7:4], _GEN_19[3:2], _GEN_19[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_vmask[7:6] : 2'h0)} : 16'h0) | (io_vs_idx == 3'h4 ? (_eew_sew_oneHot_WIRE_0 ? io_vmask[79:64] : 16'h0) | {8'h0, _vmask_uop_extracted_T_77[7:4], _GEN_20[3:2], _GEN_20[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_vmask[9:8] : 2'h0)} : 16'h0) | (io_vs_idx == 3'h5 ? (_eew_sew_oneHot_WIRE_0 ? io_vmask[95:80] : 16'h0) | {8'h0, _vmask_uop_extracted_T_92[7:4], _GEN_21[3:2], _GEN_21[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_vmask[11:10] : 2'h0)} : 16'h0) | (io_vs_idx == 3'h6 ? (_eew_sew_oneHot_WIRE_0 ? io_vmask[111:96] : 16'h0) | {8'h0, _vmask_uop_extracted_T_107[7:4], _GEN_22[3:2], _GEN_22[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_vmask[13:12] : 2'h0)} : 16'h0) | ((&io_vs_idx) ? (_eew_sew_oneHot_WIRE_0 ? io_vmask[127:112] : 16'h0) | {8'h0, _vmask_uop_extracted_T_122[7:4], _GEN_23[3:2], _GEN_23[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_vmask[15:14] : 2'h0)} : 16'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :51:18, VcmprsEngine.scala:43:27, :69:30]
  wire [15:0]  _vmask_16b_WIRE = (_eew_sew_oneHot_WIRE_0 ? _vmask_uop_extracted_WIRE_8 : 16'h0) | (_eew_sew_oneHot_WIRE_1 ? {{2{_vmask_uop_extracted_WIRE_8[7]}}, {2{_vmask_uop_extracted_WIRE_8[6]}}, {2{_vmask_uop_extracted_WIRE_8[5]}}, {2{_vmask_uop_extracted_WIRE_8[4]}}, {2{_vmask_uop_extracted_WIRE_8[3]}}, {2{_vmask_uop_extracted_WIRE_8[2]}}, {2{_vmask_uop_extracted_WIRE_8[1]}}, {2{_vmask_uop_extracted_WIRE_8[0]}}} : 16'h0) | (_eew_sew_oneHot_WIRE_2 ? {{4{_vmask_uop_extracted_WIRE_8[3]}}, {4{_vmask_uop_extracted_WIRE_8[2]}}, {4{_vmask_uop_extracted_WIRE_8[1]}}, {4{_vmask_uop_extracted_WIRE_8[0]}}} : 16'h0) | (_eew_sew_oneHot_WIRE_3 ? {{8{_vmask_uop_extracted_WIRE_8[1]}}, {8{_vmask_uop_extracted_WIRE_8[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:135:{56,72}, VcmprsEngine.scala:69:30]
  wire [15:0]  vmask_16b = io_cmprs_rd_old_vd ? 16'h0 : _vmask_16b_WIRE;	// @[Mux.scala:27:73, VcmprsEngine.scala:68:22, :69:30]
  always @(posedge clock) begin
    if (reset) begin
      vd_idx_reg <= 3'h0;	// @[VcmprsEngine.scala:43:27]
      cmprs_rd_wb_reg <= 1'h0;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:57:32]
      update_vs_idx_reg <= 1'h0;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:58:34]
      cmprs_rd_old_vd_reg <= 1'h0;	// @[VFuBundles.scala:67:53, VcmprsEngine.scala:59:36]
      old_vd_reg <= 128'h0;	// @[VcmprsEngine.scala:60:27]
      vs2_reg <= 128'h0;	// @[VcmprsEngine.scala:60:27, :61:24]
      vmask_16b_reg <= 16'h0;	// @[VcmprsEngine.scala:69:30]
      current_ones_sum_reg_0 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_1 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_2 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_3 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_4 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_5 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_6 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_7 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_8 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_9 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_10 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_11 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_12 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_13 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_14 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      current_ones_sum_reg_15 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      ones_sum <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:73:25]
    end
    else begin
      if (io_flush) begin
        vd_idx_reg <= 3'h0;	// @[VcmprsEngine.scala:43:27]
        old_vd_reg <= 128'h0;	// @[VcmprsEngine.scala:60:27]
        vs2_reg <= 128'h0;	// @[VcmprsEngine.scala:60:27, :61:24]
        current_ones_sum_reg_0 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_1 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_2 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_3 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_4 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_5 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_6 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_7 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_8 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_9 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_10 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_11 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_12 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_13 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_14 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
        current_ones_sum_reg_15 <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:72:37]
      end
      else begin
        vd_idx_reg <= io_vd_idx;	// @[VcmprsEngine.scala:43:27]
        old_vd_reg <= io_old_vd;	// @[VcmprsEngine.scala:60:27]
        vs2_reg <= io_vs2;	// @[VcmprsEngine.scala:61:24]
        if (io_update_vs_idx | io_cmprs_rd_wb) begin	// @[VcmprsEngine.scala:113:24]
          current_ones_sum_reg_0 <= ones_sum + {7'h0, vmask_16b[0]};	// @[Bitwise.scala:53:100, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:39]
          current_ones_sum_reg_1 <= ones_sum + {6'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]}};	// @[Bitwise.scala:51:90, :53:100, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_2 <= ones_sum + {6'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]} + {1'h0, vmask_16b[2]}};	// @[Bitwise.scala:51:90, :53:100, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_3 <= ones_sum + {5'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]}} + {1'h0, {1'h0, vmask_16b[2]} + {1'h0, vmask_16b[3]}}};	// @[Bitwise.scala:51:90, :53:100, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_4 <= ones_sum + {5'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]}} + {1'h0, {1'h0, vmask_16b[2]} + {1'h0, vmask_16b[3]} + {1'h0, vmask_16b[4]}}};	// @[Bitwise.scala:51:90, :53:100, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_5 <= ones_sum + {5'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]} + {1'h0, vmask_16b[2]}} + {1'h0, {1'h0, vmask_16b[3]} + {1'h0, vmask_16b[4]} + {1'h0, vmask_16b[5]}}};	// @[Bitwise.scala:51:90, :53:100, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_6 <= ones_sum + {5'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]} + {1'h0, vmask_16b[2]}} + {1'h0, {1'h0, vmask_16b[3]} + {1'h0, vmask_16b[4]}} + {1'h0, {1'h0, vmask_16b[5]} + {1'h0, vmask_16b[6]}}};	// @[Bitwise.scala:51:90, :53:100, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_7 <= ones_sum + {4'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]}} + {1'h0, {1'h0, vmask_16b[2]} + {1'h0, vmask_16b[3]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[4]} + {1'h0, vmask_16b[5]}} + {1'h0, {1'h0, vmask_16b[6]} + {1'h0, vmask_16b[7]}}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_8 <= ones_sum + {4'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]}} + {1'h0, {1'h0, vmask_16b[2]} + {1'h0, vmask_16b[3]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[4]} + {1'h0, vmask_16b[5]}} + {1'h0, {1'h0, vmask_16b[6]} + {1'h0, vmask_16b[7]} + {1'h0, vmask_16b[8]}}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_9 <= ones_sum + {4'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]}} + {1'h0, {1'h0, vmask_16b[2]} + {1'h0, vmask_16b[3]} + {1'h0, vmask_16b[4]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[5]} + {1'h0, vmask_16b[6]}} + {1'h0, {1'h0, vmask_16b[7]} + {1'h0, vmask_16b[8]} + {1'h0, vmask_16b[9]}}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_10 <= ones_sum + {4'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]}} + {1'h0, {1'h0, vmask_16b[2]} + {1'h0, vmask_16b[3]} + {1'h0, vmask_16b[4]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[5]} + {1'h0, vmask_16b[6]} + {1'h0, vmask_16b[7]}} + {1'h0, {1'h0, vmask_16b[8]} + {1'h0, vmask_16b[9]} + {1'h0, vmask_16b[10]}}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_11 <= ones_sum + {4'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]} + {1'h0, vmask_16b[2]}} + {1'h0, {1'h0, vmask_16b[3]} + {1'h0, vmask_16b[4]} + {1'h0, vmask_16b[5]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[6]} + {1'h0, vmask_16b[7]} + {1'h0, vmask_16b[8]}} + {1'h0, {1'h0, vmask_16b[9]} + {1'h0, vmask_16b[10]} + {1'h0, vmask_16b[11]}}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_12 <= ones_sum + {4'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]} + {1'h0, vmask_16b[2]}} + {1'h0, {1'h0, vmask_16b[3]} + {1'h0, vmask_16b[4]} + {1'h0, vmask_16b[5]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[6]} + {1'h0, vmask_16b[7]} + {1'h0, vmask_16b[8]}} + {1'h0, {1'h0, vmask_16b[9]} + {1'h0, vmask_16b[10]}} + {1'h0, {1'h0, vmask_16b[11]} + {1'h0, vmask_16b[12]}}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_13 <= ones_sum + {4'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]} + {1'h0, vmask_16b[2]}} + {1'h0, {1'h0, vmask_16b[3]} + {1'h0, vmask_16b[4]}} + {1'h0, {1'h0, vmask_16b[5]} + {1'h0, vmask_16b[6]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[7]} + {1'h0, vmask_16b[8]} + {1'h0, vmask_16b[9]}} + {1'h0, {1'h0, vmask_16b[10]} + {1'h0, vmask_16b[11]}} + {1'h0, {1'h0, vmask_16b[12]} + {1'h0, vmask_16b[13]}}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_14 <= ones_sum + {4'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]} + {1'h0, vmask_16b[2]}} + {1'h0, {1'h0, vmask_16b[3]} + {1'h0, vmask_16b[4]}} + {1'h0, {1'h0, vmask_16b[5]} + {1'h0, vmask_16b[6]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[7]} + {1'h0, vmask_16b[8]}} + {1'h0, {1'h0, vmask_16b[9]} + {1'h0, vmask_16b[10]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[11]} + {1'h0, vmask_16b[12]}} + {1'h0, {1'h0, vmask_16b[13]} + {1'h0, vmask_16b[14]}}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VcmprsEngine.scala:68:22, :72:37, :73:25, :114:{39,59}]
          current_ones_sum_reg_15 <= ones_sum + {3'h0, {1'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]}} + {1'h0, {1'h0, vmask_16b[2]} + {1'h0, vmask_16b[3]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[4]} + {1'h0, vmask_16b[5]}} + {1'h0, {1'h0, vmask_16b[6]} + {1'h0, vmask_16b[7]}}}} + {1'h0, {1'h0, {1'h0, {1'h0, vmask_16b[8]} + {1'h0, vmask_16b[9]}} + {1'h0, {1'h0, vmask_16b[10]} + {1'h0, vmask_16b[11]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[12]} + {1'h0, vmask_16b[13]}} + {1'h0, {1'h0, vmask_16b[14]} + {1'h0, vmask_16b[15]}}}}};	// @[Bitwise.scala:51:90, :53:100, VFuBundles.scala:67:53, VcmprsEngine.scala:43:27, :68:22, :72:37, :73:25, :114:39]
        end
        else begin	// @[VcmprsEngine.scala:113:24]
          current_ones_sum_reg_0 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_1 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_2 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_3 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_4 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_5 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_6 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_7 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_8 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_9 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_10 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_11 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_12 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_13 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_14 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
          current_ones_sum_reg_15 <= ones_sum;	// @[VcmprsEngine.scala:72:37, :73:25]
        end
      end
      cmprs_rd_wb_reg <= ~io_flush & io_cmprs_rd_wb;	// @[VcmprsEngine.scala:57:32, :79:15, :81:21, :90:21]
      update_vs_idx_reg <= ~io_flush & io_update_vs_idx;	// @[VcmprsEngine.scala:58:34, :79:15, :81:21, :82:23, :90:21, :91:23]
      cmprs_rd_old_vd_reg <= ~io_flush & io_cmprs_rd_old_vd;	// @[VcmprsEngine.scala:59:36, :79:15, :81:21, :83:25, :90:21, :92:25]
      if (io_flush | io_cmprs_rd_old_vd)	// @[VcmprsEngine.scala:68:22, :79:15, :87:19, :96:19]
        vmask_16b_reg <= 16'h0;	// @[VcmprsEngine.scala:69:30]
      else	// @[VcmprsEngine.scala:68:22, :79:15, :87:19, :96:19]
        vmask_16b_reg <= _vmask_16b_WIRE;	// @[Mux.scala:27:73, VcmprsEngine.scala:69:30]
      if (io_flush | cmprs_rd_old_vd_reg | io_calc_done)	// @[VcmprsEngine.scala:59:36, :101:15, :102:14, :103:48, :104:14, :105:29]
        ones_sum <= 8'h0;	// @[Bitwise.scala:77:12, VcmprsEngine.scala:73:25]
      else if (io_update_vs_idx)
        ones_sum <= ones_sum + {3'h0, {1'h0, {1'h0, {1'h0, {1'h0, vmask_16b[0]} + {1'h0, vmask_16b[1]}} + {1'h0, {1'h0, vmask_16b[2]} + {1'h0, vmask_16b[3]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[4]} + {1'h0, vmask_16b[5]}} + {1'h0, {1'h0, vmask_16b[6]} + {1'h0, vmask_16b[7]}}}} + {1'h0, {1'h0, {1'h0, {1'h0, vmask_16b[8]} + {1'h0, vmask_16b[9]}} + {1'h0, {1'h0, vmask_16b[10]} + {1'h0, vmask_16b[11]}}} + {1'h0, {1'h0, {1'h0, vmask_16b[12]} + {1'h0, vmask_16b[13]}} + {1'h0, {1'h0, vmask_16b[14]} + {1'h0, vmask_16b[15]}}}}};	// @[Bitwise.scala:51:90, :53:100, VFuBundles.scala:67:53, VcmprsEngine.scala:43:27, :68:22, :73:25, :106:26]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        vd_idx_reg = _RANDOM_0[2:0];	// @[VcmprsEngine.scala:43:27]
        cmprs_rd_wb_reg = _RANDOM_0[3];	// @[VcmprsEngine.scala:43:27, :57:32]
        update_vs_idx_reg = _RANDOM_0[4];	// @[VcmprsEngine.scala:43:27, :58:34]
        cmprs_rd_old_vd_reg = _RANDOM_0[5];	// @[VcmprsEngine.scala:43:27, :59:36]
        old_vd_reg = {_RANDOM_0[31:6], _RANDOM_1, _RANDOM_2, _RANDOM_3, _RANDOM_4[5:0]};	// @[VcmprsEngine.scala:43:27, :60:27]
        vs2_reg = {_RANDOM_4[31:6], _RANDOM_5, _RANDOM_6, _RANDOM_7, _RANDOM_8[5:0]};	// @[VcmprsEngine.scala:60:27, :61:24]
        vmask_16b_reg = _RANDOM_8[21:6];	// @[VcmprsEngine.scala:61:24, :69:30]
        current_ones_sum_reg_0 = _RANDOM_8[29:22];	// @[VcmprsEngine.scala:61:24, :72:37]
        current_ones_sum_reg_1 = {_RANDOM_8[31:30], _RANDOM_9[5:0]};	// @[VcmprsEngine.scala:61:24, :72:37]
        current_ones_sum_reg_2 = _RANDOM_9[13:6];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_3 = _RANDOM_9[21:14];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_4 = _RANDOM_9[29:22];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_5 = {_RANDOM_9[31:30], _RANDOM_10[5:0]};	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_6 = _RANDOM_10[13:6];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_7 = _RANDOM_10[21:14];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_8 = _RANDOM_10[29:22];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_9 = {_RANDOM_10[31:30], _RANDOM_11[5:0]};	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_10 = _RANDOM_11[13:6];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_11 = _RANDOM_11[21:14];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_12 = _RANDOM_11[29:22];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_13 = {_RANDOM_11[31:30], _RANDOM_12[5:0]};	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_14 = _RANDOM_12[13:6];	// @[VcmprsEngine.scala:72:37]
        current_ones_sum_reg_15 = _RANDOM_12[21:14];	// @[VcmprsEngine.scala:72:37]
        ones_sum = _RANDOM_12[29:22];	// @[VcmprsEngine.scala:72:37, :73:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_cmprs_vd =
    {cmprs_read ? (cmprs_rd_old_vd_reg ? (io_ta ? 8'hFF : old_vd_reg[127:120]) : _T_127 & (&(res_idx_15[3:0])) ? vs2_reg[127:120] : cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & (&(res_idx_14[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & (&(res_idx_13[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & (&(res_idx_12[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & (&(res_idx_11[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & (&(res_idx_10[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & (&(res_idx_9[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & (&(res_idx_8[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & (&(res_idx_7[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & (&(res_idx_6[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & (&(res_idx_5[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & (&(res_idx_4[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & (&(res_idx_3[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & (&(res_idx_2[3:0]))) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & (&(res_idx_1[3:0]))) ? (~cmprs_read | cmprs_rd_old_vd_reg | ~(_T_22 & (&(res_idx_0[3:0]))) ? io_vd_reg[127:120] : vs2_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[127:120]) : vs2_reg[23:16]) : io_vd_reg[127:120]) : vs2_reg[31:24]) : io_vd_reg[127:120]) : vs2_reg[39:32]) : io_vd_reg[127:120]) : vs2_reg[47:40]) : io_vd_reg[127:120]) : vs2_reg[55:48]) : io_vd_reg[127:120]) : vs2_reg[63:56]) : io_vd_reg[127:120]) : vs2_reg[71:64]) : io_vd_reg[127:120]) : vs2_reg[79:72]) : io_vd_reg[127:120]) : vs2_reg[87:80]) : io_vd_reg[127:120]) : vs2_reg[95:88]) : io_vd_reg[127:120]) : vs2_reg[103:96]) : io_vd_reg[127:120]) : vs2_reg[111:104]) : io_vd_reg[127:120]) : vs2_reg[119:112]) : io_vd_reg[127:120]) : io_vd_reg[127:120],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'hE) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] != 4'hF ? (io_ta ? 8'hFF : old_vd_reg[119:112]) : _GEN_15) : _T_120 & res_idx_14[3:0] == 4'hE ? vs2_reg[119:112] : _GEN_15) : io_vd_reg[119:112]) : vs2_reg[127:120]) : io_vd_reg[119:112],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'hD) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:1] != 3'h7 ? (io_ta ? 8'hFF : old_vd_reg[111:104]) : _GEN_14) : _T_113 & res_idx_13[3:0] == 4'hD ? vs2_reg[111:104] : _GEN_14) : io_vd_reg[111:104]) : vs2_reg[119:112]) : io_vd_reg[111:104]) : vs2_reg[127:120]) : io_vd_reg[111:104],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'hC) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'hD ? (io_ta ? 8'hFF : old_vd_reg[103:96]) : _GEN_13) : _T_106 & res_idx_12[3:0] == 4'hC ? vs2_reg[103:96] : _GEN_13) : io_vd_reg[103:96]) : vs2_reg[111:104]) : io_vd_reg[103:96]) : vs2_reg[119:112]) : io_vd_reg[103:96]) : vs2_reg[127:120]) : io_vd_reg[103:96],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'hB) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:2] != 2'h3 ? (io_ta ? 8'hFF : old_vd_reg[95:88]) : _GEN_12) : _T_99 & res_idx_11[3:0] == 4'hB ? vs2_reg[95:88] : _GEN_12) : io_vd_reg[95:88]) : vs2_reg[103:96]) : io_vd_reg[95:88]) : vs2_reg[111:104]) : io_vd_reg[95:88]) : vs2_reg[119:112]) : io_vd_reg[95:88]) : vs2_reg[127:120]) : io_vd_reg[95:88],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'hA) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'hB ? (io_ta ? 8'hFF : old_vd_reg[87:80]) : _GEN_11) : _T_92 & res_idx_10[3:0] == 4'hA ? vs2_reg[87:80] : _GEN_11) : io_vd_reg[87:80]) : vs2_reg[95:88]) : io_vd_reg[87:80]) : vs2_reg[103:96]) : io_vd_reg[87:80]) : vs2_reg[111:104]) : io_vd_reg[87:80]) : vs2_reg[119:112]) : io_vd_reg[87:80]) : vs2_reg[127:120]) : io_vd_reg[87:80],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h9) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'hA ? (io_ta ? 8'hFF : old_vd_reg[79:72]) : _GEN_10) : _T_85 & res_idx_9[3:0] == 4'h9 ? vs2_reg[79:72] : _GEN_10) : io_vd_reg[79:72]) : vs2_reg[87:80]) : io_vd_reg[79:72]) : vs2_reg[95:88]) : io_vd_reg[79:72]) : vs2_reg[103:96]) : io_vd_reg[79:72]) : vs2_reg[111:104]) : io_vd_reg[79:72]) : vs2_reg[119:112]) : io_vd_reg[79:72]) : vs2_reg[127:120]) : io_vd_reg[79:72],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'h8) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'h9 ? (io_ta ? 8'hFF : old_vd_reg[71:64]) : _GEN_9) : _T_78 & res_idx_8[3:0] == 4'h8 ? vs2_reg[71:64] : _GEN_9) : io_vd_reg[71:64]) : vs2_reg[79:72]) : io_vd_reg[71:64]) : vs2_reg[87:80]) : io_vd_reg[71:64]) : vs2_reg[95:88]) : io_vd_reg[71:64]) : vs2_reg[103:96]) : io_vd_reg[71:64]) : vs2_reg[111:104]) : io_vd_reg[71:64]) : vs2_reg[119:112]) : io_vd_reg[71:64]) : vs2_reg[127:120]) : io_vd_reg[71:64],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'h7) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3] ? _GEN_8 : io_ta ? 8'hFF : old_vd_reg[63:56]) : _T_71 & res_idx_7[3:0] == 4'h7 ? vs2_reg[63:56] : _GEN_8) : io_vd_reg[63:56]) : vs2_reg[71:64]) : io_vd_reg[63:56]) : vs2_reg[79:72]) : io_vd_reg[63:56]) : vs2_reg[87:80]) : io_vd_reg[63:56]) : vs2_reg[95:88]) : io_vd_reg[63:56]) : vs2_reg[103:96]) : io_vd_reg[63:56]) : vs2_reg[111:104]) : io_vd_reg[63:56]) : vs2_reg[119:112]) : io_vd_reg[63:56]) : vs2_reg[127:120]) : io_vd_reg[63:56],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'h6) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'h7 ? (io_ta ? 8'hFF : old_vd_reg[55:48]) : _GEN_7) : _T_64 & res_idx_6[3:0] == 4'h6 ? vs2_reg[55:48] : _GEN_7) : io_vd_reg[55:48]) : vs2_reg[63:56]) : io_vd_reg[55:48]) : vs2_reg[71:64]) : io_vd_reg[55:48]) : vs2_reg[79:72]) : io_vd_reg[55:48]) : vs2_reg[87:80]) : io_vd_reg[55:48]) : vs2_reg[95:88]) : io_vd_reg[55:48]) : vs2_reg[103:96]) : io_vd_reg[55:48]) : vs2_reg[111:104]) : io_vd_reg[55:48]) : vs2_reg[119:112]) : io_vd_reg[55:48]) : vs2_reg[127:120]) : io_vd_reg[55:48],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'h5) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'h6 ? (io_ta ? 8'hFF : old_vd_reg[47:40]) : _GEN_6) : _T_57 & res_idx_5[3:0] == 4'h5 ? vs2_reg[47:40] : _GEN_6) : io_vd_reg[47:40]) : vs2_reg[55:48]) : io_vd_reg[47:40]) : vs2_reg[63:56]) : io_vd_reg[47:40]) : vs2_reg[71:64]) : io_vd_reg[47:40]) : vs2_reg[79:72]) : io_vd_reg[47:40]) : vs2_reg[87:80]) : io_vd_reg[47:40]) : vs2_reg[95:88]) : io_vd_reg[47:40]) : vs2_reg[103:96]) : io_vd_reg[47:40]) : vs2_reg[111:104]) : io_vd_reg[47:40]) : vs2_reg[119:112]) : io_vd_reg[47:40]) : vs2_reg[127:120]) : io_vd_reg[47:40],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'h4) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'h5 ? (io_ta ? 8'hFF : old_vd_reg[39:32]) : _GEN_5) : _T_50 & res_idx_4[3:0] == 4'h4 ? vs2_reg[39:32] : _GEN_5) : io_vd_reg[39:32]) : vs2_reg[47:40]) : io_vd_reg[39:32]) : vs2_reg[55:48]) : io_vd_reg[39:32]) : vs2_reg[63:56]) : io_vd_reg[39:32]) : vs2_reg[71:64]) : io_vd_reg[39:32]) : vs2_reg[79:72]) : io_vd_reg[39:32]) : vs2_reg[87:80]) : io_vd_reg[39:32]) : vs2_reg[95:88]) : io_vd_reg[39:32]) : vs2_reg[103:96]) : io_vd_reg[39:32]) : vs2_reg[111:104]) : io_vd_reg[39:32]) : vs2_reg[119:112]) : io_vd_reg[39:32]) : vs2_reg[127:120]) : io_vd_reg[39:32],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'h3) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'h4 ? (io_ta ? 8'hFF : old_vd_reg[31:24]) : _GEN_4) : _T_43 & res_idx_3[3:0] == 4'h3 ? vs2_reg[31:24] : _GEN_4) : io_vd_reg[31:24]) : vs2_reg[39:32]) : io_vd_reg[31:24]) : vs2_reg[47:40]) : io_vd_reg[31:24]) : vs2_reg[55:48]) : io_vd_reg[31:24]) : vs2_reg[63:56]) : io_vd_reg[31:24]) : vs2_reg[71:64]) : io_vd_reg[31:24]) : vs2_reg[79:72]) : io_vd_reg[31:24]) : vs2_reg[87:80]) : io_vd_reg[31:24]) : vs2_reg[95:88]) : io_vd_reg[31:24]) : vs2_reg[103:96]) : io_vd_reg[31:24]) : vs2_reg[111:104]) : io_vd_reg[31:24]) : vs2_reg[119:112]) : io_vd_reg[31:24]) : vs2_reg[127:120]) : io_vd_reg[31:24],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'h2) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'h3 ? (io_ta ? 8'hFF : old_vd_reg[23:16]) : _GEN_3) : _T_36 & res_idx_2[3:0] == 4'h2 ? vs2_reg[23:16] : _GEN_3) : io_vd_reg[23:16]) : vs2_reg[31:24]) : io_vd_reg[23:16]) : vs2_reg[39:32]) : io_vd_reg[23:16]) : vs2_reg[47:40]) : io_vd_reg[23:16]) : vs2_reg[55:48]) : io_vd_reg[23:16]) : vs2_reg[63:56]) : io_vd_reg[23:16]) : vs2_reg[71:64]) : io_vd_reg[23:16]) : vs2_reg[79:72]) : io_vd_reg[23:16]) : vs2_reg[87:80]) : io_vd_reg[23:16]) : vs2_reg[95:88]) : io_vd_reg[23:16]) : vs2_reg[103:96]) : io_vd_reg[23:16]) : vs2_reg[111:104]) : io_vd_reg[23:16]) : vs2_reg[119:112]) : io_vd_reg[23:16]) : vs2_reg[127:120]) : io_vd_reg[23:16],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'h1) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] < 4'h2 ? (io_ta ? 8'hFF : old_vd_reg[15:8]) : _GEN_2) : _T_29 & res_idx_1[3:0] == 4'h1 ? vs2_reg[15:8] : _GEN_2) : io_vd_reg[15:8]) : vs2_reg[23:16]) : io_vd_reg[15:8]) : vs2_reg[31:24]) : io_vd_reg[15:8]) : vs2_reg[39:32]) : io_vd_reg[15:8]) : vs2_reg[47:40]) : io_vd_reg[15:8]) : vs2_reg[55:48]) : io_vd_reg[15:8]) : vs2_reg[63:56]) : io_vd_reg[15:8]) : vs2_reg[71:64]) : io_vd_reg[15:8]) : vs2_reg[79:72]) : io_vd_reg[15:8]) : vs2_reg[87:80]) : io_vd_reg[15:8]) : vs2_reg[95:88]) : io_vd_reg[15:8]) : vs2_reg[103:96]) : io_vd_reg[15:8]) : vs2_reg[111:104]) : io_vd_reg[15:8]) : vs2_reg[119:112]) : io_vd_reg[15:8]) : vs2_reg[127:120]) : io_vd_reg[15:8],
     cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_127 & res_idx_15[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_120 & res_idx_14[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_113 & res_idx_13[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_106 & res_idx_12[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_99 & res_idx_11[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_92 & res_idx_10[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_85 & res_idx_9[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_78 & res_idx_8[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_71 & res_idx_7[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_64 & res_idx_6[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_57 & res_idx_5[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_50 & res_idx_4[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_43 & res_idx_3[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_36 & res_idx_2[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg | ~(_T_29 & res_idx_1[3:0] == 4'h0) ? (cmprs_read ? (cmprs_rd_old_vd_reg ? (ones_sum[3:0] == 4'h0 ? (io_ta ? 8'hFF : old_vd_reg[7:0]) : io_vd_reg[7:0]) : _T_22 & res_idx_0[3:0] == 4'h0 ? vs2_reg[7:0] : io_vd_reg[7:0]) : io_vd_reg[7:0]) : vs2_reg[15:8]) : io_vd_reg[7:0]) : vs2_reg[23:16]) : io_vd_reg[7:0]) : vs2_reg[31:24]) : io_vd_reg[7:0]) : vs2_reg[39:32]) : io_vd_reg[7:0]) : vs2_reg[47:40]) : io_vd_reg[7:0]) : vs2_reg[55:48]) : io_vd_reg[7:0]) : vs2_reg[63:56]) : io_vd_reg[7:0]) : vs2_reg[71:64]) : io_vd_reg[7:0]) : vs2_reg[79:72]) : io_vd_reg[7:0]) : vs2_reg[87:80]) : io_vd_reg[7:0]) : vs2_reg[95:88]) : io_vd_reg[7:0]) : vs2_reg[103:96]) : io_vd_reg[7:0]) : vs2_reg[111:104]) : io_vd_reg[7:0]) : vs2_reg[119:112]) : io_vd_reg[7:0]) : vs2_reg[127:120]) : io_vd_reg[7:0]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:49:47, VcmprsEngine.scala:59:36, :60:27, :61:24, :62:57, :63:65, :64:59, :73:25, :119:{17,26}, :120:16, :125:22, :126:33, :127:{18,29,37}, :128:{23,29}, :133:{47,74}, :134:32]
endmodule

