library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity sin_table is
port (
  i_clk          : in  std_logic;
  i_addr         : in  std_logic_vector(4 downto 0);
  o_data         : out std_logic_vector(7 downto 0));
end sin_table;
architecture rtl of sin_table is
type t_sin_table is array(0 to 256) of integer range 0 to 4095;
constant C_SIN_TABLE  : t_sin_table := (
   2048, 2099, 2149, 2199, 2249, 2299, 2349, 2399, 2448, 2497, 2546, 2595, 2643, 2691, 2738, 2786,
	2832, 2878, 2924, 2969, 3014, 3058, 3101, 3144, 3186, 3228, 3268, 3308, 3348, 3386, 3424, 3461,
	3497, 3532, 3566, 3599, 3632, 3663, 3693, 3723, 3751, 3779, 3805, 3830, 3855, 3878, 3900, 3921,
	3941, 3959, 3977, 3993, 4008, 4022, 4035, 4047, 4057, 4066, 4074, 4081, 4087, 4091, 4094, 4095,
	4095, 4095, 4094, 4091, 4087, 4081, 4074, 4066, 4057, 4047, 4035, 4022, 4008, 3993, 3977, 3959,
	3941, 3921, 3900, 3878, 3855, 3830, 3805, 3779, 3751, 3723, 3693, 3663, 3632, 3599, 3566, 3532,
	3497, 3461, 3424, 3386, 3348, 3308, 3268, 3228, 3186, 3144, 3101, 3058, 3014, 2969, 2924, 2878,
	2832, 2786, 2738, 2691, 2643, 2595, 2546, 2497, 2448, 2399, 2349, 2299, 2249, 2199, 2149, 2099,
	2048, 1997, 1947, 1897, 1847, 1797, 1747, 1697, 1648, 1599, 1550, 1501, 1453, 1405, 1358, 1310,
	1264, 1218, 1172, 1127, 1082, 1038,  995,  952,  910,  868,  828,  788,  748,  710,  672,  635,
	 599,  564,  530,  497,  464,  433,  403,  373,  345,  317,  291,  266,  241,  218,  196,  175,
	 155,  137,  119,  103,   88,   74,   61,   49,   39,   30,   22,   15,    9,    5,    2,    0,
      0,    0,    2,    5,    9,   15,   22,   30,   39,   49,   61,   74,   88,  103,  119,  137,
	 155,  175,  196,  218,  241,  266,  291,  317,  345,  373,  403,  433,  464,  497,  530,  564,
	 599,  635,  672,  710,  748,  788,  828,  868,  910,  952,  995, 1038, 1082, 1127, 1172, 1218,
	1264, 1310, 1358, 1405, 1453, 1501, 1550, 1599, 1648, 1697, 1747, 1797, 1847, 1897, 1947, 1997,
);
begin
--------------------------------------------------------------------
p_table : process(i_clk)
begin
  if(rising_edge(i_clk)) then
    o_data  <= std_logic_vector(to_unsigned(C_SIN_TABLE(to_integer(unsigned(i_addr))),8));
  end if;
end process p_table;
end rtl;