

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Oct 14 22:21:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.067 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      142|      142|  1.420 us|  1.420 us|  143|  143|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_TDL_fu_82   |fir_Pipeline_TDL  |      103|      103|  1.030 us|  1.030 us|   34|   34|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_MAC_fu_104  |fir_Pipeline_MAC  |       34|       34|  0.340 us|  0.340 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   96|   14899|  12744|    -|
|Memory           |        0|    -|     288|     72|    0|
|Multiplexer      |        -|    -|       0|    379|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   96|   15195|  13197|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   43|      14|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+-------+-------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------+------------------+---------+----+-------+-------+-----+
    |grp_fir_Pipeline_MAC_fu_104  |fir_Pipeline_MAC  |        4|  16|   2639|   2244|    0|
    |grp_fir_Pipeline_TDL_fu_82   |fir_Pipeline_TDL  |        0|  80|  12260|  10500|    0|
    +-----------------------------+------------------+---------+----+-------+-------+-----+
    |Total                        |                  |        4|  96|  14899|  12744|    0|
    +-----------------------------+------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory           |                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fir_int_int_shift_reg_U     |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  32|   8|    0|    15|   32|     1|          480|
    |fir_int_int_shift_reg_4_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  32|   8|    0|    15|   32|     1|          480|
    |fir_int_int_shift_reg_5_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  32|   8|    0|    15|   32|     1|          480|
    |fir_int_int_shift_reg_6_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  32|   8|    0|    15|   32|     1|          480|
    |fir_int_int_shift_reg_7_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  32|   8|    0|    15|   32|     1|          480|
    |fir_int_int_shift_reg_8_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  32|   8|    0|    15|   32|     1|          480|
    |fir_int_int_shift_reg_9_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  32|   8|    0|    15|   32|     1|          480|
    |fir_int_int_shift_reg_10_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  32|   8|    0|    15|   32|     1|          480|
    |fir_int_int_shift_reg_11_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  32|   8|    0|    15|   32|     1|          480|
    +----------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                       |                                     |        0| 288|  72|    0|   135|  288|     9|         4320|
    +----------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |fir_int_int_shift_reg_we0  |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  37|          7|    1|          7|
    |fir_int_int_shift_reg_10_address0  |  14|          3|    4|         12|
    |fir_int_int_shift_reg_10_ce0       |  14|          3|    1|          3|
    |fir_int_int_shift_reg_10_we0       |   9|          2|    1|          2|
    |fir_int_int_shift_reg_11_address0  |  14|          3|    4|         12|
    |fir_int_int_shift_reg_11_ce0       |  14|          3|    1|          3|
    |fir_int_int_shift_reg_11_we0       |   9|          2|    1|          2|
    |fir_int_int_shift_reg_4_address0   |  14|          3|    4|         12|
    |fir_int_int_shift_reg_4_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_4_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_5_address0   |  14|          3|    4|         12|
    |fir_int_int_shift_reg_5_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_5_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_6_address0   |  14|          3|    4|         12|
    |fir_int_int_shift_reg_6_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_6_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_7_address0   |  14|          3|    4|         12|
    |fir_int_int_shift_reg_7_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_7_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_8_address0   |  14|          3|    4|         12|
    |fir_int_int_shift_reg_8_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_8_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_9_address0   |  14|          3|    4|         12|
    |fir_int_int_shift_reg_9_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_9_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_address0     |  14|          3|    4|         12|
    |fir_int_int_shift_reg_ce0          |  14|          3|    1|          3|
    |fir_int_int_shift_reg_d0           |   9|          2|   32|         64|
    |fir_int_int_shift_reg_we0          |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 379|         81|   87|        224|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  6|   0|    6|          0|
    |grp_fir_Pipeline_MAC_fu_104_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_TDL_fu_82_ap_start_reg   |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  8|   0|    8|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

