{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707759693868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707759693869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 00:41:33 2024 " "Processing started: Tue Feb 13 00:41:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707759693869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707759693869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Encoder_Decoder -c Encoder_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Encoder_Decoder -c Encoder_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707759693870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707759694528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707759694528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/asic_world/vhdl/encoder_decoder/topmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/asic_world/vhdl/encoder_decoder/topmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopModule-rtl " "Found design unit 1: TopModule-rtl" {  } { { "../TopModule.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Encoder_Decoder/TopModule.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707759714491 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "../TopModule.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Encoder_Decoder/TopModule.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707759714491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707759714491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/asic_world/vhdl/encoder_decoder/encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/asic_world/vhdl/encoder_decoder/encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-rtl " "Found design unit 1: Encoder-rtl" {  } { { "../Encoder.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Encoder_Decoder/Encoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707759714507 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "../Encoder.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Encoder_Decoder/Encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707759714507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707759714507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/asic_world/vhdl/encoder_decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/asic_world/vhdl/encoder_decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-rtl " "Found design unit 1: Decoder-rtl" {  } { { "../Decoder.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Encoder_Decoder/Decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707759714517 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../Decoder.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Encoder_Decoder/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707759714517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707759714517 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Encoder_Decoder " "Top-level design entity \"Encoder_Decoder\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1707759714603 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13247 " "Peak virtual memory: 13247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707759714903 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 13 00:41:54 2024 " "Processing ended: Tue Feb 13 00:41:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707759714903 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707759714903 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707759714903 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707759714903 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707759716252 ""}
