{"Hsien-Hsin S. Lee": [3.710788010202748e-09, ["Stack Value File: Custom Microarchitecture for the Stack", ["Hsien-Hsin S. Lee", "Mikhail Smelyanskiy", "Chris J. Newburn", "Gary S. Tyson"], "https://doi.org/10.1109/HPCA.2001.903247", 10, "hpca", 2001]], "Mikhail Smelyanskiy": [0, ["Stack Value File: Custom Microarchitecture for the Stack", ["Hsien-Hsin S. Lee", "Mikhail Smelyanskiy", "Chris J. Newburn", "Gary S. Tyson"], "https://doi.org/10.1109/HPCA.2001.903247", 10, "hpca", 2001]], "Chris J. Newburn": [0, ["Stack Value File: Custom Microarchitecture for the Stack", ["Hsien-Hsin S. Lee", "Mikhail Smelyanskiy", "Chris J. Newburn", "Gary S. Tyson"], "https://doi.org/10.1109/HPCA.2001.903247", 10, "hpca", 2001]], "Gary S. Tyson": [0, ["Stack Value File: Custom Microarchitecture for the Stack", ["Hsien-Hsin S. Lee", "Mikhail Smelyanskiy", "Chris J. Newburn", "Gary S. Tyson"], "https://doi.org/10.1109/HPCA.2001.903247", 10, "hpca", 2001], ["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", 10, "hpca", 2001]], "Perry H. Wang": [1.5870589842315042e-09, ["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", 11, "hpca", 2001]], "Hong Wang": [0.00414914614520967, ["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", 11, "hpca", 2001]], "Ralph-Michael Kling": [0, ["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", 11, "hpca", 2001]], "Kalpana Ramakrishnan": [0, ["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", 11, "hpca", 2001]], "John Paul Shen": [0, ["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", 11, "hpca", 2001]], "Pierre Michaud": [0, ["Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors", ["Pierre Michaud", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2001.903249", 10, "hpca", 2001]], "Andre Seznec": [0, ["Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors", ["Pierre Michaud", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2001.903249", 10, "hpca", 2001]], "Amir Roth": [0, ["Speculative Data-Driven Multithreading", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903250", 12, "hpca", 2001]], "Gurindar S. Sohi": [0, ["Speculative Data-Driven Multithreading", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903250", 12, "hpca", 2001], ["A Programmable Co-Processor for Profiling", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903267", 12, "hpca", 2001]], "Xiaogang Qiu": [0, ["Towards Virtually-Addressed Memory Hierarchies", ["Xiaogang Qiu", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2001.903251", 12, "hpca", 2001]], "Michel Dubois": [0, ["Towards Virtually-Addressed Memory Hierarchies", ["Xiaogang Qiu", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2001.903251", 12, "hpca", 2001]], "Zhen Fang": [0, ["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", 10, "hpca", 2001]], "Lixin Zhang": [0, ["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", 10, "hpca", 2001]], "John B. Carter": [0, ["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", 10, "hpca", 2001]], "Wilson C. Hsieh": [0, ["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", 10, "hpca", 2001]], "Sally A. McKee": [0, ["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", 10, "hpca", 2001]], "Bulent Abali": [0, ["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", 9, "hpca", 2001]], "Hubertus Franke": [0, ["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", 9, "hpca", 2001]], "Xiaowei Shen": [0, ["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", 9, "hpca", 2001]], "Dan E. Poff": [0, ["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", 9, "hpca", 2001]], "T. Basil Smith": [0, ["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", 9, "hpca", 2001]], "Andreas Moshovos": [0, ["JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers", ["Andreas Moshovos", "Gokhan Memik", "Babak Falsafi", "Alok N. Choudhary"], "https://doi.org/10.1109/HPCA.2001.903254", 12, "hpca", 2001]], "Gokhan Memik": [0, ["JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers", ["Andreas Moshovos", "Gokhan Memik", "Babak Falsafi", "Alok N. Choudhary"], "https://doi.org/10.1109/HPCA.2001.903254", 12, "hpca", 2001]], "Babak Falsafi": [0, ["JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers", ["Andreas Moshovos", "Gokhan Memik", "Babak Falsafi", "Alok N. Choudhary"], "https://doi.org/10.1109/HPCA.2001.903254", 12, "hpca", 2001], ["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", 11, "hpca", 2001]], "Alok N. Choudhary": [0, ["JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers", ["Andreas Moshovos", "Gokhan Memik", "Babak Falsafi", "Alok N. Choudhary"], "https://doi.org/10.1109/HPCA.2001.903254", 12, "hpca", 2001]], "Manuel E. Acacio": [0, ["A New Scalable Directory Architecture for Large-Scale Multiprocessors", ["Manuel E. Acacio", "Jose Gonzalez", "Jose M. Garcia", "Jose Duato"], "https://doi.org/10.1109/HPCA.2001.903255", 10, "hpca", 2001]], "Jose Gonzalez": [0, ["A New Scalable Directory Architecture for Large-Scale Multiprocessors", ["Manuel E. Acacio", "Jose Gonzalez", "Jose M. Garcia", "Jose Duato"], "https://doi.org/10.1109/HPCA.2001.903255", 10, "hpca", 2001]], "Jose M. Garcia": [0, ["A New Scalable Directory Architecture for Large-Scale Multiprocessors", ["Manuel E. Acacio", "Jose Gonzalez", "Jose M. Garcia", "Jose Duato"], "https://doi.org/10.1109/HPCA.2001.903255", 10, "hpca", 2001]], "Jose Duato": [0, ["A New Scalable Directory Architecture for Large-Scale Multiprocessors", ["Manuel E. Acacio", "Jose Gonzalez", "Jose M. Garcia", "Jose Duato"], "https://doi.org/10.1109/HPCA.2001.903255", 10, "hpca", 2001]], "Mithuna Thottethodi": [0, ["Self-Tuned Congestion Control for Multiprocessor Networks", ["Mithuna Thottethodi", "Alvin R. Lebeck", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2001.903256", 12, "hpca", 2001]], "Alvin R. Lebeck": [0, ["Self-Tuned Congestion Control for Multiprocessor Networks", ["Mithuna Thottethodi", "Alvin R. Lebeck", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2001.903256", 12, "hpca", 2001]], "Shubhendu S. Mukherjee": [0, ["Self-Tuned Congestion Control for Multiprocessor Networks", ["Mithuna Thottethodi", "Alvin R. Lebeck", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2001.903256", 12, "hpca", 2001]], "Jaejin Lee": [1, ["Automatically Mapping Code on an Intelligent Memory Architecture", ["Jaejin Lee", "Yan Solihin", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2001.903257", 12, "hpca", 2001]], "Yan Solihin": [0, ["Automatically Mapping Code on an Intelligent Memory Architecture", ["Jaejin Lee", "Yan Solihin", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2001.903257", 12, "hpca", 2001]], "Josep Torrellas": [0, ["Automatically Mapping Code on an Intelligent Memory Architecture", ["Jaejin Lee", "Yan Solihin", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2001.903257", 12, "hpca", 2001]], "Krishnan Kailas": [0, ["CARS: A New Code Generation Framework for Clustered ILP Processors", ["Krishnan Kailas", "Kemal Ebcioglu", "Ashok K. Agrawala"], "https://doi.org/10.1109/HPCA.2001.903258", 11, "hpca", 2001]], "Kemal Ebcioglu": [0, ["CARS: A New Code Generation Framework for Clustered ILP Processors", ["Krishnan Kailas", "Kemal Ebcioglu", "Ashok K. Agrawala"], "https://doi.org/10.1109/HPCA.2001.903258", 11, "hpca", 2001]], "Ashok K. Agrawala": [0, ["CARS: A New Code Generation Framework for Clustered ILP Processors", ["Krishnan Kailas", "Kemal Ebcioglu", "Ashok K. Agrawala"], "https://doi.org/10.1109/HPCA.2001.903258", 11, "hpca", 2001]], "Se-Hyun Yang": [0.9929939806461334, ["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", 11, "hpca", 2001]], "Michael D. Powell": [0, ["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", 11, "hpca", 2001]], "Kaushik Roy": [0, ["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", 11, "hpca", 2001]], "T. N. Vijaykumar": [0, ["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", 11, "hpca", 2001]], "Victor Delaluz": [0, ["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", 11, "hpca", 2001]], "Mahmut T. Kandemir": [0, ["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", 11, "hpca", 2001]], "Narayanan Vijaykrishnan": [0, ["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", 11, "hpca", 2001]], "Anand Sivasubramaniam": [0, ["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", 11, "hpca", 2001]], "Mary Jane Irwin": [0, ["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", 11, "hpca", 2001]], "David M. Brooks": [0, ["Dynamic Thermal Management for High-Performance Microprocessors", ["David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2001.903261", 12, "hpca", 2001]], "Margaret Martonosi": [0, ["Dynamic Thermal Management for High-Performance Microprocessors", ["David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2001.903261", 12, "hpca", 2001]], "Eric Tune": [0, ["Dynamic Prediction of Critical Path Instructions", ["Eric Tune", "Dongning Liang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2001.903262", 11, "hpca", 2001]], "Dongning Liang": [0, ["Dynamic Prediction of Critical Path Instructions", ["Eric Tune", "Dongning Liang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2001.903262", 11, "hpca", 2001]], "Dean M. Tullsen": [0, ["Dynamic Prediction of Critical Path Instructions", ["Eric Tune", "Dongning Liang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2001.903262", 11, "hpca", 2001]], "Brad Calder": [0, ["Dynamic Prediction of Critical Path Instructions", ["Eric Tune", "Dongning Liang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2001.903262", 11, "hpca", 2001]], "Daniel A. Jimenez": [0, ["Dynamic Branch Prediction with Perceptrons", ["Daniel A. Jimenez", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2001.903263", 10, "hpca", 2001]], "Calvin Lin": [0, ["Dynamic Branch Prediction with Perceptrons", ["Daniel A. Jimenez", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2001.903263", 10, "hpca", 2001]], "Bart Goeman": [0, ["Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency", ["Bart Goeman", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2001.903264", 10, "hpca", 2001]], "Hans Vandierendonck": [0, ["Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency", ["Bart Goeman", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2001.903264", 10, "hpca", 2001]], "Koenraad De Bosschere": [0, ["Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency", ["Bart Goeman", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2001.903264", 10, "hpca", 2001]], "Jesus Corbal": [0, ["DLP + TLP Processors for the Next Generation of Media Workloads", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2001.903265", 10, "hpca", 2001]], "Roger Espasa": [0, ["DLP + TLP Processors for the Next Generation of Media Workloads", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2001.903265", 10, "hpca", 2001]], "Mateo Valero": [0, ["DLP + TLP Processors for the Next Generation of Media Workloads", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2001.903265", 10, "hpca", 2001]], "Harold W. Cain": [0, ["An Architectural Evaluation of Java TPC-W", ["Harold W. Cain", "Ravi Rajwar", "Morris Marden", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2001.903266", 12, "hpca", 2001]], "Ravi Rajwar": [0, ["An Architectural Evaluation of Java TPC-W", ["Harold W. Cain", "Ravi Rajwar", "Morris Marden", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2001.903266", 12, "hpca", 2001]], "Morris Marden": [0, ["An Architectural Evaluation of Java TPC-W", ["Harold W. Cain", "Ravi Rajwar", "Morris Marden", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2001.903266", 12, "hpca", 2001]], "Mikko H. Lipasti": [0, ["An Architectural Evaluation of Java TPC-W", ["Harold W. Cain", "Ravi Rajwar", "Morris Marden", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2001.903266", 12, "hpca", 2001]], "Craig B. Zilles": [0, ["A Programmable Co-Processor for Profiling", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903267", 12, "hpca", 2001]], "Li-Shiuan Peh": [0, ["A Delay Model and Speculative Architecture for Pipelined Routers", ["Li-Shiuan Peh", "William J. Dally"], "https://doi.org/10.1109/HPCA.2001.903268", 12, "hpca", 2001]], "William J. Dally": [0, ["A Delay Model and Speculative Architecture for Pipelined Routers", ["Li-Shiuan Peh", "William J. Dally"], "https://doi.org/10.1109/HPCA.2001.903268", 12, "hpca", 2001]], "Taliver Heath": [0, ["Quantifying the Impact of Architectural Scaling on Communication", ["Taliver Heath", "Samian Kaur", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2001.903269", 11, "hpca", 2001]], "Samian Kaur": [0, ["Quantifying the Impact of Architectural Scaling on Communication", ["Taliver Heath", "Samian Kaur", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2001.903269", 11, "hpca", 2001]], "Richard P. Martin": [0, ["Quantifying the Impact of Architectural Scaling on Communication", ["Taliver Heath", "Samian Kaur", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2001.903269", 11, "hpca", 2001]], "Thu D. Nguyen": [0, ["Quantifying the Impact of Architectural Scaling on Communication", ["Taliver Heath", "Samian Kaur", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2001.903269", 11, "hpca", 2001]], "Murali Annavaram": [0, ["Call Graph Prefetching for Database Applications", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1109/HPCA.2001.903270", 10, "hpca", 2001]], "Jignesh M. Patel": [0, ["Call Graph Prefetching for Database Applications", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1109/HPCA.2001.903270", 10, "hpca", 2001]], "Edward S. Davidson": [0, ["Call Graph Prefetching for Database Applications", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1109/HPCA.2001.903270", 10, "hpca", 2001], ["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", 10, "hpca", 2001]], "Viji Srinivasan": [0, ["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", 10, "hpca", 2001]], "Mark J. Charney": [0, ["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", 10, "hpca", 2001]], "Thomas R. Puzak": [0, ["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", 10, "hpca", 2001]], "Wei-Fen Lin": [0, ["Reducing DRAM Latencies with an Integrated Memory Hierarchy Design", ["Wei-Fen Lin", "Steven K. Reinhardt", "Doug Burger"], "https://doi.org/10.1109/HPCA.2001.903272", 12, "hpca", 2001]], "Steven K. Reinhardt": [0, ["Reducing DRAM Latencies with an Integrated Memory Hierarchy Design", ["Wei-Fen Lin", "Steven K. Reinhardt", "Doug Burger"], "https://doi.org/10.1109/HPCA.2001.903272", 12, "hpca", 2001]], "Doug Burger": [0, ["Reducing DRAM Latencies with an Integrated Memory Hierarchy Design", ["Wei-Fen Lin", "Steven K. Reinhardt", "Doug Burger"], "https://doi.org/10.1109/HPCA.2001.903272", 12, "hpca", 2001]]}