-- VHDL for IBM SMS ALD page 14.18.01.1
-- Title: BCD TO BIN 1401 TSLTR-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/24/2020 12:47:26 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_01_1_BCD_TO_BIN_1401_TSLTR_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH:	 in STD_LOGIC;
		PS_B_CH_B_BIT:	 in STD_LOGIC;
		PS_AR_EXIT_CH_1_BIT:	 in STD_LOGIC;
		PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_2:	 in STD_LOGIC;
		PS_AR_EXIT_CH_2_BIT:	 in STD_LOGIC;
		MS_RESET_BIN_REG:	 in STD_LOGIC;
		MS_BIN_REG_A_8_BIT:	 in STD_LOGIC;
		PS_B_CH_A_BIT:	 in STD_LOGIC;
		PS_BIN_REG_A_8_BIT:	 in STD_LOGIC;
		PS_SET_BIN_REG_A_FROM_TH:	 in STD_LOGIC;
		PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH:	 in STD_LOGIC;
		PS_AR_EXIT_CH_8_BIT:	 in STD_LOGIC;
		PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR:	 in STD_LOGIC;
		PS_BIN_REG_A_2_BIT:	 out STD_LOGIC;
		MS_AR_EXIT_CH_1_BIT_GATED:	 out STD_LOGIC;
		PS_BIN_REG_A_4_BIT:	 out STD_LOGIC;
		MS_BIN_REG_A_4_BIT:	 out STD_LOGIC);
end ALD_14_18_01_1_BCD_TO_BIN_1401_TSLTR_ACC;

architecture behavioral of ALD_14_18_01_1_BCD_TO_BIN_1401_TSLTR_ACC is 

	signal OUT_3A_K: STD_LOGIC;
	signal OUT_3B_E: STD_LOGIC;
	signal OUT_1B_B: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_2C_D_Latch: STD_LOGIC;
	signal OUT_1C_E: STD_LOGIC;
	signal OUT_1C_E_Latch: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_5H_E: STD_LOGIC;
	signal OUT_3H_G: STD_LOGIC;
	signal OUT_3H_G_Latch: STD_LOGIC;
	signal OUT_2H_K: STD_LOGIC;
	signal OUT_2H_K_Latch: STD_LOGIC;
	signal OUT_1H_L: STD_LOGIC;
	signal OUT_4I_E: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;
	signal OUT_DOT_2H: STD_LOGIC;

begin

	OUT_3A_K <= NOT(PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH AND PS_B_CH_B_BIT );
	OUT_3B_E <= NOT(PS_AR_EXIT_CH_1_BIT AND PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY AND PS_LOGIC_GATE_E_2 );
	OUT_1B_B <= NOT(OUT_3B_E );
	OUT_2C_D_Latch <= NOT(OUT_DOT_4F AND MS_RESET_BIN_REG AND OUT_DOT_1B );
	OUT_1C_E_Latch <= NOT(OUT_3A_K AND OUT_2C_D AND OUT_DOT_4D );
	OUT_4D_C <= NOT(PS_AR_EXIT_CH_2_BIT AND OUT_5H_E AND PS_SET_BIN_REG_A_FROM_TH );
	OUT_4E_P <= NOT(MS_BIN_REG_A_8_BIT );
	OUT_4F_C <= NOT(PS_AR_EXIT_CH_2_BIT AND OUT_5H_E );
	OUT_4G_D <= NOT(PS_BIN_REG_A_8_BIT AND PS_SET_BIN_REG_A_FROM_TH );
	OUT_3G_C <= NOT(PS_B_CH_A_BIT AND PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH );
	OUT_2G_G <= NOT(OUT_3G_C AND OUT_DOT_4F );
	OUT_5H_E <= NOT(PS_AR_EXIT_CH_8_BIT );
	OUT_3H_G_Latch <= NOT(OUT_DOT_2H AND MS_RESET_BIN_REG );
	OUT_2H_K_Latch <= NOT(OUT_3H_G AND OUT_4I_E );
	OUT_1H_L <= OUT_DOT_2H;
	OUT_4I_E <= NOT(PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR AND PS_SET_BIN_REG_A_FROM_TH );
	OUT_DOT_1B <= OUT_1B_B OR OUT_1C_E;
	OUT_DOT_4D <= OUT_4D_C OR OUT_4E_P;
	OUT_DOT_4F <= OUT_4F_C OR OUT_4G_D;
	OUT_DOT_2H <= OUT_2G_G OR OUT_2H_K;

	MS_AR_EXIT_CH_1_BIT_GATED <= OUT_3B_E;
	MS_BIN_REG_A_4_BIT <= OUT_3H_G;
	PS_BIN_REG_A_4_BIT <= OUT_1H_L;
	PS_BIN_REG_A_2_BIT <= OUT_DOT_1B;

	Latch_2C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2C_D_Latch,
		Q => OUT_2C_D,
		QBar => OPEN );

	Latch_1C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1C_E_Latch,
		Q => OUT_1C_E,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_G_Latch,
		Q => OUT_3H_G,
		QBar => OPEN );

	Latch_2H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2H_K_Latch,
		Q => OUT_2H_K,
		QBar => OPEN );


end;
