
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3736128
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.355 ; gain = 239.832 ; free physical = 127211 ; free virtual = 230248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.579; parent = 2372.409; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.406; parent = 3040.328; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3126.293 ; gain = 328.770 ; free physical = 127277 ; free virtual = 230315
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.579; parent = 2372.409; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4099.375; parent = 3126.297; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.105 ; gain = 346.582 ; free physical = 127277 ; free virtual = 230315
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.579; parent = 2372.409; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4117.188; parent = 3144.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.105 ; gain = 346.582 ; free physical = 127277 ; free virtual = 230315
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.579; parent = 2372.409; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4117.188; parent = 3144.109; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3144.105 ; gain = 0.000 ; free physical = 127282 ; free virtual = 230320
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.824 ; gain = 0.000 ; free physical = 123914 ; free virtual = 229978
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3311.824 ; gain = 0.000 ; free physical = 123835 ; free virtual = 229965
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.824 ; gain = 514.301 ; free physical = 118622 ; free virtual = 229944
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.320; parent = 2382.151; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.891; parent = 3279.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.824 ; gain = 514.301 ; free physical = 118503 ; free virtual = 229943
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.320; parent = 2382.151; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.891; parent = 3279.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.824 ; gain = 514.301 ; free physical = 118377 ; free virtual = 229932
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.320; parent = 2382.151; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.891; parent = 3279.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3311.824 ; gain = 514.301 ; free physical = 115983 ; free virtual = 229901
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.320; parent = 2382.151; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.891; parent = 3279.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 149   
+---Registers : 
	               24 Bit    Registers := 153   
	               16 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 3436.043 ; gain = 638.520 ; free physical = 126994 ; free virtual = 230074
Synthesis current peak Physical Memory [PSS] (MB): peak = 3005.258; parent = 2751.120; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4409.125; parent = 3436.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 3751.402 ; gain = 953.879 ; free physical = 126621 ; free virtual = 229701
Synthesis current peak Physical Memory [PSS] (MB): peak = 3289.680; parent = 3035.542; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.484; parent = 3751.406; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:50 . Memory (MB): peak = 3789.543 ; gain = 992.020 ; free physical = 126583 ; free virtual = 229663
Synthesis current peak Physical Memory [PSS] (MB): peak = 3318.965; parent = 3064.827; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4762.625; parent = 3789.547; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 4243.973 ; gain = 1446.449 ; free physical = 126280 ; free virtual = 229360
Synthesis current peak Physical Memory [PSS] (MB): peak = 3337.312; parent = 3083.175; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5217.055; parent = 4243.977; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:02:01 . Memory (MB): peak = 4243.973 ; gain = 1446.449 ; free physical = 126368 ; free virtual = 229448
Synthesis current peak Physical Memory [PSS] (MB): peak = 3337.797; parent = 3083.659; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5217.055; parent = 4243.977; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:02:01 . Memory (MB): peak = 4243.973 ; gain = 1446.449 ; free physical = 126369 ; free virtual = 229448
Synthesis current peak Physical Memory [PSS] (MB): peak = 3337.812; parent = 3083.675; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5217.055; parent = 4243.977; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:02:02 . Memory (MB): peak = 4243.973 ; gain = 1446.449 ; free physical = 126393 ; free virtual = 229473
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.559; parent = 3084.421; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5217.055; parent = 4243.977; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:02:02 . Memory (MB): peak = 4243.973 ; gain = 1446.449 ; free physical = 126395 ; free virtual = 229475
Synthesis current peak Physical Memory [PSS] (MB): peak = 3338.621; parent = 3084.483; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5217.055; parent = 4243.977; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:02 . Memory (MB): peak = 4243.973 ; gain = 1446.449 ; free physical = 126395 ; free virtual = 229475
Synthesis current peak Physical Memory [PSS] (MB): peak = 3339.215; parent = 3085.077; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5217.055; parent = 4243.977; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:02:02 . Memory (MB): peak = 4243.973 ; gain = 1446.449 ; free physical = 126403 ; free virtual = 229483
Synthesis current peak Physical Memory [PSS] (MB): peak = 3339.215; parent = 3085.077; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5217.055; parent = 4243.977; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1947|
|3     |LUT2   |  9575|
|4     |LUT3   |   600|
|5     |LUT4   |  3600|
|6     |LUT5   |  4500|
|7     |LUT6   |  7500|
|8     |FDRE   |  5165|
|9     |IBUF   |  4503|
|10    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:02:02 . Memory (MB): peak = 4243.973 ; gain = 1446.449 ; free physical = 126404 ; free virtual = 229483
Synthesis current peak Physical Memory [PSS] (MB): peak = 3339.215; parent = 3085.077; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5217.055; parent = 4243.977; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 4243.973 ; gain = 1278.730 ; free physical = 126442 ; free virtual = 229522
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 4243.980 ; gain = 1446.449 ; free physical = 126443 ; free virtual = 229523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4243.980 ; gain = 0.000 ; free physical = 126563 ; free virtual = 229643
INFO: [Netlist 29-17] Analyzing 6451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4267.984 ; gain = 0.000 ; free physical = 126603 ; free virtual = 229683
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4503 instances

Synth Design complete, checksum: c189f9c3
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 4267.984 ; gain = 2563.281 ; free physical = 126844 ; free virtual = 229924
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4872.934 ; gain = 604.949 ; free physical = 126316 ; free virtual = 229395
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 20:09:47 2025...
