
*** Running vivado
    with args -log design_1_yolo_yolo_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_yolo_top_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_yolo_yolo_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip_fp64'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_yolo_yolo_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11634 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1698.902 ; gain = 154.715 ; free physical = 2093 ; free virtual = 11069
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_yolo_top_0_0' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/synth/design_1_yolo_yolo_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state34 bound to: 3'b100 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:106]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_CTRL_BUS_s_axi' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_CTRL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ACTIVATE_EN_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_ACTIVATE_EN_V_CTRL bound to: 6'b010100 
	Parameter ADDR_INPUT_H_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_INPUT_H_V_CTRL bound to: 6'b011100 
	Parameter ADDR_INPUT_W_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_INPUT_W_V_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_CTRL_BUS_s_axi.v:207]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_CTRL_BUS_s_axi' (1#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_CTRL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'logistic_activate' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/logistic_activate.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/logistic_activate.v:38]
INFO: [Synth 8-6157] synthesizing module 'exp_16_8_s' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s.v:38]
INFO: [Synth 8-6157] synthesizing module 'exp_16_8_s_f_x_lsb_table_V' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_f_x_lsb_table_V.v:39]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp_16_8_s_f_x_lsb_table_V_rom' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_f_x_lsb_table_V.v:6]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_f_x_lsb_table_V.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_16_8_s_f_x_lsb_table_V_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_f_x_lsb_table_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'exp_16_8_s_f_x_lsb_table_V_rom' (2#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_f_x_lsb_table_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exp_16_8_s_f_x_lsb_table_V' (3#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_f_x_lsb_table_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'exp_16_8_s_exp_x_msb_2_m_1_tabl' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_2_m_1_tabl.v:39]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp_16_8_s_exp_x_msb_2_m_1_tabl_rom' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_2_m_1_tabl.v:6]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_2_m_1_tabl.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_16_8_s_exp_x_msb_2_m_1_tabl_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_2_m_1_tabl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'exp_16_8_s_exp_x_msb_2_m_1_tabl_rom' (4#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_2_m_1_tabl.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exp_16_8_s_exp_x_msb_2_m_1_tabl' (5#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_2_m_1_tabl.v:39]
INFO: [Synth 8-6157] synthesizing module 'exp_16_8_s_exp_x_msb_1_table_V' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_1_table_V.v:39]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp_16_8_s_exp_x_msb_1_table_V_rom' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_1_table_V.v:6]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_1_table_V.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_16_8_s_exp_x_msb_1_table_V_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_1_table_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'exp_16_8_s_exp_x_msb_1_table_V_rom' (6#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_1_table_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exp_16_8_s_exp_x_msb_1_table_V' (7#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s_exp_x_msb_1_table_V.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s.v:435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s.v:499]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s.v:525]
INFO: [Synth 8-6155] done synthesizing module 'exp_16_8_s' (8#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 22 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1_div' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:73]
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:7]
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 18 - type: integer 
	Parameter cal_WIDTH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[17].divisor_tmp_reg[18] was removed.  [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u' (9#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1_div' (10#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:73]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1' (11#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/logistic_activate.v:1078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/logistic_activate.v:1080]
INFO: [Synth 8-6155] done synthesizing module 'logistic_activate' (12#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/logistic_activate.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:3769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:3771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:3773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:3775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:3777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:3779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:3781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:3783]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top' (13#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_yolo_top_0_0' (14#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/synth/design_1_yolo_yolo_top_0_0.v:58]
WARNING: [Synth 8-3331] design yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u has unconnected port reset
WARNING: [Synth 8-3331] design exp_16_8_s_exp_x_msb_1_table_V has unconnected port reset
WARNING: [Synth 8-3331] design exp_16_8_s_exp_x_msb_2_m_1_tabl has unconnected port reset
WARNING: [Synth 8-3331] design exp_16_8_s_f_x_lsb_table_V has unconnected port reset
WARNING: [Synth 8-3331] design yolo_yolo_top has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1768.621 ; gain = 224.434 ; free physical = 2036 ; free virtual = 11013
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1786.434 ; gain = 242.246 ; free physical = 2006 ; free virtual = 10988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1786.434 ; gain = 242.246 ; free physical = 2006 ; free virtual = 10988
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/constraints/yolo_yolo_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/constraints/yolo_yolo_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_yolo_yolo_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_yolo_yolo_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.105 ; gain = 0.000 ; free physical = 1860 ; free virtual = 10866
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1946.012 ; gain = 10.906 ; free physical = 1888 ; free virtual = 10870
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1946.012 ; gain = 401.824 ; free physical = 1976 ; free virtual = 10966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1946.012 ; gain = 401.824 ; free physical = 1975 ; free virtual = 10965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_yolo_yolo_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1946.012 ; gain = 401.824 ; free physical = 1975 ; free virtual = 10965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_yolo_top_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_yolo_top_CTRL_BUS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s.v:509]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/exp_16_8_s.v:519]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '18' to '17' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:55]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_yolo_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_yolo_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1946.012 ; gain = 401.824 ; free physical = 1849 ; free virtual = 10850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 4     
	   3 Input     25 Bit       Adders := 4     
	   2 Input     25 Bit       Adders := 4     
	   3 Input     19 Bit       Adders := 72    
	   2 Input     18 Bit       Adders := 12    
	   2 Input     17 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 56    
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               25 Bit    Registers := 28    
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 104   
	               17 Bit    Registers := 144   
	               16 Bit    Registers := 248   
	               11 Bit    Registers := 12    
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 68    
	                6 Bit    Registers := 37    
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 136   
	                1 Bit    Registers := 550   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 16    
	   2 Input     17 Bit        Muxes := 72    
	   2 Input     16 Bit        Muxes := 24    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 23    
	   3 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 41    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module yolo_yolo_top_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module exp_16_8_s_f_x_lsb_table_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module exp_16_8_s_exp_x_msb_2_m_1_tabl_rom 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module exp_16_8_s_exp_x_msb_1_table_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module exp_16_8_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               25 Bit    Registers := 5     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 18    
+---Registers : 
	               18 Bit    Registers := 21    
	               17 Bit    Registers := 35    
	                2 Bit    Registers := 19    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 17    
Module yolo_yolo_top_sdiv_18ns_17s_18_22_1_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
Module logistic_activate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 30    
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module yolo_yolo_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 128   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 68    
	                6 Bit    Registers := 36    
	                5 Bit    Registers := 36    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 47    
	                1 Bit    Registers := 246   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 23    
	   3 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ap_CS_fsm_reg[0:0]' into 'grp_exp_16_8_s_fu_59/ap_CS_fsm_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/a0af/hdl/verilog/logistic_activate.v:292]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2, operation Mode is: A2*B''.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: A''*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2, operation Mode is: A2*B''.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: A''*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2, operation Mode is: A2*B''.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: A''*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2, operation Mode is: A2*B''.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_5_fu_432_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: A''*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: register grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: operator grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2 is absorbed into DSP grp_exp_16_8_s_fu_59/r_V_6_fu_491_p2.
DSP Report: Generating DSP bound4_reg_809_reg, operation Mode is: (A*B)'.
DSP Report: register bound4_reg_809_reg is absorbed into DSP bound4_reg_809_reg.
DSP Report: operator bound4_fu_384_p2 is absorbed into DSP bound4_reg_809_reg.
WARNING: [Synth 8-3331] design yolo_yolo_top has unconnected port inStream_TLAST[0]
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[0]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[1]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[1]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[2]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[2]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[3]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[3]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[4]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[4]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[5]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[5]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[6]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[6]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[7]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[7]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[8]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[9]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[9]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[10]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[10]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[11]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[11]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[12]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[12]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[13]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[13]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[14]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[14]' (FDRE) to 'logistic_activate:/ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\ap_phi_reg_pp0_iter1_agg_result_V_2_reg_46_reg[15] )
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[0]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[1]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[1]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[2]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[2]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[3]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[3]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[4]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[4]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[5]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[5]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[6]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[6]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[7]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[7]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[8]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[9]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[9]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[10]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[10]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[11]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[11]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[12]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[12]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[13]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[13]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[14]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[14]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[15]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[0]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[1]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[2]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[3]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[4]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[5]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[6]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\grp_exp_16_8_s_fu_59/f_x_lsb_table_V_U/exp_16_8_s_f_x_lsb_table_V_rom_U/q0_reg[8] )
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[0]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[1]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[1]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[2]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[2]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[3]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[3]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[4]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[4]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[5]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[5]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[6]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[6]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[7]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[7]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[8]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[9]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[9]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[10]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[10]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[11]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[11]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[12]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[12]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[13]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[13]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[14]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[14]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[15]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[0]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[2]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[1]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[9]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[2]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[10]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[3]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[4]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[4]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[5]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[5]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[6]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[6]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[0]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[1]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[1]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[2]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[2]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[3]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[3]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[4]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[4]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[5]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[5]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[6]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[6]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[7]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[7]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[8]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[9]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[9]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[10]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[10]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[11]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[11]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[12]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[12]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[13]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[13]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[14]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[14]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[15]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[0]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[1]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[2]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[3]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[4]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[5]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[6]' (FDE) to 'logistic_activate:/grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[0]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[1]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[1]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[2]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[2]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[3]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[3]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[4]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[4]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[5]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[5]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[6]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[6]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[7]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[7]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[8]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[8]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[9]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[9]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[10]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[10]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[11]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[11]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[12]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[12]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[13]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[13]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[14]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[14]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[15]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter6_agg_result_V_2_reg_46_reg[0]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter6_agg_result_V_2_reg_46_reg[1]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter6_agg_result_V_2_reg_46_reg[1]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter6_agg_result_V_2_reg_46_reg[2]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter6_agg_result_V_2_reg_46_reg[2]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter6_agg_result_V_2_reg_46_reg[3]'
INFO: [Synth 8-3886] merging instance 'logistic_activate:/ap_phi_reg_pp0_iter6_agg_result_V_2_reg_46_reg[3]' (FDE) to 'logistic_activate:/ap_phi_reg_pp0_iter6_agg_result_V_2_reg_46_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/dividend0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bound_reg_804_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bound_reg_804_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bound_reg_804_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bound_reg_804_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (logistic_activate:/\grp_exp_16_8_s_fu_59/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\ap_phi_reg_pp0_iter2_agg_result_V_2_reg_46_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/dividend_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\ap_phi_reg_pp0_iter3_agg_result_V_2_reg_46_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\grp_exp_16_8_s_fu_59/f_x_lsb_V_reg_623_pp0_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].dividend_tmp_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\ap_phi_reg_pp0_iter4_agg_result_V_2_reg_46_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].dividend_tmp_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\ap_phi_reg_pp0_iter5_agg_result_V_2_reg_46_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (logistic_activate:/\yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[2].dividend_tmp_reg[3][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_yolo_top_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_yolo_top_CTRL_BUS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1946.012 ; gain = 401.824 ; free physical = 2127 ; free virtual = 11230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------+------------+---------------+----------------+
|Module Name                         | RTL Object | Depth x Width | Implemented As | 
+------------------------------------+------------+---------------+----------------+
|exp_16_8_s_f_x_lsb_table_V_rom      | p_0_out    | 32x11         | LUT            | 
|exp_16_8_s_exp_x_msb_2_m_1_tabl_rom | p_0_out    | 32x25         | LUT            | 
|exp_16_8_s_exp_x_msb_1_table_V_rom  | p_0_out    | 32x25         | LUT            | 
|logistic_activate                   | p_0_out    | 32x25         | LUT            | 
|logistic_activate                   | p_0_out    | 32x11         | LUT            | 
|logistic_activate                   | p_0_out    | 32x25         | LUT            | 
|logistic_activate                   | p_0_out    | 32x25         | LUT            | 
|logistic_activate                   | p_0_out    | 32x11         | LUT            | 
|logistic_activate                   | p_0_out    | 32x25         | LUT            | 
|logistic_activate                   | p_0_out    | 32x25         | LUT            | 
|logistic_activate                   | p_0_out    | 32x11         | LUT            | 
|logistic_activate                   | p_0_out    | 32x25         | LUT            | 
|logistic_activate                   | p_0_out    | 32x25         | LUT            | 
|logistic_activate                   | p_0_out    | 32x11         | LUT            | 
|logistic_activate                   | p_0_out    | 32x25         | LUT            | 
+------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|logistic_activate | A2*B''            | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A2*B2  | 19     | 9      | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A2*B2             | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A2*B2  | 9      | 9      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A''*B2 | 18     | 9      | -      | -      | 33     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A2*B''            | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A2*B2  | 19     | 9      | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A2*B2             | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A2*B2  | 9      | 9      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A''*B2 | 18     | 9      | -      | -      | 33     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A2*B''            | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A2*B2  | 19     | 9      | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A2*B2             | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A2*B2  | 9      | 9      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A''*B2 | 18     | 9      | -      | -      | 33     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A2*B''            | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A2*B2  | 19     | 9      | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A2*B2             | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A2*B2  | 9      | 9      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|logistic_activate | (PCIN>>17)+A''*B2 | 18     | 9      | -      | -      | 33     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top     | (A*B)'            | 8      | 5      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1946.012 ; gain = 401.824 ; free physical = 1243 ; free virtual = 10354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:24 . Memory (MB): peak = 1949.012 ; gain = 404.824 ; free physical = 881 ; free virtual = 10008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:35 . Memory (MB): peak = 1976.059 ; gain = 431.871 ; free physical = 134 ; free virtual = 9157
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1986.965 ; gain = 442.777 ; free physical = 129 ; free virtual = 8799
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1986.965 ; gain = 442.777 ; free physical = 134 ; free virtual = 8804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:43 . Memory (MB): peak = 1986.965 ; gain = 442.777 ; free physical = 133 ; free virtual = 8711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:43 . Memory (MB): peak = 1986.965 ; gain = 442.777 ; free physical = 130 ; free virtual = 8708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 1986.965 ; gain = 442.777 ; free physical = 135 ; free virtual = 8697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 1986.965 ; gain = 442.777 ; free physical = 130 ; free virtual = 8688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yolo_yolo_top | grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/tmp_reg_591_pp0_iter4_reg_reg[0]                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[17] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[16] | 18     | 1     | NO           | YES                | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[14] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[13] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[12] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[9]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[7]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[6]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[5]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[4]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[3]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[2]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[1]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/icmp_ln1498_reg_220_pp0_iter5_reg_reg[0]                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/icmp_ln1498_reg_220_pp0_iter27_reg_reg[0]                                                     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/grp_exp_16_8_s_fu_59/tmp_reg_591_pp0_iter4_reg_reg[0]                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[17] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[16] | 18     | 1     | NO           | YES                | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[14] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[13] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[12] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[9]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[7]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[6]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[5]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[4]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[3]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[2]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[1]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/icmp_ln1498_reg_220_pp0_iter5_reg_reg[0]                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/icmp_ln1498_reg_220_pp0_iter27_reg_reg[0]                                                     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/grp_exp_16_8_s_fu_59/tmp_reg_591_pp0_iter4_reg_reg[0]                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[17] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[16] | 18     | 1     | NO           | YES                | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[14] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[13] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[12] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[9]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[7]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[6]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[5]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[4]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[3]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[2]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[1]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/icmp_ln1498_reg_220_pp0_iter5_reg_reg[0]                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/icmp_ln1498_reg_220_pp0_iter27_reg_reg[0]                                                     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/grp_exp_16_8_s_fu_59/tmp_reg_591_pp0_iter4_reg_reg[0]                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[17] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[16] | 18     | 1     | NO           | YES                | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[14] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[13] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[12] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[9]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[7]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[6]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[5]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[4]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[3]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[2]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/quot_reg[1]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/icmp_ln1498_reg_220_pp0_iter5_reg_reg[0]                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/icmp_ln1498_reg_220_pp0_iter27_reg_reg[0]                                                     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | icmp_ln14_reg_819_pp0_iter28_reg_reg[0]                                                                                    | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | p_Result_s_reg_887_pp0_iter28_reg_reg[0]                                                                                   | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | p_Result_1_reg_891_pp0_iter28_reg_reg[0]                                                                                   | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | p_Result_2_reg_895_pp0_iter28_reg_reg[0]                                                                                   | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | p_Result_3_reg_899_pp0_iter28_reg_reg[0]                                                                                   | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | tmp_keep_V_reg_838_pp0_iter29_reg_reg[7]                                                                                   | 28     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|yolo_yolo_top | tmp_strb_V_reg_843_pp0_iter29_reg_reg[7]                                                                                   | 28     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|yolo_yolo_top | tmp_user_V_reg_848_pp0_iter29_reg_reg[1]                                                                                   | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|yolo_yolo_top | tmp_last_V_reg_903_pp0_iter29_reg_reg[0]                                                                                   | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | tmp_id_V_reg_853_pp0_iter29_reg_reg[4]                                                                                     | 28     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|yolo_yolo_top | tmp_dest_V_reg_858_pp0_iter29_reg_reg[5]                                                                                   | 28     | 6     | NO           | NO                 | YES               | 0      | 6       | 
|yolo_yolo_top | grp_logistic_activate_fu_296/ap_enable_reg_pp0_iter28_reg                                                                  | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_307/ap_enable_reg_pp0_iter28_reg                                                                  | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_318/ap_enable_reg_pp0_iter28_reg                                                                  | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_logistic_activate_fu_329/ap_enable_reg_pp0_iter28_reg                                                                  | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+--------------+----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   487|
|2     |DSP48E1   |     8|
|3     |DSP48E1_3 |    12|
|4     |DSP48E1_5 |     4|
|5     |DSP48E1_6 |     1|
|6     |LUT1      |   334|
|7     |LUT2      |  1414|
|8     |LUT3      |  1380|
|9     |LUT4      |   259|
|10    |LUT5      |   343|
|11    |LUT6      |    77|
|12    |MUXF7     |     2|
|13    |SRL16E    |    72|
|14    |SRLC32E   |    47|
|15    |FDRE      |  6251|
|16    |FDSE      |     5|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                              |Module                                       |Cells |
+------+------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                   |                                             | 10696|
|2     |  inst                                                |yolo_yolo_top                                | 10696|
|3     |    grp_logistic_activate_fu_296                      |logistic_activate                            |  1846|
|4     |      grp_exp_16_8_s_fu_59                            |exp_16_8_s_23                                |   439|
|5     |        exp_x_msb_1_table_V_U                         |exp_16_8_s_exp_x_msb_1_table_V_27            |    51|
|6     |          exp_16_8_s_exp_x_msb_1_table_V_rom_U        |exp_16_8_s_exp_x_msb_1_table_V_rom_32        |    51|
|7     |        exp_x_msb_2_m_1_tabl_U                        |exp_16_8_s_exp_x_msb_2_m_1_tabl_28           |    70|
|8     |          exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U       |exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_31       |    70|
|9     |        f_x_lsb_table_V_U                             |exp_16_8_s_f_x_lsb_table_V_29                |     5|
|10    |          exp_16_8_s_f_x_lsb_table_V_rom_U            |exp_16_8_s_f_x_lsb_table_V_rom_30            |     5|
|11    |      yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5          |yolo_yolo_top_sdiv_18ns_17s_18_22_1_24       |  1328|
|12    |        yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U     |yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_25   |  1328|
|13    |          yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0 |yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_26 |  1279|
|14    |    grp_logistic_activate_fu_307                      |logistic_activate_0                          |  1808|
|15    |      grp_exp_16_8_s_fu_59                            |exp_16_8_s_13                                |   429|
|16    |        exp_x_msb_1_table_V_U                         |exp_16_8_s_exp_x_msb_1_table_V_17            |    51|
|17    |          exp_16_8_s_exp_x_msb_1_table_V_rom_U        |exp_16_8_s_exp_x_msb_1_table_V_rom_22        |    51|
|18    |        exp_x_msb_2_m_1_tabl_U                        |exp_16_8_s_exp_x_msb_2_m_1_tabl_18           |    60|
|19    |          exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U       |exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_21       |    60|
|20    |        f_x_lsb_table_V_U                             |exp_16_8_s_f_x_lsb_table_V_19                |     5|
|21    |          exp_16_8_s_f_x_lsb_table_V_rom_U            |exp_16_8_s_f_x_lsb_table_V_rom_20            |     5|
|22    |      yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5          |yolo_yolo_top_sdiv_18ns_17s_18_22_1_14       |  1327|
|23    |        yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U     |yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_15   |  1327|
|24    |          yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0 |yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_16 |  1278|
|25    |    grp_logistic_activate_fu_318                      |logistic_activate_1                          |  1808|
|26    |      grp_exp_16_8_s_fu_59                            |exp_16_8_s_3                                 |   429|
|27    |        exp_x_msb_1_table_V_U                         |exp_16_8_s_exp_x_msb_1_table_V_7             |    51|
|28    |          exp_16_8_s_exp_x_msb_1_table_V_rom_U        |exp_16_8_s_exp_x_msb_1_table_V_rom_12        |    51|
|29    |        exp_x_msb_2_m_1_tabl_U                        |exp_16_8_s_exp_x_msb_2_m_1_tabl_8            |    60|
|30    |          exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U       |exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_11       |    60|
|31    |        f_x_lsb_table_V_U                             |exp_16_8_s_f_x_lsb_table_V_9                 |     5|
|32    |          exp_16_8_s_f_x_lsb_table_V_rom_U            |exp_16_8_s_f_x_lsb_table_V_rom_10            |     5|
|33    |      yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5          |yolo_yolo_top_sdiv_18ns_17s_18_22_1_4        |  1327|
|34    |        yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U     |yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_5    |  1327|
|35    |          yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0 |yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_6  |  1278|
|36    |    grp_logistic_activate_fu_329                      |logistic_activate_2                          |  1808|
|37    |      grp_exp_16_8_s_fu_59                            |exp_16_8_s                                   |   429|
|38    |        exp_x_msb_1_table_V_U                         |exp_16_8_s_exp_x_msb_1_table_V               |    51|
|39    |          exp_16_8_s_exp_x_msb_1_table_V_rom_U        |exp_16_8_s_exp_x_msb_1_table_V_rom           |    51|
|40    |        exp_x_msb_2_m_1_tabl_U                        |exp_16_8_s_exp_x_msb_2_m_1_tabl              |    60|
|41    |          exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U       |exp_16_8_s_exp_x_msb_2_m_1_tabl_rom          |    60|
|42    |        f_x_lsb_table_V_U                             |exp_16_8_s_f_x_lsb_table_V                   |     5|
|43    |          exp_16_8_s_f_x_lsb_table_V_rom_U            |exp_16_8_s_f_x_lsb_table_V_rom               |     5|
|44    |      yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5          |yolo_yolo_top_sdiv_18ns_17s_18_22_1          |  1327|
|45    |        yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U     |yolo_yolo_top_sdiv_18ns_17s_18_22_1_div      |  1327|
|46    |          yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0 |yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u    |  1278|
|47    |    yolo_yolo_top_CTRL_BUS_s_axi_U                    |yolo_yolo_top_CTRL_BUS_s_axi                 |   213|
+------+------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 1986.965 ; gain = 442.777 ; free physical = 127 ; free virtual = 8686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:39 . Memory (MB): peak = 1986.965 ; gain = 283.199 ; free physical = 191 ; free virtual = 8730
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 1986.973 ; gain = 442.777 ; free physical = 167 ; free virtual = 8707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 514 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 8445
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:07 . Memory (MB): peak = 1986.973 ; gain = 596.359 ; free physical = 248 ; free virtual = 8551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.973 ; gain = 0.000 ; free physical = 217 ; free virtual = 8523
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_yolo_yolo_top_0_0_synth_1/design_1_yolo_yolo_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.977 ; gain = 24.004 ; free physical = 293 ; free virtual = 8476
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_yolo_top_0_0, cache-ID = 12691cd105cbc2f5
INFO: [Coretcl 2-1174] Renamed 46 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.977 ; gain = 0.000 ; free physical = 217 ; free virtual = 8433
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_yolo_yolo_top_0_0_synth_1/design_1_yolo_yolo_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_yolo_top_0_0_utilization_synth.rpt -pb design_1_yolo_yolo_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 18 09:24:08 2019...
