{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "[0020] In accordance with a third aspect of the present invention, there is provided a method of manipulating an electronic memory device in accordance with the first aspect, comprising the step of mapping data from a TCAM table into the electronic memory device including the plu- tality of basic memory blocks.\n\n[0005] In an embodiment of the first aspect, the plurality lookup tables and the plurality of registers are provided plurality of configurable logic blocks.\n\n[0021] In an embodiment of the third aspect, the method further comprises the steps of: partitioning the TCAM table into a plurality of sub-tables; and mapping the plurality sub-tables into corresponding basic memory blocks of the electronic device.\n\n[0006] In an embodiment of the first aspect, the plurality configurable logic blocks are provided in a field program- mable gate array (FPGA) device.\n\n[0022] In an embodiment of the third aspect, the plurality of sub-tables includes mxn sub-tables, wherein m equals to a number of sub-tables in a column and n equals to a number of sub-tables in a row, and wherein mxn equals to the number of basic memory blocks in the electronic memory device.\n\n[0007] In an embodiment of the first aspect, the plurality of pairs of lookup tables and registers define a plurality of slices in the FPGA device.\n\n[0008] In an embodiment of the first aspect, the plurality registers includes a plurality of flip-flops.\n\n[0009] In an embodiment of the first aspect, the plurality of flip-flops are connected between two stages of the pipe- lining memory structure.", "type": "Document"}}