

================================================================
== Vivado HLS Report for 'sigmoid'
================================================================
* Date:           Mon Aug 15 18:30:26 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        project
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   54|   54|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     89|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     29|   5305|   7574|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|    247|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     29|   5552|   7663|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     36|     15|     43|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+------+------+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------+---------------------------------------+---------+-------+------+------+
    |sigmoid_AXILiteS_s_axi_U                  |sigmoid_AXILiteS_s_axi                 |        0|      0|   100|   168|
    |sigmoid_dadd_64ns_64ns_64_5_full_dsp_U0   |sigmoid_dadd_64ns_64ns_64_5_full_dsp   |        0|      3|   445|  1149|
    |sigmoid_ddiv_64ns_64ns_64_31_U1           |sigmoid_ddiv_64ns_64ns_64_31           |        0|      0|  3211|  3658|
    |sigmoid_dexp_64ns_64ns_64_18_full_dsp_U2  |sigmoid_dexp_64ns_64ns_64_18_full_dsp  |        0|     26|  1549|  2599|
    +------------------------------------------+---------------------------------------+---------+-------+------+------+
    |Total                                     |                                       |        0|     29|  5305|  7574|
    +------------------------------------------+---------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |tmp_neg_fu_54_p2  |    xor   |      0|  0|  89|          64|          65|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  89|          64|          65|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it35  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it36  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it37  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it38  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it39  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it40  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it41  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it42  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it43  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it44  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it45  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it46  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it47  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it48  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it49  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it50  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it51  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it52  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it53  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it54  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9   |   1|   0|    1|          0|
    |in_read_reg_65          |  64|   0|   64|          0|
    |tmp_1_reg_75            |  64|   0|   64|          0|
    |tmp_2_reg_80            |  64|   0|   64|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 247|   0|  247|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_return               | out |   64| ap_ctrl_hs |    sigmoid   | return value |
+------------------------+-----+-----+------------+--------------+--------------+

