{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 17:59:55 2017 " "Info: Processing started: Tue Nov 07 17:59:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Audio -c Audio --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Audio -c Audio --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "audio_clock:u4\|oAUD_BCK " "Info: Detected ripple clock \"audio_clock:u4\|oAUD_BCK\" as buffer" {  } { { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_clock:u4\|oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "audio_clock:u4\|LRCK_1X " "Info: Detected ripple clock \"audio_clock:u4\|LRCK_1X\" as buffer" {  } { { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_clock:u4\|LRCK_1X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_AV_Config:u3\|mI2C_CTRL_CLK\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u3\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 register audio_converter:u5\|AUD_inL\[0\] register audio_outL\[0\] 26.522 ns " "Info: Slack time is 26.522 ns for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" between source register \"audio_converter:u5\|AUD_inL\[0\]\" and destination register \"audio_outL\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "398.09 MHz 2.512 ns " "Info: Fmax is 398.09 MHz (period= 2.512 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "27.789 ns + Largest register register " "Info: + Largest register to register requirement is 27.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "27.778 ns + " "Info: + Setup relationship between source and destination is 27.778 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 53.136 ns " "Info: + Latch edge is 53.136 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.358 ns " "Info: - Launch edge is 25.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns 25.358 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.250 ns + Largest " "Info: + Largest clock skew is 0.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 5.323 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 5.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.879 ns) 2.812 ns audio_clock:u4\|LRCK_1X 3 REG LCFF_X48_Y14_N25 7 " "Info: 3: + IC(1.004 ns) + CELL(0.879 ns) = 2.812 ns; Loc. = LCFF_X48_Y14_N25; Fanout = 7; REG Node = 'audio_clock:u4\|LRCK_1X'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|LRCK_1X } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.000 ns) 3.729 ns audio_clock:u4\|LRCK_1X~clkctrl 4 COMB CLKCTRL_G6 32 " "Info: 4: + IC(0.917 ns) + CELL(0.000 ns) = 3.729 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'audio_clock:u4\|LRCK_1X~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { audio_clock:u4|LRCK_1X audio_clock:u4|LRCK_1X~clkctrl } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 5.323 ns audio_outL\[0\] 5 REG LCFF_X48_Y15_N7 8 " "Info: 5: + IC(0.992 ns) + CELL(0.602 ns) = 5.323 ns; Loc. = LCFF_X48_Y15_N7; Fanout = 8; REG Node = 'audio_outL\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { audio_clock:u4|LRCK_1X~clkctrl audio_outL[0] } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 27.82 % ) " "Info: Total cell delay = 1.481 ns ( 27.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.842 ns ( 72.18 % ) " "Info: Total interconnect delay = 3.842 ns ( 72.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|LRCK_1X audio_clock:u4|LRCK_1X~clkctrl audio_outL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|LRCK_1X {} audio_clock:u4|LRCK_1X~clkctrl {} audio_outL[0] {} } { 0.000ns 0.929ns 1.004ns 0.917ns 0.992ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 5.073 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source register is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.879 ns) 2.812 ns audio_clock:u4\|oAUD_BCK 3 REG LCFF_X49_Y14_N7 3 " "Info: 3: + IC(1.004 ns) + CELL(0.879 ns) = 2.812 ns; Loc. = LCFF_X49_Y14_N7; Fanout = 3; REG Node = 'audio_clock:u4\|oAUD_BCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.000 ns) 3.475 ns audio_clock:u4\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G5 36 " "Info: 4: + IC(0.663 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G5; Fanout = 36; COMB Node = 'audio_clock:u4\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.073 ns audio_converter:u5\|AUD_inL\[0\] 5 REG LCFF_X45_Y14_N1 2 " "Info: 5: + IC(0.996 ns) + CELL(0.602 ns) = 5.073 ns; Loc. = LCFF_X45_Y14_N1; Fanout = 2; REG Node = 'audio_converter:u5\|AUD_inL\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[0] } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 29.19 % ) " "Info: Total cell delay = 1.481 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.592 ns ( 70.81 % ) " "Info: Total interconnect delay = 3.592 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[0] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|LRCK_1X audio_clock:u4|LRCK_1X~clkctrl audio_outL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|LRCK_1X {} audio_clock:u4|LRCK_1X~clkctrl {} audio_outL[0] {} } { 0.000ns 0.929ns 1.004ns 0.917ns 0.992ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[0] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|LRCK_1X audio_clock:u4|LRCK_1X~clkctrl audio_outL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|LRCK_1X {} audio_clock:u4|LRCK_1X~clkctrl {} audio_outL[0] {} } { 0.000ns 0.929ns 1.004ns 0.917ns 0.992ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[0] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.267 ns - Longest register register " "Info: - Longest register to register delay is 1.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns audio_converter:u5\|AUD_inL\[0\] 1 REG LCFF_X45_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y14_N1; Fanout = 2; REG Node = 'audio_converter:u5\|AUD_inL\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_converter:u5|AUD_inL[0] } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.413 ns) 1.267 ns audio_outL\[0\] 2 REG LCFF_X48_Y15_N7 8 " "Info: 2: + IC(0.854 ns) + CELL(0.413 ns) = 1.267 ns; Loc. = LCFF_X48_Y15_N7; Fanout = 8; REG Node = 'audio_outL\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { audio_converter:u5|AUD_inL[0] audio_outL[0] } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 32.60 % ) " "Info: Total cell delay = 0.413 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.854 ns ( 67.40 % ) " "Info: Total interconnect delay = 0.854 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { audio_converter:u5|AUD_inL[0] audio_outL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.267 ns" { audio_converter:u5|AUD_inL[0] {} audio_outL[0] {} } { 0.000ns 0.854ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|LRCK_1X audio_clock:u4|LRCK_1X~clkctrl audio_outL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|LRCK_1X {} audio_clock:u4|LRCK_1X~clkctrl {} audio_outL[0] {} } { 0.000ns 0.929ns 1.004ns 0.917ns 0.992ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[0] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { audio_converter:u5|AUD_inL[0] audio_outL[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.267 ns" { audio_converter:u5|AUD_inL[0] {} audio_outL[0] {} } { 0.000ns 0.854ns } { 0.000ns 0.413ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 memory I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\] register I2C_AV_Config:u3\|I2C_Controller:u0\|SDO 180.8 MHz 5.531 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 180.8 MHz between source memory \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\]\" and destination register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SDO\" (period= 5.531 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.279 ns + Longest memory register " "Info: + Longest memory to register delay is 5.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\] 1 MEM M4K_X17_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|I2C_Controller:u0|SD[11] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.521 ns) 1.425 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~688 2 COMB LCCOMB_X18_Y17_N4 1 " "Info: 2: + IC(0.806 ns) + CELL(0.521 ns) = 1.425 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~688'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD[11] I2C_AV_Config:u3|I2C_Controller:u0|Mux0~688 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 2.240 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~689 3 COMB LCCOMB_X18_Y17_N14 1 " "Info: 3: + IC(0.294 ns) + CELL(0.521 ns) = 2.240 ns; Loc. = LCCOMB_X18_Y17_N14; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~689'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~688 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~689 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.542 ns) 3.267 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~690 4 COMB LCCOMB_X19_Y17_N26 1 " "Info: 4: + IC(0.485 ns) + CELL(0.542 ns) = 3.267 ns; Loc. = LCCOMB_X19_Y17_N26; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~690'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~689 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~690 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 4.087 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~693 5 COMB LCCOMB_X19_Y17_N14 1 " "Info: 5: + IC(0.299 ns) + CELL(0.521 ns) = 4.087 ns; Loc. = LCCOMB_X19_Y17_N14; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~693'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~690 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~693 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 4.710 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~702 6 COMB LCCOMB_X19_Y17_N30 1 " "Info: 6: + IC(0.301 ns) + CELL(0.322 ns) = 4.710 ns; Loc. = LCCOMB_X19_Y17_N30; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~702'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~693 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~702 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 5.183 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~703 7 COMB LCCOMB_X19_Y17_N18 1 " "Info: 7: + IC(0.295 ns) + CELL(0.178 ns) = 5.183 ns; Loc. = LCCOMB_X19_Y17_N18; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~703'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~702 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~703 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.279 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SDO 8 REG LCFF_X19_Y17_N19 4 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 5.279 ns; Loc. = LCFF_X19_Y17_N19; Fanout = 4; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SDO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~703 I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.799 ns ( 53.02 % ) " "Info: Total cell delay = 2.799 ns ( 53.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.480 ns ( 46.98 % ) " "Info: Total interconnect delay = 2.480 ns ( 46.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.279 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD[11] I2C_AV_Config:u3|I2C_Controller:u0|Mux0~688 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~689 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~690 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~693 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~702 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~703 I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.279 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD[11] {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~688 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~689 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~690 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~693 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~702 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~703 {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 0.806ns 0.294ns 0.485ns 0.299ns 0.301ns 0.295ns 0.000ns } { 0.098ns 0.521ns 0.521ns 0.542ns 0.521ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.056 ns - Smallest " "Info: - Smallest clock skew is -0.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.604 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.879 ns) 3.151 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK 2 REG LCFF_X20_Y17_N21 3 " "Info: 2: + IC(1.246 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X20_Y17_N21; Fanout = 3; REG Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.000 ns) 5.021 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G10 46 " "Info: 3: + IC(1.870 ns) + CELL(0.000 ns) = 5.021 ns; Loc. = CLKCTRL_G10; Fanout = 46; COMB Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 6.604 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SDO 4 REG LCFF_X19_Y17_N19 4 " "Info: 4: + IC(0.981 ns) + CELL(0.602 ns) = 6.604 ns; Loc. = LCFF_X19_Y17_N19; Fanout = 4; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SDO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.96 % ) " "Info: Total cell delay = 2.507 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.097 ns ( 62.04 % ) " "Info: Total interconnect delay = 4.097 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.604 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.604 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.660 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 6.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.879 ns) 3.151 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK 2 REG LCFF_X20_Y17_N21 3 " "Info: 2: + IC(1.246 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X20_Y17_N21; Fanout = 3; REG Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.000 ns) 5.021 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G10 46 " "Info: 3: + IC(1.870 ns) + CELL(0.000 ns) = 5.021 ns; Loc. = CLKCTRL_G10; Fanout = 46; COMB Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.724 ns) 6.660 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\] 4 MEM M4K_X17_Y17 1 " "Info: 4: + IC(0.915 ns) + CELL(0.724 ns) = 6.660 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD[11] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.629 ns ( 39.47 % ) " "Info: Total cell delay = 2.629 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.031 ns ( 60.53 % ) " "Info: Total interconnect delay = 4.031 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.660 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.660 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD[11] {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.915ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.604 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.604 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.660 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.660 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD[11] {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.915ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.724ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.279 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD[11] I2C_AV_Config:u3|I2C_Controller:u0|Mux0~688 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~689 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~690 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~693 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~702 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~703 I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.279 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD[11] {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~688 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~689 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~690 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~693 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~702 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~703 {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 0.806ns 0.294ns 0.485ns 0.299ns 0.301ns 0.295ns 0.000ns } { 0.098ns 0.521ns 0.521ns 0.542ns 0.521ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.604 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.604 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.660 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.660 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD[11] {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.915ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.724ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 register audio_converter:u5\|AUD_inL\[15\] register audio_converter:u5\|AUD_inL\[15\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" between source register \"audio_converter:u5\|AUD_inL\[15\]\" and destination register \"audio_converter:u5\|AUD_inL\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns audio_converter:u5\|AUD_inL\[15\] 1 REG LCFF_X47_Y14_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y14_N17; Fanout = 2; REG Node = 'audio_converter:u5\|AUD_inL\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns audio_converter:u5\|AUD_inL\[15\]~1736 2 COMB LCCOMB_X47_Y14_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X47_Y14_N16; Fanout = 1; COMB Node = 'audio_converter:u5\|AUD_inL\[15\]~1736'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { audio_converter:u5|AUD_inL[15] audio_converter:u5|AUD_inL[15]~1736 } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns audio_converter:u5\|AUD_inL\[15\] 3 REG LCFF_X47_Y14_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X47_Y14_N17; Fanout = 2; REG Node = 'audio_converter:u5\|AUD_inL\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { audio_converter:u5|AUD_inL[15]~1736 audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { audio_converter:u5|AUD_inL[15] audio_converter:u5|AUD_inL[15]~1736 audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { audio_converter:u5|AUD_inL[15] {} audio_converter:u5|AUD_inL[15]~1736 {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.358 ns " "Info: + Latch edge is 25.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns 25.358 ns inverted 50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.358 ns " "Info: - Launch edge is 25.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns 25.358 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 5.073 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.879 ns) 2.812 ns audio_clock:u4\|oAUD_BCK 3 REG LCFF_X49_Y14_N7 3 " "Info: 3: + IC(1.004 ns) + CELL(0.879 ns) = 2.812 ns; Loc. = LCFF_X49_Y14_N7; Fanout = 3; REG Node = 'audio_clock:u4\|oAUD_BCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.000 ns) 3.475 ns audio_clock:u4\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G5 36 " "Info: 4: + IC(0.663 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G5; Fanout = 36; COMB Node = 'audio_clock:u4\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.073 ns audio_converter:u5\|AUD_inL\[15\] 5 REG LCFF_X47_Y14_N17 2 " "Info: 5: + IC(0.996 ns) + CELL(0.602 ns) = 5.073 ns; Loc. = LCFF_X47_Y14_N17; Fanout = 2; REG Node = 'audio_converter:u5\|AUD_inL\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 29.19 % ) " "Info: Total cell delay = 1.481 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.592 ns ( 70.81 % ) " "Info: Total interconnect delay = 3.592 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 5.073 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source register is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.879 ns) 2.812 ns audio_clock:u4\|oAUD_BCK 3 REG LCFF_X49_Y14_N7 3 " "Info: 3: + IC(1.004 ns) + CELL(0.879 ns) = 2.812 ns; Loc. = LCFF_X49_Y14_N7; Fanout = 3; REG Node = 'audio_clock:u4\|oAUD_BCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.000 ns) 3.475 ns audio_clock:u4\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G5 36 " "Info: 4: + IC(0.663 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G5; Fanout = 36; COMB Node = 'audio_clock:u4\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.073 ns audio_converter:u5\|AUD_inL\[15\] 5 REG LCFF_X47_Y14_N17 2 " "Info: 5: + IC(0.996 ns) + CELL(0.602 ns) = 5.073 ns; Loc. = LCFF_X47_Y14_N17; Fanout = 2; REG Node = 'audio_converter:u5\|AUD_inL\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 29.19 % ) " "Info: Total cell delay = 1.481 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.592 ns ( 70.81 % ) " "Info: Total interconnect delay = 3.592 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { audio_converter:u5|AUD_inL[15] audio_converter:u5|AUD_inL[15]~1736 audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { audio_converter:u5|AUD_inL[15] {} audio_converter:u5|AUD_inL[15]~1736 {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[15] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "audio_converter:u5\|AUD_inL\[6\] AUD_ADCDAT CLOCK_27 4.725 ns register " "Info: tsu for register \"audio_converter:u5\|AUD_inL\[6\]\" (data pin = \"AUD_ADCDAT\", clock pin = \"CLOCK_27\") is 4.725 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.417 ns + Longest pin register " "Info: + Longest pin to register delay is 7.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns AUD_ADCDAT 1 PIN PIN_M18 32 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M18; Fanout = 32; PIN Node = 'AUD_ADCDAT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.942 ns) + CELL(0.545 ns) 7.321 ns audio_converter:u5\|AUD_inL\[6\]~1727 2 COMB LCCOMB_X46_Y14_N4 1 " "Info: 2: + IC(5.942 ns) + CELL(0.545 ns) = 7.321 ns; Loc. = LCCOMB_X46_Y14_N4; Fanout = 1; COMB Node = 'audio_converter:u5\|AUD_inL\[6\]~1727'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.487 ns" { AUD_ADCDAT audio_converter:u5|AUD_inL[6]~1727 } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.417 ns audio_converter:u5\|AUD_inL\[6\] 3 REG LCFF_X46_Y14_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.417 ns; Loc. = LCFF_X46_Y14_N5; Fanout = 2; REG Node = 'audio_converter:u5\|AUD_inL\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { audio_converter:u5|AUD_inL[6]~1727 audio_converter:u5|AUD_inL[6] } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 19.89 % ) " "Info: Total cell delay = 1.475 ns ( 19.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.942 ns ( 80.11 % ) " "Info: Total interconnect delay = 5.942 ns ( 80.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.417 ns" { AUD_ADCDAT audio_converter:u5|AUD_inL[6]~1727 audio_converter:u5|AUD_inL[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.417 ns" { AUD_ADCDAT {} AUD_ADCDAT~combout {} audio_converter:u5|AUD_inL[6]~1727 {} audio_converter:u5|AUD_inL[6] {} } { 0.000ns 0.000ns 5.942ns 0.000ns } { 0.000ns 0.834ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 -2.419 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is -2.419 ns" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 4 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 5.073 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.879 ns) 2.812 ns audio_clock:u4\|oAUD_BCK 3 REG LCFF_X49_Y14_N7 3 " "Info: 3: + IC(1.004 ns) + CELL(0.879 ns) = 2.812 ns; Loc. = LCFF_X49_Y14_N7; Fanout = 3; REG Node = 'audio_clock:u4\|oAUD_BCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.000 ns) 3.475 ns audio_clock:u4\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G5 36 " "Info: 4: + IC(0.663 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G5; Fanout = 36; COMB Node = 'audio_clock:u4\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl } "NODE_NAME" } } { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.073 ns audio_converter:u5\|AUD_inL\[6\] 5 REG LCFF_X46_Y14_N5 2 " "Info: 5: + IC(0.996 ns) + CELL(0.602 ns) = 5.073 ns; Loc. = LCFF_X46_Y14_N5; Fanout = 2; REG Node = 'audio_converter:u5\|AUD_inL\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[6] } "NODE_NAME" } } { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 29.19 % ) " "Info: Total cell delay = 1.481 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.592 ns ( 70.81 % ) " "Info: Total interconnect delay = 3.592 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[6] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.417 ns" { AUD_ADCDAT audio_converter:u5|AUD_inL[6]~1727 audio_converter:u5|AUD_inL[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.417 ns" { AUD_ADCDAT {} AUD_ADCDAT~combout {} audio_converter:u5|AUD_inL[6]~1727 {} audio_converter:u5|AUD_inL[6] {} } { 0.000ns 0.000ns 5.942ns 0.000ns } { 0.000ns 0.834ns 0.545ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl audio_clock:u4|oAUD_BCK audio_clock:u4|oAUD_BCK~clkctrl audio_converter:u5|AUD_inL[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} audio_clock:u4|oAUD_BCK {} audio_clock:u4|oAUD_BCK~clkctrl {} audio_converter:u5|AUD_inL[6] {} } { 0.000ns 0.929ns 1.004ns 0.663ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 I2C_SCLK I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] 14.061 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"I2C_SCLK\" through register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\]\" is 14.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.604 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.879 ns) 3.151 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK 2 REG LCFF_X20_Y17_N21 3 " "Info: 2: + IC(1.246 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X20_Y17_N21; Fanout = 3; REG Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.000 ns) 5.021 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G10 46 " "Info: 3: + IC(1.870 ns) + CELL(0.000 ns) = 5.021 ns; Loc. = CLKCTRL_G10; Fanout = 46; COMB Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 6.604 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] 4 REG LCFF_X18_Y17_N17 20 " "Info: 4: + IC(0.981 ns) + CELL(0.602 ns) = 6.604 ns; Loc. = LCFF_X18_Y17_N17; Fanout = 20; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.96 % ) " "Info: Total cell delay = 2.507 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.097 ns ( 62.04 % ) " "Info: Total interconnect delay = 4.097 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.604 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.604 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.180 ns + Longest register pin " "Info: + Longest register to pin delay is 7.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] 1 REG LCFF_X18_Y17_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N17; Fanout = 20; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.521 ns) 1.498 ns I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~253 2 COMB LCCOMB_X20_Y17_N22 1 " "Info: 2: + IC(0.977 ns) + CELL(0.521 ns) = 1.498 ns; Loc. = LCCOMB_X20_Y17_N22; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~253'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 1.969 ns I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~254 3 COMB LCCOMB_X20_Y17_N18 1 " "Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 1.969 ns; Loc. = LCCOMB_X20_Y17_N18; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~254'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.516 ns) 2.786 ns I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~255 4 COMB LCCOMB_X20_Y17_N4 1 " "Info: 4: + IC(0.301 ns) + CELL(0.516 ns) = 2.786 ns; Loc. = LCCOMB_X20_Y17_N4; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~255'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(2.976 ns) 7.180 ns I2C_SCLK 5 PIN PIN_F10 0 " "Info: 5: + IC(1.418 ns) + CELL(2.976 ns) = 7.180 ns; Loc. = PIN_F10; Fanout = 0; PIN Node = 'I2C_SCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.394 ns" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.191 ns ( 58.37 % ) " "Info: Total cell delay = 4.191 ns ( 58.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.989 ns ( 41.63 % ) " "Info: Total interconnect delay = 2.989 ns ( 41.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.180 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.180 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 {} I2C_SCLK {} } { 0.000ns 0.977ns 0.293ns 0.301ns 1.418ns } { 0.000ns 0.521ns 0.178ns 0.516ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.604 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.604 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.180 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.180 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 {} I2C_SCLK {} } { 0.000ns 0.977ns 0.293ns 0.301ns 1.418ns } { 0.000ns 0.521ns 0.178ns 0.516ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[7\] LEDR\[7\] 9.620 ns Longest " "Info: Longest tpd from source pin \"SW\[7\]\" to destination pin \"LEDR\[7\]\" is 9.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns SW\[7\] 1 PIN PIN_A4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 1; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.721 ns) + CELL(3.026 ns) 9.620 ns LEDR\[7\] 2 PIN PIN_B3 0 " "Info: 2: + IC(5.721 ns) + CELL(3.026 ns) = 9.620 ns; Loc. = PIN_B3; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { SW[7] LEDR[7] } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.899 ns ( 40.53 % ) " "Info: Total cell delay = 3.899 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.721 ns ( 59.47 % ) " "Info: Total interconnect delay = 5.721 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.620 ns" { SW[7] LEDR[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.620 ns" { SW[7] {} SW[7]~combout {} LEDR[7] {} } { 0.000ns 0.000ns 5.721ns } { 0.000ns 0.873ns 3.026ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "I2C_AV_Config:u3\|mI2C_DATA\[22\] KEY\[0\] CLOCK_50 2.817 ns register " "Info: th for register \"I2C_AV_Config:u3\|mI2C_DATA\[22\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 2.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.599 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.879 ns) 3.151 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK 2 REG LCFF_X20_Y17_N21 3 " "Info: 2: + IC(1.246 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X20_Y17_N21; Fanout = 3; REG Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.000 ns) 5.021 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G10 46 " "Info: 3: + IC(1.870 ns) + CELL(0.000 ns) = 5.021 ns; Loc. = CLKCTRL_G10; Fanout = 46; COMB Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 6.599 ns I2C_AV_Config:u3\|mI2C_DATA\[22\] 4 REG LCFF_X18_Y18_N29 2 " "Info: 4: + IC(0.976 ns) + CELL(0.602 ns) = 6.599 ns; Loc. = LCFF_X18_Y18_N29; Fanout = 2; REG Node = 'I2C_AV_Config:u3\|mI2C_DATA\[22\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|mI2C_DATA[22] } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.99 % ) " "Info: Total cell delay = 2.507 ns ( 37.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.092 ns ( 62.01 % ) " "Info: Total interconnect delay = 4.092 ns ( 62.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.599 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.068 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 PIN PIN_M2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 3; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.649 ns) + CELL(0.507 ns) 3.182 ns I2C_AV_Config:u3\|mI2C_DATA\[22\]~966 2 COMB LCCOMB_X18_Y18_N0 7 " "Info: 2: + IC(1.649 ns) + CELL(0.507 ns) = 3.182 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 7; COMB Node = 'I2C_AV_Config:u3\|mI2C_DATA\[22\]~966'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { KEY[0] I2C_AV_Config:u3|mI2C_DATA[22]~966 } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.491 ns) 3.972 ns I2C_AV_Config:u3\|mI2C_DATA\[22\]~968 3 COMB LCCOMB_X18_Y18_N28 1 " "Info: 3: + IC(0.299 ns) + CELL(0.491 ns) = 3.972 ns; Loc. = LCCOMB_X18_Y18_N28; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|mI2C_DATA\[22\]~968'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { I2C_AV_Config:u3|mI2C_DATA[22]~966 I2C_AV_Config:u3|mI2C_DATA[22]~968 } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.068 ns I2C_AV_Config:u3\|mI2C_DATA\[22\] 4 REG LCFF_X18_Y18_N29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.068 ns; Loc. = LCFF_X18_Y18_N29; Fanout = 2; REG Node = 'I2C_AV_Config:u3\|mI2C_DATA\[22\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { I2C_AV_Config:u3|mI2C_DATA[22]~968 I2C_AV_Config:u3|mI2C_DATA[22] } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.120 ns ( 52.11 % ) " "Info: Total cell delay = 2.120 ns ( 52.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.948 ns ( 47.89 % ) " "Info: Total interconnect delay = 1.948 ns ( 47.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.068 ns" { KEY[0] I2C_AV_Config:u3|mI2C_DATA[22]~966 I2C_AV_Config:u3|mI2C_DATA[22]~968 I2C_AV_Config:u3|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.068 ns" { KEY[0] {} KEY[0]~combout {} I2C_AV_Config:u3|mI2C_DATA[22]~966 {} I2C_AV_Config:u3|mI2C_DATA[22]~968 {} I2C_AV_Config:u3|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.649ns 0.299ns 0.000ns } { 0.000ns 1.026ns 0.507ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.599 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.246ns 1.870ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.068 ns" { KEY[0] I2C_AV_Config:u3|mI2C_DATA[22]~966 I2C_AV_Config:u3|mI2C_DATA[22]~968 I2C_AV_Config:u3|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.068 ns" { KEY[0] {} KEY[0]~combout {} I2C_AV_Config:u3|mI2C_DATA[22]~966 {} I2C_AV_Config:u3|mI2C_DATA[22]~968 {} I2C_AV_Config:u3|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.649ns 0.299ns 0.000ns } { 0.000ns 1.026ns 0.507ns 0.491ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Allocated 166 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 17:59:55 2017 " "Info: Processing ended: Tue Nov 07 17:59:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
