Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 16 05:21:25 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.149        0.000                      0                 3896        0.102        0.000                      0                 3896       49.500        0.000                       0                  1344  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              21.149        0.000                      0                 3896        0.102        0.000                      0                 3896       49.500        0.000                       0                  1344  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       21.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.149ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.608ns  (logic 17.428ns (22.171%)  route 61.180ns (77.829%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.328    83.826    cpu/L_reg/M_reg_write_data[0]
    SLICE_X45Y32         FDRE                                         r  cpu/L_reg/D_reg_q_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.440   104.845    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  cpu/L_reg/D_reg_q_reg[25][0]/C
                         clock pessimism              0.259   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)       -0.095   104.974    cpu/L_reg/D_reg_q_reg[25][0]
  -------------------------------------------------------------------
                         required time                        104.974    
                         arrival time                         -83.826    
  -------------------------------------------------------------------
                         slack                                 21.149    

Slack (MET) :             21.158ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.597ns  (logic 17.428ns (22.174%)  route 61.169ns (77.826%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.316    83.814    cpu/L_reg/M_reg_write_data[0]
    SLICE_X44Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.438   104.843    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[28][0]/C
                         clock pessimism              0.259   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)       -0.095   104.972    cpu/L_reg/D_reg_q_reg[28][0]
  -------------------------------------------------------------------
                         required time                        104.972    
                         arrival time                         -83.814    
  -------------------------------------------------------------------
                         slack                                 21.158    

Slack (MET) :             21.187ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.580ns  (logic 17.428ns (22.179%)  route 61.152ns (77.821%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.300    83.798    cpu/L_reg/M_reg_write_data[0]
    SLICE_X43Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437   104.842    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[19][0]/C
                         clock pessimism              0.259   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)       -0.081   104.985    cpu/L_reg/D_reg_q_reg[19][0]
  -------------------------------------------------------------------
                         required time                        104.985    
                         arrival time                         -83.798    
  -------------------------------------------------------------------
                         slack                                 21.187    

Slack (MET) :             21.193ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[31][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.578ns  (logic 17.428ns (22.179%)  route 61.150ns (77.821%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.298    83.795    cpu/L_reg/M_reg_write_data[0]
    SLICE_X44Y32         FDRE                                         r  cpu/L_reg/D_reg_q_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.440   104.845    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  cpu/L_reg/D_reg_q_reg[31][0]/C
                         clock pessimism              0.259   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)       -0.081   104.988    cpu/L_reg/D_reg_q_reg[31][0]
  -------------------------------------------------------------------
                         required time                        104.988    
                         arrival time                         -83.795    
  -------------------------------------------------------------------
                         slack                                 21.193    

Slack (MET) :             21.195ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.559ns  (logic 17.428ns (22.185%)  route 61.131ns (77.815%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.278    83.776    cpu/L_reg/M_reg_write_data[0]
    SLICE_X40Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437   104.842    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[20][0]/C
                         clock pessimism              0.259   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)       -0.095   104.971    cpu/L_reg/D_reg_q_reg[20][0]
  -------------------------------------------------------------------
                         required time                        104.971    
                         arrival time                         -83.776    
  -------------------------------------------------------------------
                         slack                                 21.195    

Slack (MET) :             21.207ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.616ns  (logic 17.428ns (22.169%)  route 61.188ns (77.831%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.335    83.833    cpu/L_reg/M_reg_write_data[0]
    SLICE_X50Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.442   104.847    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[24][0]/C
                         clock pessimism              0.259   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)       -0.031   105.040    cpu/L_reg/D_reg_q_reg[24][0]
  -------------------------------------------------------------------
                         required time                        105.040    
                         arrival time                         -83.833    
  -------------------------------------------------------------------
                         slack                                 21.207    

Slack (MET) :             21.219ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[18][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.563ns  (logic 17.428ns (22.183%)  route 61.135ns (77.817%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.283    83.781    cpu/L_reg/M_reg_write_data[0]
    SLICE_X45Y30         FDRE                                         r  cpu/L_reg/D_reg_q_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437   104.842    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  cpu/L_reg/D_reg_q_reg[18][0]/C
                         clock pessimism              0.259   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X45Y30         FDRE (Setup_fdre_C_D)       -0.067   104.999    cpu/L_reg/D_reg_q_reg[18][0]
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -83.781    
  -------------------------------------------------------------------
                         slack                                 21.219    

Slack (MET) :             21.237ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.536ns  (logic 17.428ns (22.191%)  route 61.108ns (77.809%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.256    83.754    cpu/L_reg/M_reg_write_data[0]
    SLICE_X48Y32         FDRE                                         r  cpu/L_reg/D_reg_q_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.443   104.848    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  cpu/L_reg/D_reg_q_reg[21][0]/C
                         clock pessimism              0.259   105.107    
                         clock uncertainty           -0.035   105.072    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)       -0.081   104.991    cpu/L_reg/D_reg_q_reg[21][0]
  -------------------------------------------------------------------
                         required time                        104.991    
                         arrival time                         -83.754    
  -------------------------------------------------------------------
                         slack                                 21.237    

Slack (MET) :             21.246ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.555ns  (logic 17.428ns (22.186%)  route 61.127ns (77.814%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.275    83.773    cpu/L_reg/M_reg_write_data[0]
    SLICE_X42Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437   104.842    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[17][0]/C
                         clock pessimism              0.259   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)       -0.047   105.019    cpu/L_reg/D_reg_q_reg[17][0]
  -------------------------------------------------------------------
                         required time                        105.019    
                         arrival time                         -83.773    
  -------------------------------------------------------------------
                         slack                                 21.246    

Slack (MET) :             21.247ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        78.511ns  (logic 17.428ns (22.198%)  route 61.083ns (77.802%))
  Logic Levels:           73  (LUT2=16 LUT3=12 LUT4=1 LUT5=8 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.633     5.217    forLoop_idx_0_2041067301[3].io_button_cond_row/CLK
    SLICE_X61Y37         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_2041067301[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          1.284     6.958    forLoop_idx_0_2041067301[3].io_button_cond_row/M_io_button_cond_row_out[0]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.108 r  forLoop_idx_0_2041067301[3].io_button_cond_row/FSM_sequential_D_state_q[2]_i_7/O
                         net (fo=20, routed)          0.971     8.079    cpu/button_map/M_io_button_edge_row_out[3]
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.328     8.407 r  cpu/button_map/FSM_sequential_D_state_q[4]_i_14/O
                         net (fo=9, routed)           0.981     9.388    forLoop_idx_0_2041067301[3].io_button_cond_row/M_button_map_out[2]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.152     9.540 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=5, routed)           0.845    10.385    forLoop_idx_0_2041067301[3].io_button_cond_row/D_state_q_reg[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.711 f  forLoop_idx_0_2041067301[3].io_button_cond_row/D_reg_q[11][31]_i_107/O
                         net (fo=2, routed)           0.691    11.402    cpu/L_reg/D_reg_q[11][31]_i_38_1
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  cpu/L_reg/D_reg_q[11][31]_i_55/O
                         net (fo=69, routed)          0.790    12.316    cpu/button_map/D_reg_q[11][31]_i_201_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.119    12.435 r  cpu/button_map/D_reg_q[11][31]_i_60/O
                         net (fo=3, routed)           1.153    13.588    cpu/L_reg/D_reg_q[11][31]_i_6_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.332    13.920 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.361    14.280    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.404 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.328    15.732    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y31         MUXF7 (Prop_muxf7_S_O)       0.276    16.008 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.008    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    16.102 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.205    17.307    cpu/L_reg_n_72
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.316    17.623 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.465    19.088    cpu/L_reg/M_alu_b[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.739    19.952    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.120    20.072 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           0.837    20.908    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.355    21.263 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.072    22.335    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.326    22.661 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.266    23.927    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.051 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.051    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    24.263 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.569    24.833    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.299    25.132 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.480    25.612    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.736 f  cpu/L_reg/D_reg_q[11][26]_i_22/O
                         net (fo=1, routed)           0.936    26.672    cpu/L_reg/D_reg_q[11][26]_i_22_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.605    27.401    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.119    27.520 f  cpu/L_reg/D_reg_q[11][25]_i_26/O
                         net (fo=3, routed)           0.588    28.108    cpu/L_reg/D_reg_q[11][25]_i_26_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.332    28.440 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.824    29.265    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.150    29.415 r  cpu/L_reg/D_reg_q[11][24]_i_26/O
                         net (fo=3, routed)           0.831    30.246    cpu/L_reg/D_reg_q[11][24]_i_26_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.326    30.572 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.518    31.090    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    31.214 f  cpu/L_reg/D_reg_q[11][23]_i_22/O
                         net (fo=1, routed)           0.811    32.025    cpu/L_reg/D_reg_q[11][23]_i_22_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    32.149 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.675    32.824    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.117    32.941 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.696    33.637    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I3_O)        0.348    33.985 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.839    34.824    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.154    34.978 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.661    35.639    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.327    35.966 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.624    36.590    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.119    36.709 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           1.098    37.807    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.332    38.139 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.583    38.722    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.118    38.840 f  cpu/L_reg/D_reg_q[11][19]_i_26/O
                         net (fo=3, routed)           0.718    39.558    cpu/L_reg/D_reg_q[11][19]_i_26_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.326    39.884 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.821    40.704    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150    40.854 f  cpu/L_reg/D_reg_q[11][18]_i_22/O
                         net (fo=3, routed)           0.591    41.445    cpu/L_reg/D_reg_q[11][18]_i_22_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.326    41.771 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           1.114    42.885    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152    43.037 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.658    43.695    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.326    44.021 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           1.188    45.209    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.152    45.361 f  cpu/L_reg/D_reg_q[11][16]_i_23/O
                         net (fo=1, routed)           0.499    45.860    cpu/L_reg/D_reg_q[11][16]_i_23_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.332    46.192 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.872    47.063    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152    47.215 r  cpu/L_reg/D_reg_q[11][15]_i_21/O
                         net (fo=3, routed)           0.707    47.922    cpu/L_reg/D_reg_q[11][15]_i_21_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I2_O)        0.360    48.282 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.673    48.955    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.358    49.313 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.661    49.975    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.326    50.301 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           1.082    51.383    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.150    51.533 r  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.828    52.360    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.328    52.688 r  cpu/L_reg/D_reg_q[11][13]_i_7/O
                         net (fo=9, routed)           0.887    53.576    cpu/L_reg/D_reg_q[11][13]_i_7_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.150    53.726 f  cpu/L_reg/D_reg_q[11][12]_i_18/O
                         net (fo=1, routed)           0.823    54.548    cpu/L_reg/D_reg_q[11][12]_i_18_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.348    54.896 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           1.047    55.943    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.152    56.095 f  cpu/L_reg/D_reg_q[11][11]_i_18/O
                         net (fo=1, routed)           0.436    56.532    cpu/L_reg/D_reg_q[11][11]_i_18_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.326    56.858 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           0.936    57.794    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.116    57.910 r  cpu/L_reg/D_reg_q[11][10]_i_20/O
                         net (fo=3, routed)           0.986    58.896    cpu/L_reg/D_reg_q[11][10]_i_20_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.328    59.224 r  cpu/L_reg/D_reg_q[11][9]_i_31/O
                         net (fo=2, routed)           0.861    60.085    cpu/L_reg/D_reg_q[11][9]_i_31_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.146    60.231 f  cpu/L_reg/D_reg_q[11][9]_i_16/O
                         net (fo=1, routed)           1.027    61.258    cpu/L_reg/D_reg_q[11][9]_i_16_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.328    61.586 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=9, routed)           0.839    62.425    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.150    62.575 f  cpu/L_reg/D_reg_q[11][8]_i_21/O
                         net (fo=1, routed)           0.688    63.262    cpu/L_reg/D_reg_q[11][8]_i_21_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.326    63.588 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           1.021    64.610    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.119    64.729 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.886    65.615    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.332    65.947 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=9, routed)           1.016    66.963    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.150    67.113 r  cpu/L_reg/D_reg_q[11][6]_i_18/O
                         net (fo=3, routed)           0.786    67.899    cpu/L_reg/D_reg_q[11][6]_i_18_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.320    68.219 f  cpu/L_reg/D_reg_q[11][5]_i_32/O
                         net (fo=4, routed)           1.099    69.318    cpu/L_reg/D_reg_q[11][5]_i_32_n_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.354    69.672 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.603    70.275    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.332    70.607 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.969    71.575    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.152    71.727 r  cpu/L_reg/D_reg_q[11][4]_i_19/O
                         net (fo=3, routed)           0.750    72.478    cpu/L_reg/D_reg_q[11][4]_i_19_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.358    72.836 r  cpu/L_reg/D_reg_q[11][3]_i_37/O
                         net (fo=3, routed)           0.768    73.603    cpu/L_reg/D_reg_q[11][3]_i_37_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.358    73.961 r  cpu/L_reg/D_reg_q[11][3]_i_21/O
                         net (fo=1, routed)           0.693    74.654    cpu/L_reg/D_reg_q[11][3]_i_21_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.326    74.980 r  cpu/L_reg/D_reg_q[11][3]_i_7/O
                         net (fo=8, routed)           1.176    76.156    cpu/L_reg/D_reg_q[11][3]_i_7_n_0
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.152    76.308 f  cpu/L_reg/D_reg_q[11][2]_i_18/O
                         net (fo=3, routed)           0.683    76.991    cpu/L_reg/D_reg_q[11][2]_i_18_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.326    77.317 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.598    77.915    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.116    78.031 f  cpu/L_reg/D_reg_q[11][1]_i_14/O
                         net (fo=3, routed)           0.823    78.854    cpu/L_reg/D_reg_q[11][1]_i_14_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.328    79.182 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           1.063    80.244    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    80.396 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           1.060    81.457    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.326    81.783 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.591    82.374    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    82.498 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.230    83.728    cpu/L_reg/M_reg_write_data[0]
    SLICE_X48Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.441   104.846    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  cpu/L_reg/D_reg_q_reg[16][0]/C
                         clock pessimism              0.259   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)       -0.095   104.975    cpu/L_reg/D_reg_q_reg[16][0]
  -------------------------------------------------------------------
                         required time                        104.975    
                         arrival time                         -83.728    
  -------------------------------------------------------------------
                         slack                                 21.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.596     1.540    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/Q
                         net (fo=4, routed)           0.120     1.801    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.962    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     2.016    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6_n_7
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.864     2.054    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.596     1.540    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/Q
                         net (fo=4, routed)           0.120     1.801    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.962    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.027    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6_n_5
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.864     2.054    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.595     1.539    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.813    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.973    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.027    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]_i_1__4_n_7
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.863     2.052    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.595     1.539    forLoop_idx_0_2041067301[1].io_button_cond_row/CLK
    SLICE_X60Y49         FDSE                                         r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDSE (Prop_fdse_C_Q)         0.164     1.703 f  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[19]/Q
                         net (fo=2, routed)           0.149     1.852    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[19]
    SLICE_X60Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.897 r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.897    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q[16]_i_2__0_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.006 r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.007    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[16]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.060 r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.060    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[20]_i_1__0_n_7
    SLICE_X60Y50         FDSE                                         r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.863     2.052    forLoop_idx_0_2041067301[1].io_button_cond_row/CLK
    SLICE_X60Y50         FDSE                                         r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[20]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDSE (Hold_fdse_C_D)         0.134     1.941    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.595     1.539    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.813    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.973    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.038    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]_i_1__4_n_5
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.863     2.052    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.595     1.539    forLoop_idx_0_2041067301[1].io_button_cond_row/CLK
    SLICE_X60Y49         FDSE                                         r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDSE (Prop_fdse_C_Q)         0.164     1.703 f  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[19]/Q
                         net (fo=2, routed)           0.149     1.852    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[19]
    SLICE_X60Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.897 r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.897    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q[16]_i_2__0_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.006 r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.007    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[16]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.073 r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.073    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[20]_i_1__0_n_5
    SLICE_X60Y50         FDSE                                         r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.863     2.052    forLoop_idx_0_2041067301[1].io_button_cond_row/CLK
    SLICE_X60Y50         FDSE                                         r  forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[22]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDSE (Hold_fdse_C_D)         0.134     1.941    forLoop_idx_0_2041067301[1].io_button_cond_row/D_ctr2_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.596     1.540    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/Q
                         net (fo=4, routed)           0.120     1.801    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.962    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     2.052    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6_n_4
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.864     2.054    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.596     1.540    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/Q
                         net (fo=4, routed)           0.120     1.801    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.962    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     2.052    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6_n_6
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.864     2.054    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.596     1.540    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]/Q
                         net (fo=4, routed)           0.120     1.801    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.962    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     2.001    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[8]_i_1__6_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[12]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     2.055    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[12]_i_1__6_n_7
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.864     2.054    forLoop_idx_0_804730720[0].io_button_cond_start/CLK
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_804730720[0].io_button_cond_start/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.595     1.539    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.813    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[2]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.973    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.063    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[4]_i_1__4_n_6
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.863     2.052    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y42   cpu/D_gamemode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y41   cpu/FSM_sequential_D_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y42   cpu/FSM_sequential_D_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y41   cpu/FSM_sequential_D_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y45   cpu/L_reg/D_reg_q_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y48   cpu/L_reg/D_reg_q_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y48   cpu/L_reg/D_reg_q_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y42   cpu/D_gamemode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y42   cpu/D_gamemode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y41   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y41   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y42   cpu/FSM_sequential_D_state_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y42   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y42   cpu/D_gamemode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y42   cpu/D_gamemode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y41   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y41   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y42   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y42   cpu/FSM_sequential_D_state_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.794ns  (logic 11.022ns (29.955%)  route 25.772ns (70.045%))
  Logic Levels:           33  (CARRY4=7 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.566     5.150    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.738     7.345    cpu/L_reg/M_reg_count_min[8]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.469 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_185/O
                         net (fo=1, routed)           0.592     8.061    cpu/L_reg/io_segment_OBUF[6]_inst_i_185_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.185 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=8, routed)           1.008     9.193    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.317 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_207/O
                         net (fo=1, routed)           0.885    10.202    cpu/L_reg/io_segment_OBUF[6]_inst_i_207_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.326 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=3, routed)           1.855    12.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.519    12.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_130_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.209 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.209    cpu/L_reg/io_segment_OBUF[6]_inst_i_97_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.431 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_96/O[0]
                         net (fo=6, routed)           1.066    14.497    cpu/L_reg/decimal_renderer/L_68482bc8_remainder0[7]
    SLICE_X53Y38         LUT3 (Prop_lut3_I2_O)        0.325    14.822 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=7, routed)           1.025    15.847    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.326    16.173 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.433    16.606    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.150    16.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.482    18.238    cpu/L_reg/io_segment_OBUF[6]_inst_i_72_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.326    18.564 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_208/O
                         net (fo=2, routed)           0.605    19.169    cpu/L_reg/io_segment_OBUF[6]_inst_i_208_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.116    19.285 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_205/O
                         net (fo=2, routed)           0.610    19.895    cpu/L_reg/io_segment_OBUF[6]_inst_i_205_n_0
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.328    20.223 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_172/O
                         net (fo=2, routed)           0.894    21.116    cpu/L_reg/io_segment_OBUF[6]_inst_i_172_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.240 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=1, routed)           0.000    21.240    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.638    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.972 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_170/O[1]
                         net (fo=4, routed)           0.989    22.962    cpu/L_reg/io_segment_OBUF[6]_inst_i_170_n_6
    SLICE_X55Y38         LUT5 (Prop_lut5_I4_O)        0.303    23.265 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.475    23.739    cpu/L_reg/io_segment_OBUF[6]_inst_i_110_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.863 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_70/O
                         net (fo=7, routed)           1.299    25.162    cpu/L_reg/io_segment_OBUF[6]_inst_i_70_n_0
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.149    25.311 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/O
                         net (fo=8, routed)           0.874    26.185    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.332    26.517 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_192/O
                         net (fo=1, routed)           0.661    27.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_192_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.302 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=3, routed)           0.825    28.127    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.124    28.251 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.379    28.630    cpu/L_reg/io_segment_OBUF[6]_inst_i_99_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.026 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.026    cpu/L_reg/io_segment_OBUF[6]_inst_i_62_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.143 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    29.143    cpu/L_reg/io_segment_OBUF[6]_inst_i_109_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.362 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_108/O[0]
                         net (fo=1, routed)           0.857    30.220    cpu/L_reg/io_segment_OBUF[6]_inst_i_108_n_7
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.295    30.515 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.665    31.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_107_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=3, routed)           0.753    32.057    cpu/L_reg/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.150    32.207 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.468    32.675    cpu/seg/ctr/M_decimal_renderer_digits[0]_0[0]
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.328    33.003 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.466    33.469    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I1_O)        0.124    33.593 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.851    34.444    cpu/L_reg/io_segment[6]_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I2_O)        0.150    34.594 f  cpu/L_reg/io_segment_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.025    35.619    cpu/word_seg/ctr/M_seg_seg[1]
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.328    35.947 r  cpu/word_seg/ctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.473    38.420    io_segment_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.525    41.945 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.945    io_segment[1]
    G2                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.701ns  (logic 11.024ns (30.038%)  route 25.676ns (69.962%))
  Logic Levels:           33  (CARRY4=7 LUT2=5 LUT3=2 LUT4=3 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.566     5.150    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.738     7.345    cpu/L_reg/M_reg_count_min[8]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.469 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_185/O
                         net (fo=1, routed)           0.592     8.061    cpu/L_reg/io_segment_OBUF[6]_inst_i_185_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.185 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=8, routed)           1.008     9.193    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.317 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_207/O
                         net (fo=1, routed)           0.885    10.202    cpu/L_reg/io_segment_OBUF[6]_inst_i_207_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.326 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=3, routed)           1.855    12.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.519    12.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_130_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.209 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.209    cpu/L_reg/io_segment_OBUF[6]_inst_i_97_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.431 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_96/O[0]
                         net (fo=6, routed)           1.066    14.497    cpu/L_reg/decimal_renderer/L_68482bc8_remainder0[7]
    SLICE_X53Y38         LUT3 (Prop_lut3_I2_O)        0.325    14.822 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=7, routed)           1.025    15.847    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.326    16.173 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.433    16.606    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.150    16.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.482    18.238    cpu/L_reg/io_segment_OBUF[6]_inst_i_72_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.326    18.564 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_208/O
                         net (fo=2, routed)           0.605    19.169    cpu/L_reg/io_segment_OBUF[6]_inst_i_208_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.116    19.285 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_205/O
                         net (fo=2, routed)           0.610    19.895    cpu/L_reg/io_segment_OBUF[6]_inst_i_205_n_0
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.328    20.223 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_172/O
                         net (fo=2, routed)           0.894    21.116    cpu/L_reg/io_segment_OBUF[6]_inst_i_172_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.240 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=1, routed)           0.000    21.240    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.638    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.972 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_170/O[1]
                         net (fo=4, routed)           0.989    22.962    cpu/L_reg/io_segment_OBUF[6]_inst_i_170_n_6
    SLICE_X55Y38         LUT5 (Prop_lut5_I4_O)        0.303    23.265 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.475    23.739    cpu/L_reg/io_segment_OBUF[6]_inst_i_110_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.863 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_70/O
                         net (fo=7, routed)           1.299    25.162    cpu/L_reg/io_segment_OBUF[6]_inst_i_70_n_0
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.149    25.311 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/O
                         net (fo=8, routed)           0.874    26.185    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.332    26.517 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_192/O
                         net (fo=1, routed)           0.661    27.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_192_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.302 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=3, routed)           0.825    28.127    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.124    28.251 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.379    28.630    cpu/L_reg/io_segment_OBUF[6]_inst_i_99_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.026 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.026    cpu/L_reg/io_segment_OBUF[6]_inst_i_62_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.143 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    29.143    cpu/L_reg/io_segment_OBUF[6]_inst_i_109_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.362 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_108/O[0]
                         net (fo=1, routed)           0.857    30.220    cpu/L_reg/io_segment_OBUF[6]_inst_i_108_n_7
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.295    30.515 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.665    31.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_107_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.304 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=3, routed)           0.753    32.057    cpu/L_reg/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.150    32.207 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.449    32.656    cpu/L_reg/M_decimal_renderer_digits[0]_0[0]
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.328    32.984 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.151    33.135    cpu/L_reg/M_seg_values[2]
    SLICE_X53Y40         LUT6 (Prop_lut6_I4_O)        0.124    33.259 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.196    34.455    cpu/L_reg/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I2_O)        0.153    34.608 f  cpu/L_reg/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.848    35.457    cpu/word_seg/ctr/M_seg_seg[5]
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.331    35.788 r  cpu/word_seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.542    38.330    io_segment_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         3.521    41.851 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    41.851    io_segment[5]
    H2                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.513ns  (logic 10.808ns (29.600%)  route 25.705ns (70.400%))
  Logic Levels:           33  (CARRY4=7 LUT2=5 LUT3=2 LUT4=3 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.566     5.150    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.738     7.345    cpu/L_reg/M_reg_count_min[8]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.469 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_185/O
                         net (fo=1, routed)           0.592     8.061    cpu/L_reg/io_segment_OBUF[6]_inst_i_185_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.185 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=8, routed)           1.008     9.193    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.317 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_207/O
                         net (fo=1, routed)           0.885    10.202    cpu/L_reg/io_segment_OBUF[6]_inst_i_207_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.326 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=3, routed)           1.855    12.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.519    12.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_130_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.209 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.209    cpu/L_reg/io_segment_OBUF[6]_inst_i_97_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.431 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_96/O[0]
                         net (fo=6, routed)           1.066    14.497    cpu/L_reg/decimal_renderer/L_68482bc8_remainder0[7]
    SLICE_X53Y38         LUT3 (Prop_lut3_I2_O)        0.325    14.822 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=7, routed)           1.025    15.847    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.326    16.173 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.433    16.606    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.150    16.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.482    18.238    cpu/L_reg/io_segment_OBUF[6]_inst_i_72_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.326    18.564 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_208/O
                         net (fo=2, routed)           0.605    19.169    cpu/L_reg/io_segment_OBUF[6]_inst_i_208_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.116    19.285 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_205/O
                         net (fo=2, routed)           0.610    19.895    cpu/L_reg/io_segment_OBUF[6]_inst_i_205_n_0
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.328    20.223 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_172/O
                         net (fo=2, routed)           0.894    21.116    cpu/L_reg/io_segment_OBUF[6]_inst_i_172_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.240 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=1, routed)           0.000    21.240    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.638    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.972 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_170/O[1]
                         net (fo=4, routed)           0.989    22.962    cpu/L_reg/io_segment_OBUF[6]_inst_i_170_n_6
    SLICE_X55Y38         LUT5 (Prop_lut5_I4_O)        0.303    23.265 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.475    23.739    cpu/L_reg/io_segment_OBUF[6]_inst_i_110_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.863 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_70/O
                         net (fo=7, routed)           1.299    25.162    cpu/L_reg/io_segment_OBUF[6]_inst_i_70_n_0
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.149    25.311 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/O
                         net (fo=8, routed)           0.874    26.185    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.332    26.517 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_192/O
                         net (fo=1, routed)           0.661    27.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_192_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.302 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=3, routed)           0.825    28.127    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.124    28.251 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.379    28.630    cpu/L_reg/io_segment_OBUF[6]_inst_i_99_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.026 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.026    cpu/L_reg/io_segment_OBUF[6]_inst_i_62_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.143 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    29.143    cpu/L_reg/io_segment_OBUF[6]_inst_i_109_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.362 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_108/O[0]
                         net (fo=1, routed)           0.857    30.220    cpu/L_reg/io_segment_OBUF[6]_inst_i_108_n_7
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.295    30.515 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.665    31.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_107_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.304 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=3, routed)           0.753    32.057    cpu/L_reg/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.150    32.207 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.449    32.656    cpu/L_reg/M_decimal_renderer_digits[0]_0[0]
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.328    32.984 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.151    33.135    cpu/L_reg/M_seg_values[2]
    SLICE_X53Y40         LUT6 (Prop_lut6_I4_O)        0.124    33.259 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.196    34.455    cpu/L_reg/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    34.579 f  cpu/L_reg/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.856    35.435    cpu/word_seg/ctr/M_seg_seg[4]
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.559 r  cpu/word_seg/ctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.563    38.123    io_segment_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.541    41.664 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.664    io_segment[4]
    H5                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.407ns  (logic 11.050ns (30.351%)  route 25.357ns (69.649%))
  Logic Levels:           33  (CARRY4=7 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.566     5.150    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.738     7.345    cpu/L_reg/M_reg_count_min[8]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.469 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_185/O
                         net (fo=1, routed)           0.592     8.061    cpu/L_reg/io_segment_OBUF[6]_inst_i_185_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.185 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=8, routed)           1.008     9.193    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.317 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_207/O
                         net (fo=1, routed)           0.885    10.202    cpu/L_reg/io_segment_OBUF[6]_inst_i_207_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.326 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=3, routed)           1.855    12.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.519    12.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_130_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.209 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.209    cpu/L_reg/io_segment_OBUF[6]_inst_i_97_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.431 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_96/O[0]
                         net (fo=6, routed)           1.066    14.497    cpu/L_reg/decimal_renderer/L_68482bc8_remainder0[7]
    SLICE_X53Y38         LUT3 (Prop_lut3_I2_O)        0.325    14.822 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=7, routed)           1.025    15.847    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.326    16.173 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.433    16.606    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.150    16.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.482    18.238    cpu/L_reg/io_segment_OBUF[6]_inst_i_72_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.326    18.564 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_208/O
                         net (fo=2, routed)           0.605    19.169    cpu/L_reg/io_segment_OBUF[6]_inst_i_208_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.116    19.285 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_205/O
                         net (fo=2, routed)           0.610    19.895    cpu/L_reg/io_segment_OBUF[6]_inst_i_205_n_0
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.328    20.223 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_172/O
                         net (fo=2, routed)           0.894    21.116    cpu/L_reg/io_segment_OBUF[6]_inst_i_172_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.240 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=1, routed)           0.000    21.240    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.638    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.972 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_170/O[1]
                         net (fo=4, routed)           0.989    22.962    cpu/L_reg/io_segment_OBUF[6]_inst_i_170_n_6
    SLICE_X55Y38         LUT5 (Prop_lut5_I4_O)        0.303    23.265 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.475    23.739    cpu/L_reg/io_segment_OBUF[6]_inst_i_110_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.863 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_70/O
                         net (fo=7, routed)           1.299    25.162    cpu/L_reg/io_segment_OBUF[6]_inst_i_70_n_0
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.149    25.311 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/O
                         net (fo=8, routed)           0.874    26.185    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.332    26.517 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_192/O
                         net (fo=1, routed)           0.661    27.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_192_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.302 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=3, routed)           0.825    28.127    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.124    28.251 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.379    28.630    cpu/L_reg/io_segment_OBUF[6]_inst_i_99_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.026 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.026    cpu/L_reg/io_segment_OBUF[6]_inst_i_62_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.143 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    29.143    cpu/L_reg/io_segment_OBUF[6]_inst_i_109_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.362 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_108/O[0]
                         net (fo=1, routed)           0.857    30.220    cpu/L_reg/io_segment_OBUF[6]_inst_i_108_n_7
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.295    30.515 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.665    31.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_107_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=3, routed)           0.753    32.057    cpu/L_reg/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.150    32.207 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.468    32.675    cpu/seg/ctr/M_decimal_renderer_digits[0]_0[0]
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.328    33.003 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.466    33.469    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I1_O)        0.124    33.593 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.841    34.434    cpu/L_reg/io_segment[6]_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.152    34.586 f  cpu/L_reg/io_segment_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.559    35.145    cpu/word_seg/ctr/M_seg_seg[3]
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.348    35.493 r  cpu/word_seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.534    38.027    io_segment_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.531    41.558 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.558    io_segment[3]
    H4                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.200ns  (logic 10.793ns (29.814%)  route 25.407ns (70.186%))
  Logic Levels:           33  (CARRY4=7 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.566     5.150    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.738     7.345    cpu/L_reg/M_reg_count_min[8]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.469 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_185/O
                         net (fo=1, routed)           0.592     8.061    cpu/L_reg/io_segment_OBUF[6]_inst_i_185_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.185 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=8, routed)           1.008     9.193    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.317 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_207/O
                         net (fo=1, routed)           0.885    10.202    cpu/L_reg/io_segment_OBUF[6]_inst_i_207_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.326 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=3, routed)           1.855    12.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.519    12.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_130_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.209 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.209    cpu/L_reg/io_segment_OBUF[6]_inst_i_97_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.431 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_96/O[0]
                         net (fo=6, routed)           1.066    14.497    cpu/L_reg/decimal_renderer/L_68482bc8_remainder0[7]
    SLICE_X53Y38         LUT3 (Prop_lut3_I2_O)        0.325    14.822 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=7, routed)           1.025    15.847    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.326    16.173 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.433    16.606    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.150    16.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.482    18.238    cpu/L_reg/io_segment_OBUF[6]_inst_i_72_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.326    18.564 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_208/O
                         net (fo=2, routed)           0.605    19.169    cpu/L_reg/io_segment_OBUF[6]_inst_i_208_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.116    19.285 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_205/O
                         net (fo=2, routed)           0.610    19.895    cpu/L_reg/io_segment_OBUF[6]_inst_i_205_n_0
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.328    20.223 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_172/O
                         net (fo=2, routed)           0.894    21.116    cpu/L_reg/io_segment_OBUF[6]_inst_i_172_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.240 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=1, routed)           0.000    21.240    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.638    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.972 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_170/O[1]
                         net (fo=4, routed)           0.989    22.962    cpu/L_reg/io_segment_OBUF[6]_inst_i_170_n_6
    SLICE_X55Y38         LUT5 (Prop_lut5_I4_O)        0.303    23.265 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.475    23.739    cpu/L_reg/io_segment_OBUF[6]_inst_i_110_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.863 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_70/O
                         net (fo=7, routed)           1.299    25.162    cpu/L_reg/io_segment_OBUF[6]_inst_i_70_n_0
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.149    25.311 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/O
                         net (fo=8, routed)           0.874    26.185    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.332    26.517 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_192/O
                         net (fo=1, routed)           0.661    27.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_192_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.302 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=3, routed)           0.825    28.127    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.124    28.251 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.379    28.630    cpu/L_reg/io_segment_OBUF[6]_inst_i_99_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.026 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.026    cpu/L_reg/io_segment_OBUF[6]_inst_i_62_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.143 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    29.143    cpu/L_reg/io_segment_OBUF[6]_inst_i_109_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.362 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_108/O[0]
                         net (fo=1, routed)           0.857    30.220    cpu/L_reg/io_segment_OBUF[6]_inst_i_108_n_7
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.295    30.515 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.665    31.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_107_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=3, routed)           0.753    32.057    cpu/L_reg/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.150    32.207 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.468    32.675    cpu/seg/ctr/M_decimal_renderer_digits[0]_0[0]
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.328    33.003 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.466    33.469    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I1_O)        0.124    33.593 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.851    34.444    cpu/L_reg/io_segment[6]_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.124    34.568 f  cpu/L_reg/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.650    35.218    cpu/word_seg/ctr/M_seg_seg[0]
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.124    35.342 r  cpu/word_seg/ctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.483    37.825    io_segment_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.526    41.350 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.350    io_segment[0]
    G1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.856ns  (logic 10.808ns (30.144%)  route 25.048ns (69.856%))
  Logic Levels:           33  (CARRY4=7 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.566     5.150    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.738     7.345    cpu/L_reg/M_reg_count_min[8]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.469 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_185/O
                         net (fo=1, routed)           0.592     8.061    cpu/L_reg/io_segment_OBUF[6]_inst_i_185_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.185 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=8, routed)           1.008     9.193    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.317 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_207/O
                         net (fo=1, routed)           0.885    10.202    cpu/L_reg/io_segment_OBUF[6]_inst_i_207_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.326 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=3, routed)           1.855    12.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.519    12.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_130_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.209 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.209    cpu/L_reg/io_segment_OBUF[6]_inst_i_97_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.431 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_96/O[0]
                         net (fo=6, routed)           1.066    14.497    cpu/L_reg/decimal_renderer/L_68482bc8_remainder0[7]
    SLICE_X53Y38         LUT3 (Prop_lut3_I2_O)        0.325    14.822 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=7, routed)           1.025    15.847    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.326    16.173 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.433    16.606    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.150    16.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.482    18.238    cpu/L_reg/io_segment_OBUF[6]_inst_i_72_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.326    18.564 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_208/O
                         net (fo=2, routed)           0.605    19.169    cpu/L_reg/io_segment_OBUF[6]_inst_i_208_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.116    19.285 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_205/O
                         net (fo=2, routed)           0.610    19.895    cpu/L_reg/io_segment_OBUF[6]_inst_i_205_n_0
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.328    20.223 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_172/O
                         net (fo=2, routed)           0.894    21.116    cpu/L_reg/io_segment_OBUF[6]_inst_i_172_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.240 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=1, routed)           0.000    21.240    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.638    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.972 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_170/O[1]
                         net (fo=4, routed)           0.989    22.962    cpu/L_reg/io_segment_OBUF[6]_inst_i_170_n_6
    SLICE_X55Y38         LUT5 (Prop_lut5_I4_O)        0.303    23.265 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.475    23.739    cpu/L_reg/io_segment_OBUF[6]_inst_i_110_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.863 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_70/O
                         net (fo=7, routed)           1.299    25.162    cpu/L_reg/io_segment_OBUF[6]_inst_i_70_n_0
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.149    25.311 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/O
                         net (fo=8, routed)           0.874    26.185    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.332    26.517 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_192/O
                         net (fo=1, routed)           0.661    27.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_192_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.302 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=3, routed)           0.825    28.127    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.124    28.251 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.379    28.630    cpu/L_reg/io_segment_OBUF[6]_inst_i_99_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.026 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.026    cpu/L_reg/io_segment_OBUF[6]_inst_i_62_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.143 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    29.143    cpu/L_reg/io_segment_OBUF[6]_inst_i_109_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.362 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_108/O[0]
                         net (fo=1, routed)           0.857    30.220    cpu/L_reg/io_segment_OBUF[6]_inst_i_108_n_7
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.295    30.515 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.665    31.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_107_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=3, routed)           0.753    32.057    cpu/L_reg/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.150    32.207 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.468    32.675    cpu/seg/ctr/M_decimal_renderer_digits[0]_0[0]
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.328    33.003 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.466    33.469    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I1_O)        0.124    33.593 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.841    34.434    cpu/L_reg/io_segment[6]_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    34.558 f  cpu/L_reg/io_segment_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.407    34.965    cpu/word_seg/ctr/M_seg_seg[2]
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.124    35.089 r  cpu/word_seg/ctr/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.376    37.465    io_segment_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.541    41.006 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    41.006    io_segment[2]
    J3                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.504ns  (logic 10.665ns (30.040%)  route 24.839ns (69.960%))
  Logic Levels:           32  (CARRY4=7 LUT2=5 LUT3=2 LUT4=2 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.566     5.150    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.738     7.345    cpu/L_reg/M_reg_count_min[8]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.469 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_185/O
                         net (fo=1, routed)           0.592     8.061    cpu/L_reg/io_segment_OBUF[6]_inst_i_185_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.185 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_119/O
                         net (fo=8, routed)           1.008     9.193    cpu/L_reg/io_segment_OBUF[6]_inst_i_119_n_0
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.317 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_207/O
                         net (fo=1, routed)           0.885    10.202    cpu/L_reg/io_segment_OBUF[6]_inst_i_207_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.326 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=3, routed)           1.855    12.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.304 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.519    12.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_130_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.209 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.209    cpu/L_reg/io_segment_OBUF[6]_inst_i_97_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.431 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_96/O[0]
                         net (fo=6, routed)           1.066    14.497    cpu/L_reg/decimal_renderer/L_68482bc8_remainder0[7]
    SLICE_X53Y38         LUT3 (Prop_lut3_I2_O)        0.325    14.822 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=7, routed)           1.025    15.847    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.326    16.173 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.433    16.606    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.150    16.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.482    18.238    cpu/L_reg/io_segment_OBUF[6]_inst_i_72_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.326    18.564 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_208/O
                         net (fo=2, routed)           0.605    19.169    cpu/L_reg/io_segment_OBUF[6]_inst_i_208_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.116    19.285 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_205/O
                         net (fo=2, routed)           0.610    19.895    cpu/L_reg/io_segment_OBUF[6]_inst_i_205_n_0
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.328    20.223 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_172/O
                         net (fo=2, routed)           0.894    21.116    cpu/L_reg/io_segment_OBUF[6]_inst_i_172_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.240 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=1, routed)           0.000    21.240    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.638 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.638    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.972 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_170/O[1]
                         net (fo=4, routed)           0.989    22.962    cpu/L_reg/io_segment_OBUF[6]_inst_i_170_n_6
    SLICE_X55Y38         LUT5 (Prop_lut5_I4_O)        0.303    23.265 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.475    23.739    cpu/L_reg/io_segment_OBUF[6]_inst_i_110_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I0_O)        0.124    23.863 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_70/O
                         net (fo=7, routed)           1.299    25.162    cpu/L_reg/io_segment_OBUF[6]_inst_i_70_n_0
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.149    25.311 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/O
                         net (fo=8, routed)           0.874    26.185    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.332    26.517 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_192/O
                         net (fo=1, routed)           0.661    27.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_192_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124    27.302 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=3, routed)           0.825    28.127    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.124    28.251 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.379    28.630    cpu/L_reg/io_segment_OBUF[6]_inst_i_99_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.026 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.026    cpu/L_reg/io_segment_OBUF[6]_inst_i_62_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.143 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    29.143    cpu/L_reg/io_segment_OBUF[6]_inst_i_109_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.362 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_108/O[0]
                         net (fo=1, routed)           0.857    30.220    cpu/L_reg/io_segment_OBUF[6]_inst_i_108_n_7
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.295    30.515 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.665    31.180    cpu/L_reg/io_segment_OBUF[6]_inst_i_107_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.304 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_64/O
                         net (fo=3, routed)           0.753    32.057    cpu/L_reg/io_segment_OBUF[6]_inst_i_64_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.150    32.207 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.449    32.656    cpu/L_reg/M_decimal_renderer_digits[0]_0[0]
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.328    32.984 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.151    33.135    cpu/L_reg/M_seg_values[2]
    SLICE_X53Y40         LUT6 (Prop_lut6_I4_O)        0.124    33.259 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.215    34.474    cpu/L_reg/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.124    34.598 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.534    37.132    io_segment_OBUF[6]
    H1                   OBUF (Prop_obuf_I_O)         3.522    40.654 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.654    io_segment[6]
    H1                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 4.437ns (40.205%)  route 6.599ns (59.795%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.637     5.221    cpu/clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=40, routed)          1.497     7.175    cpu/D_state_q[2]
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.327 r  cpu/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=12, routed)          1.215     8.541    cpu/word_seg/ctr/io_segment[4]
    SLICE_X59Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.867 r  cpu/word_seg/ctr/seg_selector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.887    12.754    seg_selector_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.503    16.257 r  seg_selector_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.257    seg_selector[0]
    E6                                                                r  seg_selector[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.871ns  (logic 4.525ns (41.622%)  route 6.346ns (58.378%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.637     5.221    cpu/clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=40, routed)          1.497     7.175    cpu/D_state_q[2]
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.327 r  cpu/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=12, routed)          0.924     8.251    cpu/word_seg/ctr/io_segment[4]
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.577 r  cpu/word_seg/ctr/seg_selector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.925    12.502    seg_selector_OBUF[2]
    M6                   OBUF (Prop_obuf_I_O)         3.591    16.092 r  seg_selector_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.092    seg_selector[2]
    M6                                                                r  seg_selector[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.539ns  (logic 4.523ns (42.918%)  route 6.016ns (57.082%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.637     5.221    cpu/clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=40, routed)          1.497     7.175    cpu/D_state_q[2]
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.327 r  cpu/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=12, routed)          0.536     7.863    cpu/word_seg/ctr/io_segment[4]
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  cpu/word_seg/ctr/seg_selector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.982    12.171    seg_selector_OBUF[3]
    N6                   OBUF (Prop_obuf_I_O)         3.589    15.760 r  seg_selector_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.760    seg_selector[3]
    N6                                                                r  seg_selector[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.350ns (70.602%)  route 0.562ns (29.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.565     1.509    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/Q
                         net (fo=1, routed)           0.562     2.212    lopt_4
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.420 r  led_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.420    led_grid[0]
    K3                                                                r  led_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.360ns (70.504%)  route 0.569ns (29.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.565     1.509    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/Q
                         net (fo=1, routed)           0.569     2.219    lopt_14
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.438 r  led_grid_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.438    led_grid[4]
    K2                                                                r  led_grid[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.373ns (70.729%)  route 0.568ns (29.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.565     1.509    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/Q
                         net (fo=1, routed)           0.568     2.218    lopt_7
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.450 r  led_grid_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.450    led_grid[12]
    L2                                                                r  led_grid[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.371ns (67.789%)  route 0.651ns (32.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.565     1.509    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/Q
                         net (fo=1, routed)           0.651     2.301    lopt_18
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.531 r  led_grid_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.531    led_grid[8]
    L3                                                                r  led_grid[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.365ns (66.225%)  route 0.696ns (33.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.594     1.538    cpu/button_map/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  cpu/button_map/D_state_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cpu/button_map/D_state_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.696     2.375    lopt
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.598 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.598    col[0]
    G5                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/word_seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.411ns (62.699%)  route 0.839ns (37.301%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.567     1.511    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.164     1.675 f  cpu/word_seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=12, routed)          0.328     2.003    cpu/word_seg/ctr/M_ctr_value_0[1]
    SLICE_X59Y41         LUT6 (Prop_lut6_I2_O)        0.045     2.048 r  cpu/word_seg/ctr/seg_selector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.559    seg_selector_OBUF[1]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.761 r  seg_selector_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.761    seg_selector[1]
    K5                                                                r  seg_selector[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.389ns (61.385%)  route 0.874ns (38.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.594     1.538    cpu/button_map/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  cpu/button_map/D_state_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cpu/button_map/D_state_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.874     2.552    lopt_2
    E3                   OBUF (Prop_obuf_I_O)         1.248     3.800 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.800    col[2]
    E3                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.415ns (62.176%)  route 0.861ns (37.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.594     1.538    cpu/button_map/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  cpu/button_map/D_state_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cpu/button_map/D_state_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.861     2.540    lopt_1
    D4                   OBUF (Prop_obuf_I_O)         1.274     3.814 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.814    col[1]
    D4                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/D_gamemode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.428ns (61.106%)  route 0.909ns (38.894%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.565     1.509    cpu/clk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  cpu/D_gamemode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/D_gamemode_q_reg/Q
                         net (fo=9, routed)           0.226     1.875    cpu/word_seg/ctr/D_gamemode_q
    SLICE_X57Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  cpu/word_seg/ctr/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.683     2.604    io_segment_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.846 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.846    io_segment[2]
    J3                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/D_gamemode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.408ns (60.009%)  route 0.939ns (39.991%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.565     1.509    cpu/clk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  cpu/D_gamemode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/D_gamemode_q_reg/Q
                         net (fo=9, routed)           0.180     1.830    cpu/word_seg/ctr/D_gamemode_q
    SLICE_X55Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.875 r  cpu/word_seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.633    io_segment_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.856 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.856    io_segment[5]
    H2                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.634ns (27.545%)  route 4.298ns (72.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.672     5.181    reset_cond/rst_n_IBUF
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.305 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.626     5.932    reset_cond/M_reset_cond_in
    SLICE_X62Y39         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.517     4.922    reset_cond/CLK
    SLICE_X62Y39         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.634ns (27.545%)  route 4.298ns (72.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.672     5.181    reset_cond/rst_n_IBUF
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.305 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.626     5.932    reset_cond/M_reset_cond_in
    SLICE_X62Y39         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.517     4.922    reset_cond/CLK
    SLICE_X62Y39         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.634ns (27.545%)  route 4.298ns (72.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.672     5.181    reset_cond/rst_n_IBUF
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.305 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.626     5.932    reset_cond/M_reset_cond_in
    SLICE_X62Y39         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.517     4.922    reset_cond/CLK
    SLICE_X62Y39         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.634ns (27.545%)  route 4.298ns (72.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.672     5.181    reset_cond/rst_n_IBUF
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.305 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.626     5.932    reset_cond/M_reset_cond_in
    SLICE_X62Y39         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.517     4.922    reset_cond/CLK
    SLICE_X62Y39         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.360ns  (logic 1.613ns (30.099%)  route 3.747ns (69.901%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           2.405     3.895    forLoop_idx_0_2041067301[2].io_button_cond_row/D[0]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          1.341     5.360    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X57Y45         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.453     4.858    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X57Y45         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.360ns  (logic 1.613ns (30.099%)  route 3.747ns (69.901%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           2.405     3.895    forLoop_idx_0_2041067301[2].io_button_cond_row/D[0]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          1.341     5.360    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X57Y45         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.453     4.858    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X57Y45         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[1]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.360ns  (logic 1.613ns (30.099%)  route 3.747ns (69.901%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           2.405     3.895    forLoop_idx_0_2041067301[2].io_button_cond_row/D[0]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          1.341     5.360    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X57Y45         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.453     4.858    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X57Y45         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[2]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.360ns  (logic 1.613ns (30.099%)  route 3.747ns (69.901%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           2.405     3.895    forLoop_idx_0_2041067301[2].io_button_cond_row/D[0]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          1.341     5.360    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X57Y45         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.453     4.858    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X57Y45         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[3]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.613ns (30.911%)  route 3.606ns (69.089%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           2.405     3.895    forLoop_idx_0_2041067301[2].io_button_cond_row/D[0]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          1.200     5.219    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X57Y46         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.453     4.858    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X57Y46         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[4]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.613ns (30.911%)  route 3.606ns (69.089%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           2.405     3.895    forLoop_idx_0_2041067301[2].io_button_cond_row/D[0]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          1.200     5.219    forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X57Y46         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.453     4.858    forLoop_idx_0_2041067301[2].io_button_cond_row/CLK
    SLICE_X57Y46         FDSE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/D_ctr2_q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.262ns (28.149%)  route 0.668ns (71.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.668     0.930    forLoop_idx_0_2041067301[0].io_button_cond_row/sync/D[0]
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.861     2.051    forLoop_idx_0_2041067301[0].io_button_cond_row/sync/CLK
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.263ns (26.223%)  route 0.739ns (73.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           0.739     1.002    forLoop_idx_0_2041067301[1].io_button_cond_row/sync/D[0]
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_2041067301[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.861     2.051    forLoop_idx_0_2041067301[1].io_button_cond_row/sync/CLK
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_2041067301[1].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_804730720[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.260ns (25.141%)  route 0.774ns (74.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.774     1.034    forLoop_idx_0_804730720[0].io_button_cond_start/sync/D[0]
    SLICE_X62Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.864     2.054    forLoop_idx_0_804730720[0].io_button_cond_start/sync/CLK
    SLICE_X62Y50         FDRE                                         r  forLoop_idx_0_804730720[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1955943404[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.257ns (24.735%)  route 0.781ns (75.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.781     1.038    forLoop_idx_0_1955943404[0].io_button_cond_select/sync/D[0]
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_1955943404[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.835     2.025    forLoop_idx_0_1955943404[0].io_button_cond_select/sync/CLK
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_1955943404[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.257ns (23.111%)  route 0.855ns (76.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           0.855     1.112    forLoop_idx_0_2041067301[2].io_button_cond_row/sync/D[0]
    SLICE_X59Y52         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.863     2.052    forLoop_idx_0_2041067301[2].io_button_cond_row/sync/CLK
    SLICE_X59Y52         FDRE                                         r  forLoop_idx_0_2041067301[2].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.266ns (19.930%)  route 1.069ns (80.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           1.069     1.335    forLoop_idx_0_2041067301[3].io_button_cond_row/sync/D[0]
    SLICE_X58Y32         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.856     2.046    forLoop_idx_0_2041067301[3].io_button_cond_row/sync/CLK
    SLICE_X58Y32         FDRE                                         r  forLoop_idx_0_2041067301[3].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.307ns (22.491%)  route 1.057ns (77.509%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.916     1.177    forLoop_idx_0_2041067301[0].io_button_cond_row/D[0]
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.222 r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          0.142     1.364    forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X64Y47         FDSE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.867     2.057    forLoop_idx_0_2041067301[0].io_button_cond_row/CLK
    SLICE_X64Y47         FDSE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[16]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.307ns (22.491%)  route 1.057ns (77.509%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.916     1.177    forLoop_idx_0_2041067301[0].io_button_cond_row/D[0]
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.222 r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          0.142     1.364    forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X64Y47         FDSE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.867     2.057    forLoop_idx_0_2041067301[0].io_button_cond_row/CLK
    SLICE_X64Y47         FDSE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[17]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.307ns (22.491%)  route 1.057ns (77.509%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.916     1.177    forLoop_idx_0_2041067301[0].io_button_cond_row/D[0]
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.222 r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          0.142     1.364    forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X64Y47         FDSE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.867     2.057    forLoop_idx_0_2041067301[0].io_button_cond_row/CLK
    SLICE_X64Y47         FDSE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[18]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.307ns (22.491%)  route 1.057ns (77.509%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.916     1.177    forLoop_idx_0_2041067301[0].io_button_cond_row/D[0]
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.222 r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          0.142     1.364    forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X64Y47         FDSE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.867     2.057    forLoop_idx_0_2041067301[0].io_button_cond_row/CLK
    SLICE_X64Y47         FDSE                                         r  forLoop_idx_0_2041067301[0].io_button_cond_row/D_ctr2_q_reg[19]/C





