
module qlal3_ram_512x36_cell(input  [8:0] RAM_ADDR,
                             input  RAM_CLK,
                             input  RAM_CLKS,
                             output [35:0] RAM_RD_DATA,
                             input  RAM_RD_EN,
                             input  RAM_RME_af,
                             input  [3:0] RAM_RM_af,
                             input  RAM_TEST1_af,
                             input  [3:0] RAM_WR_BE,
                             input  [35:0] RAM_WR_DATA,
                             input  RAM_WR_EN);


endmodule

