

================================================================
== Vitis HLS Report for 'count_Pipeline_APPEARANCES'
================================================================
* Date:           Mon Jul  4 22:30:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.996 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  11.293 us|  11.293 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPEARANCES  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%count_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'count_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%prev_1 = alloca i32 1"   --->   Operation 7 'alloca' 'prev_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%prev_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %prev"   --->   Operation 11 'read' 'prev_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i2048 0, i2048 %empty"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %prev_read, i8 %prev_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %count_1_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_4 = load i11 %i" [byte_count_stream/src/byte_count_stream.cpp:55]   --->   Operation 17 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.88ns)   --->   "%icmp_ln53 = icmp_eq  i11 %i_4, i11 1024" [byte_count_stream/src/byte_count_stream.cpp:53]   --->   Operation 18 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 19 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.63ns)   --->   "%add_ln53 = add i11 %i_4, i11 1" [byte_count_stream/src/byte_count_stream.cpp:53]   --->   Operation 20 'add' 'add_ln53' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.body7.split_ifconv, void %for.end27.exitStub" [byte_count_stream/src/byte_count_stream.cpp:53]   --->   Operation 21 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i11 %i_4" [byte_count_stream/src/byte_count_stream.cpp:55]   --->   Operation 22 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i10 %trunc_ln55" [byte_count_stream/src/byte_count_stream.cpp:55]   --->   Operation 23 'zext' 'zext_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i8 %in_r, i32 0, i32 %zext_ln55" [byte_count_stream/src/byte_count_stream.cpp:55]   --->   Operation 24 'getelementptr' 'in_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%byte = load i10 %in_addr" [byte_count_stream/src/byte_count_stream.cpp:55]   --->   Operation 25 'load' 'byte' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln53 = store i11 %add_ln53, i11 %i" [byte_count_stream/src/byte_count_stream.cpp:53]   --->   Operation 26 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%prev_1_load_1 = load i8 %prev_1" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 27 'load' 'prev_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%byte = load i10 %in_addr" [byte_count_stream/src/byte_count_stream.cpp:55]   --->   Operation 28 'load' 'byte' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_2 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln57 = icmp_eq  i8 %byte, i8 %prev_1_load_1" [byte_count_stream/src/byte_count_stream.cpp:57]   --->   Operation 29 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln53 = store i8 %byte, i8 %prev_1" [byte_count_stream/src/byte_count_stream.cpp:53]   --->   Operation 30 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%count_load = load i8 %count_1_1"   --->   Operation 53 'load' 'count_load' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%prev_1_load = load i8 %prev_1"   --->   Operation 54 'load' 'prev_1_load' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_load2 = load i2048 %empty"   --->   Operation 55 'load' 'p_load2' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2048P0A, i2048 %p_out, i2048 %p_load2"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %prev_1_out, i8 %prev_1_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %count_1_1_out, i8 %count_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%count_load_1 = load i8 %count_1_1" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 31 'load' 'count_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_load = load i2048 %empty" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 32 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [byte_count_stream/src/byte_count_stream.cpp:54]   --->   Operation 33 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [byte_count_stream/src/byte_count_stream.cpp:50]   --->   Operation 34 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %prev_1_load_1, i3 0" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 35 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i11 %shl_ln1" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 36 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln60)   --->   "%shl_ln60 = shl i2048 255, i2048 %zext_ln60" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 37 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln60)   --->   "%zext_ln60_1 = zext i8 %count_load_1" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 38 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln60)   --->   "%shl_ln60_1 = shl i2048 %zext_ln60_1, i2048 %zext_ln60" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 39 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln60)   --->   "%xor_ln60 = xor i2048 %shl_ln60, i2048 32317006071311007300714876688669951960444102669715484032130345427524655138867890893197201411522913463688717960921898019494119559150490921095088152386448283120630877367300996091750197750389652106796057638384067568276792218642619756161838094338476170470581645852036305042887575891541065808607552399123930385521914333389668342420684974786564569494856176035326322058077805659331026192708460314150258592864177116725943603718461857357598351152301645904403697613233287231227125684710820209725157101726931323469678542580656697935045997268352998638215525166389437335543602135433229604645318478604952148193555853611059596230655" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 40 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln60)   --->   "%and_ln60 = and i2048 %p_load, i2048 %xor_ln60" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 41 'and' 'and_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (3.46ns) (out node of the LUT)   --->   "%or_ln60 = or i2048 %and_ln60, i2048 %shl_ln60_1" [byte_count_stream/src/byte_count_stream.cpp:60]   --->   Operation 42 'or' 'or_ln60' <Predicate = true> <Delay = 3.46> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node count_1)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %byte, i3 0" [byte_count_stream/src/byte_count_stream.cpp:61]   --->   Operation 43 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node count_1)   --->   "%zext_ln61 = zext i11 %shl_ln2" [byte_count_stream/src/byte_count_stream.cpp:61]   --->   Operation 44 'zext' 'zext_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node count_1)   --->   "%lshr_ln61 = lshr i2048 %or_ln60, i2048 %zext_ln61" [byte_count_stream/src/byte_count_stream.cpp:61]   --->   Operation 45 'lshr' 'lshr_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node count_1)   --->   "%trunc_ln61 = trunc i2048 %lshr_ln61" [byte_count_stream/src/byte_count_stream.cpp:61]   --->   Operation 46 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.40ns)   --->   "%select_ln57 = select i1 %icmp_ln57, i2048 %p_load, i2048 %or_ln60" [byte_count_stream/src/byte_count_stream.cpp:57]   --->   Operation 47 'select' 'select_ln57' <Predicate = true> <Delay = 2.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node count_1)   --->   "%select_ln57_1 = select i1 %icmp_ln57, i8 %count_load_1, i8 %trunc_ln61" [byte_count_stream/src/byte_count_stream.cpp:57]   --->   Operation 48 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (5.94ns) (out node of the LUT)   --->   "%count_1 = add i8 %select_ln57_1, i8 1" [byte_count_stream/src/byte_count_stream.cpp:50]   --->   Operation 49 'add' 'count_1' <Predicate = true> <Delay = 5.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln53 = store i2048 %select_ln57, i2048 %empty" [byte_count_stream/src/byte_count_stream.cpp:53]   --->   Operation 50 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln53 = store i8 %count_1, i8 %count_1_1" [byte_count_stream/src/byte_count_stream.cpp:53]   --->   Operation 51 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.body7" [byte_count_stream/src/byte_count_stream.cpp:53]   --->   Operation 52 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prev]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=5; pingpong=1; private_global=0; MemPort=[13]; IO mode=mem_fifo:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ prev_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ count_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count_1_1         (alloca           ) [ 0111]
prev_1            (alloca           ) [ 0110]
i                 (alloca           ) [ 0100]
empty             (alloca           ) [ 0111]
specinterface_ln0 (specinterface    ) [ 0000]
prev_read         (read             ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_4               (load             ) [ 0000]
icmp_ln53         (icmp             ) [ 0110]
empty_12          (speclooptripcount) [ 0000]
add_ln53          (add              ) [ 0000]
br_ln53           (br               ) [ 0000]
trunc_ln55        (trunc            ) [ 0000]
zext_ln55         (zext             ) [ 0000]
in_addr           (getelementptr    ) [ 0110]
store_ln53        (store            ) [ 0000]
prev_1_load_1     (load             ) [ 0101]
byte              (load             ) [ 0101]
icmp_ln57         (icmp             ) [ 0101]
store_ln53        (store            ) [ 0000]
count_load_1      (load             ) [ 0000]
p_load            (load             ) [ 0000]
specpipeline_ln54 (specpipeline     ) [ 0000]
specloopname_ln50 (specloopname     ) [ 0000]
shl_ln1           (bitconcatenate   ) [ 0000]
zext_ln60         (zext             ) [ 0000]
shl_ln60          (shl              ) [ 0000]
zext_ln60_1       (zext             ) [ 0000]
shl_ln60_1        (shl              ) [ 0000]
xor_ln60          (xor              ) [ 0000]
and_ln60          (and              ) [ 0000]
or_ln60           (or               ) [ 0000]
shl_ln2           (bitconcatenate   ) [ 0000]
zext_ln61         (zext             ) [ 0000]
lshr_ln61         (lshr             ) [ 0000]
trunc_ln61        (trunc            ) [ 0000]
select_ln57       (select           ) [ 0000]
select_ln57_1     (select           ) [ 0000]
count_1           (add              ) [ 0000]
store_ln53        (store            ) [ 0000]
store_ln53        (store            ) [ 0000]
br_ln53           (br               ) [ 0000]
count_load        (load             ) [ 0000]
prev_1_load       (load             ) [ 0000]
p_load2           (load             ) [ 0000]
write_ln0         (write            ) [ 0000]
write_ln0         (write            ) [ 0000]
write_ln0         (write            ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prev">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prev_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="count_1_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2048P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="count_1_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_1_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="prev_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prev_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="empty_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="prev_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prev_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="2048" slack="0"/>
<pin id="87" dir="0" index="2" bw="2048" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln0_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="in_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="byte/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="2048" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_4_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln53_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln53_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln55_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln55_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln53_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="prev_1_load_1_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_1_load_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln57_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln53_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="count_load_1_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="2"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2048" slack="2"/>
<pin id="186" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="1"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln60_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shl_ln60_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln60/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln60_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln60_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln60_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln60_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2048" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and_ln60_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2048" slack="0"/>
<pin id="222" dir="0" index="1" bw="2048" slack="0"/>
<pin id="223" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln60/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln60_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2048" slack="0"/>
<pin id="228" dir="0" index="1" bw="2048" slack="0"/>
<pin id="229" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shl_ln2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln61_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="lshr_ln61_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2048" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln61/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln61_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2048" slack="0"/>
<pin id="251" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln57_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="2048" slack="0"/>
<pin id="256" dir="0" index="2" bw="2048" slack="0"/>
<pin id="257" dir="1" index="3" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln57_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="count_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln53_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2048" slack="0"/>
<pin id="275" dir="0" index="1" bw="2048" slack="2"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln53_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="2"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="count_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="prev_1_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_1_load/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_load2_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2048" slack="1"/>
<pin id="293" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load2/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="count_1_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="count_1_1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="prev_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="prev_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="0"/>
<pin id="313" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="318" class="1005" name="empty_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2048" slack="0"/>
<pin id="320" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_ln53_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="330" class="1005" name="in_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="1"/>
<pin id="332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="prev_1_load_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_1_load_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="byte_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="byte "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln57_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="60" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="78" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="138" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="166"><net_src comp="147" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="112" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="112" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="181" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="194" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="198" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="184" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="208" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="226" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="184" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="226" pin="2"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="181" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="249" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="56" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="253" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="267" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="298"><net_src comp="62" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="306"><net_src comp="66" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="314"><net_src comp="70" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="321"><net_src comp="74" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="329"><net_src comp="141" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="105" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="338"><net_src comp="167" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="343"><net_src comp="112" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="348"><net_src comp="170" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="260" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
	Port: prev_1_out | {2 }
	Port: count_1_1_out | {2 }
 - Input state : 
	Port: count_Pipeline_APPEARANCES : prev | {1 }
	Port: count_Pipeline_APPEARANCES : in_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln53 : 2
		add_ln53 : 2
		br_ln53 : 3
		trunc_ln55 : 2
		zext_ln55 : 3
		in_addr : 4
		byte : 5
		store_ln53 : 3
	State 2
		icmp_ln57 : 1
		store_ln53 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		zext_ln60 : 1
		shl_ln60 : 2
		zext_ln60_1 : 1
		shl_ln60_1 : 2
		xor_ln60 : 3
		and_ln60 : 3
		or_ln60 : 3
		zext_ln61 : 1
		lshr_ln61 : 3
		trunc_ln61 : 4
		select_ln57 : 3
		select_ln57_1 : 5
		count_1 : 6
		store_ln53 : 4
		store_ln53 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   lshr   |    lshr_ln61_fu_243   |    0    |   2171  |
|----------|-----------------------|---------|---------|
|  select  |   select_ln57_fu_253  |    0    |   2048  |
|          |  select_ln57_1_fu_260 |    0    |    8    |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln60_fu_214    |    0    |   2048  |
|----------|-----------------------|---------|---------|
|    and   |    and_ln60_fu_220    |    0    |   2048  |
|----------|-----------------------|---------|---------|
|    or    |     or_ln60_fu_226    |    0    |   2048  |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln60_fu_198    |    0    |    24   |
|          |   shl_ln60_1_fu_208   |    0    |    24   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln53_fu_147    |    0    |    12   |
|          |     count_1_fu_267    |    0    |    15   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln53_fu_141   |    0    |    11   |
|          |    icmp_ln57_fu_170   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   read   |  prev_read_read_fu_78 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          | write_ln0_write_fu_84 |    0    |    0    |
|   write  | write_ln0_write_fu_91 |    0    |    0    |
|          | write_ln0_write_fu_98 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln55_fu_153   |    0    |    0    |
|          |   trunc_ln61_fu_249   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln55_fu_157   |    0    |    0    |
|   zext   |    zext_ln60_fu_194   |    0    |    0    |
|          |   zext_ln60_1_fu_204  |    0    |    0    |
|          |    zext_ln61_fu_239   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln1_fu_187    |    0    |    0    |
|          |     shl_ln2_fu_232    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |  10468  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     byte_reg_340    |    8   |
|  count_1_1_reg_295  |    8   |
|    empty_reg_318    |  2048  |
|      i_reg_311      |   11   |
|  icmp_ln53_reg_326  |    1   |
|  icmp_ln57_reg_345  |    1   |
|   in_addr_reg_330   |   10   |
|prev_1_load_1_reg_335|    8   |
|    prev_1_reg_303   |    8   |
+---------------------+--------+
|        Total        |  2103  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  10468 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  2103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2103  |  10477 |
+-----------+--------+--------+--------+
