/* auto generated by GEN_VIC_COLLECT, do not edit! */
/* 151215_1300 */

#ifndef __HW_IRQID_ARM_APP_H
#define __HW_IRQID_ARM_APP_H

typedef enum
{
  IRQID_ARM_FIREWALL = 64,
  IRQID_ARM_CAN_CTRL1 = 63,
  IRQID_ARM_CAN_CTRL0 = 62,
  IRQID_ARM_BISS1 = 61,
  IRQID_ARM_BISS0 = 60,
  IRQID_ARM_ENDAT1 = 59,
  IRQID_ARM_ENDAT0 = 58,
  IRQID_ARM_IDPM_HOST = 57,
  IRQID_ARM_HS_HOST_HSC8TO15 = 56,
  IRQID_ARM_HS_HOST_HSC7 = 55,
  IRQID_ARM_HS_HOST_HSC6 = 54,
  IRQID_ARM_HS_HOST_HSC5 = 53,
  IRQID_ARM_HS_HOST_HSC4 = 52,
  IRQID_ARM_HS_HOST_HSC3 = 51,
  IRQID_ARM_HS_HOST_HSC2 = 50,
  IRQID_ARM_HS_HOST_HSC1 = 49,
  IRQID_ARM_HS_HOST_HSC0 = 48,
  IRQID_ARM_FPU = 47,
  IRQID_ARM_CTI1 = 46,
  IRQID_ARM_CTI0 = 45,
  IRQID_ARM_TRIGGER_OUT_EDGE1 = 44,
  IRQID_ARM_TRIGGER_OUT_EDGE0 = 43,
  IRQID_ARM_GPIO_TIMER2 = 42,
  IRQID_ARM_GPIO_TIMER1 = 41,
  IRQID_ARM_GPIO_TIMER0 = 40,
  IRQID_ARM_GPIO7 = 39,
  IRQID_ARM_GPIO6 = 38,
  IRQID_ARM_GPIO5 = 37,
  IRQID_ARM_GPIO4 = 36,
  IRQID_ARM_GPIO3 = 35,
  IRQID_ARM_GPIO2 = 34,
  IRQID_ARM_GPIO1 = 33,
  IRQID_ARM_GPIO0 = 32,
  IRQID_ARM_HIF_RDY_TO = 31,
  IRQID_ARM_MTGY = 30,
  IRQID_ARM_AES = 29,
  IRQID_ARM_HASH = 28,
  IRQID_ARM_ADC1 = 27,
  IRQID_ARM_ADC0 = 26,
  IRQID_ARM_ETH = 25,
  IRQID_ARM_HIF_PIO = 24,
  IRQID_ARM_SQI = 23,
  IRQID_ARM_BOD = 22,
  IRQID_ARM_UART_XPIC = 21,
  IRQID_ARM_SPI_XPIC = 20,
  IRQID_ARM_SPI2 = 19,
  IRQID_ARM_SPI1 = 18,
  IRQID_ARM_SPI0 = 17,
  IRQID_ARM_IO_LINK = 16,
  IRQID_ARM_NFIFO = 15,
  IRQID_ARM_XPIC_WDG = 14,
  IRQID_ARM_XPIC_DEBUG = 13,
  IRQID_ARM_ECC_2BIT_ERROR = 12,
  IRQID_ARM_ECC_1BIT_ERROR = 11,
  IRQID_ARM_I2C_XPIC = 10,
  IRQID_ARM_I2C = 9,
  IRQID_ARM_UART = 8,
  IRQID_ARM_MCP = 7,
  IRQID_ARM_DMAC = 6,
  IRQID_ARM_WDG = 5,
  IRQID_ARM_TIMER_SYSTIME_S = 4,
  IRQID_ARM_TIMER2 = 3,
  IRQID_ARM_TIMER1 = 2,
  IRQID_ARM_TIMER0 = 1,
  IRQID_ARM_SW = 0
} IRQID_ARM_E;
#endif
