//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Fri Oct  4 17:24:35 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 6 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 7 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v "
// file 8 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreapb3_c0\coreapb3_c0.v "
// file 9 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coregpio_c0\coregpio_c0_0\rtl\vlog\core\coregpio.v "
// file 10 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coregpio_c0\coregpio_c0.v "
// file 11 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v "
// file 12 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coretimer_c0\coretimer_c0.v "
// file 13 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\clock_gen.v "
// file 14 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v "
// file 15 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\tx_async.v "
// file 16 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v "
// file 17 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\coreuart.v "
// file 18 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\coreuartapb.v "
// file 19 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0.v "
// file 20 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_clockmux.v "
// file 21 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v "
// file 22 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v "
// file 23 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_rf.v "
// file 24 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_control.v "
// file 25 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi.v "
// file 26 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\corespi.v "
// file 27 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\corespi_c1\corespi_c1.v "
// file 28 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\sd_if\sd_if.v "
// file 29 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\corespi_c0\corespi_c0.v "
// file 30 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v "
// file 31 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\user_interfaces\user_interfaces.v "
// file 32 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\ccc_0\ddr_mss_sb_ccc_0_fccc.v "
// file 33 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 34 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v "
// file 35 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_mss\ddr_mss_sb_mss_syn.v "
// file 36 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_mss\ddr_mss_sb_mss.v "
// file 37 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v "
// file 38 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 39 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 40 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\ddr_mss_sb.v "
// file 41 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss\ddr_mss.v "
// file 42 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v "
// file 43 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 44 "\c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\designer\m2s_creative_ddr_top\synthesis.fdc "
// file 45 "\c:/git/arch/cortex-m3/fpga-design/m3_m2s025_fabricip_ddr_flash_sdcard/designer/m2s_creative_ddr_top/synthesis.fdc "

`timescale 100 ps/100 ps
module ddr_mss_sb_CCC_0_FCCC (
  LOCK,
  m2s_creative_demo_0_FIC_0_CLK,
  CLK0_PAD
)
;
output LOCK ;
output m2s_creative_demo_0_FIC_0_CLK ;
input CLK0_PAD ;
wire LOCK ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire CLK0_PAD ;
wire [7:0] PRDATA;
wire CLK0_PAD_net ;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2_net ;
wire GL3 ;
// @32:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @32:21
  CLKINT GL0_INST (
	.Y(m2s_creative_demo_0_FIC_0_CLK),
	.A(GL0_net)
);
// @32:23
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2_net),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000F18C2718C231839DC00404040800301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ddr_mss_sb_CCC_0_FCCC */

module CoreConfigP_Z1 (
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA,
  CORECONFIGP_0_MDDR_APBmslave_PRDATA,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA,
  CORECONFIGP_0_MDDR_APBmslave_PWDATA,
  CORECONFIGP_0_MDDR_APBmslave_PADDR,
  INIT_DONE_int,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE,
  CORECONFIGP_0_MDDR_APBmslave_PSLVERR,
  CORECONFIGP_0_MDDR_APBmslave_PREADY,
  CORECONFIGP_0_MDDR_APBmslave_PSELx,
  CORECONFIGP_0_CONFIG1_DONE,
  CORECONFIGP_0_CONFIG2_DONE,
  CORECONFIGP_0_SOFT_RESET_F2M,
  CORECONFIGP_0_SOFT_M3_RESET,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR,
  CORECONFIGP_0_MDDR_APBmslave_PWRITE,
  CORECONFIGP_0_APB_S_PCLK,
  CORECONFIGP_0_APB_S_PCLK_i,
  FIC_2_APB_M_PRESET_N_arst,
  CORECONFIGP_0_MDDR_APBmslave_PENABLE
)
;
input [15:2] ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR ;
input [16:0] ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA ;
input [15:0] CORECONFIGP_0_MDDR_APBmslave_PRDATA ;
output [17:0] ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA ;
output [15:0] CORECONFIGP_0_MDDR_APBmslave_PWDATA ;
output [10:2] CORECONFIGP_0_MDDR_APBmslave_PADDR ;
input INIT_DONE_int ;
input ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
input ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
input ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
input CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
input CORECONFIGP_0_MDDR_APBmslave_PREADY ;
output CORECONFIGP_0_MDDR_APBmslave_PSELx ;
output CORECONFIGP_0_CONFIG1_DONE ;
output CORECONFIGP_0_CONFIG2_DONE ;
output CORECONFIGP_0_SOFT_RESET_F2M ;
output CORECONFIGP_0_SOFT_M3_RESET ;
output ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
output ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
output CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
input CORECONFIGP_0_APB_S_PCLK ;
input CORECONFIGP_0_APB_S_PCLK_i ;
input FIC_2_APB_M_PRESET_N_arst ;
output CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire INIT_DONE_int ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
wire CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PREADY ;
wire CORECONFIGP_0_MDDR_APBmslave_PSELx ;
wire CORECONFIGP_0_CONFIG1_DONE ;
wire CORECONFIGP_0_CONFIG2_DONE ;
wire CORECONFIGP_0_SOFT_RESET_F2M ;
wire CORECONFIGP_0_SOFT_M3_RESET ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
wire CORECONFIGP_0_APB_S_PCLK ;
wire CORECONFIGP_0_APB_S_PCLK_i ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire [1:0] state_Z;
wire [1:0] state_ns;
wire [16:0] soft_reset_reg_Z;
wire [16:0] FIC_2_APB_M_PWDATA;
wire [15:2] FIC_2_APB_M_PADDR;
wire [15:12] paddr_Z;
wire [17:0] prdata;
wire [15:2] int_prdata_m_0;
wire [0:0] int_prdata_2_Z;
wire [1:0] int_prdata_Z;
wire VCC ;
wire MDDR_PENABLE_2_Z ;
wire GND ;
wire INIT_DONE_q2_Z ;
wire INIT_DONE_q1_Z ;
wire INIT_DONE ;
wire psel_Z ;
wire state_43_d_i ;
wire FIC_2_APB_M_PWRITE ;
wire state_43_d ;
wire pslverr ;
wire un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_Z ;
wire soft_reset_reg4_Z ;
wire control_reg_15_Z ;
wire un1_int_sel_0_sqmuxa_Z ;
wire N_255 ;
wire FIC_2_APB_M_PENABLE ;
wire int_prdata_sn_N_7_mux ;
wire int_sel_0_sqmuxa_Z ;
wire N_253 ;
wire control_reg_15_2_Z ;
wire control_reg_15_1_Z ;
wire FIC_2_APB_M_PSEL ;
wire next_state5_Z ;
wire pready ;
wire N_348 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
// @37:461
  SLE MDDR_PENABLE (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PENABLE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK_i),
	.D(MDDR_PENABLE_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:566
  SLE INIT_DONE_q2 (
	.Q(INIT_DONE_q2_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(INIT_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:566
  SLE INIT_DONE_q1 (
	.Q(INIT_DONE_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(INIT_DONE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:461
  SLE psel (
	.Q(psel_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK_i),
	.D(state_43_d_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:447
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:447
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE pwrite (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWRITE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWRITE),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE FIC_2_APB_M_PSLVERR (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(pslverr),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:447
  SLE FIC_2_APB_M_PREADY (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.ADn(GND),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(state_Z[1]),
	.EN(un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[10]  (
	.Q(soft_reset_reg_Z[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[10]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[9]  (
	.Q(soft_reset_reg_Z[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[9]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[8]  (
	.Q(soft_reset_reg_Z[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[8]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[7]  (
	.Q(soft_reset_reg_Z[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[7]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[6]  (
	.Q(soft_reset_reg_Z[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[6]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[5]  (
	.Q(soft_reset_reg_Z[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[5]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[4]  (
	.Q(soft_reset_reg_Z[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[4]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[3]  (
	.Q(soft_reset_reg_Z[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[3]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[2]  (
	.Q(CORECONFIGP_0_SOFT_M3_RESET),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[2]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[1]  (
	.Q(CORECONFIGP_0_SOFT_RESET_F2M),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[1]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[0]  (
	.Q(soft_reset_reg_Z[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[0]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:603
  SLE \control_reg_1[1]  (
	.Q(CORECONFIGP_0_CONFIG2_DONE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[1]),
	.EN(control_reg_15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:603
  SLE \control_reg_1[0]  (
	.Q(CORECONFIGP_0_CONFIG1_DONE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[0]),
	.EN(control_reg_15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[16]  (
	.Q(soft_reset_reg_Z[16]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[16]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[15]  (
	.Q(soft_reset_reg_Z[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[15]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[14]  (
	.Q(soft_reset_reg_Z[14]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[14]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[13]  (
	.Q(soft_reset_reg_Z[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[13]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[12]  (
	.Q(soft_reset_reg_Z[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[12]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:626
  SLE \soft_reset_reg[11]  (
	.Q(soft_reset_reg_Z[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[11]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[9]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[9]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[8]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[8]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[7]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[7]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[6]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[6]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[5]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[5]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[4]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[4]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[3]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[3]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[2]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[2]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[2]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[9]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[9]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[8]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[8]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[7]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[7]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[6]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[6]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[5]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[5]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[4]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[4]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[3]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[3]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[2]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[2]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[2]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[1]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[1]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[1]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[0]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[0]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[15]  (
	.Q(paddr_Z[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[15]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[13]  (
	.Q(paddr_Z[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[13]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[12]  (
	.Q(paddr_Z[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[12]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \paddr[10]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[10]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[8]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[8]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[7]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[7]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[6]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[6]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[5]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[5]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[4]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[4]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[3]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[3]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[2]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[2]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[2]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[1]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[1]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[1]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[0]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[0]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[15]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[15]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[14]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[14]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[14]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[13]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[13]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[12]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[12]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[11]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[11]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:255
  SLE \pwdata[10]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[10]),
	.EN(state_43_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[17]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[17]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[16]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[16]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[16]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[15]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[15]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[14]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[14]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[14]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[13]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[13]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[12]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[12]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[11]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[11]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[10]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[10]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:546
  SLE \FIC_2_APB_M_PRDATA[9]  (
	.Q(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[9]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:491
  CFG4 \FIC_2_APB_M_PRDATA_RNO[16]  (
	.A(FIC_2_APB_M_PADDR[4]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(N_255),
	.Y(prdata[16])
);
defparam \FIC_2_APB_M_PRDATA_RNO[16] .INIT=16'hE000;
// @37:636
  CFG4 soft_reset_reg4 (
	.A(FIC_2_APB_M_PENABLE),
	.B(FIC_2_APB_M_PWRITE),
	.C(int_prdata_sn_N_7_mux),
	.D(int_sel_0_sqmuxa_Z),
	.Y(soft_reset_reg4_Z)
);
defparam soft_reset_reg4.INIT=16'h8000;
// @37:672
  CFG4 \int_prdata_1[1]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(CORECONFIGP_0_SOFT_RESET_F2M),
	.Y(N_253)
);
defparam \int_prdata_1[1] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[9]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[9]),
	.Y(int_prdata_m_0[9])
);
defparam \prdata_0_iv_RNO[9] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[8]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[8]),
	.Y(int_prdata_m_0[8])
);
defparam \prdata_0_iv_RNO[8] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[7]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[7]),
	.Y(int_prdata_m_0[7])
);
defparam \prdata_0_iv_RNO[7] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[6]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[6]),
	.Y(int_prdata_m_0[6])
);
defparam \prdata_0_iv_RNO[6] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[4]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[4]),
	.Y(int_prdata_m_0[4])
);
defparam \prdata_0_iv_RNO[4] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[3]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[3]),
	.Y(int_prdata_m_0[3])
);
defparam \prdata_0_iv_RNO[3] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[2]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(CORECONFIGP_0_SOFT_M3_RESET),
	.Y(int_prdata_m_0[2])
);
defparam \prdata_0_iv_RNO[2] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[15]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[15]),
	.Y(int_prdata_m_0[15])
);
defparam \prdata_0_iv_RNO[15] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[14]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[14]),
	.Y(int_prdata_m_0[14])
);
defparam \prdata_0_iv_RNO[14] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[13]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[13]),
	.Y(int_prdata_m_0[13])
);
defparam \prdata_0_iv_RNO[13] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[12]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[12]),
	.Y(int_prdata_m_0[12])
);
defparam \prdata_0_iv_RNO[12] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[11]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[11]),
	.Y(int_prdata_m_0[11])
);
defparam \prdata_0_iv_RNO[11] .INIT=16'h1000;
// @37:491
  CFG4 \prdata_0_iv_RNO[10]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[10]),
	.Y(int_prdata_m_0[10])
);
defparam \prdata_0_iv_RNO[10] .INIT=16'h1000;
// @37:672
  CFG4 \int_prdata_1[16]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[4]),
	.C(FIC_2_APB_M_PADDR[3]),
	.D(soft_reset_reg_Z[16]),
	.Y(N_255)
);
defparam \int_prdata_1[16] .INIT=16'h0F0B;
// @37:447
  CFG2 state_s0_0_a2_i (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(state_43_d_i)
);
defparam state_s0_0_a2_i.INIT=4'hE;
// @37:672
  CFG3 \int_prdata[0]  (
	.A(soft_reset_reg_Z[0]),
	.B(int_prdata_2_Z[0]),
	.C(int_prdata_sn_N_7_mux),
	.Y(int_prdata_Z[0])
);
defparam \int_prdata[0] .INIT=8'hEC;
// @37:611
  CFG2 control_reg_15_2 (
	.A(FIC_2_APB_M_PADDR[3]),
	.B(FIC_2_APB_M_PADDR[4]),
	.Y(control_reg_15_2_Z)
);
defparam control_reg_15_2.INIT=4'h1;
// @37:447
  CFG2 state_s0_0_a2 (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(state_43_d)
);
defparam state_s0_0_a2.INIT=4'h1;
// @37:611
  CFG2 control_reg_15_1 (
	.A(FIC_2_APB_M_PENABLE),
	.B(FIC_2_APB_M_PWRITE),
	.Y(control_reg_15_1_Z)
);
defparam control_reg_15_1.INIT=4'h8;
// @37:419
  CFG2 next_state5 (
	.A(FIC_2_APB_M_PENABLE),
	.B(FIC_2_APB_M_PSEL),
	.Y(next_state5_Z)
);
defparam next_state5.INIT=4'h4;
// @37:685
  CFG3 \FIC_2_APB_M_PADDR_keep_RNIO5VK[3]  (
	.A(FIC_2_APB_M_PADDR[4]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[2]),
	.Y(int_prdata_sn_N_7_mux)
);
defparam \FIC_2_APB_M_PADDR_keep_RNIO5VK[3] .INIT=8'h02;
// @37:476
  CFG4 MDDR_PENABLE_2 (
	.A(paddr_Z[12]),
	.B(paddr_Z[15]),
	.C(paddr_Z[13]),
	.D(state_Z[1]),
	.Y(MDDR_PENABLE_2_Z)
);
defparam MDDR_PENABLE_2.INIT=16'h0100;
// @37:447
  CFG3 \state_ns_0_a3[0]  (
	.A(next_state5_Z),
	.B(state_Z[0]),
	.C(state_Z[1]),
	.Y(state_ns[0])
);
defparam \state_ns_0_a3[0] .INIT=8'h02;
// @37:447
  CFG3 \state_ns_0[1]  (
	.A(state_Z[1]),
	.B(pready),
	.C(state_Z[0]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=8'hF2;
// @37:461
  CFG4 MDDR_PSEL (
	.A(paddr_Z[12]),
	.B(paddr_Z[15]),
	.C(paddr_Z[13]),
	.D(psel_Z),
	.Y(CORECONFIGP_0_MDDR_APBmslave_PSELx)
);
defparam MDDR_PSEL.INIT=16'h0100;
// @37:461
  CFG3 int_sel_0_sqmuxa (
	.A(paddr_Z[13]),
	.B(psel_Z),
	.C(paddr_Z[15]),
	.Y(int_sel_0_sqmuxa_Z)
);
defparam int_sel_0_sqmuxa.INIT=8'h08;
// @37:672
  CFG4 \int_prdata_2[0]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(control_reg_15_2_Z),
	.C(CORECONFIGP_0_CONFIG1_DONE),
	.D(INIT_DONE_q2_Z),
	.Y(int_prdata_2_Z[0])
);
defparam \int_prdata_2[0] .INIT=16'hC840;
// @37:416
  CFG3 un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0 (
	.A(state_ns[0]),
	.B(pready),
	.C(state_Z[1]),
	.Y(un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_Z)
);
defparam un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0.INIT=8'hEA;
// @37:491
  CFG2 un1_int_sel_0_sqmuxa (
	.A(int_sel_0_sqmuxa_Z),
	.B(psel_Z),
	.Y(un1_int_sel_0_sqmuxa_Z)
);
defparam un1_int_sel_0_sqmuxa.INIT=4'hB;
// @37:461
  CFG2 MDDR_PSEL_RNI4NOO (
	.A(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.B(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.Y(pready)
);
defparam MDDR_PSEL_RNI4NOO.INIT=4'hD;
// @37:461
  CFG2 FIC_2_APB_M_PSLVERR_RNO (
	.A(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.B(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.Y(pslverr)
);
defparam FIC_2_APB_M_PSLVERR_RNO.INIT=4'h8;
// @37:491
  CFG4 \FIC_2_APB_M_PRDATA_RNO[17]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(un1_int_sel_0_sqmuxa_Z),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(FIC_2_APB_M_PADDR[3]),
	.Y(prdata[17])
);
defparam \FIC_2_APB_M_PRDATA_RNO[17] .INIT=16'h0080;
// @37:611
  CFG4 control_reg_15 (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(int_sel_0_sqmuxa_Z),
	.C(control_reg_15_2_Z),
	.D(control_reg_15_1_Z),
	.Y(control_reg_15_Z)
);
defparam control_reg_15.INIT=16'h4000;
// @37:491
  CFG4 \prdata_0_iv_RNO[5]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[5]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(FIC_2_APB_M_PADDR[3]),
	.Y(int_prdata_m_0[5])
);
defparam \prdata_0_iv_RNO[5] .INIT=16'h0A40;
// @37:672
  CFG4 \int_prdata[1]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(control_reg_15_2_Z),
	.C(N_253),
	.D(CORECONFIGP_0_CONFIG2_DONE),
	.Y(int_prdata_Z[1])
);
defparam \int_prdata[1] .INIT=16'h7430;
// @37:491
  CFG4 \prdata_0_iv[15]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]),
	.B(int_prdata_m_0[15]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[15])
);
defparam \prdata_0_iv[15] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[14]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]),
	.B(int_prdata_m_0[14]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[14])
);
defparam \prdata_0_iv[14] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[13]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]),
	.B(int_prdata_m_0[13]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[13])
);
defparam \prdata_0_iv[13] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[12]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]),
	.B(int_prdata_m_0[12]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[12])
);
defparam \prdata_0_iv[12] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[11]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[11]),
	.B(int_prdata_m_0[11]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[11])
);
defparam \prdata_0_iv[11] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[10]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[10]),
	.B(int_prdata_m_0[10]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[10])
);
defparam \prdata_0_iv[10] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[9]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]),
	.B(int_prdata_m_0[9]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[9])
);
defparam \prdata_0_iv[9] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[8]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[8]),
	.B(int_prdata_m_0[8]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[8])
);
defparam \prdata_0_iv[8] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[7]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]),
	.B(int_prdata_m_0[7]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[7])
);
defparam \prdata_0_iv[7] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[6]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]),
	.B(int_prdata_m_0[6]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[6])
);
defparam \prdata_0_iv[6] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[4]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[4]),
	.B(int_prdata_m_0[4]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[4])
);
defparam \prdata_0_iv[4] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[3]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]),
	.B(int_prdata_m_0[3]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[3])
);
defparam \prdata_0_iv[3] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[2]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[2]),
	.B(int_prdata_m_0[2]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[2])
);
defparam \prdata_0_iv[2] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[5]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]),
	.B(int_prdata_m_0[5]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[5])
);
defparam \prdata_0_iv[5] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[1]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]),
	.B(int_prdata_Z[1]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[1])
);
defparam \prdata_0_iv[1] .INIT=16'hEAC0;
// @37:491
  CFG4 \prdata_0_iv[0]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[0]),
	.B(int_prdata_Z[0]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[0])
);
defparam \prdata_0_iv[0] .INIT=16'hEAC0;
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
//@40:337
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign FIC_2_APB_M_PADDR[2] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[2];
assign FIC_2_APB_M_PADDR[3] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[3];
assign FIC_2_APB_M_PADDR[4] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[4];
assign FIC_2_APB_M_PADDR[5] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[5];
assign FIC_2_APB_M_PADDR[6] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[6];
assign FIC_2_APB_M_PADDR[7] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[7];
assign FIC_2_APB_M_PADDR[8] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[8];
assign FIC_2_APB_M_PADDR[9] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[9];
assign FIC_2_APB_M_PADDR[10] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10];
assign FIC_2_APB_M_PADDR[12] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[12];
assign FIC_2_APB_M_PADDR[13] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13];
assign FIC_2_APB_M_PADDR[15] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15];
assign FIC_2_APB_M_PWDATA[0] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[0];
assign FIC_2_APB_M_PWDATA[1] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[1];
assign FIC_2_APB_M_PWDATA[2] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[2];
assign FIC_2_APB_M_PWDATA[3] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[3];
assign FIC_2_APB_M_PWDATA[4] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[4];
assign FIC_2_APB_M_PWDATA[5] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[5];
assign FIC_2_APB_M_PWDATA[6] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[6];
assign FIC_2_APB_M_PWDATA[7] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[7];
assign FIC_2_APB_M_PWDATA[8] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[8];
assign FIC_2_APB_M_PWDATA[9] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[9];
assign FIC_2_APB_M_PWDATA[10] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[10];
assign FIC_2_APB_M_PWDATA[11] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[11];
assign FIC_2_APB_M_PWDATA[12] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[12];
assign FIC_2_APB_M_PWDATA[13] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[13];
assign FIC_2_APB_M_PWDATA[14] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[14];
assign FIC_2_APB_M_PWDATA[15] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[15];
assign FIC_2_APB_M_PWDATA[16] = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16];
assign INIT_DONE = INIT_DONE_int;
assign FIC_2_APB_M_PSEL = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx;
assign FIC_2_APB_M_PENABLE = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE;
assign FIC_2_APB_M_PWRITE = ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE;
endmodule /* CoreConfigP_Z1 */

module CoreResetP_Z2 (
  CORECONFIGP_0_CONFIG1_DONE,
  CORECONFIGP_0_CONFIG2_DONE,
  CORECONFIGP_0_SOFT_RESET_F2M,
  CORECONFIGP_0_SOFT_M3_RESET,
  INIT_DONE_int_1z,
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  FIC_2_APB_M_PRESET_N_arst,
  FABOSC_0_RCOSC_25_50MHZ_O2F,
  SOFT_M3_RESET_i,
  SOFT_RESET_F2M_i,
  INIT_DONE_int_arst,
  m2s_creative_demo_0_FIC_0_CLK
)
;
input CORECONFIGP_0_CONFIG1_DONE ;
input CORECONFIGP_0_CONFIG2_DONE ;
input CORECONFIGP_0_SOFT_RESET_F2M ;
input CORECONFIGP_0_SOFT_M3_RESET ;
output INIT_DONE_int_1z ;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input FIC_2_APB_M_PRESET_N_arst ;
input FABOSC_0_RCOSC_25_50MHZ_O2F ;
output SOFT_M3_RESET_i ;
output SOFT_RESET_F2M_i ;
output INIT_DONE_int_arst ;
input m2s_creative_demo_0_FIC_0_CLK ;
wire CORECONFIGP_0_CONFIG1_DONE ;
wire CORECONFIGP_0_CONFIG2_DONE ;
wire CORECONFIGP_0_SOFT_RESET_F2M ;
wire CORECONFIGP_0_SOFT_M3_RESET ;
wire INIT_DONE_int_1z ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire SOFT_M3_RESET_i ;
wire SOFT_RESET_F2M_i ;
wire INIT_DONE_int_arst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire [6:0] sm0_state_Z;
wire [13:0] count_ddr_Z;
wire [12:0] count_ddr_s;
wire [13:13] count_ddr_s_Z;
wire [6:6] sm0_state_ns_a3_Z;
wire [5:2] sm0_state_ns_Z;
wire [12:1] count_ddr_cry_Z;
wire [12:1] count_ddr_cry_Y;
wire [13:13] count_ddr_s_FCO;
wire [13:13] count_ddr_s_Y;
wire INIT_DONE_int_rep_Z ;
wire VCC ;
wire sm0_areset_n_clk_base_Z ;
wire GND ;
wire sm0_areset_n_arst ;
wire sm0_areset_n ;
wire sm0_areset_n_rcosc_Z ;
wire sm0_areset_n_rcosc_0 ;
wire sm0_areset_n_clk_base_0 ;
wire SOFT_RESET_F2M ;
wire SOFT_M3_RESET ;
wire count_ddre ;
wire CONFIG2_DONE_q1_Z ;
wire CONFIG2_DONE ;
wire CONFIG2_DONE_clk_base_Z ;
wire CONFIG1_DONE_q1_Z ;
wire CONFIG1_DONE ;
wire CONFIG1_DONE_clk_base_Z ;
wire release_sdif3_core_Z ;
wire sdif3_areset_n_rcosc_Z ;
wire release_sdif2_core_Z ;
wire sdif2_areset_n_rcosc_Z ;
wire release_sdif1_core_Z ;
wire sdif1_areset_n_rcosc_Z ;
wire release_sdif0_core_Z ;
wire sdif0_areset_n_rcosc_Z ;
wire sdif3_spll_lock_q1_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif2_core_q1_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif0_core_q1_Z ;
wire ddr_settled_q1_Z ;
wire ddr_settled_Z ;
wire count_ddr_enable_q1_Z ;
wire count_ddr_enable_Z ;
wire sdif3_spll_lock_q2_Z ;
wire MSS_HPMS_READY_int_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire sm0_areset_n_rcosc_q1_Z ;
wire sm0_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif0_core_clk_base_Z ;
wire ddr_settled_clk_base_Z ;
wire sdif3_areset_n_rcosc_q1_Z ;
wire sdif2_areset_n_rcosc_q1_Z ;
wire sdif1_areset_n_rcosc_q1_Z ;
wire sdif0_areset_n_rcosc_q1_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire next_count_ddr_enable_0_sqmuxa ;
wire un1_next_ddr_ready_0_sqmuxa_Z ;
wire ddr_settled6_Z ;
wire mss_ready_state_Z ;
wire count_ddr_s_154_FCO ;
wire count_ddr_s_154_S ;
wire count_ddr_s_154_Y ;
wire ddr_settled6_6_Z ;
wire next_sm0_state20_1_Z ;
wire ddr_settled6_9_Z ;
wire ddr_settled6_8_Z ;
wire ddr_settled6_7_Z ;
wire next_sm0_state20_Z ;
wire N_3 ;
wire N_231 ;
wire N_230 ;
wire N_229 ;
wire N_228 ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
// @39:1089
  SLE INIT_DONE_int_rep (
	.Q(INIT_DONE_int_rep_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT sdif0_areset_n_RNI1MJ6 (
	.Y(sm0_areset_n_arst),
	.A(sm0_areset_n)
);
  CLKINT sm0_areset_n_rcosc_RNIKPIB (
	.Y(sm0_areset_n_rcosc_Z),
	.A(sm0_areset_n_rcosc_0)
);
  CLKINT sm0_areset_n_clk_base_RNIEPAB (
	.Y(sm0_areset_n_clk_base_Z),
	.A(sm0_areset_n_clk_base_0)
);
  CLKINT INIT_DONE_int_rep_RNI4QV7 (
	.Y(INIT_DONE_int_arst),
	.A(INIT_DONE_int_rep_Z)
);
  CFG1 \count_ddr_RNO[0]  (
	.A(count_ddr_Z[0]),
	.Y(count_ddr_s[0])
);
defparam \count_ddr_RNO[0] .INIT=2'h1;
  CFG1 SOFT_RESET_F2M_keep_RNI1INF (
	.A(SOFT_RESET_F2M),
	.Y(SOFT_RESET_F2M_i)
);
defparam SOFT_RESET_F2M_keep_RNI1INF.INIT=2'h1;
  CFG1 SOFT_M3_RESET_keep_RNIS1IB (
	.A(SOFT_M3_RESET),
	.Y(SOFT_M3_RESET_i)
);
defparam SOFT_M3_RESET_keep_RNIS1IB.INIT=2'h1;
// @39:1613
  SLE \count_ddr[13]  (
	.Q(count_ddr_Z[13]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s_Z[13]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[12]  (
	.Q(count_ddr_Z[12]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[12]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[11]  (
	.Q(count_ddr_Z[11]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[11]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[10]  (
	.Q(count_ddr_Z[10]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[10]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[9]  (
	.Q(count_ddr_Z[9]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[9]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[8]  (
	.Q(count_ddr_Z[8]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[8]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[7]  (
	.Q(count_ddr_Z[7]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[7]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[6]  (
	.Q(count_ddr_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[6]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[5]  (
	.Q(count_ddr_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[5]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[4]  (
	.Q(count_ddr_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[4]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[3]  (
	.Q(count_ddr_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[3]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[2]  (
	.Q(count_ddr_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[2]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[1]  (
	.Q(count_ddr_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[1]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE \count_ddr[0]  (
	.Q(count_ddr_Z[0]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[0]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:946
  SLE CONFIG2_DONE_q1 (
	.Q(CONFIG2_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CONFIG2_DONE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:946
  SLE CONFIG2_DONE_clk_base (
	.Q(CONFIG2_DONE_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CONFIG2_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:929
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CONFIG1_DONE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:929
  SLE CONFIG1_DONE_clk_base (
	.Q(CONFIG1_DONE_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1581
  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1549
  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sdif2_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1517
  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sdif1_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1485
  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:963
  SLE sdif3_spll_lock_q1 (
	.Q(sdif3_spll_lock_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1455
  SLE count_ddr_enable_q1 (
	.Q(count_ddr_enable_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_enable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:963
  SLE sdif3_spll_lock_q2 (
	.Q(sdif3_spll_lock_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sdif3_spll_lock_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:856
  SLE sm0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:856
  SLE sm0_areset_n_rcosc (
	.Q(sm0_areset_n_rcosc_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:755
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:755
  SLE sm0_areset_n_clk_base (
	.Q(sm0_areset_n_clk_base_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1646
  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1455
  SLE count_ddr_enable_rcosc (
	.Q(count_ddre),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_enable_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:912
  SLE sdif3_areset_n_rcosc_q1 (
	.Q(sdif3_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:912
  SLE sdif3_areset_n_rcosc (
	.Q(sdif3_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif3_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:898
  SLE sdif2_areset_n_rcosc_q1 (
	.Q(sdif2_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:898
  SLE sdif2_areset_n_rcosc (
	.Q(sdif2_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif2_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:884
  SLE sdif1_areset_n_rcosc_q1 (
	.Q(sdif1_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:884
  SLE sdif1_areset_n_rcosc (
	.Q(sdif1_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif1_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:870
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sdif0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:870
  SLE sdif0_areset_n_rcosc (
	.Q(sdif0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1089
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_ns_a3_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1089
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1089
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1089
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1089
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1089
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sm0_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1089
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1089
  SLE count_ddr_enable (
	.Q(count_ddr_enable_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(next_count_ddr_enable_0_sqmuxa),
	.EN(un1_next_ddr_ready_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(ddr_settled6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1089
  SLE INIT_DONE_int (
	.Q(INIT_DONE_int_1z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1613
  ARI1 count_ddr_s_154 (
	.FCO(count_ddr_s_154_FCO),
	.S(count_ddr_s_154_S),
	.Y(count_ddr_s_154_Y),
	.B(count_ddr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_ddr_s_154.INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[1]  (
	.FCO(count_ddr_cry_Z[1]),
	.S(count_ddr_s[1]),
	.Y(count_ddr_cry_Y[1]),
	.B(count_ddr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_s_154_FCO)
);
defparam \count_ddr_cry[1] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[2]  (
	.FCO(count_ddr_cry_Z[2]),
	.S(count_ddr_s[2]),
	.Y(count_ddr_cry_Y[2]),
	.B(count_ddr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[1])
);
defparam \count_ddr_cry[2] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[3]  (
	.FCO(count_ddr_cry_Z[3]),
	.S(count_ddr_s[3]),
	.Y(count_ddr_cry_Y[3]),
	.B(count_ddr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[2])
);
defparam \count_ddr_cry[3] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[4]  (
	.FCO(count_ddr_cry_Z[4]),
	.S(count_ddr_s[4]),
	.Y(count_ddr_cry_Y[4]),
	.B(count_ddr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[3])
);
defparam \count_ddr_cry[4] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[5]  (
	.FCO(count_ddr_cry_Z[5]),
	.S(count_ddr_s[5]),
	.Y(count_ddr_cry_Y[5]),
	.B(count_ddr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[4])
);
defparam \count_ddr_cry[5] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[6]  (
	.FCO(count_ddr_cry_Z[6]),
	.S(count_ddr_s[6]),
	.Y(count_ddr_cry_Y[6]),
	.B(count_ddr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[5])
);
defparam \count_ddr_cry[6] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[7]  (
	.FCO(count_ddr_cry_Z[7]),
	.S(count_ddr_s[7]),
	.Y(count_ddr_cry_Y[7]),
	.B(count_ddr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[6])
);
defparam \count_ddr_cry[7] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[8]  (
	.FCO(count_ddr_cry_Z[8]),
	.S(count_ddr_s[8]),
	.Y(count_ddr_cry_Y[8]),
	.B(count_ddr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[7])
);
defparam \count_ddr_cry[8] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[9]  (
	.FCO(count_ddr_cry_Z[9]),
	.S(count_ddr_s[9]),
	.Y(count_ddr_cry_Y[9]),
	.B(count_ddr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[8])
);
defparam \count_ddr_cry[9] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[10]  (
	.FCO(count_ddr_cry_Z[10]),
	.S(count_ddr_s[10]),
	.Y(count_ddr_cry_Y[10]),
	.B(count_ddr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[9])
);
defparam \count_ddr_cry[10] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[11]  (
	.FCO(count_ddr_cry_Z[11]),
	.S(count_ddr_s[11]),
	.Y(count_ddr_cry_Y[11]),
	.B(count_ddr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[10])
);
defparam \count_ddr_cry[11] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_s[13]  (
	.FCO(count_ddr_s_FCO[13]),
	.S(count_ddr_s_Z[13]),
	.Y(count_ddr_s_Y[13]),
	.B(count_ddr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[12])
);
defparam \count_ddr_s[13] .INIT=20'h4AA00;
// @39:1613
  ARI1 \count_ddr_cry[12]  (
	.FCO(count_ddr_cry_Z[12]),
	.S(count_ddr_s[12]),
	.Y(count_ddr_cry_Y[12]),
	.B(count_ddr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[11])
);
defparam \count_ddr_cry[12] .INIT=20'h4AA00;
// @39:1011
  CFG4 un1_next_ddr_ready_0_sqmuxa (
	.A(sdif3_spll_lock_q2_Z),
	.B(ddr_settled_clk_base_Z),
	.C(sm0_state_Z[4]),
	.D(sm0_state_Z[3]),
	.Y(un1_next_ddr_ready_0_sqmuxa_Z)
);
defparam un1_next_ddr_ready_0_sqmuxa.INIT=16'hEAC0;
// @39:1637
  CFG2 ddr_settled6_6 (
	.A(count_ddr_Z[11]),
	.B(count_ddr_Z[12]),
	.Y(ddr_settled6_6_Z)
);
defparam ddr_settled6_6.INIT=4'h1;
// @39:1055
  CFG2 next_sm0_state20_1 (
	.A(release_sdif2_core_clk_base_Z),
	.B(release_sdif3_core_clk_base_Z),
	.Y(next_sm0_state20_1_Z)
);
defparam next_sm0_state20_1.INIT=4'h8;
// @39:1089
  CFG2 \sm0_state_ns_a3[6]  (
	.A(CONFIG2_DONE_clk_base_Z),
	.B(sm0_state_Z[5]),
	.Y(sm0_state_ns_a3_Z[6])
);
defparam \sm0_state_ns_a3[6] .INIT=4'h8;
// @39:1031
  CFG2 next_count_ddr_enable_0_sqmuxa_0_a3 (
	.A(sdif3_spll_lock_q2_Z),
	.B(sm0_state_Z[3]),
	.Y(next_count_ddr_enable_0_sqmuxa)
);
defparam next_count_ddr_enable_0_sqmuxa_0_a3.INIT=4'h8;
// @39:641
  CFG2 sdif0_areset_n (
	.A(MSS_HPMS_READY_int_Z),
	.B(POWER_ON_RESET_N),
	.Y(sm0_areset_n)
);
defparam sdif0_areset_n.INIT=4'h8;
// @39:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @39:1637
  CFG4 ddr_settled6_9 (
	.A(count_ddr_Z[6]),
	.B(count_ddr_Z[5]),
	.C(count_ddr_Z[3]),
	.D(count_ddr_Z[0]),
	.Y(ddr_settled6_9_Z)
);
defparam ddr_settled6_9.INIT=16'h0001;
// @39:1637
  CFG4 ddr_settled6_8 (
	.A(count_ddr_Z[13]),
	.B(count_ddr_Z[7]),
	.C(count_ddr_Z[2]),
	.D(count_ddr_Z[1]),
	.Y(ddr_settled6_8_Z)
);
defparam ddr_settled6_8.INIT=16'h0002;
// @39:1637
  CFG4 ddr_settled6_7 (
	.A(count_ddr_Z[10]),
	.B(count_ddr_Z[9]),
	.C(count_ddr_Z[8]),
	.D(count_ddr_Z[4]),
	.Y(ddr_settled6_7_Z)
);
defparam ddr_settled6_7.INIT=16'h8000;
// @39:1089
  CFG4 \sm0_state_ns[3]  (
	.A(sm0_state_Z[2]),
	.B(CONFIG1_DONE_clk_base_Z),
	.C(sm0_state_Z[3]),
	.D(sdif3_spll_lock_q2_Z),
	.Y(sm0_state_ns_Z[3])
);
defparam \sm0_state_ns[3] .INIT=16'h88F8;
// @39:1089
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[2]),
	.B(CONFIG1_DONE_clk_base_Z),
	.C(sm0_state_Z[1]),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hF2;
// @39:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
// @39:1055
  CFG4 next_sm0_state20 (
	.A(release_sdif0_core_clk_base_Z),
	.B(release_sdif1_core_clk_base_Z),
	.C(next_sm0_state20_1_Z),
	.D(ddr_settled_clk_base_Z),
	.Y(next_sm0_state20_Z)
);
defparam next_sm0_state20.INIT=16'h8000;
// @39:1637
  CFG4 ddr_settled6 (
	.A(ddr_settled6_6_Z),
	.B(ddr_settled6_7_Z),
	.C(ddr_settled6_8_Z),
	.D(ddr_settled6_9_Z),
	.Y(ddr_settled6_Z)
);
defparam ddr_settled6.INIT=16'h8000;
// @39:1089
  CFG4 \sm0_state_ns[5]  (
	.A(sm0_state_Z[4]),
	.B(next_sm0_state20_Z),
	.C(sm0_state_Z[5]),
	.D(CONFIG2_DONE_clk_base_Z),
	.Y(sm0_state_ns_Z[5])
);
defparam \sm0_state_ns[5] .INIT=16'h88F8;
// @39:1089
  CFG3 \sm0_state_ns[4]  (
	.A(sm0_state_Z[4]),
	.B(next_sm0_state20_Z),
	.C(next_count_ddr_enable_0_sqmuxa),
	.Y(sm0_state_ns_Z[4])
);
defparam \sm0_state_ns[4] .INIT=8'hF2;
//@40:458
//@40:458
//@40:458
//@40:458
//@40:458
//@40:458
//@40:458
//@40:458
//@40:458
//@40:458
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign CONFIG1_DONE = CORECONFIGP_0_CONFIG1_DONE;
assign CONFIG2_DONE = CORECONFIGP_0_CONFIG2_DONE;
assign SOFT_RESET_F2M = CORECONFIGP_0_SOFT_RESET_F2M;
assign SOFT_M3_RESET = CORECONFIGP_0_SOFT_M3_RESET;
endmodule /* CoreResetP_Z2 */

module ddr_mss_sb_MSS (
  MDDR_DQS,
  MDDR_DQS_N,
  CORECONFIGP_0_MDDR_APBmslave_PWDATA,
  CORECONFIGP_0_MDDR_APBmslave_PADDR,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA,
  CORECONFIGP_0_MDDR_APBmslave_PRDATA,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15,
  MDDR_ADDR,
  MDDR_BA,
  MDDR_DM_RDQS,
  MDDR_DQ,
  MDDR_CLK,
  MDDR_CLK_N,
  CORECONFIGP_0_MDDR_APBmslave_PWRITE,
  CORECONFIGP_0_MDDR_APBmslave_PSELx,
  CORECONFIGP_0_MDDR_APBmslave_PENABLE,
  m2s_creative_demo_0_FIC_0_CLK,
  SOFT_RESET_F2M_i,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY,
  LOCK,
  SOFT_M3_RESET_i,
  N_26_i,
  N_28_i,
  User_Interfaces_0_TIMINT,
  CORECONFIGP_0_MDDR_APBmslave_PSLVERR,
  CORECONFIGP_0_MDDR_APBmslave_PREADY,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx,
  ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE,
  MSS_RESET_N_M2F,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  MDDR_CAS_N,
  MDDR_CKE,
  MDDR_CS_N,
  MDDR_DQS_TMATCH_0_IN,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_ODT,
  MDDR_RAS_N,
  MDDR_RESET_N,
  MDDR_WE_N,
  CORECONFIGP_0_APB_S_PCLK_i,
  FIC_2_APB_M_PRESET_N_arst,
  CORECONFIGP_0_APB_S_PCLK
)
;
inout [1:0] MDDR_DQS /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DQS_N /* synthesis syn_tristate = 1 */ ;
input [15:0] CORECONFIGP_0_MDDR_APBmslave_PWDATA ;
input [10:2] CORECONFIGP_0_MDDR_APBmslave_PADDR ;
input [17:0] ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA ;
input [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA ;
output [15:0] CORECONFIGP_0_MDDR_APBmslave_PRDATA ;
output [16:0] ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA ;
output [15:2] ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR ;
output [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15 ;
output [15:0] MDDR_ADDR ;
output [2:0] MDDR_BA ;
inout [1:0] MDDR_DM_RDQS /* synthesis syn_tristate = 1 */ ;
inout [15:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
output MDDR_CLK ;
output MDDR_CLK_N ;
input CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
input CORECONFIGP_0_MDDR_APBmslave_PSELx ;
input CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
input m2s_creative_demo_0_FIC_0_CLK ;
input SOFT_RESET_F2M_i ;
input ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
input ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
input LOCK ;
input SOFT_M3_RESET_i ;
input N_26_i ;
input N_28_i ;
input User_Interfaces_0_TIMINT ;
output CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
output CORECONFIGP_0_MDDR_APBmslave_PREADY ;
output ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
output ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
output ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
output MSS_RESET_N_M2F ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
output MDDR_CAS_N ;
output MDDR_CKE ;
output MDDR_CS_N ;
input MDDR_DQS_TMATCH_0_IN ;
output MDDR_DQS_TMATCH_0_OUT ;
output MDDR_ODT ;
output MDDR_RAS_N ;
output MDDR_RESET_N ;
output MDDR_WE_N ;
output CORECONFIGP_0_APB_S_PCLK_i ;
output FIC_2_APB_M_PRESET_N_arst ;
output CORECONFIGP_0_APB_S_PCLK ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15 ;
wire MDDR_CLK ;
wire MDDR_CLK_N ;
wire CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
wire CORECONFIGP_0_MDDR_APBmslave_PSELx ;
wire CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire SOFT_RESET_F2M_i ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
wire LOCK ;
wire SOFT_M3_RESET_i ;
wire N_26_i ;
wire N_28_i ;
wire User_Interfaces_0_TIMINT ;
wire CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PREADY ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
wire MSS_RESET_N_M2F ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire MDDR_CAS_N ;
wire MDDR_CKE ;
wire MDDR_CS_N ;
wire MDDR_DQS_TMATCH_0_IN ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_ODT ;
wire MDDR_RAS_N ;
wire MDDR_RESET_N ;
wire MDDR_WE_N ;
wire CORECONFIGP_0_APB_S_PCLK_i ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire CORECONFIGP_0_APB_S_PCLK ;
wire [1:0] DRAM_FIFO_WE_OUT_net_0;
wire [17:0] DRAM_DQ_OUT_net_0;
wire [17:0] DRAM_DQ_OE_net_0;
wire [2:0] DRAM_DM_RDQS_OUT_net_0;
wire [2:0] DM_OE_net_0;
wire [2:0] DRAM_BA_net_0;
wire [15:0] DRAM_ADDR_net_0;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:8] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [11:11] FIC_2_APB_M_PADDR;
wire [31:17] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [2:0] DRAM_DQS_OUT_net_0;
wire [2:0] DRAM_DQS_OE_net_0;
wire CLK_CONFIG_APB ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_ADLIB_INST_DRAM_WEN ;
wire MSS_ADLIB_INST_DRAM_RSTN ;
wire MSS_ADLIB_INST_DRAM_RASN ;
wire MSS_ADLIB_INST_DRAM_ODT ;
wire MDDR_DQS_TMATCH_0_IN_PAD_Y ;
wire MDDR_DQ_15_PAD_Y ;
wire MDDR_DQ_14_PAD_Y ;
wire MDDR_DQ_13_PAD_Y ;
wire MDDR_DQ_12_PAD_Y ;
wire MDDR_DQ_11_PAD_Y ;
wire MDDR_DQ_10_PAD_Y ;
wire MDDR_DQ_9_PAD_Y ;
wire MDDR_DQ_8_PAD_Y ;
wire MDDR_DQ_7_PAD_Y ;
wire MDDR_DQ_6_PAD_Y ;
wire MDDR_DQ_5_PAD_Y ;
wire MDDR_DQ_4_PAD_Y ;
wire MDDR_DQ_3_PAD_Y ;
wire MDDR_DQ_2_PAD_Y ;
wire MDDR_DQ_1_PAD_Y ;
wire MDDR_DQ_0_PAD_Y ;
wire MDDR_DM_RDQS_1_PAD_Y ;
wire MDDR_DM_RDQS_0_PAD_Y ;
wire MSS_ADLIB_INST_DRAM_CSN ;
wire MSS_ADLIB_INST_DRAM_CKE ;
wire MSS_ADLIB_INST_DRAM_CASN ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire NN_1 ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire VCC ;
wire GND ;
wire MDDR_DQS_0_PAD_Y ;
wire MDDR_DQS_1_PAD_Y ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire MSS_ADLIB_INST_DRAM_CLK ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
  CLKINT MSS_ADLIB_INST_RNIS18B (
	.Y(CORECONFIGP_0_APB_S_PCLK),
	.A(CLK_CONFIG_APB)
);
  CLKINT FIC_2_APB_M_PRESET_N_netprop_RNIOF44 (
	.Y(FIC_2_APB_M_PRESET_N_arst),
	.A(FIC_2_APB_M_PRESET_N)
);
  CFG1 MSS_ADLIB_INST_RNIS18B_0 (
	.A(CORECONFIGP_0_APB_S_PCLK),
	.Y(CORECONFIGP_0_APB_S_PCLK_i)
);
defparam MSS_ADLIB_INST_RNIS18B_0.INIT=2'h1;
// @36:1130
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_WE_N_PAD (
	.PAD(MDDR_WE_N),
	.D(MSS_ADLIB_INST_DRAM_WEN)
);
defparam MDDR_WE_N_PAD.IOSTD="SSTL18I";
// @36:1120
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_RESET_N_PAD (
	.PAD(MDDR_RESET_N),
	.D(MSS_ADLIB_INST_DRAM_RSTN)
);
defparam MDDR_RESET_N_PAD.IOSTD="SSTL18I";
// @36:1110
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_RAS_N_PAD (
	.PAD(MDDR_RAS_N),
	.D(MSS_ADLIB_INST_DRAM_RASN)
);
defparam MDDR_RAS_N_PAD.IOSTD="SSTL18I";
// @36:1100
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ODT_PAD (
	.PAD(MDDR_ODT),
	.D(MSS_ADLIB_INST_DRAM_ODT)
);
defparam MDDR_ODT_PAD.IOSTD="SSTL18I";
// @36:1090
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_DQS_TMATCH_0_OUT_PAD (
	.PAD(MDDR_DQS_TMATCH_0_OUT),
	.D(DRAM_FIFO_WE_OUT_net_0[0])
);
defparam MDDR_DQS_TMATCH_0_OUT_PAD.IOSTD="SSTL18I";
// @36:1080
(* IOSTD="SSTL18I" *)  INBUF MDDR_DQS_TMATCH_0_IN_PAD (
	.Y(MDDR_DQS_TMATCH_0_IN_PAD_Y),
	.PAD(MDDR_DQS_TMATCH_0_IN)
);
defparam MDDR_DQS_TMATCH_0_IN_PAD.IOSTD="SSTL18I";
// @36:1039
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_15_PAD (
	.Y(MDDR_DQ_15_PAD_Y),
	.PAD(MDDR_DQ[15]),
	.D(DRAM_DQ_OUT_net_0[15]),
	.E(DRAM_DQ_OE_net_0[15])
);
defparam MDDR_DQ_15_PAD.IOSTD="SSTL18I";
// @36:1026
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_14_PAD (
	.Y(MDDR_DQ_14_PAD_Y),
	.PAD(MDDR_DQ[14]),
	.D(DRAM_DQ_OUT_net_0[14]),
	.E(DRAM_DQ_OE_net_0[14])
);
defparam MDDR_DQ_14_PAD.IOSTD="SSTL18I";
// @36:1013
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_13_PAD (
	.Y(MDDR_DQ_13_PAD_Y),
	.PAD(MDDR_DQ[13]),
	.D(DRAM_DQ_OUT_net_0[13]),
	.E(DRAM_DQ_OE_net_0[13])
);
defparam MDDR_DQ_13_PAD.IOSTD="SSTL18I";
// @36:1000
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_12_PAD (
	.Y(MDDR_DQ_12_PAD_Y),
	.PAD(MDDR_DQ[12]),
	.D(DRAM_DQ_OUT_net_0[12]),
	.E(DRAM_DQ_OE_net_0[12])
);
defparam MDDR_DQ_12_PAD.IOSTD="SSTL18I";
// @36:987
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_11_PAD (
	.Y(MDDR_DQ_11_PAD_Y),
	.PAD(MDDR_DQ[11]),
	.D(DRAM_DQ_OUT_net_0[11]),
	.E(DRAM_DQ_OE_net_0[11])
);
defparam MDDR_DQ_11_PAD.IOSTD="SSTL18I";
// @36:974
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_10_PAD (
	.Y(MDDR_DQ_10_PAD_Y),
	.PAD(MDDR_DQ[10]),
	.D(DRAM_DQ_OUT_net_0[10]),
	.E(DRAM_DQ_OE_net_0[10])
);
defparam MDDR_DQ_10_PAD.IOSTD="SSTL18I";
// @36:961
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_9_PAD (
	.Y(MDDR_DQ_9_PAD_Y),
	.PAD(MDDR_DQ[9]),
	.D(DRAM_DQ_OUT_net_0[9]),
	.E(DRAM_DQ_OE_net_0[9])
);
defparam MDDR_DQ_9_PAD.IOSTD="SSTL18I";
// @36:948
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_8_PAD (
	.Y(MDDR_DQ_8_PAD_Y),
	.PAD(MDDR_DQ[8]),
	.D(DRAM_DQ_OUT_net_0[8]),
	.E(DRAM_DQ_OE_net_0[8])
);
defparam MDDR_DQ_8_PAD.IOSTD="SSTL18I";
// @36:935
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_7_PAD (
	.Y(MDDR_DQ_7_PAD_Y),
	.PAD(MDDR_DQ[7]),
	.D(DRAM_DQ_OUT_net_0[7]),
	.E(DRAM_DQ_OE_net_0[7])
);
defparam MDDR_DQ_7_PAD.IOSTD="SSTL18I";
// @36:922
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_6_PAD (
	.Y(MDDR_DQ_6_PAD_Y),
	.PAD(MDDR_DQ[6]),
	.D(DRAM_DQ_OUT_net_0[6]),
	.E(DRAM_DQ_OE_net_0[6])
);
defparam MDDR_DQ_6_PAD.IOSTD="SSTL18I";
// @36:909
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_5_PAD (
	.Y(MDDR_DQ_5_PAD_Y),
	.PAD(MDDR_DQ[5]),
	.D(DRAM_DQ_OUT_net_0[5]),
	.E(DRAM_DQ_OE_net_0[5])
);
defparam MDDR_DQ_5_PAD.IOSTD="SSTL18I";
// @36:896
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_4_PAD (
	.Y(MDDR_DQ_4_PAD_Y),
	.PAD(MDDR_DQ[4]),
	.D(DRAM_DQ_OUT_net_0[4]),
	.E(DRAM_DQ_OE_net_0[4])
);
defparam MDDR_DQ_4_PAD.IOSTD="SSTL18I";
// @36:883
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_3_PAD (
	.Y(MDDR_DQ_3_PAD_Y),
	.PAD(MDDR_DQ[3]),
	.D(DRAM_DQ_OUT_net_0[3]),
	.E(DRAM_DQ_OE_net_0[3])
);
defparam MDDR_DQ_3_PAD.IOSTD="SSTL18I";
// @36:870
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_2_PAD (
	.Y(MDDR_DQ_2_PAD_Y),
	.PAD(MDDR_DQ[2]),
	.D(DRAM_DQ_OUT_net_0[2]),
	.E(DRAM_DQ_OE_net_0[2])
);
defparam MDDR_DQ_2_PAD.IOSTD="SSTL18I";
// @36:857
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_1_PAD (
	.Y(MDDR_DQ_1_PAD_Y),
	.PAD(MDDR_DQ[1]),
	.D(DRAM_DQ_OUT_net_0[1]),
	.E(DRAM_DQ_OE_net_0[1])
);
defparam MDDR_DQ_1_PAD.IOSTD="SSTL18I";
// @36:844
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DQ_0_PAD (
	.Y(MDDR_DQ_0_PAD_Y),
	.PAD(MDDR_DQ[0]),
	.D(DRAM_DQ_OUT_net_0[0]),
	.E(DRAM_DQ_OE_net_0[0])
);
defparam MDDR_DQ_0_PAD.IOSTD="SSTL18I";
// @36:831
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DM_RDQS_1_PAD (
	.Y(MDDR_DM_RDQS_1_PAD_Y),
	.PAD(MDDR_DM_RDQS[1]),
	.D(DRAM_DM_RDQS_OUT_net_0[1]),
	.E(DM_OE_net_0[1])
);
defparam MDDR_DM_RDQS_1_PAD.IOSTD="SSTL18I";
// @36:818
(* IOSTD="SSTL18I" *)  BIBUF MDDR_DM_RDQS_0_PAD (
	.Y(MDDR_DM_RDQS_0_PAD_Y),
	.PAD(MDDR_DM_RDQS[0]),
	.D(DRAM_DM_RDQS_OUT_net_0[0]),
	.E(DM_OE_net_0[0])
);
defparam MDDR_DM_RDQS_0_PAD.IOSTD="SSTL18I";
// @36:808
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_CS_N_PAD (
	.PAD(MDDR_CS_N),
	.D(MSS_ADLIB_INST_DRAM_CSN)
);
defparam MDDR_CS_N_PAD.IOSTD="SSTL18I";
// @36:787
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_CKE_PAD (
	.PAD(MDDR_CKE),
	.D(MSS_ADLIB_INST_DRAM_CKE)
);
defparam MDDR_CKE_PAD.IOSTD="SSTL18I";
// @36:777
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_CAS_N_PAD (
	.PAD(MDDR_CAS_N),
	.D(MSS_ADLIB_INST_DRAM_CASN)
);
defparam MDDR_CAS_N_PAD.IOSTD="SSTL18I";
// @36:767
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_BA_2_PAD (
	.PAD(MDDR_BA[2]),
	.D(DRAM_BA_net_0[2])
);
defparam MDDR_BA_2_PAD.IOSTD="SSTL18I";
// @36:757
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_BA_1_PAD (
	.PAD(MDDR_BA[1]),
	.D(DRAM_BA_net_0[1])
);
defparam MDDR_BA_1_PAD.IOSTD="SSTL18I";
// @36:747
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_BA_0_PAD (
	.PAD(MDDR_BA[0]),
	.D(DRAM_BA_net_0[0])
);
defparam MDDR_BA_0_PAD.IOSTD="SSTL18I";
// @36:737
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_15_PAD (
	.PAD(MDDR_ADDR[15]),
	.D(DRAM_ADDR_net_0[15])
);
defparam MDDR_ADDR_15_PAD.IOSTD="SSTL18I";
// @36:727
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_14_PAD (
	.PAD(MDDR_ADDR[14]),
	.D(DRAM_ADDR_net_0[14])
);
defparam MDDR_ADDR_14_PAD.IOSTD="SSTL18I";
// @36:717
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_13_PAD (
	.PAD(MDDR_ADDR[13]),
	.D(DRAM_ADDR_net_0[13])
);
defparam MDDR_ADDR_13_PAD.IOSTD="SSTL18I";
// @36:707
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_12_PAD (
	.PAD(MDDR_ADDR[12]),
	.D(DRAM_ADDR_net_0[12])
);
defparam MDDR_ADDR_12_PAD.IOSTD="SSTL18I";
// @36:697
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_11_PAD (
	.PAD(MDDR_ADDR[11]),
	.D(DRAM_ADDR_net_0[11])
);
defparam MDDR_ADDR_11_PAD.IOSTD="SSTL18I";
// @36:687
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_10_PAD (
	.PAD(MDDR_ADDR[10]),
	.D(DRAM_ADDR_net_0[10])
);
defparam MDDR_ADDR_10_PAD.IOSTD="SSTL18I";
// @36:677
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_9_PAD (
	.PAD(MDDR_ADDR[9]),
	.D(DRAM_ADDR_net_0[9])
);
defparam MDDR_ADDR_9_PAD.IOSTD="SSTL18I";
// @36:667
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_8_PAD (
	.PAD(MDDR_ADDR[8]),
	.D(DRAM_ADDR_net_0[8])
);
defparam MDDR_ADDR_8_PAD.IOSTD="SSTL18I";
// @36:657
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_7_PAD (
	.PAD(MDDR_ADDR[7]),
	.D(DRAM_ADDR_net_0[7])
);
defparam MDDR_ADDR_7_PAD.IOSTD="SSTL18I";
// @36:647
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_6_PAD (
	.PAD(MDDR_ADDR[6]),
	.D(DRAM_ADDR_net_0[6])
);
defparam MDDR_ADDR_6_PAD.IOSTD="SSTL18I";
// @36:637
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_5_PAD (
	.PAD(MDDR_ADDR[5]),
	.D(DRAM_ADDR_net_0[5])
);
defparam MDDR_ADDR_5_PAD.IOSTD="SSTL18I";
// @36:627
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_4_PAD (
	.PAD(MDDR_ADDR[4]),
	.D(DRAM_ADDR_net_0[4])
);
defparam MDDR_ADDR_4_PAD.IOSTD="SSTL18I";
// @36:617
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_3_PAD (
	.PAD(MDDR_ADDR[3]),
	.D(DRAM_ADDR_net_0[3])
);
defparam MDDR_ADDR_3_PAD.IOSTD="SSTL18I";
// @36:607
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_2_PAD (
	.PAD(MDDR_ADDR[2]),
	.D(DRAM_ADDR_net_0[2])
);
defparam MDDR_ADDR_2_PAD.IOSTD="SSTL18I";
// @36:597
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_1_PAD (
	.PAD(MDDR_ADDR[1]),
	.D(DRAM_ADDR_net_0[1])
);
defparam MDDR_ADDR_1_PAD.IOSTD="SSTL18I";
// @36:587
(* IOSTD="SSTL18I" *)  OUTBUF MDDR_ADDR_0_PAD (
	.PAD(MDDR_ADDR[0]),
	.D(DRAM_ADDR_net_0[0])
);
defparam MDDR_ADDR_0_PAD.IOSTD="SSTL18I";
//@40:529
// @36:1145
  MSS_025 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(CLK_CONFIG_APB),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[31:16], m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[11:8], m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0}),
	.F_HM0_ENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.F_HM0_SEL(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[31:0]),
	.F_HM0_WRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR({ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15], NN_1, ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13:12], FIC_2_APB_M_PADDR[11], ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10:2]}),
	.PER2_FABRIC_PENABLE(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE),
	.PER2_FABRIC_PSEL(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx),
	.PER2_FABRIC_PWDATA({FIC_2_APB_M_PWDATA[31:17], ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16:0]}),
	.PER2_FABRIC_PWRITE(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.MDDR_FABRIC_PSLVERR(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, User_Interfaces_0_TIMINT}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[31:10], N_26_i, N_28_i, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7:0]}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(SOFT_M3_RESET_i),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17], ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17:0]}),
	.PER2_FABRIC_PREADY(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.PER2_FABRIC_PSLVERR(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(SOFT_RESET_F2M_i),
	.XCLK_FAB(VCC),
	.CLK_BASE(m2s_creative_demo_0_FIC_0_CLK),
	.CLK_MDDR_APB(CORECONFIGP_0_APB_S_PCLK),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR(CORECONFIGP_0_MDDR_APBmslave_PADDR[10:2]),
	.MDDR_FABRIC_PENABLE(CORECONFIGP_0_MDDR_APBmslave_PENABLE),
	.MDDR_FABRIC_PSEL(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.MDDR_FABRIC_PWDATA(CORECONFIGP_0_MDDR_APBmslave_PWDATA[15:0]),
	.MDDR_FABRIC_PWRITE(CORECONFIGP_0_MDDR_APBmslave_PWRITE),
	.PRESET_N(FIC_2_APB_M_PRESET_N),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, MDDR_DM_RDQS_1_PAD_Y, MDDR_DM_RDQS_0_PAD_Y}),
	.DRAM_DQ_IN({GND, GND, MDDR_DQ_15_PAD_Y, MDDR_DQ_14_PAD_Y, MDDR_DQ_13_PAD_Y, MDDR_DQ_12_PAD_Y, MDDR_DQ_11_PAD_Y, MDDR_DQ_10_PAD_Y, MDDR_DQ_9_PAD_Y, MDDR_DQ_8_PAD_Y, MDDR_DQ_7_PAD_Y, MDDR_DQ_6_PAD_Y, MDDR_DQ_5_PAD_Y, MDDR_DQ_4_PAD_Y, MDDR_DQ_3_PAD_Y, MDDR_DQ_2_PAD_Y, MDDR_DQ_1_PAD_Y, MDDR_DQ_0_PAD_Y}),
	.DRAM_DQS_IN({GND, MDDR_DQS_1_PAD_Y, MDDR_DQS_0_PAD_Y}),
	.DRAM_FIFO_WE_IN({GND, MDDR_DQS_TMATCH_0_IN_PAD_Y}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR_net_0[15:0]),
	.DRAM_BA(DRAM_BA_net_0[2:0]),
	.DRAM_CASN(MSS_ADLIB_INST_DRAM_CASN),
	.DRAM_CKE(MSS_ADLIB_INST_DRAM_CKE),
	.DRAM_CLK(MSS_ADLIB_INST_DRAM_CLK),
	.DRAM_CSN(MSS_ADLIB_INST_DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT_net_0[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT_net_0[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT_net_0[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT_net_0[1:0]),
	.DRAM_ODT(MSS_ADLIB_INST_DRAM_ODT),
	.DRAM_RASN(MSS_ADLIB_INST_DRAM_RASN),
	.DRAM_RSTN(MSS_ADLIB_INST_DRAM_RSTN),
	.DRAM_WEN(MSS_ADLIB_INST_DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE_net_0[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE_net_0[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE_net_0[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C31C000202006092C0000003FFFFE400000000002040000000000F01C0000007E5FE4010842108421000001FE34001FF8000000400000000020051007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.032768;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="1";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
// @36:1066
  BIBUF_DIFF MDDR_DQS_1_PAD (
	.PADN(MDDR_DQS_N[1]),
	.PADP(MDDR_DQS[1]),
	.Y(MDDR_DQS_1_PAD_Y),
	.D(DRAM_DQS_OUT_net_0[1]),
	.E(DRAM_DQS_OE_net_0[1])
);
defparam MDDR_DQS_1_PAD.IOSTD="SSTL18I";
// @36:1052
  BIBUF_DIFF MDDR_DQS_0_PAD (
	.PADN(MDDR_DQS_N[0]),
	.PADP(MDDR_DQS[0]),
	.Y(MDDR_DQS_0_PAD_Y),
	.D(DRAM_DQS_OUT_net_0[0]),
	.E(DRAM_DQS_OE_net_0[0])
);
defparam MDDR_DQS_0_PAD.IOSTD="SSTL18I";
// @36:797
  OUTBUF_DIFF MDDR_CLK_PAD (
	.PADN(MDDR_CLK_N),
	.PADP(MDDR_CLK),
	.D(MSS_ADLIB_INST_DRAM_CLK)
);
defparam MDDR_CLK_PAD.IOSTD="SSTL18I";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ddr_mss_sb_MSS */

module ddr_mss_sb_FABOSC_0_OSC (
  XTL,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
input XTL ;
output FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire XTL ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire CLKOUT ;
wire N_RCOSC_25_50MHZ_CLKOUT ;
wire GND ;
wire VCC ;
// @34:30
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
// @34:28
  XTLOSC I_XTLOSC (
	.CLKOUT(CLKOUT),
	.XTL(XTL)
);
defparam I_XTLOSC.MODE=2'h1;
defparam I_XTLOSC.FREQUENCY=0.032768;
// @34:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKOUT)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @34:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(N_RCOSC_25_50MHZ_CLKOUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ddr_mss_sb_FABOSC_0_OSC */

module ddr_mss_sb (
  MDDR_DQ,
  MDDR_DM_RDQS,
  MDDR_BA,
  MDDR_ADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA,
  MDDR_DQS_N,
  MDDR_DQS,
  XTL,
  MDDR_WE_N,
  MDDR_RESET_N,
  MDDR_RAS_N,
  MDDR_ODT,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_DQS_TMATCH_0_IN,
  MDDR_CS_N,
  MDDR_CKE,
  MDDR_CAS_N,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  User_Interfaces_0_TIMINT,
  N_28_i,
  N_26_i,
  MDDR_CLK_N,
  MDDR_CLK,
  INIT_DONE_int_arst,
  INIT_DONE_int,
  CLK0_PAD,
  m2s_creative_demo_0_FIC_0_CLK,
  DEVRST_N
)
;
inout [15:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DM_RDQS /* synthesis syn_tristate = 1 */ ;
output [2:0] MDDR_BA ;
output [15:0] MDDR_ADDR ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15 ;
output [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
input [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA ;
inout [1:0] MDDR_DQS_N /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DQS /* synthesis syn_tristate = 1 */ ;
input XTL ;
output MDDR_WE_N ;
output MDDR_RESET_N ;
output MDDR_RAS_N ;
output MDDR_ODT ;
output MDDR_DQS_TMATCH_0_OUT ;
input MDDR_DQS_TMATCH_0_IN ;
output MDDR_CS_N ;
output MDDR_CKE ;
output MDDR_CAS_N ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input User_Interfaces_0_TIMINT ;
input N_28_i ;
input N_26_i ;
output MDDR_CLK_N ;
output MDDR_CLK ;
output INIT_DONE_int_arst ;
output INIT_DONE_int ;
input CLK0_PAD ;
output m2s_creative_demo_0_FIC_0_CLK ;
input DEVRST_N ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15 ;
wire XTL ;
wire MDDR_WE_N ;
wire MDDR_RESET_N ;
wire MDDR_RAS_N ;
wire MDDR_ODT ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_DQS_TMATCH_0_IN ;
wire MDDR_CS_N ;
wire MDDR_CKE ;
wire MDDR_CAS_N ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire User_Interfaces_0_TIMINT ;
wire N_28_i ;
wire N_26_i ;
wire MDDR_CLK_N ;
wire MDDR_CLK ;
wire INIT_DONE_int_arst ;
wire INIT_DONE_int ;
wire CLK0_PAD ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire DEVRST_N ;
wire [15:2] ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR;
wire [16:0] ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA;
wire [15:0] CORECONFIGP_0_MDDR_APBmslave_PRDATA;
wire [17:0] ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA;
wire [15:0] CORECONFIGP_0_MDDR_APBmslave_PWDATA;
wire [10:2] CORECONFIGP_0_MDDR_APBmslave_PADDR;
wire POWER_ON_RESET_N ;
wire LOCK ;
wire N_792 ;
wire N_793 ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
wire CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PREADY ;
wire CORECONFIGP_0_MDDR_APBmslave_PSELx ;
wire CORECONFIGP_0_CONFIG1_DONE ;
wire CORECONFIGP_0_CONFIG2_DONE ;
wire CORECONFIGP_0_SOFT_RESET_F2M ;
wire CORECONFIGP_0_SOFT_M3_RESET ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
wire ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
wire CORECONFIGP_0_APB_S_PCLK ;
wire CORECONFIGP_0_APB_S_PCLK_i ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire MSS_RESET_N_M2F ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire SOFT_M3_RESET_i ;
wire SOFT_RESET_F2M_i ;
wire N_794 ;
wire N_795 ;
wire N_796 ;
wire N_797 ;
wire GND ;
wire VCC ;
//@41:192
// @40:600
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @40:314
  ddr_mss_sb_CCC_0_FCCC CCC_0 (
	.LOCK(LOCK),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.CLK0_PAD(CLK0_PAD)
);
// @40:337
  CoreConfigP_Z1 CORECONFIGP_0 (
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR({ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15], N_793, ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13:12], N_792, ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10:2]}),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PRDATA(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15:0]),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PWDATA(CORECONFIGP_0_MDDR_APBmslave_PWDATA[15:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PADDR(CORECONFIGP_0_MDDR_APBmslave_PADDR[10:2]),
	.INIT_DONE_int(INIT_DONE_int),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE),
	.CORECONFIGP_0_MDDR_APBmslave_PSLVERR(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.CORECONFIGP_0_MDDR_APBmslave_PREADY(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.CORECONFIGP_0_MDDR_APBmslave_PSELx(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.CORECONFIGP_0_CONFIG1_DONE(CORECONFIGP_0_CONFIG1_DONE),
	.CORECONFIGP_0_CONFIG2_DONE(CORECONFIGP_0_CONFIG2_DONE),
	.CORECONFIGP_0_SOFT_RESET_F2M(CORECONFIGP_0_SOFT_RESET_F2M),
	.CORECONFIGP_0_SOFT_M3_RESET(CORECONFIGP_0_SOFT_M3_RESET),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.CORECONFIGP_0_MDDR_APBmslave_PWRITE(CORECONFIGP_0_MDDR_APBmslave_PWRITE),
	.CORECONFIGP_0_APB_S_PCLK(CORECONFIGP_0_APB_S_PCLK),
	.CORECONFIGP_0_APB_S_PCLK_i(CORECONFIGP_0_APB_S_PCLK_i),
	.FIC_2_APB_M_PRESET_N_arst(FIC_2_APB_M_PRESET_N_arst),
	.CORECONFIGP_0_MDDR_APBmslave_PENABLE(CORECONFIGP_0_MDDR_APBmslave_PENABLE)
);
// @40:458
  CoreResetP_Z2 CORERESETP_0 (
	.CORECONFIGP_0_CONFIG1_DONE(CORECONFIGP_0_CONFIG1_DONE),
	.CORECONFIGP_0_CONFIG2_DONE(CORECONFIGP_0_CONFIG2_DONE),
	.CORECONFIGP_0_SOFT_RESET_F2M(CORECONFIGP_0_SOFT_RESET_F2M),
	.CORECONFIGP_0_SOFT_M3_RESET(CORECONFIGP_0_SOFT_M3_RESET),
	.INIT_DONE_int_1z(INIT_DONE_int),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.FIC_2_APB_M_PRESET_N_arst(FIC_2_APB_M_PRESET_N_arst),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.SOFT_M3_RESET_i(SOFT_M3_RESET_i),
	.SOFT_RESET_F2M_i(SOFT_RESET_F2M_i),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK)
);
// @40:529
  ddr_mss_sb_MSS ddr_mss_sb_MSS_0 (
	.MDDR_DQS(MDDR_DQS[1:0]),
	.MDDR_DQS_N(MDDR_DQS_N[1:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PWDATA(CORECONFIGP_0_MDDR_APBmslave_PWDATA[15:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PADDR(CORECONFIGP_0_MDDR_APBmslave_PADDR[10:2]),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[31:10], N_795, N_794, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7:0]}),
	.CORECONFIGP_0_MDDR_APBmslave_PRDATA(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15:0]),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16:0]),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR({ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15], N_797, ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13:12], N_796, ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10:2]}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[31:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15),
	.MDDR_ADDR(MDDR_ADDR[15:0]),
	.MDDR_BA(MDDR_BA[2:0]),
	.MDDR_DM_RDQS(MDDR_DM_RDQS[1:0]),
	.MDDR_DQ(MDDR_DQ[15:0]),
	.MDDR_CLK(MDDR_CLK),
	.MDDR_CLK_N(MDDR_CLK_N),
	.CORECONFIGP_0_MDDR_APBmslave_PWRITE(CORECONFIGP_0_MDDR_APBmslave_PWRITE),
	.CORECONFIGP_0_MDDR_APBmslave_PSELx(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.CORECONFIGP_0_MDDR_APBmslave_PENABLE(CORECONFIGP_0_MDDR_APBmslave_PENABLE),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.SOFT_RESET_F2M_i(SOFT_RESET_F2M_i),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.LOCK(LOCK),
	.SOFT_M3_RESET_i(SOFT_M3_RESET_i),
	.N_26_i(N_26_i),
	.N_28_i(N_28_i),
	.User_Interfaces_0_TIMINT(User_Interfaces_0_TIMINT),
	.CORECONFIGP_0_MDDR_APBmslave_PSLVERR(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.CORECONFIGP_0_MDDR_APBmslave_PREADY(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx),
	.ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE(ddr_mss_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.MDDR_CAS_N(MDDR_CAS_N),
	.MDDR_CKE(MDDR_CKE),
	.MDDR_CS_N(MDDR_CS_N),
	.MDDR_DQS_TMATCH_0_IN(MDDR_DQS_TMATCH_0_IN),
	.MDDR_DQS_TMATCH_0_OUT(MDDR_DQS_TMATCH_0_OUT),
	.MDDR_ODT(MDDR_ODT),
	.MDDR_RAS_N(MDDR_RAS_N),
	.MDDR_RESET_N(MDDR_RESET_N),
	.MDDR_WE_N(MDDR_WE_N),
	.CORECONFIGP_0_APB_S_PCLK_i(CORECONFIGP_0_APB_S_PCLK_i),
	.FIC_2_APB_M_PRESET_N_arst(FIC_2_APB_M_PRESET_N_arst),
	.CORECONFIGP_0_APB_S_PCLK(CORECONFIGP_0_APB_S_PCLK)
);
// @40:587
  ddr_mss_sb_FABOSC_0_OSC FABOSC_0 (
	.XTL(XTL),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ddr_mss_sb */

module ddr_mss (
  MDDR_DQS,
  MDDR_DQS_N,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15,
  MDDR_ADDR,
  MDDR_BA,
  MDDR_DM_RDQS,
  MDDR_DQ,
  DEVRST_N,
  m2s_creative_demo_0_FIC_0_CLK,
  CLK0_PAD,
  INIT_DONE_int,
  INIT_DONE_int_arst,
  MDDR_CLK,
  MDDR_CLK_N,
  N_26_i,
  N_28_i,
  User_Interfaces_0_TIMINT,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  MDDR_CAS_N,
  MDDR_CKE,
  MDDR_CS_N,
  MDDR_DQS_TMATCH_0_IN,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_ODT,
  MDDR_RAS_N,
  MDDR_RESET_N,
  MDDR_WE_N,
  XTL
)
;
inout [1:0] MDDR_DQS /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DQS_N /* synthesis syn_tristate = 1 */ ;
input [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA ;
output [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14 ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15 ;
output [15:0] MDDR_ADDR ;
output [2:0] MDDR_BA ;
inout [1:0] MDDR_DM_RDQS /* synthesis syn_tristate = 1 */ ;
inout [15:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
input DEVRST_N ;
output m2s_creative_demo_0_FIC_0_CLK ;
input CLK0_PAD ;
output INIT_DONE_int ;
output INIT_DONE_int_arst ;
output MDDR_CLK ;
output MDDR_CLK_N ;
input N_26_i ;
input N_28_i ;
input User_Interfaces_0_TIMINT ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
output m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
output MDDR_CAS_N ;
output MDDR_CKE ;
output MDDR_CS_N ;
input MDDR_DQS_TMATCH_0_IN ;
output MDDR_DQS_TMATCH_0_OUT ;
output MDDR_ODT ;
output MDDR_RAS_N ;
output MDDR_RESET_N ;
output MDDR_WE_N ;
input XTL ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15 ;
wire DEVRST_N ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire CLK0_PAD ;
wire INIT_DONE_int ;
wire INIT_DONE_int_arst ;
wire MDDR_CLK ;
wire MDDR_CLK_N ;
wire N_26_i ;
wire N_28_i ;
wire User_Interfaces_0_TIMINT ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire MDDR_CAS_N ;
wire MDDR_CKE ;
wire MDDR_CS_N ;
wire MDDR_DQS_TMATCH_0_IN ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_ODT ;
wire MDDR_RAS_N ;
wire MDDR_RESET_N ;
wire MDDR_WE_N ;
wire XTL ;
wire N_798 ;
wire N_799 ;
wire GND ;
wire VCC ;
// @41:192
  ddr_mss_sb ddr_mss_sb_0 (
	.MDDR_DQ(MDDR_DQ[15:0]),
	.MDDR_DM_RDQS(MDDR_DM_RDQS[1:0]),
	.MDDR_BA(MDDR_BA[2:0]),
	.MDDR_ADDR(MDDR_ADDR[15:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[31:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[31:10], N_799, N_798, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7:0]}),
	.MDDR_DQS_N(MDDR_DQS_N[1:0]),
	.MDDR_DQS(MDDR_DQS[1:0]),
	.XTL(XTL),
	.MDDR_WE_N(MDDR_WE_N),
	.MDDR_RESET_N(MDDR_RESET_N),
	.MDDR_RAS_N(MDDR_RAS_N),
	.MDDR_ODT(MDDR_ODT),
	.MDDR_DQS_TMATCH_0_OUT(MDDR_DQS_TMATCH_0_OUT),
	.MDDR_DQS_TMATCH_0_IN(MDDR_DQS_TMATCH_0_IN),
	.MDDR_CS_N(MDDR_CS_N),
	.MDDR_CKE(MDDR_CKE),
	.MDDR_CAS_N(MDDR_CAS_N),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.User_Interfaces_0_TIMINT(User_Interfaces_0_TIMINT),
	.N_28_i(N_28_i),
	.N_26_i(N_26_i),
	.MDDR_CLK_N(MDDR_CLK_N),
	.MDDR_CLK(MDDR_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.INIT_DONE_int(INIT_DONE_int),
	.CLK0_PAD(CLK0_PAD),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.DEVRST_N(DEVRST_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ddr_mss */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA,
  CoreAPB3_C0_0_APBmslave5_PRDATA_5,
  CoreAPB3_C0_0_APBmslave5_PRDATA_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_7,
  CoreAPB3_C0_0_APBmslave5_PRDATA_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_6,
  CoreAPB3_C0_0_APBmslave5_PRDATA_4,
  CoreAPB3_C0_0_APBmslave6_PRDATA_m,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_0,
  CoreAPB3_C0_0_APBmslave6_PRDATA_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0,
  CoreAPB3_C0_0_APBmslave3_PRDATA,
  GPOUT_reg,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  INTR_reg,
  GEN_BITS,
  PSELSBUS_0,
  N_28_i,
  N_26_i,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave3_PSELx,
  GPIO_5_LCD_BL_c,
  GPIO_2_SD_CS_c,
  GPIO_1_LED1_c,
  GPIO_0_LED0_c,
  GPIO_6_LCD_DC_c,
  GPIO_4_LCD_CS_c,
  CoreAPB3_C0_0_APBmslave6_PSELx,
  CoreAPB3_C0_0_APBmslave5_PSELx,
  N_214,
  GPIO_3_TP_CS_c,
  GPOUT_reg53,
  iPRDATA32_1z,
  iPRDATA31_1z,
  iPRDATA27_1z,
  N_83,
  un14_PRDATA_o,
  INTR_reg57,
  N_204
)
;
output [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
input [7:0] CoreAPB3_C0_0_APBmslave6_PRDATA_m ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
input CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
input [9:0] CoreAPB3_C0_0_APBmslave3_PRDATA ;
input [9:7] GPOUT_reg ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [9:8] INTR_reg ;
input [9:8] GEN_BITS ;
output PSELSBUS_0 ;
output N_28_i ;
output N_26_i ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input CoreAPB3_C0_0_APBmslave3_PSELx ;
input GPIO_5_LCD_BL_c ;
input GPIO_2_SD_CS_c ;
input GPIO_1_LED1_c ;
input GPIO_0_LED0_c ;
input GPIO_6_LCD_DC_c ;
input GPIO_4_LCD_CS_c ;
input CoreAPB3_C0_0_APBmslave6_PSELx ;
input CoreAPB3_C0_0_APBmslave5_PSELx ;
input N_214 ;
input GPIO_3_TP_CS_c ;
input GPOUT_reg53 ;
output iPRDATA32_1z ;
output iPRDATA31_1z ;
output iPRDATA27_1z ;
output N_83 ;
input un14_PRDATA_o ;
input INTR_reg57 ;
output N_204 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
wire CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
wire PSELSBUS_0 ;
wire N_28_i ;
wire N_26_i ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave3_PSELx ;
wire GPIO_5_LCD_BL_c ;
wire GPIO_2_SD_CS_c ;
wire GPIO_1_LED1_c ;
wire GPIO_0_LED0_c ;
wire GPIO_6_LCD_DC_c ;
wire GPIO_4_LCD_CS_c ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire N_214 ;
wire GPIO_3_TP_CS_c ;
wire GPOUT_reg53 ;
wire iPRDATA32_1z ;
wire iPRDATA31_1z ;
wire iPRDATA27_1z ;
wire N_83 ;
wire un14_PRDATA_o ;
wire INTR_reg57 ;
wire N_204 ;
wire [2:1] PSELSBUS_Z;
wire [7:0] PRDATA_0_iv_0_Z;
wire [7:0] PRDATA_0_iv_1_Z;
wire N_211_2 ;
wire N_81 ;
wire N_210_2 ;
wire N_206 ;
wire N_211 ;
wire N_210 ;
wire GND ;
wire VCC ;
// @5:97
  CFG3 iPRDATA29_i (
	.A(PSELSBUS_Z[1]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_0),
	.Y(N_204)
);
defparam iPRDATA29_i.INIT=8'hDF;
// @5:89
  CFG4 \PRDATA_0_iv_i_m2_0_2[8]  (
	.A(INTR_reg[8]),
	.B(GEN_BITS[8]),
	.C(INTR_reg57),
	.D(un14_PRDATA_o),
	.Y(N_211_2)
);
defparam \PRDATA_0_iv_i_m2_0_2[8] .INIT=16'hCCA0;
// @5:97
  CFG2 iPRDATA29_i_o2 (
	.A(PSELSBUS_Z[1]),
	.B(PSELSBUS_Z[2]),
	.Y(N_83)
);
defparam iPRDATA29_i_o2.INIT=4'hD;
// @5:89
  CFG2 \PRDATA_0_iv_i_o2_0[9]  (
	.A(un14_PRDATA_o),
	.B(INTR_reg57),
	.Y(N_81)
);
defparam \PRDATA_0_iv_i_o2_0[9] .INIT=4'hE;
// @5:95
  CFG3 iPRDATA27 (
	.A(PSELSBUS_Z[2]),
	.B(PSELSBUS_Z[1]),
	.C(PSELSBUS_0),
	.Y(iPRDATA27_1z)
);
defparam iPRDATA27.INIT=8'h10;
// @5:99
  CFG3 iPRDATA31 (
	.A(PSELSBUS_Z[2]),
	.B(PSELSBUS_Z[1]),
	.C(PSELSBUS_0),
	.Y(iPRDATA31_1z)
);
defparam iPRDATA31.INIT=8'h20;
// @5:100
  CFG3 iPRDATA32 (
	.A(PSELSBUS_Z[2]),
	.B(PSELSBUS_Z[1]),
	.C(PSELSBUS_0),
	.Y(iPRDATA32_1z)
);
defparam iPRDATA32.INIT=8'h08;
// @5:89
  CFG4 \PRDATA_0_iv_i_m2_0_2[9]  (
	.A(un14_PRDATA_o),
	.B(N_81),
	.C(GEN_BITS[9]),
	.D(INTR_reg[9]),
	.Y(N_210_2)
);
defparam \PRDATA_0_iv_i_m2_0_2[9] .INIT=16'hC480;
// @5:89
  CFG4 \PRDATA_0_iv_i_o2[9]  (
	.A(GPOUT_reg53),
	.B(PSELSBUS_0),
	.C(N_83),
	.D(N_81),
	.Y(N_206)
);
defparam \PRDATA_0_iv_i_o2[9] .INIT=16'hF0F1;
// @5:89
  CFG3 \PRDATA_0_iv_i_m2_0[8]  (
	.A(N_81),
	.B(GPOUT_reg[8]),
	.C(N_211_2),
	.Y(N_211)
);
defparam \PRDATA_0_iv_i_m2_0[8] .INIT=8'hF4;
// @5:89
  CFG3 \PRDATA_0_iv_i_m2_0[9]  (
	.A(GPOUT_reg[9]),
	.B(N_81),
	.C(N_210_2),
	.Y(N_210)
);
defparam \PRDATA_0_iv_i_m2_0[9] .INIT=8'hF2;
// @5:89
  CFG4 \PRDATA_0_iv_0[4]  (
	.A(iPRDATA27_1z),
	.B(N_204),
	.C(CoreAPB3_C0_0_APBmslave3_PRDATA[4]),
	.D(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.Y(PRDATA_0_iv_0_Z[4])
);
defparam \PRDATA_0_iv_0[4] .INIT=16'hBA30;
// @5:89
  CFG4 \PRDATA_0_iv_0[6]  (
	.A(iPRDATA27_1z),
	.B(N_204),
	.C(CoreAPB3_C0_0_APBmslave3_PRDATA[6]),
	.D(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.Y(PRDATA_0_iv_0_Z[6])
);
defparam \PRDATA_0_iv_0[6] .INIT=16'hBA30;
// @5:89
  CFG4 \PRDATA_0_iv_0[0]  (
	.A(iPRDATA27_1z),
	.B(N_204),
	.C(CoreAPB3_C0_0_APBmslave3_PRDATA[0]),
	.D(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.Y(PRDATA_0_iv_0_Z[0])
);
defparam \PRDATA_0_iv_0[0] .INIT=16'hBA30;
// @5:89
  CFG4 \PRDATA_0_iv_0[1]  (
	.A(iPRDATA27_1z),
	.B(N_204),
	.C(CoreAPB3_C0_0_APBmslave3_PRDATA[1]),
	.D(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.Y(PRDATA_0_iv_0_Z[1])
);
defparam \PRDATA_0_iv_0[1] .INIT=16'hBA30;
// @5:89
  CFG4 \PRDATA_0_iv_0[2]  (
	.A(iPRDATA27_1z),
	.B(N_204),
	.C(CoreAPB3_C0_0_APBmslave3_PRDATA[2]),
	.D(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.Y(PRDATA_0_iv_0_Z[2])
);
defparam \PRDATA_0_iv_0[2] .INIT=16'hBA30;
// @5:89
  CFG4 \PRDATA_0_iv_0[7]  (
	.A(iPRDATA27_1z),
	.B(N_204),
	.C(CoreAPB3_C0_0_APBmslave3_PRDATA[7]),
	.D(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.Y(PRDATA_0_iv_0_Z[7])
);
defparam \PRDATA_0_iv_0[7] .INIT=16'hBA30;
// @5:89
  CFG4 \PRDATA_0_iv_0[5]  (
	.A(iPRDATA27_1z),
	.B(N_204),
	.C(CoreAPB3_C0_0_APBmslave3_PRDATA[5]),
	.D(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.Y(PRDATA_0_iv_0_Z[5])
);
defparam \PRDATA_0_iv_0[5] .INIT=16'hBA30;
// @5:89
  CFG4 \PRDATA_0_iv_1[3]  (
	.A(CoreAPB3_C0_0_APBmslave3_PRDATA[3]),
	.B(GPIO_3_TP_CS_c),
	.C(N_214),
	.D(N_204),
	.Y(PRDATA_0_iv_1_Z[3])
);
defparam \PRDATA_0_iv_1[3] .INIT=16'hC0EA;
// @5:81
  CFG2 \PSELSBUS[2]  (
	.A(CoreAPB3_C0_0_APBmslave5_PSELx),
	.B(CoreAPB3_C0_0_APBmslave6_PSELx),
	.Y(PSELSBUS_Z[2])
);
defparam \PSELSBUS[2] .INIT=4'hE;
// @5:89
  CFG3 \PRDATA_0_iv_1[4]  (
	.A(PRDATA_0_iv_0_Z[4]),
	.B(GPIO_4_LCD_CS_c),
	.C(N_214),
	.Y(PRDATA_0_iv_1_Z[4])
);
defparam \PRDATA_0_iv_1[4] .INIT=8'hEA;
// @5:89
  CFG3 \PRDATA_0_iv_1[6]  (
	.A(PRDATA_0_iv_0_Z[6]),
	.B(GPIO_6_LCD_DC_c),
	.C(N_214),
	.Y(PRDATA_0_iv_1_Z[6])
);
defparam \PRDATA_0_iv_1[6] .INIT=8'hEA;
// @5:89
  CFG3 \PRDATA_0_iv_1[0]  (
	.A(PRDATA_0_iv_0_Z[0]),
	.B(GPIO_0_LED0_c),
	.C(N_214),
	.Y(PRDATA_0_iv_1_Z[0])
);
defparam \PRDATA_0_iv_1[0] .INIT=8'hEA;
// @5:89
  CFG3 \PRDATA_0_iv_1[1]  (
	.A(PRDATA_0_iv_0_Z[1]),
	.B(GPIO_1_LED1_c),
	.C(N_214),
	.Y(PRDATA_0_iv_1_Z[1])
);
defparam \PRDATA_0_iv_1[1] .INIT=8'hEA;
// @5:89
  CFG3 \PRDATA_0_iv_1[2]  (
	.A(PRDATA_0_iv_0_Z[2]),
	.B(GPIO_2_SD_CS_c),
	.C(N_214),
	.Y(PRDATA_0_iv_1_Z[2])
);
defparam \PRDATA_0_iv_1[2] .INIT=8'hEA;
// @5:89
  CFG3 \PRDATA_0_iv_1[7]  (
	.A(N_214),
	.B(PRDATA_0_iv_0_Z[7]),
	.C(GPOUT_reg[7]),
	.Y(PRDATA_0_iv_1_Z[7])
);
defparam \PRDATA_0_iv_1[7] .INIT=8'hEC;
// @5:89
  CFG3 \PRDATA_0_iv_1[5]  (
	.A(PRDATA_0_iv_0_Z[5]),
	.B(GPIO_5_LCD_BL_c),
	.C(N_214),
	.Y(PRDATA_0_iv_1_Z[5])
);
defparam \PRDATA_0_iv_1[5] .INIT=8'hEA;
// @5:85
  CFG3 \PSELSBUS[0]  (
	.A(CoreAPB3_C0_0_APBmslave5_PSELx),
	.B(CoreAPB3_C0_0_APBmslave3_PSELx),
	.C(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(PSELSBUS_0)
);
defparam \PSELSBUS[0] .INIT=8'hFE;
// @5:83
  CFG3 \PSELSBUS[1]  (
	.A(CoreAPB3_C0_0_APBmslave3_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave6_PSELx),
	.Y(PSELSBUS_Z[1])
);
defparam \PSELSBUS[1] .INIT=8'hFE;
// @36:1145
  CFG4 \PRDATA_0_iv_i_m2_0_RNI5RKR[9]  (
	.A(PSELSBUS_0),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA[9]),
	.C(N_210),
	.D(N_206),
	.Y(N_26_i)
);
defparam \PRDATA_0_iv_i_m2_0_RNI5RKR[9] .INIT=16'h00D8;
// @36:1145
  CFG4 \PRDATA_0_iv_i_m2_0_RNI3PKR[8]  (
	.A(CoreAPB3_C0_0_APBmslave3_PRDATA[8]),
	.B(PSELSBUS_0),
	.C(N_211),
	.D(N_206),
	.Y(N_28_i)
);
defparam \PRDATA_0_iv_i_m2_0_RNI3PKR[8] .INIT=16'h00B8;
// @5:89
  CFG4 \PRDATA_0_iv[3]  (
	.A(CoreAPB3_C0_0_APBmslave6_PRDATA_m[3]),
	.B(PRDATA_0_iv_1_Z[3]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0),
	.D(CoreAPB3_C0_0_APBmslave5_PRDATA_m_2),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[3])
);
defparam \PRDATA_0_iv[3] .INIT=16'hFFFE;
// @5:89
  CFG4 \PRDATA_0_iv[5]  (
	.A(CoreAPB3_C0_0_APBmslave6_PRDATA_m[5]),
	.B(PRDATA_0_iv_1_Z[5]),
	.C(iPRDATA31_1z),
	.D(CoreAPB3_C0_0_APBmslave5_PRDATA_5),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[5])
);
defparam \PRDATA_0_iv[5] .INIT=16'hFEEE;
// @5:89
  CFG4 \PRDATA_0_iv[0]  (
	.A(CoreAPB3_C0_0_APBmslave6_PRDATA_m[0]),
	.B(PRDATA_0_iv_1_Z[0]),
	.C(iPRDATA31_1z),
	.D(CoreAPB3_C0_0_APBmslave5_PRDATA_0),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[0])
);
defparam \PRDATA_0_iv[0] .INIT=16'hFEEE;
// @5:89
  CFG4 \PRDATA_0_iv[7]  (
	.A(CoreAPB3_C0_0_APBmslave6_PRDATA_m[7]),
	.B(PRDATA_0_iv_1_Z[7]),
	.C(iPRDATA31_1z),
	.D(CoreAPB3_C0_0_APBmslave5_PRDATA_7),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7])
);
defparam \PRDATA_0_iv[7] .INIT=16'hFEEE;
// @5:89
  CFG4 \PRDATA_0_iv[2]  (
	.A(CoreAPB3_C0_0_APBmslave6_PRDATA_m[2]),
	.B(PRDATA_0_iv_1_Z[2]),
	.C(iPRDATA31_1z),
	.D(CoreAPB3_C0_0_APBmslave5_PRDATA_2),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[2])
);
defparam \PRDATA_0_iv[2] .INIT=16'hFEEE;
// @5:89
  CFG4 \PRDATA_0_iv[1]  (
	.A(CoreAPB3_C0_0_APBmslave6_PRDATA_0),
	.B(iPRDATA32_1z),
	.C(CoreAPB3_C0_0_APBmslave5_PRDATA_m_0),
	.D(PRDATA_0_iv_1_Z[1]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[1])
);
defparam \PRDATA_0_iv[1] .INIT=16'hFFF8;
// @5:89
  CFG4 \PRDATA_0_iv[6]  (
	.A(CoreAPB3_C0_0_APBmslave6_PRDATA_m[6]),
	.B(PRDATA_0_iv_1_Z[6]),
	.C(iPRDATA31_1z),
	.D(CoreAPB3_C0_0_APBmslave5_PRDATA_6),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[6])
);
defparam \PRDATA_0_iv[6] .INIT=16'hFEEE;
// @5:89
  CFG4 \PRDATA_0_iv[4]  (
	.A(CoreAPB3_C0_0_APBmslave6_PRDATA_m[4]),
	.B(PRDATA_0_iv_1_Z[4]),
	.C(iPRDATA31_1z),
	.D(CoreAPB3_C0_0_APBmslave5_PRDATA_4),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[4])
);
defparam \PRDATA_0_iv[4] .INIT=16'hFEEE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z3 (
  PSELSBUS_0,
  GEN_BITS,
  INTR_reg,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  GPOUT_reg,
  CoreAPB3_C0_0_APBmslave3_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0,
  CoreAPB3_C0_0_APBmslave6_PRDATA_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_0,
  CoreAPB3_C0_0_APBmslave6_PRDATA_m,
  CoreAPB3_C0_0_APBmslave5_PRDATA_5,
  CoreAPB3_C0_0_APBmslave5_PRDATA_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_7,
  CoreAPB3_C0_0_APBmslave5_PRDATA_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_6,
  CoreAPB3_C0_0_APBmslave5_PRDATA_4,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  N_204,
  INTR_reg57,
  un14_PRDATA_o,
  N_83,
  iPRDATA27,
  iPRDATA31,
  iPRDATA32,
  GPOUT_reg53,
  GPIO_3_TP_CS_c,
  N_214,
  GPIO_4_LCD_CS_c,
  GPIO_6_LCD_DC_c,
  GPIO_0_LED0_c,
  GPIO_1_LED1_c,
  GPIO_2_SD_CS_c,
  GPIO_5_LCD_BL_c,
  N_26_i,
  N_28_i,
  CoreAPB3_C0_0_APBmslave3_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave5_PSELx,
  CoreAPB3_C0_0_APBmslave6_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx
)
;
output PSELSBUS_0 ;
input [9:8] GEN_BITS ;
input [9:8] INTR_reg ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [9:7] GPOUT_reg ;
input [9:0] CoreAPB3_C0_0_APBmslave3_PRDATA ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
input CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
input [7:0] CoreAPB3_C0_0_APBmslave6_PRDATA_m ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
output [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA ;
input [15:12] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output N_204 ;
input INTR_reg57 ;
input un14_PRDATA_o ;
output N_83 ;
output iPRDATA27 ;
output iPRDATA31 ;
output iPRDATA32 ;
input GPOUT_reg53 ;
input GPIO_3_TP_CS_c ;
input N_214 ;
input GPIO_4_LCD_CS_c ;
input GPIO_6_LCD_DC_c ;
input GPIO_0_LED0_c ;
input GPIO_1_LED1_c ;
input GPIO_2_SD_CS_c ;
input GPIO_5_LCD_BL_c ;
output N_26_i ;
output N_28_i ;
output CoreAPB3_C0_0_APBmslave3_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
output CoreAPB3_C0_0_APBmslave2_PSELx ;
output CoreAPB3_C0_0_APBmslave5_PSELx ;
output CoreAPB3_C0_0_APBmslave6_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
wire PSELSBUS_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
wire CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
wire N_204 ;
wire INTR_reg57 ;
wire un14_PRDATA_o ;
wire N_83 ;
wire iPRDATA27 ;
wire iPRDATA31 ;
wire iPRDATA32 ;
wire GPOUT_reg53 ;
wire GPIO_3_TP_CS_c ;
wire N_214 ;
wire GPIO_4_LCD_CS_c ;
wire GPIO_6_LCD_DC_c ;
wire GPIO_0_LED0_c ;
wire GPIO_1_LED1_c ;
wire GPIO_2_SD_CS_c ;
wire GPIO_5_LCD_BL_c ;
wire N_26_i ;
wire N_28_i ;
wire CoreAPB3_C0_0_APBmslave3_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx_1 ;
wire CoreAPB3_C0_0_APBmslave2_PSELx_1 ;
wire N_802 ;
wire N_803 ;
wire GND ;
wire VCC ;
// @7:265
  CFG2 \iPSELS_1[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[12]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx),
	.Y(CoreAPB3_C0_0_APBmslave1_PSELx_1)
);
defparam \iPSELS_1[1] .INIT=4'h8;
// @7:265
  CFG2 \iPSELS_1[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[13]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx),
	.Y(CoreAPB3_C0_0_APBmslave2_PSELx_1)
);
defparam \iPSELS_1[2] .INIT=4'h8;
// @7:265
  CFG4 \iPSELS[6]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[15]),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx_1),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[12]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[14]),
	.Y(CoreAPB3_C0_0_APBmslave6_PSELx)
);
defparam \iPSELS[6] .INIT=16'h0400;
// @7:265
  CFG4 \iPSELS[5]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[15]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx_1),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[13]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[14]),
	.Y(CoreAPB3_C0_0_APBmslave5_PSELx)
);
defparam \iPSELS[5] .INIT=16'h0400;
// @7:265
  CFG4 \iPSELS[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[15]),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx_1),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[12]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[14]),
	.Y(CoreAPB3_C0_0_APBmslave2_PSELx)
);
defparam \iPSELS[2] .INIT=16'h0004;
// @7:265
  CFG4 \iPSELS[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[15]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx_1),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[13]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[14]),
	.Y(CoreAPB3_C0_0_APBmslave1_PSELx)
);
defparam \iPSELS[1] .INIT=16'h0004;
// @7:265
  CFG4 \iPSELS[3]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[15]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx_1),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[13]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[14]),
	.Y(CoreAPB3_C0_0_APBmslave3_PSELx)
);
defparam \iPSELS[3] .INIT=16'h0040;
// @7:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_5(CoreAPB3_C0_0_APBmslave5_PRDATA_5),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_0(CoreAPB3_C0_0_APBmslave5_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_7(CoreAPB3_C0_0_APBmslave5_PRDATA_7),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_2(CoreAPB3_C0_0_APBmslave5_PRDATA_2),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_6(CoreAPB3_C0_0_APBmslave5_PRDATA_6),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_4(CoreAPB3_C0_0_APBmslave5_PRDATA_4),
	.CoreAPB3_C0_0_APBmslave6_PRDATA_m({CoreAPB3_C0_0_APBmslave6_PRDATA_m[7:2], N_802, CoreAPB3_C0_0_APBmslave6_PRDATA_m[0]}),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_2(CoreAPB3_C0_0_APBmslave5_PRDATA_m_2),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_0(CoreAPB3_C0_0_APBmslave5_PRDATA_m_0),
	.CoreAPB3_C0_0_APBmslave6_PRDATA_0(CoreAPB3_C0_0_APBmslave6_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0),
	.CoreAPB3_C0_0_APBmslave3_PRDATA(CoreAPB3_C0_0_APBmslave3_PRDATA[9:0]),
	.GPOUT_reg(GPOUT_reg[9:7]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA({CoreAPB3_C0_0_APBmslave1_PRDATA[7:4], N_803, CoreAPB3_C0_0_APBmslave1_PRDATA[2:0]}),
	.INTR_reg(INTR_reg[9:8]),
	.GEN_BITS(GEN_BITS[9:8]),
	.PSELSBUS_0(PSELSBUS_0),
	.N_28_i(N_28_i),
	.N_26_i(N_26_i),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave3_PSELx(CoreAPB3_C0_0_APBmslave3_PSELx),
	.GPIO_5_LCD_BL_c(GPIO_5_LCD_BL_c),
	.GPIO_2_SD_CS_c(GPIO_2_SD_CS_c),
	.GPIO_1_LED1_c(GPIO_1_LED1_c),
	.GPIO_0_LED0_c(GPIO_0_LED0_c),
	.GPIO_6_LCD_DC_c(GPIO_6_LCD_DC_c),
	.GPIO_4_LCD_CS_c(GPIO_4_LCD_CS_c),
	.CoreAPB3_C0_0_APBmslave6_PSELx(CoreAPB3_C0_0_APBmslave6_PSELx),
	.CoreAPB3_C0_0_APBmslave5_PSELx(CoreAPB3_C0_0_APBmslave5_PSELx),
	.N_214(N_214),
	.GPIO_3_TP_CS_c(GPIO_3_TP_CS_c),
	.GPOUT_reg53(GPOUT_reg53),
	.iPRDATA32_1z(iPRDATA32),
	.iPRDATA31_1z(iPRDATA31),
	.iPRDATA27_1z(iPRDATA27),
	.N_83(N_83),
	.un14_PRDATA_o(un14_PRDATA_o),
	.INTR_reg57(INTR_reg57),
	.N_204(N_204)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z3 */

module CoreAPB3_C0 (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA,
  CoreAPB3_C0_0_APBmslave5_PRDATA_5,
  CoreAPB3_C0_0_APBmslave5_PRDATA_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_7,
  CoreAPB3_C0_0_APBmslave5_PRDATA_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_6,
  CoreAPB3_C0_0_APBmslave5_PRDATA_4,
  CoreAPB3_C0_0_APBmslave6_PRDATA_m,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_0,
  CoreAPB3_C0_0_APBmslave6_PRDATA_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0,
  CoreAPB3_C0_0_APBmslave3_PRDATA,
  GPOUT_reg,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  INTR_reg,
  GEN_BITS,
  PSELSBUS_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx,
  CoreAPB3_C0_0_APBmslave6_PSELx,
  CoreAPB3_C0_0_APBmslave5_PSELx,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave3_PSELx,
  N_28_i,
  N_26_i,
  GPIO_5_LCD_BL_c,
  GPIO_2_SD_CS_c,
  GPIO_1_LED1_c,
  GPIO_0_LED0_c,
  GPIO_6_LCD_DC_c,
  GPIO_4_LCD_CS_c,
  N_214,
  GPIO_3_TP_CS_c,
  GPOUT_reg53,
  iPRDATA32,
  iPRDATA31,
  iPRDATA27,
  N_83,
  un14_PRDATA_o,
  INTR_reg57,
  N_204
)
;
input [15:12] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
input [7:0] CoreAPB3_C0_0_APBmslave6_PRDATA_m ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
input CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
input CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
input [9:0] CoreAPB3_C0_0_APBmslave3_PRDATA ;
input [9:7] GPOUT_reg ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [9:8] INTR_reg ;
input [9:8] GEN_BITS ;
output PSELSBUS_0 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
output CoreAPB3_C0_0_APBmslave6_PSELx ;
output CoreAPB3_C0_0_APBmslave5_PSELx ;
output CoreAPB3_C0_0_APBmslave2_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
output CoreAPB3_C0_0_APBmslave3_PSELx ;
output N_28_i ;
output N_26_i ;
input GPIO_5_LCD_BL_c ;
input GPIO_2_SD_CS_c ;
input GPIO_1_LED1_c ;
input GPIO_0_LED0_c ;
input GPIO_6_LCD_DC_c ;
input GPIO_4_LCD_CS_c ;
input N_214 ;
input GPIO_3_TP_CS_c ;
input GPOUT_reg53 ;
output iPRDATA32 ;
output iPRDATA31 ;
output iPRDATA27 ;
output N_83 ;
input un14_PRDATA_o ;
input INTR_reg57 ;
output N_204 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
wire CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
wire PSELSBUS_0 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave3_PSELx ;
wire N_28_i ;
wire N_26_i ;
wire GPIO_5_LCD_BL_c ;
wire GPIO_2_SD_CS_c ;
wire GPIO_1_LED1_c ;
wire GPIO_0_LED0_c ;
wire GPIO_6_LCD_DC_c ;
wire GPIO_4_LCD_CS_c ;
wire N_214 ;
wire GPIO_3_TP_CS_c ;
wire GPOUT_reg53 ;
wire iPRDATA32 ;
wire iPRDATA31 ;
wire iPRDATA27 ;
wire N_83 ;
wire un14_PRDATA_o ;
wire INTR_reg57 ;
wire N_204 ;
wire N_804 ;
wire N_805 ;
wire GND ;
wire VCC ;
// @8:284
  CoreAPB3_Z3 CoreAPB3_C0_0 (
	.PSELSBUS_0(PSELSBUS_0),
	.GEN_BITS(GEN_BITS[9:8]),
	.INTR_reg(INTR_reg[9:8]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA({CoreAPB3_C0_0_APBmslave1_PRDATA[7:4], N_804, CoreAPB3_C0_0_APBmslave1_PRDATA[2:0]}),
	.GPOUT_reg(GPOUT_reg[9:7]),
	.CoreAPB3_C0_0_APBmslave3_PRDATA(CoreAPB3_C0_0_APBmslave3_PRDATA[9:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0),
	.CoreAPB3_C0_0_APBmslave6_PRDATA_0(CoreAPB3_C0_0_APBmslave6_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_2(CoreAPB3_C0_0_APBmslave5_PRDATA_m_2),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_0(CoreAPB3_C0_0_APBmslave5_PRDATA_m_0),
	.CoreAPB3_C0_0_APBmslave6_PRDATA_m({CoreAPB3_C0_0_APBmslave6_PRDATA_m[7:2], N_805, CoreAPB3_C0_0_APBmslave6_PRDATA_m[0]}),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_5(CoreAPB3_C0_0_APBmslave5_PRDATA_5),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_0(CoreAPB3_C0_0_APBmslave5_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_7(CoreAPB3_C0_0_APBmslave5_PRDATA_7),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_2(CoreAPB3_C0_0_APBmslave5_PRDATA_2),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_6(CoreAPB3_C0_0_APBmslave5_PRDATA_6),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_4(CoreAPB3_C0_0_APBmslave5_PRDATA_4),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[15:12]),
	.N_204(N_204),
	.INTR_reg57(INTR_reg57),
	.un14_PRDATA_o(un14_PRDATA_o),
	.N_83(N_83),
	.iPRDATA27(iPRDATA27),
	.iPRDATA31(iPRDATA31),
	.iPRDATA32(iPRDATA32),
	.GPOUT_reg53(GPOUT_reg53),
	.GPIO_3_TP_CS_c(GPIO_3_TP_CS_c),
	.N_214(N_214),
	.GPIO_4_LCD_CS_c(GPIO_4_LCD_CS_c),
	.GPIO_6_LCD_DC_c(GPIO_6_LCD_DC_c),
	.GPIO_0_LED0_c(GPIO_0_LED0_c),
	.GPIO_1_LED1_c(GPIO_1_LED1_c),
	.GPIO_2_SD_CS_c(GPIO_2_SD_CS_c),
	.GPIO_5_LCD_BL_c(GPIO_5_LCD_BL_c),
	.N_26_i(N_26_i),
	.N_28_i(N_28_i),
	.CoreAPB3_C0_0_APBmslave3_PSELx(CoreAPB3_C0_0_APBmslave3_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave5_PSELx(CoreAPB3_C0_0_APBmslave5_PSELx),
	.CoreAPB3_C0_0_APBmslave6_PSELx(CoreAPB3_C0_0_APBmslave6_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z4 (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  GPOUT_reg,
  INTR_reg,
  GEN_BITS,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  INTR_reg57,
  GPOUT_reg53,
  un14_PRDATA_o,
  GPIO_6_LCD_DC_c,
  GPIO_5_LCD_BL_c,
  GPIO_4_LCD_CS_c,
  GPIO_3_TP_CS_c,
  GPIO_2_SD_CS_c,
  GPIO_1_LED1_c,
  GPIO_0_LED0_c,
  GPIO_9_SW3_c,
  GPIO_5_TP_IRQ_c,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst
)
;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
input [9:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output [9:7] GPOUT_reg ;
output [9:8] INTR_reg ;
output [9:8] GEN_BITS ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
output INTR_reg57 ;
output GPOUT_reg53 ;
output un14_PRDATA_o ;
output GPIO_6_LCD_DC_c ;
output GPIO_5_LCD_BL_c ;
output GPIO_4_LCD_CS_c ;
output GPIO_3_TP_CS_c ;
output GPIO_2_SD_CS_c ;
output GPIO_1_LED1_c ;
output GPIO_0_LED0_c ;
input GPIO_9_SW3_c ;
input GPIO_5_TP_IRQ_c ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire INTR_reg57 ;
wire GPOUT_reg53 ;
wire un14_PRDATA_o ;
wire GPIO_6_LCD_DC_c ;
wire GPIO_5_LCD_BL_c ;
wire GPIO_4_LCD_CS_c ;
wire GPIO_3_TP_CS_c ;
wire GPIO_2_SD_CS_c ;
wire GPIO_1_LED1_c ;
wire GPIO_0_LED0_c ;
wire GPIO_9_SW3_c ;
wire GPIO_5_TP_IRQ_c ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire [9:9] INTR_reg_148;
wire [8:8] INTR_reg_135;
wire VCC ;
wire gpin2 ;
wire GND ;
wire gpin1 ;
wire gpin2_0 ;
wire gpin1_0 ;
wire GPOUT_reg_0_sqmuxa_Z ;
wire un14_PRDATA_o_1 ;
wire un14_PRDATA_o_i_2 ;
wire un14_PRDATA_o_i_3 ;
wire GPOUT_reg53_2 ;
wire INTR_reg57_4 ;
wire INTR_reg_0_sqmuxa_Z ;
// @9:317
  SLE \xhdl1.GEN_BITS_8_.gpin3  (
	.Q(GEN_BITS[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(gpin2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:317
  SLE \xhdl1.GEN_BITS_8_.gpin2  (
	.Q(gpin2),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(gpin1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:317
  SLE \xhdl1.GEN_BITS_8_.gpin1  (
	.Q(gpin1),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(GPIO_5_TP_IRQ_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:317
  SLE \xhdl1.GEN_BITS_9_.gpin3  (
	.Q(GEN_BITS[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(gpin2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:317
  SLE \xhdl1.GEN_BITS_9_.gpin2  (
	.Q(gpin2_0),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(gpin1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:317
  SLE \xhdl1.GEN_BITS_9_.gpin1  (
	.Q(gpin1_0),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(GPIO_9_SW3_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:484
  SLE \xhdl1.GEN_BITS[9].APB_32.INTR_reg[9]  (
	.Q(INTR_reg[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(INTR_reg_148[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:484
  SLE \xhdl1.GEN_BITS[8].APB_32.INTR_reg[8]  (
	.Q(INTR_reg[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(INTR_reg_135[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]  (
	.Q(GPIO_0_LED0_c),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]  (
	.Q(GPIO_1_LED1_c),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]  (
	.Q(GPIO_2_SD_CS_c),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]  (
	.Q(GPIO_3_TP_CS_c),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]  (
	.Q(GPIO_4_LCD_CS_c),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[5].APB_32.GPOUT_reg[5]  (
	.Q(GPIO_5_LCD_BL_c),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[6].APB_32.GPOUT_reg[6]  (
	.Q(GPIO_6_LCD_DC_c),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[7].APB_32.GPOUT_reg[7]  (
	.Q(GPOUT_reg[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[8].APB_32.GPOUT_reg[8]  (
	.Q(GPOUT_reg[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[8]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:502
  SLE \xhdl1.GEN_BITS[9].APB_32.GPOUT_reg[9]  (
	.Q(GPOUT_reg[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[9]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:775
  CFG4 \RDATA_32.un14_PRDATA_o_1  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[1]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[0]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[7]),
	.Y(un14_PRDATA_o_1)
);
defparam \RDATA_32.un14_PRDATA_o_1 .INIT=16'h0400;
// @9:775
  CFG2 \RDATA_32.un14_PRDATA_o_2  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[1]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[0]),
	.Y(un14_PRDATA_o_i_2)
);
defparam \RDATA_32.un14_PRDATA_o_2 .INIT=4'h1;
// @9:775
  CFG2 \RDATA_32.un14_PRDATA_o_3  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(un14_PRDATA_o_i_3)
);
defparam \RDATA_32.un14_PRDATA_o_3 .INIT=4'h1;
// @9:509
  CFG3 \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg53_2  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[7]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.C(un14_PRDATA_o_i_2),
	.Y(GPOUT_reg53_2)
);
defparam \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg53_2 .INIT=8'h20;
// @9:491
  CFG4 \xhdl1.GEN_BITS[0].APB_32.INTR_reg57_4  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.D(un14_PRDATA_o_i_2),
	.Y(INTR_reg57_4)
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg57_4 .INIT=16'h0100;
// @9:775
  CFG4 \RDATA_32.un14_PRDATA_o  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.C(un14_PRDATA_o_i_3),
	.D(un14_PRDATA_o_1),
	.Y(un14_PRDATA_o)
);
defparam \RDATA_32.un14_PRDATA_o .INIT=16'h1000;
// @9:509
  CFG4 \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg53  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(GPOUT_reg53_2),
	.D(un14_PRDATA_o_i_3),
	.Y(GPOUT_reg53)
);
defparam \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg53 .INIT=16'h2000;
// @9:491
  CFG4 \xhdl1.GEN_BITS[0].APB_32.INTR_reg57  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[7]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.D(INTR_reg57_4),
	.Y(INTR_reg57)
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg57 .INIT=16'h0200;
// @9:509
  CFG4 GPOUT_reg_0_sqmuxa (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.D(GPOUT_reg53),
	.Y(GPOUT_reg_0_sqmuxa_Z)
);
defparam GPOUT_reg_0_sqmuxa.INIT=16'h8000;
// @9:491
  CFG4 INTR_reg_0_sqmuxa (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.D(INTR_reg57),
	.Y(INTR_reg_0_sqmuxa_Z)
);
defparam INTR_reg_0_sqmuxa.INIT=16'h8000;
// @9:490
  CFG4 \xhdl1.GEN_BITS[9].APB_32.INTR_reg_148[9]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[9]),
	.B(INTR_reg_0_sqmuxa_Z),
	.C(GEN_BITS[9]),
	.D(INTR_reg[9]),
	.Y(INTR_reg_148[9])
);
defparam \xhdl1.GEN_BITS[9].APB_32.INTR_reg_148[9] .INIT=16'h7430;
// @9:490
  CFG4 \xhdl1.GEN_BITS[8].APB_32.INTR_reg_135[8]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[8]),
	.B(INTR_reg_0_sqmuxa_Z),
	.C(GEN_BITS[8]),
	.D(INTR_reg[8]),
	.Y(INTR_reg_135[8])
);
defparam \xhdl1.GEN_BITS[8].APB_32.INTR_reg_135[8] .INIT=16'h7430;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z4 */

module CoreGPIO_C0 (
  GEN_BITS,
  INTR_reg,
  GPOUT_reg,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  INIT_DONE_int_arst,
  m2s_creative_demo_0_FIC_0_CLK,
  GPIO_5_TP_IRQ_c,
  GPIO_9_SW3_c,
  GPIO_0_LED0_c,
  GPIO_1_LED1_c,
  GPIO_2_SD_CS_c,
  GPIO_3_TP_CS_c,
  GPIO_4_LCD_CS_c,
  GPIO_5_LCD_BL_c,
  GPIO_6_LCD_DC_c,
  un14_PRDATA_o,
  GPOUT_reg53,
  INTR_reg57,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  CoreAPB3_C0_0_APBmslave2_PSELx
)
;
output [9:8] GEN_BITS ;
output [9:8] INTR_reg ;
output [9:7] GPOUT_reg ;
input [9:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
input INIT_DONE_int_arst ;
input m2s_creative_demo_0_FIC_0_CLK ;
input GPIO_5_TP_IRQ_c ;
input GPIO_9_SW3_c ;
output GPIO_0_LED0_c ;
output GPIO_1_LED1_c ;
output GPIO_2_SD_CS_c ;
output GPIO_3_TP_CS_c ;
output GPIO_4_LCD_CS_c ;
output GPIO_5_LCD_BL_c ;
output GPIO_6_LCD_DC_c ;
output un14_PRDATA_o ;
output GPOUT_reg53 ;
output INTR_reg57 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
wire INIT_DONE_int_arst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire GPIO_5_TP_IRQ_c ;
wire GPIO_9_SW3_c ;
wire GPIO_0_LED0_c ;
wire GPIO_1_LED1_c ;
wire GPIO_2_SD_CS_c ;
wire GPIO_3_TP_CS_c ;
wire GPIO_4_LCD_CS_c ;
wire GPIO_5_LCD_BL_c ;
wire GPIO_6_LCD_DC_c ;
wire un14_PRDATA_o ;
wire GPOUT_reg53 ;
wire INTR_reg57 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire GND ;
wire VCC ;
// @10:361
  CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z4 CoreGPIO_C0_0 (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[7:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[9:0]),
	.GPOUT_reg(GPOUT_reg[9:7]),
	.INTR_reg(INTR_reg[9:8]),
	.GEN_BITS(GEN_BITS[9:8]),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.INTR_reg57(INTR_reg57),
	.GPOUT_reg53(GPOUT_reg53),
	.un14_PRDATA_o(un14_PRDATA_o),
	.GPIO_6_LCD_DC_c(GPIO_6_LCD_DC_c),
	.GPIO_5_LCD_BL_c(GPIO_5_LCD_BL_c),
	.GPIO_4_LCD_CS_c(GPIO_4_LCD_CS_c),
	.GPIO_3_TP_CS_c(GPIO_3_TP_CS_c),
	.GPIO_2_SD_CS_c(GPIO_2_SD_CS_c),
	.GPIO_1_LED1_c(GPIO_1_LED1_c),
	.GPIO_0_LED0_c(GPIO_0_LED0_c),
	.GPIO_9_SW3_c(GPIO_9_SW3_c),
	.GPIO_5_TP_IRQ_c(GPIO_5_TP_IRQ_c),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreGPIO_C0 */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (
  CUARTO1OI,
  CUARTl0OI,
  CUARTll_1z,
  CUARTl0_1z,
  CUARTIl,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst
)
;
input [7:3] CUARTO1OI ;
input [7:0] CUARTl0OI ;
output CUARTll_1z ;
output CUARTl0_1z ;
output CUARTIl ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
wire CUARTll_1z ;
wire CUARTl0_1z ;
wire CUARTIl ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire [12:0] CUARTO0;
wire [12:0] CUARTO0_s;
wire [3:0] CUARTO1_Z;
wire [3:0] CUARTO1_3;
wire [11:0] CUARTO0_cry;
wire [0:0] CUARTO0_RNI44I12_Y;
wire [1:1] CUARTO0_RNIB9S43_Y;
wire [2:2] CUARTO0_RNIKG684_Y;
wire [3:3] CUARTO0_RNIVPGB5_Y;
wire [4:4] CUARTO0_RNIC5RE6_Y;
wire [5:5] CUARTO0_RNIRI5I7_Y;
wire [6:6] CUARTO0_RNIC2GL8_Y;
wire [7:7] CUARTO0_RNIVJQO9_Y;
wire [8:8] CUARTO0_RNIJOM4B_Y;
wire [9:9] CUARTO0_RNI9VIGC_Y;
wire [10:10] CUARTO0_RNI8I76E_Y;
wire [12:12] CUARTO0_RNO_FCO;
wire [12:12] CUARTO0_RNO_Y;
wire [11:11] CUARTO0_RNI97SRF_Y;
wire VCC ;
wire GND ;
wire CUARTO07_1_RNIV08U_Y ;
wire CUARTl08 ;
wire CUARTO0_cry_cy ;
wire CUARTO07_1_RNIV08U_S ;
wire CUARTO07_1 ;
wire CUARTO07_7 ;
wire CUARTO07_8 ;
wire CO0 ;
// @13:1011
  SLE \genblk1.CUARTO0[12]  (
	.Q(CUARTO0[12]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[11]  (
	.Q(CUARTO0[11]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[10]  (
	.Q(CUARTO0[10]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[9]  (
	.Q(CUARTO0[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[8]  (
	.Q(CUARTO0[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[7]  (
	.Q(CUARTO0[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[6]  (
	.Q(CUARTO0[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[5]  (
	.Q(CUARTO0[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[4]  (
	.Q(CUARTO0[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[3]  (
	.Q(CUARTO0[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[2]  (
	.Q(CUARTO0[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[1]  (
	.Q(CUARTO0[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[0]  (
	.Q(CUARTO0[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTI0  (
	.Q(CUARTIl),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO07_1_RNIV08U_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE \CUARTO1[3]  (
	.Q(CUARTO1_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE \CUARTO1[2]  (
	.Q(CUARTO1_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE \CUARTO1[1]  (
	.Q(CUARTO1_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE \CUARTO1[0]  (
	.Q(CUARTO1_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE CUARTl0 (
	.Q(CUARTl0_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl08),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1053
  ARI1 \genblk1.CUARTIOI.CUARTO07_1_RNIV08U  (
	.FCO(CUARTO0_cry_cy),
	.S(CUARTO07_1_RNIV08U_S),
	.Y(CUARTO07_1_RNIV08U_Y),
	.B(CUARTO07_1),
	.C(CUARTO07_7),
	.D(CUARTO07_8),
	.A(CUARTO0[12]),
	.FCI(VCC)
);
defparam \genblk1.CUARTIOI.CUARTO07_1_RNIV08U .INIT=20'h40080;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNI44I12[0]  (
	.FCO(CUARTO0_cry[0]),
	.S(CUARTO0_s[0]),
	.Y(CUARTO0_RNI44I12_Y[0]),
	.B(CUARTl0OI[0]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[0]),
	.A(VCC),
	.FCI(CUARTO0_cry_cy)
);
defparam \genblk1.CUARTO0_RNI44I12[0] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIB9S43[1]  (
	.FCO(CUARTO0_cry[1]),
	.S(CUARTO0_s[1]),
	.Y(CUARTO0_RNIB9S43_Y[1]),
	.B(CUARTl0OI[1]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[1]),
	.A(VCC),
	.FCI(CUARTO0_cry[0])
);
defparam \genblk1.CUARTO0_RNIB9S43[1] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIKG684[2]  (
	.FCO(CUARTO0_cry[2]),
	.S(CUARTO0_s[2]),
	.Y(CUARTO0_RNIKG684_Y[2]),
	.B(CUARTl0OI[2]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[2]),
	.A(VCC),
	.FCI(CUARTO0_cry[1])
);
defparam \genblk1.CUARTO0_RNIKG684[2] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIVPGB5[3]  (
	.FCO(CUARTO0_cry[3]),
	.S(CUARTO0_s[3]),
	.Y(CUARTO0_RNIVPGB5_Y[3]),
	.B(CUARTl0OI[3]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[3]),
	.A(VCC),
	.FCI(CUARTO0_cry[2])
);
defparam \genblk1.CUARTO0_RNIVPGB5[3] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIC5RE6[4]  (
	.FCO(CUARTO0_cry[4]),
	.S(CUARTO0_s[4]),
	.Y(CUARTO0_RNIC5RE6_Y[4]),
	.B(CUARTl0OI[4]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[4]),
	.A(VCC),
	.FCI(CUARTO0_cry[3])
);
defparam \genblk1.CUARTO0_RNIC5RE6[4] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIRI5I7[5]  (
	.FCO(CUARTO0_cry[5]),
	.S(CUARTO0_s[5]),
	.Y(CUARTO0_RNIRI5I7_Y[5]),
	.B(CUARTl0OI[5]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[5]),
	.A(VCC),
	.FCI(CUARTO0_cry[4])
);
defparam \genblk1.CUARTO0_RNIRI5I7[5] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIC2GL8[6]  (
	.FCO(CUARTO0_cry[6]),
	.S(CUARTO0_s[6]),
	.Y(CUARTO0_RNIC2GL8_Y[6]),
	.B(CUARTl0OI[6]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[6]),
	.A(VCC),
	.FCI(CUARTO0_cry[5])
);
defparam \genblk1.CUARTO0_RNIC2GL8[6] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIVJQO9[7]  (
	.FCO(CUARTO0_cry[7]),
	.S(CUARTO0_s[7]),
	.Y(CUARTO0_RNIVJQO9_Y[7]),
	.B(CUARTl0OI[7]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[7]),
	.A(VCC),
	.FCI(CUARTO0_cry[6])
);
defparam \genblk1.CUARTO0_RNIVJQO9[7] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIJOM4B[8]  (
	.FCO(CUARTO0_cry[8]),
	.S(CUARTO0_s[8]),
	.Y(CUARTO0_RNIJOM4B_Y[8]),
	.B(CUARTO1OI[3]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[8]),
	.A(VCC),
	.FCI(CUARTO0_cry[7])
);
defparam \genblk1.CUARTO0_RNIJOM4B[8] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNI9VIGC[9]  (
	.FCO(CUARTO0_cry[9]),
	.S(CUARTO0_s[9]),
	.Y(CUARTO0_RNI9VIGC_Y[9]),
	.B(CUARTO1OI[4]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[9]),
	.A(VCC),
	.FCI(CUARTO0_cry[8])
);
defparam \genblk1.CUARTO0_RNI9VIGC[9] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNI8I76E[10]  (
	.FCO(CUARTO0_cry[10]),
	.S(CUARTO0_s[10]),
	.Y(CUARTO0_RNI8I76E_Y[10]),
	.B(CUARTO1OI[5]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[10]),
	.A(VCC),
	.FCI(CUARTO0_cry[9])
);
defparam \genblk1.CUARTO0_RNI8I76E[10] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNO[12]  (
	.FCO(CUARTO0_RNO_FCO[12]),
	.S(CUARTO0_s[12]),
	.Y(CUARTO0_RNO_Y[12]),
	.B(CUARTO1OI[7]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[12]),
	.A(VCC),
	.FCI(CUARTO0_cry[11])
);
defparam \genblk1.CUARTO0_RNO[12] .INIT=20'h44700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNI97SRF[11]  (
	.FCO(CUARTO0_cry[11]),
	.S(CUARTO0_s[11]),
	.Y(CUARTO0_RNI97SRF_Y[11]),
	.B(CUARTO1OI[6]),
	.C(CUARTO07_1_RNIV08U_Y),
	.D(CUARTO0[11]),
	.A(VCC),
	.FCI(CUARTO0_cry[10])
);
defparam \genblk1.CUARTO0_RNI97SRF[11] .INIT=20'h64700;
// @13:1053
  CFG4 \genblk1.CUARTIOI.CUARTO07_1  (
	.A(CUARTO0[11]),
	.B(CUARTO0[10]),
	.C(CUARTO0[1]),
	.D(CUARTO0[0]),
	.Y(CUARTO07_1)
);
defparam \genblk1.CUARTIOI.CUARTO07_1 .INIT=16'h0001;
// @13:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.SUM[0]  (
	.A(CUARTIl),
	.B(CUARTO1_Z[0]),
	.Y(CUARTO1_3[0])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[0] .INIT=4'h6;
// @13:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.CO0  (
	.A(CUARTIl),
	.B(CUARTO1_Z[0]),
	.Y(CO0)
);
defparam \CUARTlOI.CUARTO1_3_1.CO0 .INIT=4'h8;
// @13:1180
  CFG2 CUARTll (
	.A(CUARTIl),
	.B(CUARTl0_1z),
	.Y(CUARTll_1z)
);
defparam CUARTll.INIT=4'h8;
// @13:1053
  CFG4 \genblk1.CUARTIOI.CUARTO07_8  (
	.A(CUARTO0[9]),
	.B(CUARTO0[8]),
	.C(CUARTO0[7]),
	.D(CUARTO0[6]),
	.Y(CUARTO07_8)
);
defparam \genblk1.CUARTIOI.CUARTO07_8 .INIT=16'h0001;
// @13:1053
  CFG4 \genblk1.CUARTIOI.CUARTO07_7  (
	.A(CUARTO0[5]),
	.B(CUARTO0[4]),
	.C(CUARTO0[3]),
	.D(CUARTO0[2]),
	.Y(CUARTO07_7)
);
defparam \genblk1.CUARTIOI.CUARTO07_7 .INIT=16'h0001;
// @13:1151
  CFG4 \CUARTlOI.CUARTl08  (
	.A(CUARTO1_Z[2]),
	.B(CUARTO1_Z[3]),
	.C(CUARTO1_Z[1]),
	.D(CUARTO1_Z[0]),
	.Y(CUARTl08)
);
defparam \CUARTlOI.CUARTl08 .INIT=16'h8000;
// @13:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.SUM[1]  (
	.A(CO0),
	.B(CUARTO1_Z[1]),
	.Y(CUARTO1_3[1])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[1] .INIT=4'h6;
// @13:1132
  CFG3 \CUARTlOI.CUARTO1_3_1.SUM[2]  (
	.A(CUARTO1_Z[1]),
	.B(CO0),
	.C(CUARTO1_Z[2]),
	.Y(CUARTO1_3[2])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[2] .INIT=8'h78;
// @13:1132
  CFG4 \CUARTlOI.CUARTO1_3_1.SUM[3]  (
	.A(CUARTO1_Z[1]),
	.B(CO0),
	.C(CUARTO1_Z[3]),
	.D(CUARTO1_Z[2]),
	.Y(CUARTO1_3[3])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[3] .INIT=16'h78F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (
  CUARTO1OI_2,
  CUARTO1OI_0,
  CUARTO1I,
  CUARTO1I4,
  CUARTl0,
  CUARTIl,
  CUARTlI1,
  CUARTll,
  UART_TXD_c,
  CUARTO1I4_i,
  TXRDY,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst
)
;
input CUARTO1OI_2 ;
input CUARTO1OI_0 ;
input [7:0] CUARTO1I ;
input CUARTO1I4 ;
input CUARTl0 ;
input CUARTIl ;
input CUARTlI1 ;
input CUARTll ;
output UART_TXD_c ;
input CUARTO1I4_i ;
output TXRDY ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
wire CUARTO1OI_2 ;
wire CUARTO1OI_0 ;
wire CUARTO1I4 ;
wire CUARTl0 ;
wire CUARTIl ;
wire CUARTlI1 ;
wire CUARTll ;
wire UART_TXD_c ;
wire CUARTO1I4_i ;
wire TXRDY ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire [5:0] CUARTlI0l_Z;
wire [5:0] CUARTlI0l_ns_Z;
wire [1:1] CUARTlI0l_ns;
wire [7:0] CUARTIl0l_Z;
wire [3:1] CUARTll0l_Z;
wire [0:0] CUARTll0l_3;
wire [3:3] CUARTlI0l_ns_i_a2_0_Z;
wire VCC ;
wire GND ;
wire N_72_i ;
wire CUARTOl0l_1_sqmuxa_i_Z ;
wire CUARTll1_4_iv_i ;
wire N_103_i ;
wire CUARTO00l_Z ;
wire CUARTO00l_5 ;
wire un1_CUARTO00l_1_sqmuxa_0_Z ;
wire N_91_i ;
wire N_85_i ;
wire N_83_i ;
wire N_81_i ;
wire CO0 ;
wire CUARTll1_2_u_2_1_wmux_3_FCO ;
wire CUARTll1_2_u_2_1_wmux_3_S ;
wire CUARTll1_2 ;
wire CUARTll1_2_u_2_1_0_y1 ;
wire CUARTll1_2_u_2_1_0_y3 ;
wire CUARTll1_2_u_2_1_co1_0 ;
wire CUARTll1_2_u_2_1_wmux_2_S ;
wire CUARTll1_2_u_2_1_y0_0 ;
wire CUARTll1_2_u_2_1_co0_0 ;
wire CUARTll1_2_u_2_1_wmux_1_S ;
wire CUARTll1_2_u_2_1_0_co1 ;
wire CUARTll1_2_u_2_1_wmux_0_S ;
wire CUARTll1_2_u_2_1_0_y0 ;
wire CUARTll1_2_u_2_1_0_co0 ;
wire CUARTll1_2_u_2_1_0_wmux_S ;
wire N_133 ;
wire N_88 ;
wire CUARTll1_3_i_m ;
wire N_131 ;
wire N_113 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
// @15:301
  SLE \CUARTlI0l[5]  (
	.Q(CUARTlI0l_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTlI0l_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTlI0l[4]  (
	.Q(CUARTlI0l_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTlI0l_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTlI0l[3]  (
	.Q(CUARTlI0l_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_72_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTlI0l[2]  (
	.Q(CUARTlI0l_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTlI0l_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTlI0l[1]  (
	.Q(CUARTlI0l_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTlI0l_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTlI0l[0]  (
	.Q(CUARTlI0l_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTlI0l_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:215
  SLE CUARTOl0l (
	.Q(TXRDY),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1I4_i),
	.EN(CUARTOl0l_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:672
  SLE CUARTll1 (
	.Q(UART_TXD_c),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTll1_4_iv_i),
	.EN(N_103_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:808
  SLE CUARTO00l (
	.Q(CUARTO00l_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO00l_5),
	.EN(un1_CUARTO00l_1_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[6]  (
	.Q(CUARTIl0l_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1I[6]),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[5]  (
	.Q(CUARTIl0l_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1I[5]),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[4]  (
	.Q(CUARTIl0l_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1I[4]),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[3]  (
	.Q(CUARTIl0l_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1I[3]),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[2]  (
	.Q(CUARTIl0l_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1I[2]),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[1]  (
	.Q(CUARTIl0l_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1I[1]),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[0]  (
	.Q(CUARTIl0l_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1I[0]),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:605
  SLE \CUARTll0l[3]  (
	.Q(CUARTll0l_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_85_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:605
  SLE \CUARTll0l[2]  (
	.Q(CUARTll0l_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_83_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:605
  SLE \CUARTll0l[1]  (
	.Q(CUARTll0l_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_81_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:605
  SLE \CUARTll0l[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTll0l_3[0]),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[7]  (
	.Q(CUARTIl0l_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO1I[7]),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_3  (
	.FCO(CUARTll1_2_u_2_1_wmux_3_FCO),
	.S(CUARTll1_2_u_2_1_wmux_3_S),
	.Y(CUARTll1_2),
	.B(CUARTll1_2_u_2_1_0_y1),
	.C(CUARTll0l_Z[2]),
	.D(VCC),
	.A(CUARTll1_2_u_2_1_0_y3),
	.FCI(CUARTll1_2_u_2_1_co1_0)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_2  (
	.FCO(CUARTll1_2_u_2_1_co1_0),
	.S(CUARTll1_2_u_2_1_wmux_2_S),
	.Y(CUARTll1_2_u_2_1_0_y3),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[6]),
	.D(CUARTIl0l_Z[7]),
	.A(CUARTll1_2_u_2_1_y0_0),
	.FCI(CUARTll1_2_u_2_1_co0_0)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_1  (
	.FCO(CUARTll1_2_u_2_1_co0_0),
	.S(CUARTll1_2_u_2_1_wmux_1_S),
	.Y(CUARTll1_2_u_2_1_y0_0),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[4]),
	.D(CUARTIl0l_Z[5]),
	.A(CO0),
	.FCI(CUARTll1_2_u_2_1_0_co1)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_0  (
	.FCO(CUARTll1_2_u_2_1_0_co1),
	.S(CUARTll1_2_u_2_1_wmux_0_S),
	.Y(CUARTll1_2_u_2_1_0_y1),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[2]),
	.D(CUARTIl0l_Z[3]),
	.A(CUARTll1_2_u_2_1_0_y0),
	.FCI(CUARTll1_2_u_2_1_0_co0)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_0_wmux  (
	.FCO(CUARTll1_2_u_2_1_0_co0),
	.S(CUARTll1_2_u_2_1_0_wmux_S),
	.Y(CUARTll1_2_u_2_1_0_y0),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[0]),
	.D(CUARTIl0l_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_0_wmux .INIT=20'h0FA44;
// @15:345
  CFG4 un1_CUARTO00l_1_sqmuxa_0_a2 (
	.A(CUARTlI1),
	.B(CUARTIl),
	.C(CUARTl0),
	.D(CUARTlI0l_Z[3]),
	.Y(N_133)
);
defparam un1_CUARTO00l_1_sqmuxa_0_a2.INIT=16'h8000;
// @15:301
  CFG2 \CUARTlI0l_ns_i_a2_0[3]  (
	.A(CUARTll0l_Z[1]),
	.B(CUARTll0l_Z[3]),
	.Y(CUARTlI0l_ns_i_a2_0_Z[3])
);
defparam \CUARTlI0l_ns_i_a2_0[3] .INIT=4'h2;
// @15:644
  CFG2 \CUARTI10l.CUARTll0l_3_i_o2[1]  (
	.A(CUARTll0l_Z[1]),
	.B(CO0),
	.Y(N_88)
);
defparam \CUARTI10l.CUARTll0l_3_i_o2[1] .INIT=4'h7;
// @15:644
  CFG2 \CUARTI10l.CUARTll0l_3_a3[0]  (
	.A(CUARTlI0l_Z[3]),
	.B(CO0),
	.Y(CUARTll0l_3[0])
);
defparam \CUARTI10l.CUARTll0l_3_a3[0] .INIT=4'h2;
// @15:301
  CFG2 \CUARTlI0l_ns_a3[1]  (
	.A(CUARTlI0l_Z[0]),
	.B(TXRDY),
	.Y(CUARTlI0l_ns[1])
);
defparam \CUARTlI0l_ns_a3[1] .INIT=4'h2;
// @15:729
  CFG3 \CUARTl10l.CUARTll1_4_iv_i_RNO  (
	.A(CUARTlI0l_Z[4]),
	.B(CUARTO1OI_2),
	.C(CUARTO00l_Z),
	.Y(CUARTll1_3_i_m)
);
defparam \CUARTl10l.CUARTll1_4_iv_i_RNO .INIT=8'h82;
// @15:874
  CFG3 \CUARTOO1l.CUARTO00l_5  (
	.A(CUARTll1_2),
	.B(CUARTO00l_Z),
	.C(CUARTlI0l_Z[5]),
	.Y(CUARTO00l_5)
);
defparam \CUARTOO1l.CUARTO00l_5 .INIT=8'h06;
// @15:301
  CFG4 \CUARTlI0l_ns_i_a2[3]  (
	.A(CO0),
	.B(CUARTll0l_Z[2]),
	.C(CUARTlI0l_ns_i_a2_0_Z[3]),
	.D(CUARTO1OI_0),
	.Y(N_131)
);
defparam \CUARTlI0l_ns_i_a2[3] .INIT=16'h8040;
// @15:301
  CFG3 \CUARTlI0l_ns[2]  (
	.A(CUARTlI0l_Z[1]),
	.B(CUARTlI0l_Z[2]),
	.C(CUARTll),
	.Y(CUARTlI0l_ns_Z[2])
);
defparam \CUARTlI0l_ns[2] .INIT=8'hAE;
// @15:301
  CFG4 \CUARTlI0l_ns[0]  (
	.A(CUARTlI0l_Z[5]),
	.B(CUARTll),
	.C(TXRDY),
	.D(CUARTlI0l_Z[0]),
	.Y(CUARTlI0l_ns_Z[0])
);
defparam \CUARTlI0l_ns[0] .INIT=16'hF888;
// @15:672
  CFG3 CUARTll1_RNO (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTll),
	.C(CUARTlI0l_Z[1]),
	.Y(N_103_i)
);
defparam CUARTll1_RNO.INIT=8'hFE;
// @15:301
  CFG2 \CUARTlI0l_RNIN0BS[2]  (
	.A(CUARTll),
	.B(CUARTlI0l_Z[2]),
	.Y(N_91_i)
);
defparam \CUARTlI0l_RNIN0BS[2] .INIT=4'h8;
// @15:301
  CFG4 \CUARTlI0l_ns_a3[5]  (
	.A(CUARTlI0l_Z[3]),
	.B(CUARTlI1),
	.C(N_131),
	.D(CUARTll),
	.Y(N_113)
);
defparam \CUARTlI0l_ns_a3[5] .INIT=16'h2000;
// @15:345
  CFG2 un1_CUARTO00l_1_sqmuxa_0 (
	.A(N_133),
	.B(CUARTlI0l_Z[5]),
	.Y(un1_CUARTO00l_1_sqmuxa_0_Z)
);
defparam un1_CUARTO00l_1_sqmuxa_0.INIT=4'hE;
// @15:605
  CFG3 \CUARTll0l_RNO[2]  (
	.A(CUARTlI0l_Z[3]),
	.B(N_88),
	.C(CUARTll0l_Z[2]),
	.Y(N_83_i)
);
defparam \CUARTll0l_RNO[2] .INIT=8'h82;
// @15:605
  CFG3 \CUARTll0l_RNO[1]  (
	.A(CUARTlI0l_Z[3]),
	.B(CO0),
	.C(CUARTll0l_Z[1]),
	.Y(N_81_i)
);
defparam \CUARTll0l_RNO[1] .INIT=8'h28;
// @15:301
  CFG4 \CUARTlI0l_ns[5]  (
	.A(CUARTlI0l_Z[5]),
	.B(CUARTlI0l_Z[4]),
	.C(N_113),
	.D(CUARTll),
	.Y(CUARTlI0l_ns_Z[5])
);
defparam \CUARTlI0l_ns[5] .INIT=16'hFCFA;
// @15:301
  CFG4 \CUARTlI0l_ns[4]  (
	.A(CUARTlI0l_Z[4]),
	.B(N_133),
	.C(N_131),
	.D(CUARTll),
	.Y(CUARTlI0l_ns_Z[4])
);
defparam \CUARTlI0l_ns[4] .INIT=16'hC0EA;
// @15:672
  CFG4 \CUARTl10l.CUARTll1_4_iv_i  (
	.A(CUARTlI0l_Z[3]),
	.B(CUARTlI0l_Z[2]),
	.C(CUARTll1_2),
	.D(CUARTll1_3_i_m),
	.Y(CUARTll1_4_iv_i)
);
defparam \CUARTl10l.CUARTll1_4_iv_i .INIT=16'h0031;
// @15:605
  CFG4 \CUARTll0l_RNO[3]  (
	.A(CUARTlI0l_Z[3]),
	.B(N_88),
	.C(CUARTll0l_Z[3]),
	.D(CUARTll0l_Z[2]),
	.Y(N_85_i)
);
defparam \CUARTll0l_RNO[3] .INIT=16'h82A0;
// @15:301
  CFG4 \CUARTlI0l_RNO[3]  (
	.A(CUARTlI0l_Z[2]),
	.B(CUARTlI0l_Z[3]),
	.C(N_131),
	.D(CUARTll),
	.Y(N_72_i)
);
defparam \CUARTlI0l_RNO[3] .INIT=16'hAECC;
// @15:215
  CFG3 CUARTOl0l_1_sqmuxa_i (
	.A(CUARTO1I4),
	.B(CUARTlI0l_Z[2]),
	.C(CUARTll),
	.Y(CUARTOl0l_1_sqmuxa_i_Z)
);
defparam CUARTOl0l_1_sqmuxa_i.INIT=8'hEA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (
  CUARTO1OI_0,
  CUARTO1OI_2,
  CUARTOIII,
  CUARTlI1,
  UART_RXD_c,
  PARITY_ERR,
  CUARTllI,
  CUARTIl,
  CUARTI00_1z,
  FRAMING_ERR,
  CUARTOOl,
  OVERFLOW,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst
)
;
input CUARTO1OI_0 ;
input CUARTO1OI_2 ;
output [7:0] CUARTOIII ;
input CUARTlI1 ;
input UART_RXD_c ;
output PARITY_ERR ;
output CUARTllI ;
input CUARTIl ;
output CUARTI00_1z ;
output FRAMING_ERR ;
input CUARTOOl ;
output OVERFLOW ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
wire CUARTO1OI_0 ;
wire CUARTO1OI_2 ;
wire CUARTlI1 ;
wire UART_RXD_c ;
wire PARITY_ERR ;
wire CUARTllI ;
wire CUARTIl ;
wire CUARTI00_1z ;
wire FRAMING_ERR ;
wire CUARTOOl ;
wire OVERFLOW ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire [3:0] CUARTIOll_Z;
wire [1:0] CUARTll0_Z;
wire [0:0] CUARTll0_ns;
wire [1:1] CUARTll0ce_Z;
wire [8:0] CUARTO0Il_Z;
wire [8:0] CUARTO0Il_11;
wire [2:0] CUARTI1Il_Z;
wire [3:1] CUARTIlIl_Z;
wire [3:0] CUARTl0Il_Z;
wire [3:0] CUARTl0Il_4;
wire [7:7] CUARTlOl_2;
wire [2:2] CUARTll0_d;
wire [0:0] CUARTIlIl_3_i_a2_0_1;
wire [7:7] CUARTO0Il_9_1;
wire [7:7] CUARTO0Il_9_2;
wire GND ;
wire CUARTIO0_1_sqmuxa_i ;
wire CUARTll0_0_sqmuxa ;
wire VCC ;
wire CUARTIO0_1_sqmuxa_Z ;
wire CUARTIO0_5_sn_N_5_i ;
wire CUARTO11_1_sqmuxa_i_Z ;
wire CUARTI01_0_sqmuxa_Z ;
wire un1_CUARTI0115_i ;
wire CUARTI00_1_sqmuxa ;
wire CUARTl1Il_Z ;
wire CUARTl1Il_4 ;
wire CUARTO1Il_1_sqmuxa_i_Z ;
wire CUARTOOll_Z ;
wire CUARTOOll_0_sqmuxa ;
wire CUARTI0Il_Z ;
wire CUARTI0Il_4 ;
wire CUARTI11_12 ;
wire CUARTI11_1_sqmuxa_i_Z ;
wire i9_mux_0 ;
wire un1_CUARTI1Il6_1_0_Z ;
wire CUARTlOl_1_sqmuxa_Z ;
wire N_90_i ;
wire N_88_i ;
wire N_86_i ;
wire CO0 ;
wire N_84_i ;
wire N_27_mux ;
wire CUARTl0Il_0_sqmuxa_0_a2_Z ;
wire CUARTll0_s0_0_a2_Z ;
wire N_110 ;
wire CUARTIO0_5_1 ;
wire CUARTll0_14_d ;
wire CUARTO1Il_1_sqmuxa_i_1_Z ;
wire CUARTI0I8_1 ;
wire CUARTIO0_5_sn_N_4 ;
wire CUARTI115 ;
wire CUARTll018_NE_i_1 ;
wire CUARTll018 ;
wire m18_1_1 ;
wire m18_1 ;
wire N_30_mux ;
wire CUARTI1115 ;
wire CUARTOOll_0_sqmuxa_0_a2_0_Z ;
wire CUARTOOll_0_sqmuxa_1 ;
wire CUARTIO0_0_sqmuxa_Z ;
wire N_95 ;
wire i1_mux ;
wire un1_CUARTI1131_1_Z ;
wire N_108 ;
wire N_123 ;
wire CUARTl0Il_1_sqmuxa ;
wire CUARTI0Il5 ;
wire CUARTI0Il_2 ;
wire un1_CUARTI11_0_sqmuxa_i ;
wire un1_CUARTI11_0_sqmuxa_1_i ;
wire N_93 ;
wire CO1 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_2 ;
wire N_1 ;
// @14:754
  SLE \CUARTIOll[3]  (
	.Q(CUARTIOll_Z[3]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTIO0_1_sqmuxa_i),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:754
  SLE \CUARTIOll[1]  (
	.Q(CUARTIOll_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTIO0_1_sqmuxa_Z),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:754
  SLE \CUARTIOll[0]  (
	.Q(CUARTIOll_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTIO0_5_sn_N_5_i),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:575
  SLE CUARTO11 (
	.Q(OVERFLOW),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTOOl),
	.EN(CUARTO11_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:653
  SLE CUARTI01 (
	.Q(FRAMING_ERR),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTI01_0_sqmuxa_Z),
	.EN(un1_CUARTI0115_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE CUARTI00 (
	.Q(CUARTI00_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTI00_1_sqmuxa),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE CUARTl1Il (
	.Q(CUARTl1Il_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl1Il_4),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1613
  SLE CUARTO1Il (
	.Q(CUARTllI),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTOOl),
	.EN(CUARTO1Il_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE CUARTOOll (
	.Q(CUARTOOll_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTOOll_0_sqmuxa),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1339
  SLE CUARTI0Il (
	.Q(CUARTI0Il_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTI0Il_4),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1430
  SLE CUARTI11 (
	.Q(PARITY_ERR),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTI11_12),
	.EN(CUARTI11_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTll0[0]  (
	.Q(CUARTll0_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTll0_ns[0]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTll0[1]  (
	.Q(CUARTll0_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(i9_mux_0),
	.EN(CUARTll0ce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[4]  (
	.Q(CUARTO0Il_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_11[4]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[3]  (
	.Q(CUARTO0Il_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_11[3]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[2]  (
	.Q(CUARTO0Il_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_11[2]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[1]  (
	.Q(CUARTO0Il_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_11[1]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[0]  (
	.Q(CUARTO0Il_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_11[0]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:299
  SLE \CUARTI1Il[2]  (
	.Q(CUARTI1Il_Z[2]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(UART_RXD_c),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:299
  SLE \CUARTI1Il[1]  (
	.Q(CUARTI1Il_Z[1]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTI1Il_Z[2]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:299
  SLE \CUARTI1Il[0]  (
	.Q(CUARTI1Il_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTI1Il_Z[1]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[6]  (
	.Q(CUARTOIII[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[6]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[5]  (
	.Q(CUARTOIII[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[5]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[4]  (
	.Q(CUARTOIII[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[4]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[3]  (
	.Q(CUARTOIII[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[3]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[2]  (
	.Q(CUARTOIII[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[2]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[1]  (
	.Q(CUARTOIII[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[1]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[0]  (
	.Q(CUARTOIII[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[0]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:472
  SLE \CUARTIlIl[3]  (
	.Q(CUARTIlIl_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_90_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:472
  SLE \CUARTIlIl[2]  (
	.Q(CUARTIlIl_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_88_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:472
  SLE \CUARTIlIl[1]  (
	.Q(CUARTIlIl_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_86_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:472
  SLE \CUARTIlIl[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_84_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[8]  (
	.Q(CUARTO0Il_Z[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_11[8]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[7]  (
	.Q(CUARTO0Il_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_11[7]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[6]  (
	.Q(CUARTO0Il_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_11[6]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[5]  (
	.Q(CUARTO0Il_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTO0Il_11[5]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTl0Il[3]  (
	.Q(CUARTl0Il_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl0Il_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTl0Il[2]  (
	.Q(CUARTl0Il_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl0Il_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTl0Il[1]  (
	.Q(CUARTl0Il_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl0Il_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTl0Il[0]  (
	.Q(CUARTl0Il_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl0Il_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[7]  (
	.Q(CUARTOIII[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTlOl_2[7]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:927
  CFG3 un1_CUARTI1Il6_1_0 (
	.A(CUARTIl),
	.B(N_27_mux),
	.C(CUARTl0Il_0_sqmuxa_0_a2_Z),
	.Y(un1_CUARTI1Il6_1_0_Z)
);
defparam un1_CUARTI1Il6_1_0.INIT=8'hF8;
// @14:866
  CFG3 CUARTl0Il_0_sqmuxa_0_a2 (
	.A(CUARTll0_Z[0]),
	.B(CUARTll0_Z[1]),
	.C(CUARTIl),
	.Y(CUARTl0Il_0_sqmuxa_0_a2_Z)
);
defparam CUARTl0Il_0_sqmuxa_0_a2.INIT=8'h10;
// @14:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2[3]  (
	.A(CUARTI1Il_Z[0]),
	.B(CUARTI1Il_Z[1]),
	.C(CUARTI1Il_Z[2]),
	.D(CUARTll0_s0_0_a2_Z),
	.Y(N_110)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2[3] .INIT=16'hE800;
// @14:1613
  CFG4 CUARTO1Il_1_sqmuxa_i (
	.A(CUARTIO0_5_1),
	.B(CUARTll0_14_d),
	.C(CUARTOOl),
	.D(CUARTO1Il_1_sqmuxa_i_1_Z),
	.Y(CUARTO1Il_1_sqmuxa_i_Z)
);
defparam CUARTO1Il_1_sqmuxa_i.INIT=16'hAFEF;
// @14:1613
  CFG4 CUARTO1Il_1_sqmuxa_i_1 (
	.A(CUARTO1OI_0),
	.B(CUARTI0I8_1),
	.C(CUARTIO0_5_sn_N_4),
	.D(CUARTI115),
	.Y(CUARTO1Il_1_sqmuxa_i_1_Z)
);
defparam CUARTO1Il_1_sqmuxa_i_1.INIT=16'h2F7F;
// @14:871
  CFG4 \CUARTllll.CUARTll018_NE_i  (
	.A(CUARTIOll_Z[1]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTll018_NE_i_1),
	.Y(CUARTll018)
);
defparam \CUARTllll.CUARTll018_NE_i .INIT=16'h0081;
// @14:871
  CFG4 \CUARTllll.CUARTll018_NE_i_1  (
	.A(CUARTIOll_Z[3]),
	.B(CUARTIOll_Z[0]),
	.C(CUARTl0Il_Z[3]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTll018_NE_i_1)
);
defparam \CUARTllll.CUARTll018_NE_i_1 .INIT=16'h7BDE;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m18_1  (
	.A(CUARTll0_Z[0]),
	.B(CUARTll0_Z[1]),
	.C(m18_1_1),
	.D(CUARTll018),
	.Y(m18_1)
);
defparam \CUARTll0_ns_1_0_.m18_1 .INIT=16'h98BA;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m18_1_1  (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[1]),
	.C(CUARTIlIl_Z[3]),
	.D(CO0),
	.Y(m18_1_1)
);
defparam \CUARTll0_ns_1_0_.m18_1_1 .INIT=16'h0010;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m18_2  (
	.A(N_30_mux),
	.B(m18_1),
	.C(CUARTll0_Z[1]),
	.D(N_27_mux),
	.Y(CUARTll0_ns[0])
);
defparam \CUARTll0_ns_1_0_.m18_2 .INIT=16'hBC8C;
// @14:100
  CFG2 CUARTIO0_1_sqmuxa_i_0 (
	.A(CUARTO1OI_0),
	.B(CUARTlI1),
	.Y(CUARTIO0_1_sqmuxa_i)
);
defparam CUARTIO0_1_sqmuxa_i_0.INIT=4'hE;
// @14:1683
  CFG4 \CUARTO1ll.CUARTIO0_5_u_1_0  (
	.A(CUARTIO0_5_sn_N_4),
	.B(CUARTIl),
	.C(CUARTI1115),
	.D(CUARTll0_14_d),
	.Y(CUARTIO0_5_1)
);
defparam \CUARTO1ll.CUARTIO0_5_u_1_0 .INIT=16'h4000;
// @14:1406
  CFG2 CUARTOOll_0_sqmuxa_0_a2_0 (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[3]),
	.Y(CUARTOOll_0_sqmuxa_0_a2_0_Z)
);
defparam CUARTOOll_0_sqmuxa_0_a2_0.INIT=4'h8;
// @14:871
  CFG2 \CUARTll0ce[1]  (
	.A(CUARTIl),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0ce_Z[1])
);
defparam \CUARTll0ce[1] .INIT=4'h8;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[0]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[1]),
	.Y(CUARTO0Il_11[0])
);
defparam \CUARTO0ll.CUARTO0Il_11[0] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[1]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[2]),
	.Y(CUARTO0Il_11[1])
);
defparam \CUARTO0ll.CUARTO0Il_11[1] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[2]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[3]),
	.Y(CUARTO0Il_11[2])
);
defparam \CUARTO0ll.CUARTO0Il_11[2] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[3]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[4]),
	.Y(CUARTO0Il_11[3])
);
defparam \CUARTO0ll.CUARTO0Il_11[3] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[4]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[5]),
	.Y(CUARTO0Il_11[4])
);
defparam \CUARTO0ll.CUARTO0Il_11[4] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[5]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[6]),
	.Y(CUARTO0Il_11[5])
);
defparam \CUARTO0ll.CUARTO0Il_11[5] .INIT=4'h4;
// @14:871
  CFG2 CUARTll0_s2_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_d[2])
);
defparam CUARTll0_s2_0_a2.INIT=4'h2;
// @14:100
  CFG2 CUARTIO0_1_sqmuxa (
	.A(CUARTO1OI_0),
	.B(CUARTlI1),
	.Y(CUARTIO0_1_sqmuxa_Z)
);
defparam CUARTIO0_1_sqmuxa.INIT=4'h1;
// @14:231
  CFG2 CUARTI01_0_sqmuxa (
	.A(CUARTIl),
	.B(CUARTOOll_Z),
	.Y(CUARTI01_0_sqmuxa_Z)
);
defparam CUARTI01_0_sqmuxa.INIT=4'h8;
// @14:1406
  CFG2 CUARTOOll_0_sqmuxa_0_a2_1 (
	.A(CUARTIlIl_Z[1]),
	.B(CO0),
	.Y(CUARTOOll_0_sqmuxa_1)
);
defparam CUARTOOll_0_sqmuxa_0_a2_1.INIT=4'h2;
// @14:871
  CFG2 CUARTll0_s0_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_s0_0_a2_Z)
);
defparam CUARTll0_s0_0_a2.INIT=4'h1;
// @14:100
  CFG2 CUARTIO0_0_sqmuxa (
	.A(CUARTO1OI_0),
	.B(CUARTlI1),
	.Y(CUARTIO0_0_sqmuxa_Z)
);
defparam CUARTIO0_0_sqmuxa.INIT=4'h8;
// @14:1014
  CFG2 \CUARTllll.CUARTlOl_2[7]  (
	.A(CUARTO1OI_0),
	.B(CUARTO0Il_Z[7]),
	.Y(CUARTlOl_2[7])
);
defparam \CUARTllll.CUARTlOl_2[7] .INIT=4'h8;
// @14:871
  CFG2 CUARTll0_s1_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_14_d)
);
defparam CUARTll0_s1_0_a2.INIT=4'h4;
// @14:1712
  CFG4 \CUARTO1ll.CUARTI0I8_1  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTI0I8_1)
);
defparam \CUARTO1ll.CUARTI0I8_1 .INIT=16'h0200;
// @14:515
  CFG3 \CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0]  (
	.A(CUARTll0_Z[1]),
	.B(CUARTIlIl_Z[3]),
	.C(CUARTll0_Z[0]),
	.Y(CUARTIlIl_3_i_a2_0_1[0])
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0] .INIT=8'h20;
// @14:1543
  CFG4 \CUARTl0ll.CUARTI1115  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTI1115)
);
defparam \CUARTl0ll.CUARTI1115 .INIT=16'h0002;
// @14:1496
  CFG4 \CUARTl0ll.CUARTI115  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTI115)
);
defparam \CUARTl0ll.CUARTI115 .INIT=16'h4000;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m8  (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[1]),
	.C(CUARTIlIl_Z[3]),
	.D(CO0),
	.Y(N_27_mux)
);
defparam \CUARTll0_ns_1_0_.m8 .INIT=16'h8000;
// @14:515
  CFG3 \CUARTlIll.CUARTIlIl_3_i_o2[2]  (
	.A(CUARTIlIl_Z[1]),
	.B(CO0),
	.C(CUARTIlIl_Z[2]),
	.Y(N_95)
);
defparam \CUARTlIll.CUARTIlIl_3_i_o2[2] .INIT=8'h7F;
// @14:100
  CFG3 \CUARTO1ll.CUARTIO0_5_sn_m3  (
	.A(CUARTIl),
	.B(CUARTlI1),
	.C(CUARTO1OI_0),
	.Y(CUARTIO0_5_sn_N_4)
);
defparam \CUARTO1ll.CUARTIO0_5_sn_m3 .INIT=8'h82;
// @14:100
  CFG2 \CUARTIOll_RNO[0]  (
	.A(CUARTO1OI_0),
	.B(CUARTlI1),
	.Y(CUARTIO0_5_sn_N_5_i)
);
defparam \CUARTIOll_RNO[0] .INIT=4'h9;
// @14:871
  CFG3 \CUARTll0_ns_1_0_.m12  (
	.A(CUARTI1Il_Z[1]),
	.B(CUARTI1Il_Z[0]),
	.C(CUARTI1Il_Z[2]),
	.Y(i1_mux)
);
defparam \CUARTll0_ns_1_0_.m12 .INIT=8'h17;
// @14:1251
  CFG4 \CUARTO0ll.CUARTO0Il_9_3_1[7]  (
	.A(CUARTlI1),
	.B(CUARTO1OI_0),
	.C(CUARTO0Il_Z[8]),
	.D(CUARTO0Il_Z[7]),
	.Y(CUARTO0Il_9_1[7])
);
defparam \CUARTO0ll.CUARTO0Il_9_3_1[7] .INIT=16'h9180;
// @14:1464
  CFG3 un1_CUARTI1131_1 (
	.A(CUARTIl),
	.B(N_27_mux),
	.C(CUARTlI1),
	.Y(un1_CUARTI1131_1_Z)
);
defparam un1_CUARTI1131_1.INIT=8'h7F;
// @14:954
  CFG3 \CUARTllll.CUARTl1Il_4  (
	.A(CUARTll018),
	.B(CUARTllI),
	.C(CUARTll0_14_d),
	.Y(CUARTl1Il_4)
);
defparam \CUARTllll.CUARTl1Il_4 .INIT=8'h80;
// @14:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2[0]  (
	.A(CUARTIlIl_Z[1]),
	.B(CUARTll0_s0_0_a2_Z),
	.C(CUARTIlIl_Z[3]),
	.D(CUARTIlIl_Z[2]),
	.Y(N_108)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2[0] .INIT=16'h0040;
// @14:954
  CFG4 CUARTlOl_1_sqmuxa (
	.A(CUARTll0_14_d),
	.B(CUARTll018),
	.C(CUARTllI),
	.D(CUARTIl),
	.Y(CUARTlOl_1_sqmuxa_Z)
);
defparam CUARTlOl_1_sqmuxa.INIT=16'h0800;
// @14:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2_0[3]  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTIlIl_Z[1]),
	.D(CUARTll0_s0_0_a2_Z),
	.Y(N_123)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2_0[3] .INIT=16'h0100;
// @14:1406
  CFG2 CUARTI00_1_sqmuxa_0_a2 (
	.A(N_27_mux),
	.B(CUARTll0_d[2]),
	.Y(CUARTI00_1_sqmuxa)
);
defparam CUARTI00_1_sqmuxa_0_a2.INIT=4'h8;
// @14:866
  CFG2 CUARTl0Il_1_sqmuxa_0_a2 (
	.A(N_27_mux),
	.B(CUARTIl),
	.Y(CUARTl0Il_1_sqmuxa)
);
defparam CUARTl0Il_1_sqmuxa_0_a2.INIT=4'h8;
// @14:1384
  CFG2 \CUARTI0ll.CUARTI0Il5  (
	.A(N_27_mux),
	.B(CUARTlI1),
	.Y(CUARTI0Il5)
);
defparam \CUARTI0ll.CUARTI0Il5 .INIT=4'h8;
// @14:575
  CFG3 CUARTO11_1_sqmuxa_i (
	.A(CUARTOOl),
	.B(CUARTl1Il_Z),
	.C(CUARTIl),
	.Y(CUARTO11_1_sqmuxa_i_Z)
);
defparam CUARTO11_1_sqmuxa_i.INIT=8'hD5;
// @14:653
  CFG3 CUARTI01_RNO (
	.A(CUARTOOl),
	.B(CUARTOOll_Z),
	.C(CUARTIl),
	.Y(un1_CUARTI0115_i)
);
defparam CUARTI01_RNO.INIT=8'hD5;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m16  (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[3]),
	.C(i1_mux),
	.D(CUARTOOll_0_sqmuxa_1),
	.Y(N_30_mux)
);
defparam \CUARTll0_ns_1_0_.m16 .INIT=16'hD0F0;
// @14:1399
  CFG2 \CUARTI0ll.CUARTI0Il_2  (
	.A(i1_mux),
	.B(CUARTI0Il_Z),
	.Y(CUARTI0Il_2)
);
defparam \CUARTI0ll.CUARTI0Il_2 .INIT=4'h9;
// @14:1406
  CFG4 CUARTOOll_0_sqmuxa_0_a2 (
	.A(CUARTOOll_0_sqmuxa_0_a2_0_Z),
	.B(CUARTOOll_0_sqmuxa_1),
	.C(CUARTll0_d[2]),
	.D(i1_mux),
	.Y(CUARTOOll_0_sqmuxa)
);
defparam CUARTOOll_0_sqmuxa_0_a2.INIT=16'h8000;
// @14:963
  CFG2 CUARTll0_0_sqmuxa_0_a2 (
	.A(N_123),
	.B(CUARTIlIl_Z[3]),
	.Y(CUARTll0_0_sqmuxa)
);
defparam CUARTll0_0_sqmuxa_0_a2.INIT=4'h8;
// @14:1485
  CFG4 un1_CUARTI11_0_sqmuxa (
	.A(CUARTO1OI_2),
	.B(CUARTO1OI_0),
	.C(CUARTI115),
	.D(CUARTI1115),
	.Y(un1_CUARTI11_0_sqmuxa_i)
);
defparam un1_CUARTI11_0_sqmuxa.INIT=16'hA820;
// @14:1485
  CFG4 un1_CUARTI11_0_sqmuxa_1 (
	.A(CUARTO1OI_2),
	.B(CUARTO1OI_0),
	.C(CUARTI115),
	.D(CUARTI1115),
	.Y(un1_CUARTI11_0_sqmuxa_1_i)
);
defparam un1_CUARTI11_0_sqmuxa_1.INIT=16'h5410;
// @14:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_o2[0]  (
	.A(CUARTIlIl_Z[1]),
	.B(CUARTIlIl_Z[2]),
	.C(N_110),
	.D(CUARTIlIl_3_i_a2_0_1[0]),
	.Y(N_93)
);
defparam \CUARTlIll.CUARTIlIl_3_i_o2[0] .INIT=16'hF8F0;
// @14:871
  CFG3 \CUARTll0_ns_1_0_.m20  (
	.A(CUARTll0_Z[1]),
	.B(N_30_mux),
	.C(CUARTll018),
	.Y(i9_mux_0)
);
defparam \CUARTll0_ns_1_0_.m20 .INIT=8'hD8;
// @14:1199
  CFG4 \CUARTO0ll.CUARTO0Il_11[6]  (
	.A(CUARTIO0_1_sqmuxa_Z),
	.B(CUARTO0Il_Z[7]),
	.C(CUARTll0_s0_0_a2_Z),
	.D(i1_mux),
	.Y(CUARTO0Il_11[6])
);
defparam \CUARTO0ll.CUARTO0Il_11[6] .INIT=16'h040E;
// @14:1199
  CFG4 \CUARTO0ll.CUARTO0Il_11[8]  (
	.A(CUARTIO0_0_sqmuxa_Z),
	.B(CUARTO0Il_Z[8]),
	.C(CUARTll0_s0_0_a2_Z),
	.D(i1_mux),
	.Y(CUARTO0Il_11[8])
);
defparam \CUARTO0ll.CUARTO0Il_11[8] .INIT=16'h040E;
// @14:1245
  CFG3 \un1_CUARTl0Il_1.CO1  (
	.A(CUARTl0Il_Z[0]),
	.B(CUARTl0Il_1_sqmuxa),
	.C(CUARTl0Il_Z[1]),
	.Y(CO1)
);
defparam \un1_CUARTl0Il_1.CO1 .INIT=8'h80;
// @14:1199
  CFG3 \CUARTO0ll.CUARTl0Il_4[0]  (
	.A(CUARTl0Il_1_sqmuxa),
	.B(CUARTl0Il_Z[0]),
	.C(CUARTl0Il_0_sqmuxa_0_a2_Z),
	.Y(CUARTl0Il_4[0])
);
defparam \CUARTO0ll.CUARTl0Il_4[0] .INIT=8'h06;
// @14:1251
  CFG3 \CUARTO0ll.CUARTO0Il_9_3_2[7]  (
	.A(CUARTO1OI_0),
	.B(i1_mux),
	.C(CUARTlI1),
	.Y(CUARTO0Il_9_2[7])
);
defparam \CUARTO0ll.CUARTO0Il_9_3_2[7] .INIT=8'h12;
// @14:1199
  CFG4 \CUARTO0ll.CUARTl0Il_4[1]  (
	.A(CUARTl0Il_Z[1]),
	.B(CUARTl0Il_Z[0]),
	.C(CUARTl0Il_0_sqmuxa_0_a2_Z),
	.D(CUARTl0Il_1_sqmuxa),
	.Y(CUARTl0Il_4[1])
);
defparam \CUARTO0ll.CUARTl0Il_4[1] .INIT=16'h060A;
// @14:1404
  CFG4 \CUARTI0ll.CUARTI0Il_4_u  (
	.A(CUARTI0Il_2),
	.B(CUARTI0Il5),
	.C(CUARTI0Il_Z),
	.D(CUARTll0_d[2]),
	.Y(CUARTI0Il_4)
);
defparam \CUARTI0ll.CUARTI0Il_4_u .INIT=16'h00B8;
// @14:1430
  CFG4 CUARTI11_1_sqmuxa_i (
	.A(un1_CUARTI1131_1_Z),
	.B(un1_CUARTI11_0_sqmuxa_1_i),
	.C(un1_CUARTI11_0_sqmuxa_i),
	.D(CUARTOOl),
	.Y(CUARTI11_1_sqmuxa_i_Z)
);
defparam CUARTI11_1_sqmuxa_i.INIT=16'h54FF;
// @14:1595
  CFG4 \CUARTl0ll.CUARTI11_12_iv  (
	.A(un1_CUARTI11_0_sqmuxa_i),
	.B(CUARTOOl),
	.C(CUARTI0Il_2),
	.D(un1_CUARTI11_0_sqmuxa_1_i),
	.Y(CUARTI11_12)
);
defparam \CUARTl0ll.CUARTI11_12_iv .INIT=16'hC808;
// @14:472
  CFG4 \CUARTIlIl_RNO[3]  (
	.A(N_95),
	.B(CUARTIlIl_Z[3]),
	.C(N_110),
	.D(N_123),
	.Y(N_90_i)
);
defparam \CUARTIlIl_RNO[3] .INIT=16'h0009;
// @14:472
  CFG4 \CUARTIlIl_RNO[2]  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTIlIl_Z[1]),
	.D(N_93),
	.Y(N_88_i)
);
defparam \CUARTIlIl_RNO[2] .INIT=16'h006C;
// @14:472
  CFG3 \CUARTIlIl_RNO[1]  (
	.A(CO0),
	.B(CUARTIlIl_Z[1]),
	.C(N_93),
	.Y(N_86_i)
);
defparam \CUARTIlIl_RNO[1] .INIT=8'h06;
// @14:472
  CFG3 \CUARTIlIl_RNO[0]  (
	.A(N_93),
	.B(CO0),
	.C(N_108),
	.Y(N_84_i)
);
defparam \CUARTIlIl_RNO[0] .INIT=8'h01;
// @14:1199
  CFG3 \CUARTO0ll.CUARTl0Il_4[2]  (
	.A(CUARTl0Il_Z[2]),
	.B(CUARTl0Il_0_sqmuxa_0_a2_Z),
	.C(CO1),
	.Y(CUARTl0Il_4[2])
);
defparam \CUARTO0ll.CUARTl0Il_4[2] .INIT=8'h12;
// @14:1199
  CFG3 \CUARTO0ll.CUARTO0Il_11[7]  (
	.A(CUARTO0Il_9_2[7]),
	.B(CUARTO0Il_9_1[7]),
	.C(CUARTll0_s0_0_a2_Z),
	.Y(CUARTO0Il_11[7])
);
defparam \CUARTO0ll.CUARTO0Il_11[7] .INIT=8'h0E;
// @14:1199
  CFG4 \CUARTO0ll.CUARTl0Il_4[3]  (
	.A(CUARTl0Il_Z[2]),
	.B(CUARTl0Il_Z[3]),
	.C(CO1),
	.D(CUARTl0Il_0_sqmuxa_0_a2_Z),
	.Y(CUARTl0Il_4[3])
);
defparam \CUARTO0ll.CUARTl0Il_4[3] .INIT=16'h006C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s (
  CUARTOIII,
  CUARTO1OI,
  CUARTl0OI,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  OVERFLOW,
  FRAMING_ERR,
  PARITY_ERR,
  UART_RXD_c,
  TXRDY,
  UART_TXD_c,
  CUARTlI1,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  RXRDY
)
;
output [7:0] CUARTOIII ;
input [7:0] CUARTO1OI ;
input [7:0] CUARTl0OI ;
input [4:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output OVERFLOW ;
output FRAMING_ERR ;
output PARITY_ERR ;
input UART_RXD_c ;
output TXRDY ;
output UART_TXD_c ;
input CUARTlI1 ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output RXRDY ;
wire OVERFLOW ;
wire FRAMING_ERR ;
wire PARITY_ERR ;
wire UART_RXD_c ;
wire TXRDY ;
wire UART_TXD_c ;
wire CUARTlI1 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire RXRDY ;
wire [7:0] CUARTO1I_Z;
wire VCC ;
wire CUARTllI ;
wire RXRDY5 ;
wire GND ;
wire CUARTO1I4 ;
wire CUARTO1I4_0 ;
wire CUARTO1I4_i ;
wire CUARTI00 ;
wire un1_CUARTOOl_1_0 ;
wire CUARTOOl ;
wire CUARTll ;
wire CUARTl0 ;
wire CUARTIl ;
// @17:774
  SLE \genblk1.RXRDY  (
	.Q(RXRDY),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTllI),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[6]  (
	.Q(CUARTO1I_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[5]  (
	.Q(CUARTO1I_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[4]  (
	.Q(CUARTO1I_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[3]  (
	.Q(CUARTO1I_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[2]  (
	.Q(CUARTO1I_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[1]  (
	.Q(CUARTO1I_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[0]  (
	.Q(CUARTO1I_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[7]  (
	.Q(CUARTO1I_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:458
  CFG4 \CUARTl10.CUARTO1I4_i_0  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.C(CoreAPB3_C0_0_APBmslave1_PSELx),
	.D(CUARTO1I4_0),
	.Y(CUARTO1I4_i)
);
defparam \CUARTl10.CUARTO1I4_i_0 .INIT=16'h7FFF;
// @17:817
  CFG2 \genblk1.RXRDY5  (
	.A(CUARTllI),
	.B(CUARTI00),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @17:569
  CFG3 un1_CUARTOOl_1 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.Y(un1_CUARTOOl_1_0)
);
defparam un1_CUARTOOl_1.INIT=8'h40;
// @17:458
  CFG3 \CUARTl10.CUARTO1I4_0_0  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(CUARTO1I4_0)
);
defparam \CUARTl10.CUARTO1I4_0_0 .INIT=8'h01;
// @17:458
  CFG4 \CUARTl10.CUARTO1I4  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.C(CoreAPB3_C0_0_APBmslave1_PSELx),
	.D(CUARTO1I4_0),
	.Y(CUARTO1I4)
);
defparam \CUARTl10.CUARTO1I4 .INIT=16'h8000;
// @17:569
  CFG4 un1_CUARTOOl (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave1_PSELx),
	.D(un1_CUARTOOl_1_0),
	.Y(CUARTOOl)
);
defparam un1_CUARTOOl.INIT=16'hEFFF;
// @17:1395
  CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s CUARTOO1 (
	.CUARTO1OI(CUARTO1OI[7:3]),
	.CUARTl0OI(CUARTl0OI[7:0]),
	.CUARTll_1z(CUARTll),
	.CUARTl0_1z(CUARTl0),
	.CUARTIl(CUARTIl),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst)
);
// @17:1441
  CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s CUARTIO1 (
	.CUARTO1OI_2(CUARTO1OI[2]),
	.CUARTO1OI_0(CUARTO1OI[0]),
	.CUARTO1I(CUARTO1I_Z[7:0]),
	.CUARTO1I4(CUARTO1I4),
	.CUARTl0(CUARTl0),
	.CUARTIl(CUARTIl),
	.CUARTlI1(CUARTlI1),
	.CUARTll(CUARTll),
	.UART_TXD_c(UART_TXD_c),
	.CUARTO1I4_i(CUARTO1I4_i),
	.TXRDY(TXRDY),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst)
);
// @17:1527
  CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s CUARTO01 (
	.CUARTO1OI_0(CUARTO1OI[0]),
	.CUARTO1OI_2(CUARTO1OI[2]),
	.CUARTOIII(CUARTOIII[7:0]),
	.CUARTlI1(CUARTlI1),
	.UART_RXD_c(UART_RXD_c),
	.PARITY_ERR(PARITY_ERR),
	.CUARTllI(CUARTllI),
	.CUARTIl(CUARTIl),
	.CUARTI00_1z(CUARTI00),
	.FRAMING_ERR(FRAMING_ERR),
	.CUARTOOl(CUARTOOl),
	.OVERFLOW(OVERFLOW),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z5 (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  UART_TXD_c,
  UART_RXD_c,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst
)
;
input [4:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output UART_TXD_c ;
input UART_RXD_c ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
wire UART_TXD_c ;
wire UART_RXD_c ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire [7:0] CUARTO1OI_Z;
wire [7:0] CUARTl1OI;
wire [7:0] CUARTl0OI_Z;
wire [7:0] CUARTl1OI_5_1_Z;
wire [7:0] CUARTOIII;
wire [4:0] CUARTl1OI_5_1_1_Z;
wire CUARTlI1 ;
wire VCC ;
wire CUARTO1OI5 ;
wire GND ;
wire un1_CUARTl1OI23_i ;
wire CUARTl0OI5 ;
wire PARITY_ERR ;
wire RXRDY ;
wire OVERFLOW ;
wire TXRDY ;
wire FRAMING_ERR ;
wire CUARTO1OI5_2 ;
wire un1_CUARTl1OI23_0_Z ;
wire CUARTO1OI5_3 ;
wire N_808 ;
// @18:806
  SLE \CUARTO1OI[1]  (
	.Q(CUARTlI1),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[0]  (
	.Q(CUARTO1OI_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[0]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl1OI[0]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[7]  (
	.Q(CUARTl0OI_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[6]  (
	.Q(CUARTl0OI_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[5]  (
	.Q(CUARTl0OI_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[4]  (
	.Q(CUARTl0OI_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[3]  (
	.Q(CUARTl0OI_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[2]  (
	.Q(CUARTl0OI_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[1]  (
	.Q(CUARTl0OI_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[0]  (
	.Q(CUARTl0OI_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[7]  (
	.Q(CUARTO1OI_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[6]  (
	.Q(CUARTO1OI_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[5]  (
	.Q(CUARTO1OI_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[4]  (
	.Q(CUARTO1OI_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[3]  (
	.Q(CUARTO1OI_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[2]  (
	.Q(CUARTO1OI_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[7]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl1OI[7]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[6]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl1OI[6]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[5]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl1OI[5]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[4]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl1OI[4]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[3]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl1OI[3]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[2]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl1OI[2]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[1]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(CUARTl1OI[1]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:536
  CFG4 \CUARTl1OI_5[5]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(CUARTl1OI_5_1_Z[5]),
	.C(CUARTl0OI_Z[5]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(CUARTl1OI[5])
);
defparam \CUARTl1OI_5[5] .INIT=16'h7288;
// @18:536
  CFG4 \CUARTl1OI_5_1[5]  (
	.A(CUARTO1OI_Z[5]),
	.B(CUARTOIII[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(CUARTl1OI_5_1_Z[5])
);
defparam \CUARTl1OI_5_1[5] .INIT=16'h550C;
// @18:536
  CFG4 \CUARTl1OI_5[6]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(CUARTl1OI_5_1_Z[6]),
	.C(CUARTl0OI_Z[6]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(CUARTl1OI[6])
);
defparam \CUARTl1OI_5[6] .INIT=16'h7288;
// @18:536
  CFG4 \CUARTl1OI_5_1[6]  (
	.A(CUARTO1OI_Z[6]),
	.B(CUARTOIII[6]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(CUARTl1OI_5_1_Z[6])
);
defparam \CUARTl1OI_5_1[6] .INIT=16'h550C;
// @18:536
  CFG4 \CUARTl1OI_5[7]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(CUARTl1OI_5_1_Z[7]),
	.C(CUARTl0OI_Z[7]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(CUARTl1OI[7])
);
defparam \CUARTl1OI_5[7] .INIT=16'h7288;
// @18:536
  CFG4 \CUARTl1OI_5_1[7]  (
	.A(CUARTO1OI_Z[7]),
	.B(CUARTOIII[7]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(CUARTl1OI_5_1_Z[7])
);
defparam \CUARTl1OI_5_1[7] .INIT=16'h550C;
// @18:536
  CFG4 \CUARTl1OI_5_1[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(CUARTl1OI_5_1_1_Z[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(CUARTl1OI_5_1_Z[2])
);
defparam \CUARTl1OI_5_1[2] .INIT=16'hF102;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(CUARTOIII[2]),
	.C(PARITY_ERR),
	.Y(CUARTl1OI_5_1_1_Z[2])
);
defparam \CUARTl1OI_5_1_1[2] .INIT=8'h1B;
// @18:536
  CFG4 \CUARTl1OI_5_1[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(CUARTl1OI_5_1_1_Z[1]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(CUARTl1OI_5_1_Z[1])
);
defparam \CUARTl1OI_5_1[1] .INIT=16'hF102;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(RXRDY),
	.C(CUARTOIII[1]),
	.Y(CUARTl1OI_5_1_1_Z[1])
);
defparam \CUARTl1OI_5_1_1[1] .INIT=8'h27;
// @18:536
  CFG4 \CUARTl1OI_5_1[3]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(CUARTl1OI_5_1_1_Z[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(CUARTl1OI_5_1_Z[3])
);
defparam \CUARTl1OI_5_1[3] .INIT=16'hF102;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[3]  (
	.A(CUARTOIII[3]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(OVERFLOW),
	.Y(CUARTl1OI_5_1_1_Z[3])
);
defparam \CUARTl1OI_5_1_1[3] .INIT=8'h1D;
// @18:536
  CFG4 \CUARTl1OI_5_1[0]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(CUARTl1OI_5_1_1_Z[0]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(CUARTl1OI_5_1_Z[0])
);
defparam \CUARTl1OI_5_1[0] .INIT=16'hF102;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[0]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(CUARTOIII[0]),
	.C(TXRDY),
	.Y(CUARTl1OI_5_1_1_Z[0])
);
defparam \CUARTl1OI_5_1_1[0] .INIT=8'h1B;
// @18:536
  CFG4 \CUARTl1OI_5_1[4]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(CUARTl1OI_5_1_1_Z[4]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(CUARTl1OI_5_1_Z[4])
);
defparam \CUARTl1OI_5_1[4] .INIT=16'hF102;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[4]  (
	.A(CUARTOIII[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(FRAMING_ERR),
	.Y(CUARTl1OI_5_1_1_Z[4])
);
defparam \CUARTl1OI_5_1_1[4] .INIT=8'h1D;
// @18:536
  CFG4 \CUARTl1OI_5_2[4]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(CUARTl1OI_5_1_Z[4]),
	.C(CUARTl0OI_Z[4]),
	.D(CUARTO1OI_Z[4]),
	.Y(CUARTl1OI[4])
);
defparam \CUARTl1OI_5_2[4] .INIT=16'hEC64;
// @18:536
  CFG4 \CUARTl1OI_5_2[0]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(CUARTl1OI_5_1_Z[0]),
	.C(CUARTl0OI_Z[0]),
	.D(CUARTO1OI_Z[0]),
	.Y(CUARTl1OI[0])
);
defparam \CUARTl1OI_5_2[0] .INIT=16'hEC64;
// @18:536
  CFG4 \CUARTl1OI_5_2[3]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(CUARTl1OI_5_1_Z[3]),
	.C(CUARTl0OI_Z[3]),
	.D(CUARTO1OI_Z[3]),
	.Y(CUARTl1OI[3])
);
defparam \CUARTl1OI_5_2[3] .INIT=16'hEC64;
// @18:536
  CFG4 \CUARTl1OI_5_2[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(CUARTl1OI_5_1_Z[1]),
	.C(CUARTl0OI_Z[1]),
	.D(CUARTlI1),
	.Y(CUARTl1OI[1])
);
defparam \CUARTl1OI_5_2[1] .INIT=16'hEC64;
// @18:536
  CFG4 \CUARTl1OI_5_2[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(CUARTl1OI_5_1_Z[2]),
	.C(CUARTl0OI_Z[2]),
	.D(CUARTO1OI_Z[2]),
	.Y(CUARTl1OI[2])
);
defparam \CUARTl1OI_5_2[2] .INIT=16'hEC64;
// @18:839
  CFG2 \CUARTOOlI.CUARTO1OI5_2  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.Y(CUARTO1OI5_2)
);
defparam \CUARTOOlI.CUARTO1OI5_2 .INIT=4'h8;
// @18:536
  CFG3 un1_CUARTl1OI23_0 (
	.A(PARITY_ERR),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.Y(un1_CUARTl1OI23_0_Z)
);
defparam un1_CUARTl1OI23_0.INIT=8'hF4;
// @18:839
  CFG2 \CUARTOOlI.CUARTO1OI5_3  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.Y(CUARTO1OI5_3)
);
defparam \CUARTOOlI.CUARTO1OI5_3 .INIT=4'h8;
// @18:761
  CFG4 \CUARTl1II.CUARTl0OI5  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(CUARTO1OI5_2),
	.D(CUARTO1OI5_3),
	.Y(CUARTl0OI5)
);
defparam \CUARTl1II.CUARTl0OI5 .INIT=16'h1000;
// @18:839
  CFG4 \CUARTOOlI.CUARTO1OI5  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(CUARTO1OI5_2),
	.D(CUARTO1OI5_3),
	.Y(CUARTO1OI5)
);
defparam \CUARTOOlI.CUARTO1OI5 .INIT=16'h2000;
// @18:669
  CFG4 un1_CUARTl1OI23_0_RNIKTO41 (
	.A(un1_CUARTl1OI23_0_Z),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(un1_CUARTl1OI23_i)
);
defparam un1_CUARTl1OI23_0_RNIKTO41.INIT=16'h0444;
// @18:1112
  CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s CUARTlOlI (
	.CUARTOIII(CUARTOIII[7:0]),
	.CUARTO1OI({CUARTO1OI_Z[7:2], N_808, CUARTO1OI_Z[0]}),
	.CUARTl0OI(CUARTl0OI_Z[7:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4:2]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.OVERFLOW(OVERFLOW),
	.FRAMING_ERR(FRAMING_ERR),
	.PARITY_ERR(PARITY_ERR),
	.UART_RXD_c(UART_RXD_c),
	.TXRDY(TXRDY),
	.UART_TXD_c(UART_TXD_c),
	.CUARTlI1(CUARTlI1),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.RXRDY(RXRDY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z5 */

module CoreUARTapb_C0 (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  INIT_DONE_int_arst,
  m2s_creative_demo_0_FIC_0_CLK,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  UART_RXD_c,
  UART_TXD_c
)
;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [4:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
input INIT_DONE_int_arst ;
input m2s_creative_demo_0_FIC_0_CLK ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input UART_RXD_c ;
output UART_TXD_c ;
wire INIT_DONE_int_arst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire UART_RXD_c ;
wire UART_TXD_c ;
wire GND ;
wire VCC ;
// @19:141
  CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z5 CoreUARTapb_C0_0 (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4:2]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.UART_TXD_c(UART_TXD_c),
	.UART_RXD_c(UART_RXD_c),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0 */

module spi_rf_8s_49s_0 (
  prdata_regs_2,
  prdata_regs_0,
  rdata_6,
  rdata_7,
  rdata_2,
  rdata_4,
  rdata_0,
  rdata_5,
  fifo_mem_q_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  cfg_cmdsize,
  cfg_ssel_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  clk_div_val,
  prdata_1,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  CoreAPB3_C0_0_APBmslave5_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  full_out,
  rx_fifo_write,
  rx_pktend,
  rx_cmdsize,
  SYNC3_stxp_dataerr,
  SYNC2_stxp_dataerr,
  tx_fifo_write,
  rx_done,
  rx_fifo_read,
  tx_done,
  master_ssel_out,
  rx_fifo_empty,
  tx_fifo_full,
  mtx_busy,
  mtx_rxbusy,
  tx_fifo_empty,
  stxs_state,
  cfg_enable,
  SPIMODE,
  cfg_frameurun,
  fiforst,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  clr_txfifo_1z
)
;
output prdata_regs_2 ;
output prdata_regs_0 ;
output rdata_6 ;
output rdata_7 ;
output rdata_2 ;
output rdata_4 ;
output rdata_0 ;
output rdata_5 ;
input fifo_mem_q_0 ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output [2:0] cfg_cmdsize ;
output cfg_ssel_0 ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output [7:0] clk_div_val ;
input prdata_1 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input CoreAPB3_C0_0_APBmslave5_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input full_out ;
input rx_fifo_write ;
input rx_pktend ;
input rx_cmdsize ;
input SYNC3_stxp_dataerr ;
input SYNC2_stxp_dataerr ;
input tx_fifo_write ;
input rx_done ;
input rx_fifo_read ;
input tx_done ;
input master_ssel_out ;
input rx_fifo_empty ;
input tx_fifo_full ;
input mtx_busy ;
input mtx_rxbusy ;
input tx_fifo_empty ;
input stxs_state ;
output cfg_enable ;
output SPIMODE ;
output cfg_frameurun ;
output fiforst ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output clr_txfifo_1z ;
wire prdata_regs_2 ;
wire prdata_regs_0 ;
wire rdata_6 ;
wire rdata_7 ;
wire rdata_2 ;
wire rdata_4 ;
wire rdata_0 ;
wire rdata_5 ;
wire fifo_mem_q_0 ;
wire cfg_ssel_0 ;
wire prdata_1 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire full_out ;
wire rx_fifo_write ;
wire rx_pktend ;
wire rx_cmdsize ;
wire SYNC3_stxp_dataerr ;
wire SYNC2_stxp_dataerr ;
wire tx_fifo_write ;
wire rx_done ;
wire rx_fifo_read ;
wire tx_done ;
wire master_ssel_out ;
wire rx_fifo_empty ;
wire tx_fifo_full ;
wire mtx_busy ;
wire mtx_rxbusy ;
wire tx_fifo_empty ;
wire stxs_state ;
wire cfg_enable ;
wire SPIMODE ;
wire cfg_frameurun ;
wire fiforst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire clr_txfifo_1z ;
wire [7:0] int_raw_Z;
wire [7:7] int_raw_51_Z;
wire [6:6] int_raw_48_Z;
wire [5:5] int_raw_45_Z;
wire [4:4] int_raw_42_Z;
wire [3:3] int_raw_39_Z;
wire [2:2] int_raw_36_Z;
wire [1:1] int_raw_33_Z;
wire [0:0] int_raw_30;
wire [7:1] cfg_ssel_Z;
wire [7:2] control1_Z;
wire [7:4] control2_Z;
wire [1:0] sticky_Z;
wire [1:1] sticky_13_iv_i_Z;
wire [0:0] sticky_10_iv_i_Z;
wire [7:7] rdata_0_1_Z;
wire [1:1] status_byte_Z;
wire [3:2] int_raw_27_Z;
wire VCC ;
wire clr_txfifo_5_Z ;
wire GND ;
wire clr_rxfifo_5_Z ;
wire un1_CLK_DIV_1_sqmuxa_i ;
wire un1_CLK_DIV_1_sqmuxa_1_i ;
wire un1_CLK_DIV_1_sqmuxa_2_i ;
wire control2_1_sqmuxa_Z ;
wire N_61 ;
wire rdata_sn_N_20_mux ;
wire N_102_2 ;
wire N_102 ;
wire N_103_1 ;
wire N_107_1 ;
wire N_105_1 ;
wire N_101_1 ;
wire N_106_1 ;
wire N_108_1 ;
wire N_93_1 ;
wire N_93 ;
wire clr_rxfifo_3_sqmuxa_1_Z ;
wire rdata_sn_N_12 ;
wire N_57 ;
wire N_56 ;
wire N_58 ;
wire N_59 ;
wire clr_rxfifo_3_sqmuxa_2_Z ;
wire un1_CLK_DIV_1_sqmuxa_2_1_Z ;
wire int_raw_1_sqmuxa_0 ;
wire rdata_sn_N_18_mux ;
wire un1_CLK_DIV_1_sqmuxa_1_2_Z ;
wire rdata_sn_N_19_mux ;
wire N_80 ;
wire N_77 ;
wire N_60 ;
wire int_raw_1_sqmuxa_Z ;
wire N_81 ;
wire N_54 ;
wire N_76 ;
wire N_78 ;
wire N_74 ;
wire N_79 ;
wire N_104 ;
wire N_103_2 ;
wire N_107_2 ;
wire N_105_2 ;
wire N_101_2 ;
wire N_106_2 ;
wire N_108_2 ;
wire N_98 ;
wire N_95 ;
wire N_94 ;
wire N_96 ;
wire control113_Z ;
wire N_92 ;
wire N_97 ;
wire N_99 ;
// @23:134
  SLE clr_txfifo (
	.Q(clr_txfifo_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clr_txfifo_5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE clr_rxfifo (
	.Q(fiforst),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clr_rxfifo_5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[0]  (
	.Q(clk_div_val[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[7]  (
	.Q(int_raw_Z[7]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_51_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[6]  (
	.Q(int_raw_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_48_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[5]  (
	.Q(int_raw_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_45_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[4]  (
	.Q(int_raw_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_42_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[3]  (
	.Q(int_raw_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_39_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[2]  (
	.Q(int_raw_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_36_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[1]  (
	.Q(int_raw_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_33_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[0]  (
	.Q(int_raw_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_30[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[7]  (
	.Q(clk_div_val[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[6]  (
	.Q(clk_div_val[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[5]  (
	.Q(clk_div_val[5]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[4]  (
	.Q(clk_div_val[4]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[3]  (
	.Q(clk_div_val[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[2]  (
	.Q(clk_div_val[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[1]  (
	.Q(clk_div_val[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[5]  (
	.Q(cfg_ssel_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[4]  (
	.Q(cfg_ssel_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[3]  (
	.Q(cfg_ssel_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[2]  (
	.Q(cfg_ssel_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[1]  (
	.Q(cfg_ssel_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[0]  (
	.Q(cfg_ssel_0),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[7]  (
	.Q(control1_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[6]  (
	.Q(cfg_frameurun),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[5]  (
	.Q(control1_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[4]  (
	.Q(control1_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[3]  (
	.Q(control1_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[2]  (
	.Q(control1_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[1]  (
	.Q(SPIMODE),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[0]  (
	.Q(cfg_enable),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[4]  (
	.Q(control2_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[3]  (
	.Q(cfg_cmdsize[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[2]  (
	.Q(cfg_cmdsize[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[1]  (
	.Q(cfg_cmdsize[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \sticky[1]  (
	.Q(sticky_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sticky_13_iv_i_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \sticky[0]  (
	.Q(sticky_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sticky_10_iv_i_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[7]  (
	.Q(cfg_ssel_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[6]  (
	.Q(cfg_ssel_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[7]  (
	.Q(control2_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[6]  (
	.Q(control2_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[5]  (
	.Q(control2_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:220
  CFG4 \rdata_0[7]  (
	.A(control1_Z[7]),
	.B(stxs_state),
	.C(rdata_0_1_Z[7]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.Y(N_61)
);
defparam \rdata_0[7] .INIT=16'hCFAA;
// @23:220
  CFG4 \rdata_0_1[7]  (
	.A(tx_fifo_empty),
	.B(SPIMODE),
	.C(mtx_rxbusy),
	.D(mtx_busy),
	.Y(rdata_0_1_Z[7])
);
defparam \rdata_0_1[7] .INIT=16'h000B;
// @23:220
  CFG3 \rdata_5[1]  (
	.A(rdata_sn_N_20_mux),
	.B(cfg_cmdsize[1]),
	.C(N_102_2),
	.Y(N_102)
);
defparam \rdata_5[1] .INIT=8'hF8;
// @23:220
  CFG2 \rdata_5_1[2]  (
	.A(rdata_sn_N_20_mux),
	.B(cfg_cmdsize[2]),
	.Y(N_103_1)
);
defparam \rdata_5_1[2] .INIT=4'h8;
// @23:220
  CFG2 \rdata_5_1[6]  (
	.A(rdata_sn_N_20_mux),
	.B(control2_Z[6]),
	.Y(N_107_1)
);
defparam \rdata_5_1[6] .INIT=4'h8;
// @23:220
  CFG2 \rdata_5_1[4]  (
	.A(rdata_sn_N_20_mux),
	.B(control2_Z[4]),
	.Y(N_105_1)
);
defparam \rdata_5_1[4] .INIT=4'h8;
// @23:220
  CFG2 \rdata_5_1[0]  (
	.A(rdata_sn_N_20_mux),
	.B(cfg_cmdsize[0]),
	.Y(N_101_1)
);
defparam \rdata_5_1[0] .INIT=4'h8;
// @23:220
  CFG2 \rdata_5_1[5]  (
	.A(rdata_sn_N_20_mux),
	.B(control2_Z[5]),
	.Y(N_106_1)
);
defparam \rdata_5_1[5] .INIT=4'h8;
// @23:220
  CFG2 \rdata_5_1[7]  (
	.A(rdata_sn_N_20_mux),
	.B(control2_Z[7]),
	.Y(N_108_1)
);
defparam \rdata_5_1[7] .INIT=4'h8;
// @23:220
  CFG4 \rdata_4[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(N_93_1),
	.C(int_raw_Z[1]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(N_93)
);
defparam \rdata_4[1] .INIT=16'hECCC;
// @23:175
  CFG2 clr_rxfifo_3_sqmuxa_1 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(clr_rxfifo_3_sqmuxa_1_Z)
);
defparam clr_rxfifo_3_sqmuxa_1.INIT=4'h8;
// @23:123
  CFG2 \status_byte[1]  (
	.A(sticky_Z[0]),
	.B(sticky_Z[1]),
	.Y(status_byte_Z[1])
);
defparam \status_byte[1] .INIT=4'h8;
// @23:174
  CFG3 rdata_sn_m11 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(rdata_sn_N_12)
);
defparam rdata_sn_m11.INIT=8'h27;
// @23:220
  CFG3 \rdata_0[3]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(control1_Z[3]),
	.C(tx_fifo_full),
	.Y(N_57)
);
defparam \rdata_0[3] .INIT=8'hE4;
// @23:220
  CFG3 \rdata_0[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(control1_Z[2]),
	.C(rx_fifo_empty),
	.Y(N_56)
);
defparam \rdata_0[2] .INIT=8'hE4;
// @23:220
  CFG3 \rdata_0[4]  (
	.A(control1_Z[4]),
	.B(int_raw_Z[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.Y(N_58)
);
defparam \rdata_0[4] .INIT=8'hCA;
// @23:220
  CFG3 \rdata_0[5]  (
	.A(control1_Z[5]),
	.B(int_raw_Z[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.Y(N_59)
);
defparam \rdata_0[5] .INIT=8'hCA;
// @23:175
  CFG3 clr_rxfifo_3_sqmuxa_2 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(clr_rxfifo_3_sqmuxa_2_Z)
);
defparam clr_rxfifo_3_sqmuxa_2.INIT=8'h10;
// @23:136
  CFG3 un1_CLK_DIV_1_sqmuxa_2_1 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(un1_CLK_DIV_1_sqmuxa_2_1_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_2_1.INIT=8'hFE;
// @23:241
  CFG3 int_raw_1_sqmuxa_0_0 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(int_raw_1_sqmuxa_0)
);
defparam int_raw_1_sqmuxa_0_0.INIT=8'h01;
// @23:231
  CFG4 rdata_sn_m10 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(rdata_sn_N_18_mux)
);
defparam rdata_sn_m10.INIT=16'h0200;
// @23:136
  CFG3 un1_CLK_DIV_1_sqmuxa_1_2 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(un1_CLK_DIV_1_sqmuxa_1_2_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_1_2.INIT=8'hBF;
// @23:174
  CFG3 rdata_sn_m13 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_12),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.Y(rdata_sn_N_19_mux)
);
defparam rdata_sn_m13.INIT=8'h04;
// @23:220
  CFG3 \rdata_2[6]  (
	.A(control2_Z[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[6]),
	.Y(N_80)
);
defparam \rdata_2[6] .INIT=8'hE0;
// @23:220
  CFG3 \rdata_2[3]  (
	.A(control1_Z[5]),
	.B(int_raw_Z[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(N_77)
);
defparam \rdata_2[3] .INIT=8'hC8;
// @23:220
  CFG4 \rdata_0[6]  (
	.A(cfg_frameurun),
	.B(master_ssel_out),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.D(SPIMODE),
	.Y(N_60)
);
defparam \rdata_0[6] .INIT=16'hCAFA;
// @23:158
  CFG3 \int_raw_27[3]  (
	.A(int_raw_1_sqmuxa_Z),
	.B(int_raw_Z[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.Y(int_raw_27_Z[3])
);
defparam \int_raw_27[3] .INIT=8'h4C;
// @23:220
  CFG3 \rdata_2[7]  (
	.A(control2_Z[7]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[7]),
	.Y(N_81)
);
defparam \rdata_2[7] .INIT=8'hE0;
// @23:220
  CFG4 \rdata_0[0]  (
	.A(fifo_mem_q_0),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(cfg_enable),
	.D(rx_fifo_empty),
	.Y(N_54)
);
defparam \rdata_0[0] .INIT=16'h30B8;
// @23:220
  CFG3 \rdata_2[2]  (
	.A(control1_Z[4]),
	.B(int_raw_Z[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(N_76)
);
defparam \rdata_2[2] .INIT=8'hC8;
// @23:220
  CFG3 \rdata_2[4]  (
	.A(control2_Z[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[4]),
	.Y(N_78)
);
defparam \rdata_2[4] .INIT=8'hE0;
// @23:158
  CFG3 \int_raw_27[2]  (
	.A(int_raw_1_sqmuxa_Z),
	.B(int_raw_Z[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.Y(int_raw_27_Z[2])
);
defparam \int_raw_27[2] .INIT=8'h4C;
// @23:220
  CFG3 \rdata_2[0]  (
	.A(control1_Z[3]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[0]),
	.Y(N_74)
);
defparam \rdata_2[0] .INIT=8'hE0;
// @23:220
  CFG3 \rdata_2[5]  (
	.A(control2_Z[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[5]),
	.Y(N_79)
);
defparam \rdata_2[5] .INIT=8'hE0;
// @23:241
  CFG4 control2_1_sqmuxa_0 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.D(clr_rxfifo_3_sqmuxa_1_Z),
	.Y(rdata_sn_N_20_mux)
);
defparam control2_1_sqmuxa_0.INIT=16'h0100;
// @23:220
  CFG4 \rdata_5[3]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[3]),
	.D(clk_div_val[3]),
	.Y(N_104)
);
defparam \rdata_5[3] .INIT=16'hC840;
// @23:190
  CFG4 \int_raw_30_f0[0]  (
	.A(tx_done),
	.B(int_raw_Z[0]),
	.C(int_raw_1_sqmuxa_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.Y(int_raw_30[0])
);
defparam \int_raw_30_f0[0] .INIT=16'hAEEE;
// @23:134
  CFG3 \sticky_13_iv_i[1]  (
	.A(rx_fifo_read),
	.B(sticky_Z[1]),
	.C(rx_done),
	.Y(sticky_13_iv_i_Z[1])
);
defparam \sticky_13_iv_i[1] .INIT=8'h54;
// @23:134
  CFG3 \sticky_10_iv_i[0]  (
	.A(sticky_Z[0]),
	.B(tx_done),
	.C(tx_fifo_write),
	.Y(sticky_10_iv_i_Z[0])
);
defparam \sticky_10_iv_i[0] .INIT=8'h0E;
// @23:193
  CFG3 \int_raw_39[3]  (
	.A(SYNC2_stxp_dataerr),
	.B(int_raw_27_Z[3]),
	.C(SYNC3_stxp_dataerr),
	.Y(int_raw_39_Z[3])
);
defparam \int_raw_39[3] .INIT=8'hCE;
// @23:194
  CFG4 \int_raw_42[4]  (
	.A(rx_cmdsize),
	.B(int_raw_Z[4]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_42_Z[4])
);
defparam \int_raw_42[4] .INIT=16'hAEEE;
// @23:195
  CFG4 \int_raw_45[5]  (
	.A(rx_pktend),
	.B(int_raw_Z[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_45_Z[5])
);
defparam \int_raw_45[5] .INIT=16'hAEEE;
// @23:196
  CFG4 \int_raw_48[6]  (
	.A(rx_fifo_empty),
	.B(int_raw_Z[6]),
	.C(int_raw_1_sqmuxa_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.Y(int_raw_48_Z[6])
);
defparam \int_raw_48[6] .INIT=16'h5DDD;
// @23:191
  CFG4 \int_raw_33[1]  (
	.A(rx_done),
	.B(int_raw_Z[1]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_33_Z[1])
);
defparam \int_raw_33[1] .INIT=16'hAEEE;
// @23:192
  CFG3 \int_raw_36[2]  (
	.A(rx_fifo_write),
	.B(int_raw_27_Z[2]),
	.C(full_out),
	.Y(int_raw_36_Z[2])
);
defparam \int_raw_36[2] .INIT=8'hEC;
// @23:197
  CFG4 \int_raw_51[7]  (
	.A(tx_fifo_full),
	.B(int_raw_Z[7]),
	.C(int_raw_1_sqmuxa_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.Y(int_raw_51_Z[7])
);
defparam \int_raw_51[7] .INIT=16'h5DDD;
// @23:220
  CFG4 \rdata_5_2[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[2]),
	.D(clk_div_val[2]),
	.Y(N_103_2)
);
defparam \rdata_5_2[2] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[6]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[6]),
	.D(clk_div_val[6]),
	.Y(N_107_2)
);
defparam \rdata_5_2[6] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[4]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[4]),
	.D(clk_div_val[4]),
	.Y(N_105_2)
);
defparam \rdata_5_2[4] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[0]  (
	.A(cfg_ssel_0),
	.B(clk_div_val[0]),
	.C(rdata_sn_N_18_mux),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(N_101_2)
);
defparam \rdata_5_2[0] .INIT=16'hC0A0;
// @23:220
  CFG4 \rdata_5_2[5]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[5]),
	.D(clk_div_val[5]),
	.Y(N_106_2)
);
defparam \rdata_5_2[5] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[1]),
	.D(clk_div_val[1]),
	.Y(N_102_2)
);
defparam \rdata_5_2[1] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[7]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[7]),
	.D(clk_div_val[7]),
	.Y(N_108_2)
);
defparam \rdata_5_2[7] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_4_1[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(status_byte_Z[1]),
	.D(SPIMODE),
	.Y(N_93_1)
);
defparam \rdata_4_1[1] .INIT=16'h3120;
// @23:220
  CFG3 \rdata_4[6]  (
	.A(N_80),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_60),
	.Y(N_98)
);
defparam \rdata_4[6] .INIT=8'hB8;
// @23:220
  CFG3 \rdata_4[3]  (
	.A(N_77),
	.B(N_57),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(N_95)
);
defparam \rdata_4[3] .INIT=8'hAC;
// @23:220
  CFG3 \rdata_4[2]  (
	.A(N_76),
	.B(N_56),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(N_94)
);
defparam \rdata_4[2] .INIT=8'hAC;
// @23:220
  CFG3 \rdata_4[4]  (
	.A(N_78),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_58),
	.Y(N_96)
);
defparam \rdata_4[4] .INIT=8'hB8;
// @23:158
  CFG3 control113 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave5_PSELx),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.Y(control113_Z)
);
defparam control113.INIT=8'h80;
// @23:220
  CFG3 \rdata_4[0]  (
	.A(N_74),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_54),
	.Y(N_92)
);
defparam \rdata_4[0] .INIT=8'hB8;
// @23:220
  CFG3 \rdata_4[5]  (
	.A(N_79),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_59),
	.Y(N_97)
);
defparam \rdata_4[5] .INIT=8'hB8;
// @23:241
  CFG4 int_raw_1_sqmuxa (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_1_sqmuxa_0),
	.D(control113_Z),
	.Y(int_raw_1_sqmuxa_Z)
);
defparam int_raw_1_sqmuxa.INIT=16'h4000;
// @23:241
  CFG2 control2_1_sqmuxa (
	.A(rdata_sn_N_20_mux),
	.B(control113_Z),
	.Y(control2_1_sqmuxa_Z)
);
defparam control2_1_sqmuxa.INIT=4'h8;
// @23:136
  CFG4 clr_rxfifo_5 (
	.A(clr_rxfifo_3_sqmuxa_2_Z),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.C(control113_Z),
	.D(clr_rxfifo_3_sqmuxa_1_Z),
	.Y(clr_rxfifo_5_Z)
);
defparam clr_rxfifo_5.INIT=16'h8000;
// @23:136
  CFG4 clr_txfifo_5 (
	.A(clr_rxfifo_3_sqmuxa_2_Z),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.C(control113_Z),
	.D(clr_rxfifo_3_sqmuxa_1_Z),
	.Y(clr_txfifo_5_Z)
);
defparam clr_txfifo_5.INIT=16'h8000;
// @23:220
  CFG3 \rdata_4[7]  (
	.A(N_81),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_61),
	.Y(N_99)
);
defparam \rdata_4[7] .INIT=8'hB8;
// @23:134
  CFG4 un1_CLK_DIV_1_sqmuxa_1_2_RNIMSD21 (
	.A(un1_CLK_DIV_1_sqmuxa_1_2_Z),
	.B(control113_Z),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(un1_CLK_DIV_1_sqmuxa_i)
);
defparam un1_CLK_DIV_1_sqmuxa_1_2_RNIMSD21.INIT=16'h0040;
// @23:134
  CFG4 un1_CLK_DIV_1_sqmuxa_1_2_RNIMSD21_0 (
	.A(un1_CLK_DIV_1_sqmuxa_1_2_Z),
	.B(control113_Z),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(un1_CLK_DIV_1_sqmuxa_1_i)
);
defparam un1_CLK_DIV_1_sqmuxa_1_2_RNIMSD21_0.INIT=16'h0004;
// @23:134
  CFG4 un1_CLK_DIV_1_sqmuxa_2_1_RNIMUE21 (
	.A(un1_CLK_DIV_1_sqmuxa_2_1_Z),
	.B(control113_Z),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(un1_CLK_DIV_1_sqmuxa_2_i)
);
defparam un1_CLK_DIV_1_sqmuxa_2_1_RNIMUE21.INIT=16'h0004;
// @23:241
  CFG4 \prdata[3]  (
	.A(N_104),
	.B(prdata_1),
	.C(N_95),
	.D(rdata_sn_N_19_mux),
	.Y(prdata_regs_2)
);
defparam \prdata[3] .INIT=16'hC088;
// @23:220
  CFG4 \rdata[6]  (
	.A(N_107_2),
	.B(N_107_1),
	.C(N_98),
	.D(rdata_sn_N_19_mux),
	.Y(rdata_6)
);
defparam \rdata[6] .INIT=16'hF0EE;
// @23:220
  CFG4 \rdata[7]  (
	.A(N_108_2),
	.B(N_108_1),
	.C(N_99),
	.D(rdata_sn_N_19_mux),
	.Y(rdata_7)
);
defparam \rdata[7] .INIT=16'hF0EE;
// @23:220
  CFG4 \rdata[2]  (
	.A(N_103_2),
	.B(N_103_1),
	.C(N_94),
	.D(rdata_sn_N_19_mux),
	.Y(rdata_2)
);
defparam \rdata[2] .INIT=16'hF0EE;
// @23:220
  CFG4 \rdata[4]  (
	.A(N_105_2),
	.B(N_105_1),
	.C(N_96),
	.D(rdata_sn_N_19_mux),
	.Y(rdata_4)
);
defparam \rdata[4] .INIT=16'hF0EE;
// @23:220
  CFG4 \rdata[0]  (
	.A(N_101_2),
	.B(N_101_1),
	.C(N_92),
	.D(rdata_sn_N_19_mux),
	.Y(rdata_0)
);
defparam \rdata[0] .INIT=16'hF0EE;
// @23:220
  CFG4 \rdata[5]  (
	.A(N_106_2),
	.B(N_106_1),
	.C(N_97),
	.D(rdata_sn_N_19_mux),
	.Y(rdata_5)
);
defparam \rdata[5] .INIT=16'hF0EE;
// @23:241
  CFG4 \prdata[1]  (
	.A(prdata_1),
	.B(N_102),
	.C(N_93),
	.D(rdata_sn_N_19_mux),
	.Y(prdata_regs_0)
);
defparam \prdata[1] .INIT=16'hA088;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_rf_8s_49s_0 */

module spi_control_8s (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  tx_fifo_write_1z,
  tx_fifo_last_in,
  rx_fifo_read_1z,
  prdata_1,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  CoreAPB3_C0_0_APBmslave5_PSELx,
  tx_fifo_write_sig12_1z,
  tx_fifo_write_sig14_1z,
  rx_fifo_read_1_0_2_1z,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  un1_PADDR_2
)
;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output tx_fifo_write_1z ;
output tx_fifo_last_in ;
output rx_fifo_read_1z ;
output prdata_1 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input CoreAPB3_C0_0_APBmslave5_PSELx ;
output tx_fifo_write_sig12_1z ;
output tx_fifo_write_sig14_1z ;
output rx_fifo_read_1_0_2_1z ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
output un1_PADDR_2 ;
wire tx_fifo_write_1z ;
wire tx_fifo_last_in ;
wire rx_fifo_read_1z ;
wire prdata_1 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire tx_fifo_write_sig12_1z ;
wire tx_fifo_write_sig14_1z ;
wire rx_fifo_read_1_0_2_1z ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire un1_PADDR_2 ;
wire tx_fifo_write_sig14_1_Z ;
wire GND ;
wire VCC ;
// @24:84
  CFG2 tx_fifo_write_sig14_1 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(tx_fifo_write_sig14_1_Z)
);
defparam tx_fifo_write_sig14_1.INIT=4'h4;
// @24:67
  CFG2 rx_fifo_read_3 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.Y(un1_PADDR_2)
);
defparam rx_fifo_read_3.INIT=4'h1;
// @24:67
  CFG4 rx_fifo_read_1_0_2 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(rx_fifo_read_1_0_2_1z)
);
defparam rx_fifo_read_1_0_2.INIT=16'h0100;
// @24:84
  CFG4 tx_fifo_write_sig14 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.D(tx_fifo_write_sig14_1_Z),
	.Y(tx_fifo_write_sig14_1z)
);
defparam tx_fifo_write_sig14.INIT=16'h0400;
// @24:70
  CFG4 tx_fifo_write_sig12 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.D(un1_PADDR_2),
	.Y(tx_fifo_write_sig12_1z)
);
defparam tx_fifo_write_sig12.INIT=16'h4000;
// @24:67
  CFG2 tx_fifo_write_sig18 (
	.A(CoreAPB3_C0_0_APBmslave5_PSELx),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.Y(prdata_1)
);
defparam tx_fifo_write_sig18.INIT=4'h8;
// @24:67
  CFG3 rx_fifo_read (
	.A(prdata_1),
	.B(rx_fifo_read_1_0_2_1z),
	.C(un1_PADDR_2),
	.Y(rx_fifo_read_1z)
);
defparam rx_fifo_read.INIT=8'h80;
// @24:67
  CFG3 tx_fifo_last (
	.A(prdata_1),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.C(tx_fifo_write_sig14_1z),
	.Y(tx_fifo_last_in)
);
defparam tx_fifo_last.INIT=8'h80;
// @24:67
  CFG4 tx_fifo_write (
	.A(tx_fifo_write_sig14_1z),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.C(prdata_1),
	.D(tx_fifo_write_sig12_1z),
	.Y(tx_fifo_write_1z)
);
defparam tx_fifo_write.INIT=16'hC080;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_control_8s */

module spi_fifo_8s_32s_5 (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  tx_fifo_data_out,
  N_625,
  tx_fifo_read,
  tx_fifo_write,
  clr_txfifo,
  tx_fifo_last_in,
  tx_fifo_full,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  tx_fifo_empty_i,
  tx_fifo_empty
)
;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output [7:0] tx_fifo_data_out ;
output N_625 ;
input tx_fifo_read ;
input tx_fifo_write ;
input clr_txfifo ;
input tx_fifo_last_in ;
output tx_fifo_full ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output tx_fifo_empty_i ;
output tx_fifo_empty ;
wire N_625 ;
wire tx_fifo_read ;
wire tx_fifo_write ;
wire clr_txfifo ;
wire tx_fifo_last_in ;
wire tx_fifo_full ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire tx_fifo_empty_i ;
wire tx_fifo_empty ;
wire [4:0] rd_pointer_q_Z;
wire [4:0] rd_pointer_q_3_Z;
wire [5:0] counter_q_Z;
wire [4:0] wr_pointer_q_Z;
wire [4:0] wr_pointer_q_3_Z;
wire [8:8] fifo_mem_q;
wire [17:9] fifo_mem_q_fifo_mem_q_0_0_A_DOUT;
wire [5:2] un1_counter_q_i_m2_1;
wire [31:31] un1_data_out_dx;
wire [3:3] un1_counter_q_inc;
wire GND ;
wire empty_out_2 ;
wire VCC ;
wire full_out_2 ;
wire N_407_i ;
wire N_406_i ;
wire N_404_i ;
wire N_405_i ;
wire N_402_i ;
wire N_403_i ;
wire fifo_mem_d_0__0_sqmuxa ;
wire rd_pointer_d_1_sqmuxa_2_Z ;
wire CO2 ;
wire counter_d_0_sqmuxa_Z ;
wire counter_d_0_sqmuxa_1_Z ;
wire un1_counter_q_dec_c4_Z ;
wire un1_counter_q_dec_c3_Z ;
wire un1_counter_q_inc_c4 ;
wire N_408 ;
wire N_411 ;
wire un1_counter_q_dec_c2_Z ;
wire un1_data_out_dx_31_1_Z ;
wire un34_fifo_mem_d_31_2_Z ;
wire N_413 ;
wire wr_pointer_d_1_sqmuxa_1_0_Z ;
wire N_412 ;
wire un1_rd_pointer_d_1_sqmuxa_Z ;
wire CO0 ;
wire N_409_2 ;
wire N_410_1 ;
wire N_410 ;
wire un1_wr_pointer_d_1_sqmuxa_Z ;
wire CO0_0 ;
wire N_60 ;
wire N_409_1 ;
wire full_out_2_0_a2_2_Z ;
wire CO2_0 ;
wire full_out_2_0_a2_1_Z ;
wire empty_out_2_0_a2_3_Z ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 empty_out_RNILI9E (
	.A(tx_fifo_empty),
	.Y(tx_fifo_empty_i)
);
defparam empty_out_RNILI9E.INIT=2'h1;
// @22:111
  SLE empty_out (
	.Q(tx_fifo_empty),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(empty_out_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE full_out (
	.Q(tx_fifo_full),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(full_out_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[1]  (
	.Q(rd_pointer_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[0]  (
	.Q(rd_pointer_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[5]  (
	.Q(counter_q_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_407_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[4]  (
	.Q(counter_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_406_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[3]  (
	.Q(counter_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_404_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[2]  (
	.Q(counter_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_405_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[1]  (
	.Q(counter_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_402_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[0]  (
	.Q(counter_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_403_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[4]  (
	.Q(wr_pointer_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[3]  (
	.Q(wr_pointer_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[2]  (
	.Q(wr_pointer_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[1]  (
	.Q(wr_pointer_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[0]  (
	.Q(wr_pointer_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[4]  (
	.Q(rd_pointer_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[3]  (
	.Q(rd_pointer_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[2]  (
	.Q(rd_pointer_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:101
  RAM64x18 fifo_mem_q_fifo_mem_q_0_0 (
	.A_DOUT({fifo_mem_q_fifo_mem_q_0_0_A_DOUT[17:9], tx_fifo_data_out[7:0], fifo_mem_q[8]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, rd_pointer_q_Z[4:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, rd_pointer_q_Z[4:0], GND, GND, GND}),
	.C_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.C_ADDR({GND, GND, wr_pointer_q_Z[4:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0], tx_fifo_last_in}),
	.C_WEN(fifo_mem_d_0__0_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam fifo_mem_q_fifo_mem_q_0_0.RAMINDEX="fifo_mem_q[8]%32%9%SPEED%0%0%MICRO_RAM";
// @22:200
  CFG4 \un1_rd_pointer_q_1.CO2  (
	.A(rd_pointer_q_Z[2]),
	.B(rd_pointer_q_Z[0]),
	.C(rd_pointer_q_Z[1]),
	.D(rd_pointer_d_1_sqmuxa_2_Z),
	.Y(CO2)
);
defparam \un1_rd_pointer_q_1.CO2 .INIT=16'h8000;
// @22:176
  CFG4 \un1_counter_q_i_m2_1_0[5]  (
	.A(counter_d_0_sqmuxa_Z),
	.B(counter_d_0_sqmuxa_1_Z),
	.C(counter_q_Z[4]),
	.D(un1_counter_q_dec_c4_Z),
	.Y(un1_counter_q_i_m2_1[5])
);
defparam \un1_counter_q_i_m2_1_0[5] .INIT=16'h0C0E;
// @22:176
  CFG4 un1_counter_q_dec_c4 (
	.A(counter_q_Z[1]),
	.B(counter_q_Z[0]),
	.C(counter_q_Z[3]),
	.D(counter_q_Z[2]),
	.Y(un1_counter_q_dec_c4_Z)
);
defparam un1_counter_q_dec_c4.INIT=16'hFFFE;
// @22:176
  CFG3 un1_counter_q_dec_c3 (
	.A(counter_q_Z[2]),
	.B(counter_q_Z[1]),
	.C(counter_q_Z[0]),
	.Y(un1_counter_q_dec_c3_Z)
);
defparam un1_counter_q_dec_c3.INIT=8'hFE;
// @22:176
  CFG4 \un1_counter_q_i_m2[5]  (
	.A(counter_q_Z[5]),
	.B(un1_counter_q_inc_c4),
	.C(counter_d_0_sqmuxa_1_Z),
	.D(un1_counter_q_i_m2_1[5]),
	.Y(N_408)
);
defparam \un1_counter_q_i_m2[5] .INIT=16'hA56A;
// @22:176
  CFG4 \un1_counter_q_i_m2[2]  (
	.A(counter_d_0_sqmuxa_1_Z),
	.B(un1_counter_q_i_m2_1[2]),
	.C(counter_q_Z[2]),
	.D(counter_q_Z[1]),
	.Y(N_411)
);
defparam \un1_counter_q_i_m2[2] .INIT=16'h96B4;
// @22:176
  CFG4 \un1_counter_q_i_m2_1_0[2]  (
	.A(counter_q_Z[0]),
	.B(un1_counter_q_dec_c2_Z),
	.C(counter_d_0_sqmuxa_Z),
	.D(counter_d_0_sqmuxa_1_Z),
	.Y(un1_counter_q_i_m2_1[2])
);
defparam \un1_counter_q_i_m2_1_0[2] .INIT=16'h5530;
// @22:205
  CFG4 counter_d_0_sqmuxa_1 (
	.A(clr_txfifo),
	.B(tx_fifo_full),
	.C(tx_fifo_write),
	.D(tx_fifo_read),
	.Y(counter_d_0_sqmuxa_1_Z)
);
defparam counter_d_0_sqmuxa_1.INIT=16'h0010;
// @22:155
  CFG2 un1_data_out_dx_31_1 (
	.A(rd_pointer_q_Z[1]),
	.B(rd_pointer_q_Z[2]),
	.Y(un1_data_out_dx_31_1_Z)
);
defparam un1_data_out_dx_31_1.INIT=4'h8;
// @22:165
  CFG2 \data_out_d_i_i_a2[8]  (
	.A(fifo_mem_q[8]),
	.B(tx_fifo_empty),
	.Y(N_625)
);
defparam \data_out_d_i_i_a2[8] .INIT=4'h2;
// @22:149
  CFG3 un34_fifo_mem_d_31_2 (
	.A(wr_pointer_q_Z[4]),
	.B(wr_pointer_q_Z[3]),
	.C(wr_pointer_q_Z[0]),
	.Y(un34_fifo_mem_d_31_2_Z)
);
defparam un34_fifo_mem_d_31_2.INIT=8'h80;
// @22:176
  CFG2 un1_counter_q_dec_c2 (
	.A(counter_q_Z[0]),
	.B(counter_q_Z[1]),
	.Y(un1_counter_q_dec_c2_Z)
);
defparam un1_counter_q_dec_c2.INIT=4'hE;
// @22:176
  CFG3 \un1_counter_q_i_m2[0]  (
	.A(counter_d_0_sqmuxa_1_Z),
	.B(counter_q_Z[0]),
	.C(counter_d_0_sqmuxa_Z),
	.Y(N_413)
);
defparam \un1_counter_q_i_m2[0] .INIT=8'h36;
// @22:155
  CFG4 un1_data_out_dx_31 (
	.A(rd_pointer_q_Z[0]),
	.B(un1_data_out_dx_31_1_Z),
	.C(rd_pointer_q_Z[4]),
	.D(rd_pointer_q_Z[3]),
	.Y(un1_data_out_dx[31])
);
defparam un1_data_out_dx_31.INIT=16'h8000;
// @22:176
  CFG4 un1_counter_q_inc_ac0_5 (
	.A(counter_q_Z[3]),
	.B(counter_q_Z[2]),
	.C(counter_q_Z[1]),
	.D(counter_q_Z[0]),
	.Y(un1_counter_q_inc_c4)
);
defparam un1_counter_q_inc_ac0_5.INIT=16'h8000;
// @22:176
  CFG4 un1_counter_q_inc_axbxc3 (
	.A(counter_q_Z[3]),
	.B(counter_q_Z[2]),
	.C(counter_q_Z[1]),
	.D(counter_q_Z[0]),
	.Y(un1_counter_q_inc[3])
);
defparam un1_counter_q_inc_axbxc3.INIT=16'h6AAA;
// @22:207
  CFG4 wr_pointer_d_1_sqmuxa_1_0 (
	.A(tx_fifo_full),
	.B(un34_fifo_mem_d_31_2_Z),
	.C(wr_pointer_q_Z[2]),
	.D(wr_pointer_q_Z[1]),
	.Y(wr_pointer_d_1_sqmuxa_1_0_Z)
);
defparam wr_pointer_d_1_sqmuxa_1_0.INIT=16'h1555;
// @22:191
  CFG4 rd_pointer_d_1_sqmuxa_2 (
	.A(un1_data_out_dx[31]),
	.B(tx_fifo_read),
	.C(tx_fifo_empty),
	.D(clr_txfifo),
	.Y(rd_pointer_d_1_sqmuxa_2_Z)
);
defparam rd_pointer_d_1_sqmuxa_2.INIT=16'h0004;
// @22:111
  CFG2 \counter_q_RNO[0]  (
	.A(N_413),
	.B(clr_txfifo),
	.Y(N_403_i)
);
defparam \counter_q_RNO[0] .INIT=4'h2;
// @22:176
  CFG4 \un1_counter_q_i_m2[1]  (
	.A(counter_q_Z[0]),
	.B(counter_q_Z[1]),
	.C(counter_d_0_sqmuxa_1_Z),
	.D(counter_d_0_sqmuxa_Z),
	.Y(N_412)
);
defparam \un1_counter_q_i_m2[1] .INIT=16'h696C;
// @22:113
  CFG4 un1_rd_pointer_d_1_sqmuxa (
	.A(tx_fifo_read),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(tx_fifo_empty),
	.D(clr_txfifo),
	.Y(un1_rd_pointer_d_1_sqmuxa_Z)
);
defparam un1_rd_pointer_d_1_sqmuxa.INIT=16'hCCFD;
// @22:200
  CFG2 \un1_rd_pointer_q_1.CO0  (
	.A(rd_pointer_d_1_sqmuxa_2_Z),
	.B(rd_pointer_q_Z[0]),
	.Y(CO0)
);
defparam \un1_rd_pointer_q_1.CO0 .INIT=4'h8;
// @22:113
  CFG3 \rd_pointer_q_3[0]  (
	.A(rd_pointer_q_Z[0]),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(un1_rd_pointer_d_1_sqmuxa_Z),
	.Y(rd_pointer_q_3_Z[0])
);
defparam \rd_pointer_q_3[0] .INIT=8'h60;
// @22:176
  CFG3 \un1_counter_q_i_m2_2[4]  (
	.A(un1_counter_q_inc_c4),
	.B(counter_d_0_sqmuxa_1_Z),
	.C(counter_q_Z[4]),
	.Y(N_409_2)
);
defparam \un1_counter_q_i_m2_2[4] .INIT=8'h48;
// @22:191
  CFG3 counter_d_0_sqmuxa (
	.A(tx_fifo_empty),
	.B(tx_fifo_read),
	.C(tx_fifo_write),
	.Y(counter_d_0_sqmuxa_Z)
);
defparam counter_d_0_sqmuxa.INIT=8'h04;
// @22:147
  CFG2 \fifo_mem_d[0]_0_sqmuxa  (
	.A(tx_fifo_write),
	.B(tx_fifo_full),
	.Y(fifo_mem_d_0__0_sqmuxa)
);
defparam \fifo_mem_d[0]_0_sqmuxa .INIT=4'h2;
// @22:111
  CFG2 \counter_q_RNO[1]  (
	.A(N_412),
	.B(clr_txfifo),
	.Y(N_402_i)
);
defparam \counter_q_RNO[1] .INIT=4'h2;
// @22:113
  CFG3 \rd_pointer_q_3[1]  (
	.A(CO0),
	.B(un1_rd_pointer_d_1_sqmuxa_Z),
	.C(rd_pointer_q_Z[1]),
	.Y(rd_pointer_q_3_Z[1])
);
defparam \rd_pointer_q_3[1] .INIT=8'h48;
// @22:176
  CFG4 \un1_counter_q_i_m2_1[3]  (
	.A(counter_q_Z[3]),
	.B(un1_counter_q_dec_c3_Z),
	.C(counter_d_0_sqmuxa_Z),
	.D(counter_d_0_sqmuxa_1_Z),
	.Y(N_410_1)
);
defparam \un1_counter_q_i_m2_1[3] .INIT=16'h009A;
// @22:113
  CFG4 \rd_pointer_q_3[2]  (
	.A(CO0),
	.B(un1_rd_pointer_d_1_sqmuxa_Z),
	.C(rd_pointer_q_Z[2]),
	.D(rd_pointer_q_Z[1]),
	.Y(rd_pointer_q_3_Z[2])
);
defparam \rd_pointer_q_3[2] .INIT=16'h48C0;
// @22:176
  CFG3 \un1_counter_q_i_m2[3]  (
	.A(un1_counter_q_inc[3]),
	.B(counter_d_0_sqmuxa_1_Z),
	.C(N_410_1),
	.Y(N_410)
);
defparam \un1_counter_q_i_m2[3] .INIT=8'hF8;
// @22:113
  CFG4 un1_wr_pointer_d_1_sqmuxa (
	.A(wr_pointer_d_1_sqmuxa_1_0_Z),
	.B(tx_fifo_write),
	.C(tx_fifo_full),
	.D(clr_txfifo),
	.Y(un1_wr_pointer_d_1_sqmuxa_Z)
);
defparam un1_wr_pointer_d_1_sqmuxa.INIT=16'h00FB;
// @22:216
  CFG4 \un1_wr_pointer_q_1.CO0  (
	.A(wr_pointer_d_1_sqmuxa_1_0_Z),
	.B(tx_fifo_write),
	.C(wr_pointer_q_Z[0]),
	.D(clr_txfifo),
	.Y(CO0_0)
);
defparam \un1_wr_pointer_q_1.CO0 .INIT=16'h0080;
// @22:216
  CFG4 \un1_wr_pointer_q_1.SUM[0]  (
	.A(wr_pointer_d_1_sqmuxa_1_0_Z),
	.B(tx_fifo_write),
	.C(wr_pointer_q_Z[0]),
	.D(clr_txfifo),
	.Y(N_60)
);
defparam \un1_wr_pointer_q_1.SUM[0] .INIT=16'hF078;
// @22:111
  CFG2 \counter_q_RNO[2]  (
	.A(N_411),
	.B(clr_txfifo),
	.Y(N_405_i)
);
defparam \counter_q_RNO[2] .INIT=4'h2;
// @22:113
  CFG3 \rd_pointer_q_3[3]  (
	.A(CO2),
	.B(un1_rd_pointer_d_1_sqmuxa_Z),
	.C(rd_pointer_q_Z[3]),
	.Y(rd_pointer_q_3_Z[3])
);
defparam \rd_pointer_q_3[3] .INIT=8'h48;
// @22:176
  CFG4 \un1_counter_q_i_m2_1[4]  (
	.A(counter_q_Z[4]),
	.B(un1_counter_q_dec_c4_Z),
	.C(counter_d_0_sqmuxa_Z),
	.D(counter_d_0_sqmuxa_1_Z),
	.Y(N_409_1)
);
defparam \un1_counter_q_i_m2_1[4] .INIT=16'h009A;
// @22:113
  CFG2 \wr_pointer_q_3[0]  (
	.A(un1_wr_pointer_d_1_sqmuxa_Z),
	.B(N_60),
	.Y(wr_pointer_q_3_Z[0])
);
defparam \wr_pointer_q_3[0] .INIT=4'h8;
// @22:113
  CFG4 \rd_pointer_q_3[4]  (
	.A(CO2),
	.B(un1_rd_pointer_d_1_sqmuxa_Z),
	.C(rd_pointer_q_Z[4]),
	.D(rd_pointer_q_Z[3]),
	.Y(rd_pointer_q_3_Z[4])
);
defparam \rd_pointer_q_3[4] .INIT=16'h48C0;
// @22:93
  CFG3 full_out_2_0_a2_2 (
	.A(N_413),
	.B(N_411),
	.C(N_410),
	.Y(full_out_2_0_a2_2_Z)
);
defparam full_out_2_0_a2_2.INIT=8'h01;
// @22:113
  CFG3 \wr_pointer_q_3[1]  (
	.A(wr_pointer_q_Z[1]),
	.B(CO0_0),
	.C(un1_wr_pointer_d_1_sqmuxa_Z),
	.Y(wr_pointer_q_3_Z[1])
);
defparam \wr_pointer_q_3[1] .INIT=8'h60;
// @22:216
  CFG3 \un1_wr_pointer_q_1.CO2  (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[1]),
	.C(CO0_0),
	.Y(CO2_0)
);
defparam \un1_wr_pointer_q_1.CO2 .INIT=8'h80;
// @22:111
  CFG2 \counter_q_RNO[3]  (
	.A(N_410),
	.B(clr_txfifo),
	.Y(N_404_i)
);
defparam \counter_q_RNO[3] .INIT=4'h2;
// @22:93
  CFG3 full_out_2_0_a2_1 (
	.A(N_412),
	.B(N_409_1),
	.C(N_409_2),
	.Y(full_out_2_0_a2_1_Z)
);
defparam full_out_2_0_a2_1.INIT=8'h01;
// @22:113
  CFG4 \wr_pointer_q_3[2]  (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[1]),
	.C(CO0_0),
	.D(un1_wr_pointer_d_1_sqmuxa_Z),
	.Y(wr_pointer_q_3_Z[2])
);
defparam \wr_pointer_q_3[2] .INIT=16'h6A00;
// @22:113
  CFG3 \wr_pointer_q_3[3]  (
	.A(CO2_0),
	.B(wr_pointer_q_Z[3]),
	.C(un1_wr_pointer_d_1_sqmuxa_Z),
	.Y(wr_pointer_q_3_Z[3])
);
defparam \wr_pointer_q_3[3] .INIT=8'h60;
// @22:111
  CFG3 \counter_q_RNO[4]  (
	.A(clr_txfifo),
	.B(N_409_2),
	.C(N_409_1),
	.Y(N_406_i)
);
defparam \counter_q_RNO[4] .INIT=8'h54;
// @22:113
  CFG4 \wr_pointer_q_3[4]  (
	.A(wr_pointer_q_Z[3]),
	.B(wr_pointer_q_Z[4]),
	.C(CO2_0),
	.D(un1_wr_pointer_d_1_sqmuxa_Z),
	.Y(wr_pointer_q_3_Z[4])
);
defparam \wr_pointer_q_3[4] .INIT=16'h6C00;
// @22:93
  CFG2 \counter_q_RNO[5]  (
	.A(N_408),
	.B(clr_txfifo),
	.Y(N_407_i)
);
defparam \counter_q_RNO[5] .INIT=4'h2;
// @22:129
  CFG4 empty_out_2_0_a2_3 (
	.A(N_411),
	.B(N_410),
	.C(N_413),
	.D(N_408),
	.Y(empty_out_2_0_a2_3_Z)
);
defparam empty_out_2_0_a2_3.INIT=16'h0001;
// @22:93
  CFG4 full_out_2_0_a2 (
	.A(N_408),
	.B(full_out_2_0_a2_2_Z),
	.C(clr_txfifo),
	.D(full_out_2_0_a2_1_Z),
	.Y(full_out_2)
);
defparam full_out_2_0_a2.INIT=16'h0800;
// @22:129
  CFG3 empty_out_2_0 (
	.A(empty_out_2_0_a2_3_Z),
	.B(clr_txfifo),
	.C(full_out_2_0_a2_1_Z),
	.Y(empty_out_2)
);
defparam empty_out_2_0.INIT=8'hEC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_fifo_8s_32s_5 */

module spi_fifo_8s_32s_5_1 (
  rx_fifo_data_in,
  rx_fifo_data_out,
  fifo_mem_q_0,
  rx_fifo_first_in,
  rx_fifo_read,
  rx_fifo_write,
  fiforst,
  full_out_1z,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  rx_fifo_empty
)
;
input [7:0] rx_fifo_data_in ;
output [7:0] rx_fifo_data_out ;
output fifo_mem_q_0 ;
input rx_fifo_first_in ;
input rx_fifo_read ;
input rx_fifo_write ;
input fiforst ;
output full_out_1z ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output rx_fifo_empty ;
wire fifo_mem_q_0 ;
wire rx_fifo_first_in ;
wire rx_fifo_read ;
wire rx_fifo_write ;
wire fiforst ;
wire full_out_1z ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire rx_fifo_empty ;
wire [4:0] wr_pointer_q_Z;
wire [4:0] wr_pointer_q_3_Z;
wire [4:0] rd_pointer_q_Z;
wire [4:0] rd_pointer_q_3_Z;
wire [5:0] counter_q_Z;
wire [5:0] counter_d_Z;
wire [5:0] un1_counter_q0;
wire [0:0] counter_q_RNIA09U_Y;
wire [1:1] counter_q_RNIGBG61_Y;
wire [2:2] counter_q_RNINNNE1_Y;
wire [3:3] counter_q_RNIV4VM1_Y;
wire [5:5] counter_q_RNII2E72_FCO;
wire [5:5] counter_q_RNII2E72_Y;
wire [4:4] counter_q_RNI8J6V1_Y;
wire [0:0] counter_q_RNI37FU1_S;
wire [0:0] counter_q_RNI37FU1_Y;
wire [1:1] counter_q_RNIDQ554_Y;
wire [2:2] counter_q_RNIVQ3K6_Y;
wire [3:3] counter_q_RNIQ99B9_Y;
wire [5:5] counter_q_RNIFMAIF_FCO;
wire [5:5] counter_q_RNIFMAIF_Y;
wire [4:4] counter_q_RNIV7MAC_Y;
wire [17:9] fifo_mem_q_fifo_mem_q_0_0_A_DOUT_0;
wire [31:31] un1_data_out_dx;
wire GND ;
wire empty_out_2_Z ;
wire VCC ;
wire full_out_2_Z ;
wire un1_counter_q_0_cry_0_cy ;
wire full_out_RNI5M1M_S ;
wire full_out_RNI5M1M_Y ;
wire un1_counter_q_0_cry_0 ;
wire un1_counter_q_0_cry_1 ;
wire un1_counter_q_0_cry_2 ;
wire un1_counter_q_0_cry_3 ;
wire un1_counter_q_0_cry_4 ;
wire counter_d_0_cry_0 ;
wire counter_d_0_sqmuxa_2 ;
wire counter_d_0_cry_1 ;
wire N_159 ;
wire counter_d_0_cry_2 ;
wire N_160 ;
wire counter_d_0_cry_3 ;
wire N_161 ;
wire N_163 ;
wire counter_d_0_cry_4 ;
wire N_162 ;
wire counter_d_0_sqmuxa_2_0 ;
wire wr_pointer_d_1_sqmuxa_1_Z ;
wire CO2 ;
wire rd_pointer_d_1_sqmuxa_2_Z ;
wire CO2_0 ;
wire full_out_2_1_Z ;
wire empty_out_2_3_Z ;
wire un1_data_out_dx_31_0_Z ;
wire un34_fifo_mem_d_31_2_Z ;
wire un1_wr_pointer_d_1_sqmuxa_0 ;
wire CO0 ;
wire un1_rd_pointer_d_1_sqmuxa_0 ;
wire CO1 ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
// @22:111
  SLE empty_out (
	.Q(rx_fifo_empty),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(empty_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE full_out (
	.Q(full_out_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(full_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[3]  (
	.Q(wr_pointer_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[2]  (
	.Q(wr_pointer_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[1]  (
	.Q(wr_pointer_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[0]  (
	.Q(wr_pointer_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[4]  (
	.Q(rd_pointer_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[3]  (
	.Q(rd_pointer_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[2]  (
	.Q(rd_pointer_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[1]  (
	.Q(rd_pointer_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[0]  (
	.Q(rd_pointer_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[5]  (
	.Q(counter_q_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[4]  (
	.Q(counter_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[3]  (
	.Q(counter_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[2]  (
	.Q(counter_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[1]  (
	.Q(counter_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[0]  (
	.Q(counter_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[4]  (
	.Q(wr_pointer_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:205
  ARI1 full_out_RNI5M1M (
	.FCO(un1_counter_q_0_cry_0_cy),
	.S(full_out_RNI5M1M_S),
	.Y(full_out_RNI5M1M_Y),
	.B(fiforst),
	.C(rx_fifo_write),
	.D(full_out_1z),
	.A(VCC),
	.FCI(VCC)
);
defparam full_out_RNI5M1M.INIT=20'h40400;
// @22:205
  ARI1 \counter_q_RNIA09U[0]  (
	.FCO(un1_counter_q_0_cry_0),
	.S(un1_counter_q0[0]),
	.Y(counter_q_RNIA09U_Y[0]),
	.B(counter_q_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_0_cy)
);
defparam \counter_q_RNIA09U[0] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_q_RNIGBG61[1]  (
	.FCO(un1_counter_q_0_cry_1),
	.S(un1_counter_q0[1]),
	.Y(counter_q_RNIGBG61_Y[1]),
	.B(counter_q_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_0)
);
defparam \counter_q_RNIGBG61[1] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_q_RNINNNE1[2]  (
	.FCO(un1_counter_q_0_cry_2),
	.S(un1_counter_q0[2]),
	.Y(counter_q_RNINNNE1_Y[2]),
	.B(counter_q_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_1)
);
defparam \counter_q_RNINNNE1[2] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_q_RNIV4VM1[3]  (
	.FCO(un1_counter_q_0_cry_3),
	.S(un1_counter_q0[3]),
	.Y(counter_q_RNIV4VM1_Y[3]),
	.B(counter_q_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_2)
);
defparam \counter_q_RNIV4VM1[3] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_q_RNII2E72[5]  (
	.FCO(counter_q_RNII2E72_FCO[5]),
	.S(un1_counter_q0[5]),
	.Y(counter_q_RNII2E72_Y[5]),
	.B(counter_q_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_4)
);
defparam \counter_q_RNII2E72[5] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_q_RNI8J6V1[4]  (
	.FCO(un1_counter_q_0_cry_4),
	.S(un1_counter_q0[4]),
	.Y(counter_q_RNI8J6V1_Y[4]),
	.B(counter_q_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_3)
);
defparam \counter_q_RNI8J6V1[4] .INIT=20'h4AA00;
// @22:176
  ARI1 \counter_q_RNI37FU1[0]  (
	.FCO(counter_d_0_cry_0),
	.S(counter_q_RNI37FU1_S[0]),
	.Y(counter_q_RNI37FU1_Y[0]),
	.B(rx_fifo_read),
	.C(counter_q_Z[0]),
	.D(un1_counter_q0[0]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(GND)
);
defparam \counter_q_RNI37FU1[0] .INIT=20'h572D8;
// @22:176
  ARI1 \counter_q_RNIDQ554[1]  (
	.FCO(counter_d_0_cry_1),
	.S(N_159),
	.Y(counter_q_RNIDQ554_Y[1]),
	.B(rx_fifo_read),
	.C(counter_q_Z[1]),
	.D(un1_counter_q0[1]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(counter_d_0_cry_0)
);
defparam \counter_q_RNIDQ554[1] .INIT=20'h572D8;
// @22:176
  ARI1 \counter_q_RNIVQ3K6[2]  (
	.FCO(counter_d_0_cry_2),
	.S(N_160),
	.Y(counter_q_RNIVQ3K6_Y[2]),
	.B(rx_fifo_read),
	.C(counter_q_Z[2]),
	.D(un1_counter_q0[2]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(counter_d_0_cry_1)
);
defparam \counter_q_RNIVQ3K6[2] .INIT=20'h572D8;
// @22:176
  ARI1 \counter_q_RNIQ99B9[3]  (
	.FCO(counter_d_0_cry_3),
	.S(N_161),
	.Y(counter_q_RNIQ99B9_Y[3]),
	.B(rx_fifo_read),
	.C(counter_q_Z[3]),
	.D(un1_counter_q0[3]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(counter_d_0_cry_2)
);
defparam \counter_q_RNIQ99B9[3] .INIT=20'h572D8;
// @22:176
  ARI1 \counter_q_RNIFMAIF[5]  (
	.FCO(counter_q_RNIFMAIF_FCO[5]),
	.S(N_163),
	.Y(counter_q_RNIFMAIF_Y[5]),
	.B(counter_d_0_sqmuxa_2),
	.C(counter_q_Z[5]),
	.D(rx_fifo_read),
	.A(un1_counter_q0[5]),
	.FCI(counter_d_0_cry_4)
);
defparam \counter_q_RNIFMAIF[5] .INIT=20'h46F60;
// @22:176
  ARI1 \counter_q_RNIV7MAC[4]  (
	.FCO(counter_d_0_cry_4),
	.S(N_162),
	.Y(counter_q_RNIV7MAC_Y[4]),
	.B(rx_fifo_read),
	.C(counter_q_Z[4]),
	.D(un1_counter_q0[4]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(counter_d_0_cry_3)
);
defparam \counter_q_RNIV7MAC[4] .INIT=20'h572D8;
// @22:101
  RAM64x18 fifo_mem_q_fifo_mem_q_0_0 (
	.A_DOUT({fifo_mem_q_fifo_mem_q_0_0_A_DOUT_0[17:9], rx_fifo_data_out[7:0], fifo_mem_q_0}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, rd_pointer_q_Z[4:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, rd_pointer_q_Z[4:0], GND, GND, GND}),
	.C_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.C_ADDR({GND, GND, wr_pointer_q_Z[4:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, rx_fifo_data_in[7:0], rx_fifo_first_in}),
	.C_WEN(counter_d_0_sqmuxa_2_0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam fifo_mem_q_fifo_mem_q_0_0.RAMINDEX="fifo_mem_q[8]%32%9%SPEED%0%0%MICRO_RAM";
// @22:216
  CFG4 \un1_wr_pointer_q_1.CO2  (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[0]),
	.C(wr_pointer_q_Z[1]),
	.D(wr_pointer_d_1_sqmuxa_1_Z),
	.Y(CO2)
);
defparam \un1_wr_pointer_q_1.CO2 .INIT=16'h8000;
// @22:200
  CFG4 \un1_rd_pointer_q_1.CO2  (
	.A(rd_pointer_q_Z[2]),
	.B(rd_pointer_q_Z[1]),
	.C(rd_pointer_q_Z[0]),
	.D(rd_pointer_d_1_sqmuxa_2_Z),
	.Y(CO2_0)
);
defparam \un1_rd_pointer_q_1.CO2 .INIT=16'h8000;
// @22:93
  CFG4 full_out_2_1 (
	.A(N_159),
	.B(N_162),
	.C(fiforst),
	.D(counter_q_RNI37FU1_Y[0]),
	.Y(full_out_2_1_Z)
);
defparam full_out_2_1.INIT=16'h0031;
// @22:129
  CFG4 empty_out_2 (
	.A(N_163),
	.B(fiforst),
	.C(empty_out_2_3_Z),
	.D(counter_d_Z[4]),
	.Y(empty_out_2_Z)
);
defparam empty_out_2.INIT=16'h00D0;
// @22:155
  CFG2 un1_data_out_dx_31_0 (
	.A(rd_pointer_q_Z[0]),
	.B(rd_pointer_q_Z[4]),
	.Y(un1_data_out_dx_31_0_Z)
);
defparam un1_data_out_dx_31_0.INIT=4'h8;
// @22:205
  CFG2 fifo_mem_q_fifo_mem_q_0_0_RNO (
	.A(rx_fifo_write),
	.B(full_out_1z),
	.Y(counter_d_0_sqmuxa_2_0)
);
defparam fifo_mem_q_fifo_mem_q_0_0_RNO.INIT=4'h2;
// @22:176
  CFG2 \counter_d[1]  (
	.A(N_159),
	.B(fiforst),
	.Y(counter_d_Z[1])
);
defparam \counter_d[1] .INIT=4'h2;
// @22:176
  CFG2 \counter_d[2]  (
	.A(N_160),
	.B(fiforst),
	.Y(counter_d_Z[2])
);
defparam \counter_d[2] .INIT=4'h2;
// @22:176
  CFG2 \counter_d[3]  (
	.A(N_161),
	.B(fiforst),
	.Y(counter_d_Z[3])
);
defparam \counter_d[3] .INIT=4'h2;
// @22:176
  CFG2 \counter_d[4]  (
	.A(N_162),
	.B(fiforst),
	.Y(counter_d_Z[4])
);
defparam \counter_d[4] .INIT=4'h2;
// @22:176
  CFG2 \counter_d[5]  (
	.A(N_163),
	.B(fiforst),
	.Y(counter_d_Z[5])
);
defparam \counter_d[5] .INIT=4'h2;
// @22:191
  CFG2 counter_d_0_sqmuxa_3 (
	.A(rx_fifo_write),
	.B(rx_fifo_empty),
	.Y(counter_d_0_sqmuxa_2)
);
defparam counter_d_0_sqmuxa_3.INIT=4'h1;
// @22:149
  CFG3 un34_fifo_mem_d_31_2 (
	.A(wr_pointer_q_Z[4]),
	.B(wr_pointer_q_Z[3]),
	.C(wr_pointer_q_Z[0]),
	.Y(un34_fifo_mem_d_31_2_Z)
);
defparam un34_fifo_mem_d_31_2.INIT=8'h80;
// @22:155
  CFG4 un1_data_out_dx_31 (
	.A(rd_pointer_q_Z[1]),
	.B(un1_data_out_dx_31_0_Z),
	.C(rd_pointer_q_Z[3]),
	.D(rd_pointer_q_Z[2]),
	.Y(un1_data_out_dx[31])
);
defparam un1_data_out_dx_31.INIT=16'h8000;
// @22:176
  CFG2 \counter_d[0]  (
	.A(counter_q_RNI37FU1_Y[0]),
	.B(fiforst),
	.Y(counter_d_Z[0])
);
defparam \counter_d[0] .INIT=4'h2;
// @22:207
  CFG4 wr_pointer_d_1_sqmuxa_1 (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[1]),
	.C(un34_fifo_mem_d_31_2_Z),
	.D(full_out_RNI5M1M_Y),
	.Y(wr_pointer_d_1_sqmuxa_1_Z)
);
defparam wr_pointer_d_1_sqmuxa_1.INIT=16'h7F00;
// @22:191
  CFG4 rd_pointer_d_1_sqmuxa_2 (
	.A(un1_data_out_dx[31]),
	.B(rx_fifo_read),
	.C(rx_fifo_empty),
	.D(fiforst),
	.Y(rd_pointer_d_1_sqmuxa_2_Z)
);
defparam rd_pointer_d_1_sqmuxa_2.INIT=16'h0004;
// @22:113
  CFG4 un1_wr_pointer_d_1_sqmuxa (
	.A(full_out_1z),
	.B(rx_fifo_write),
	.C(fiforst),
	.D(wr_pointer_d_1_sqmuxa_1_Z),
	.Y(un1_wr_pointer_d_1_sqmuxa_0)
);
defparam un1_wr_pointer_d_1_sqmuxa.INIT=16'hFF0B;
// @22:216
  CFG2 \un1_wr_pointer_q_1.CO0  (
	.A(wr_pointer_d_1_sqmuxa_1_Z),
	.B(wr_pointer_q_Z[0]),
	.Y(CO0)
);
defparam \un1_wr_pointer_q_1.CO0 .INIT=4'h8;
// @22:129
  CFG4 empty_out_2_3 (
	.A(counter_d_Z[2]),
	.B(counter_d_Z[1]),
	.C(counter_d_Z[0]),
	.D(counter_d_Z[3]),
	.Y(empty_out_2_3_Z)
);
defparam empty_out_2_3.INIT=16'h0001;
// @22:113
  CFG4 un1_rd_pointer_d_1_sqmuxa (
	.A(rx_fifo_read),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(rx_fifo_empty),
	.D(fiforst),
	.Y(un1_rd_pointer_d_1_sqmuxa_0)
);
defparam un1_rd_pointer_d_1_sqmuxa.INIT=16'hCCFD;
// @22:113
  CFG3 \wr_pointer_q_3[0]  (
	.A(wr_pointer_q_Z[0]),
	.B(wr_pointer_d_1_sqmuxa_1_Z),
	.C(un1_wr_pointer_d_1_sqmuxa_0),
	.Y(wr_pointer_q_3_Z[0])
);
defparam \wr_pointer_q_3[0] .INIT=8'h60;
// @22:93
  CFG4 full_out_2 (
	.A(counter_d_Z[3]),
	.B(full_out_2_1_Z),
	.C(counter_d_Z[5]),
	.D(counter_d_Z[2]),
	.Y(full_out_2_Z)
);
defparam full_out_2.INIT=16'h0040;
// @22:200
  CFG3 \un1_rd_pointer_q_1.CO1  (
	.A(rd_pointer_q_Z[1]),
	.B(rd_pointer_q_Z[0]),
	.C(rd_pointer_d_1_sqmuxa_2_Z),
	.Y(CO1)
);
defparam \un1_rd_pointer_q_1.CO1 .INIT=8'h80;
// @22:113
  CFG3 \rd_pointer_q_3[0]  (
	.A(rd_pointer_q_Z[0]),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(un1_rd_pointer_d_1_sqmuxa_0),
	.Y(rd_pointer_q_3_Z[0])
);
defparam \rd_pointer_q_3[0] .INIT=8'h60;
// @22:113
  CFG3 \wr_pointer_q_3[1]  (
	.A(wr_pointer_q_Z[1]),
	.B(CO0),
	.C(un1_wr_pointer_d_1_sqmuxa_0),
	.Y(wr_pointer_q_3_Z[1])
);
defparam \wr_pointer_q_3[1] .INIT=8'h60;
// @22:113
  CFG4 \rd_pointer_q_3[1]  (
	.A(rd_pointer_q_Z[1]),
	.B(rd_pointer_q_Z[0]),
	.C(rd_pointer_d_1_sqmuxa_2_Z),
	.D(un1_rd_pointer_d_1_sqmuxa_0),
	.Y(rd_pointer_q_3_Z[1])
);
defparam \rd_pointer_q_3[1] .INIT=16'h6A00;
// @22:113
  CFG4 \wr_pointer_q_3[2]  (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[1]),
	.C(CO0),
	.D(un1_wr_pointer_d_1_sqmuxa_0),
	.Y(wr_pointer_q_3_Z[2])
);
defparam \wr_pointer_q_3[2] .INIT=16'h6A00;
// @22:113
  CFG3 \rd_pointer_q_3[2]  (
	.A(CO1),
	.B(un1_rd_pointer_d_1_sqmuxa_0),
	.C(rd_pointer_q_Z[2]),
	.Y(rd_pointer_q_3_Z[2])
);
defparam \rd_pointer_q_3[2] .INIT=8'h48;
// @22:113
  CFG3 \wr_pointer_q_3[3]  (
	.A(wr_pointer_q_Z[3]),
	.B(CO2),
	.C(un1_wr_pointer_d_1_sqmuxa_0),
	.Y(wr_pointer_q_3_Z[3])
);
defparam \wr_pointer_q_3[3] .INIT=8'h60;
// @22:113
  CFG3 \rd_pointer_q_3[3]  (
	.A(CO2_0),
	.B(un1_rd_pointer_d_1_sqmuxa_0),
	.C(rd_pointer_q_Z[3]),
	.Y(rd_pointer_q_3_Z[3])
);
defparam \rd_pointer_q_3[3] .INIT=8'h48;
// @22:113
  CFG4 \wr_pointer_q_3[4]  (
	.A(wr_pointer_q_Z[4]),
	.B(wr_pointer_q_Z[3]),
	.C(CO2),
	.D(un1_wr_pointer_d_1_sqmuxa_0),
	.Y(wr_pointer_q_3_Z[4])
);
defparam \wr_pointer_q_3[4] .INIT=16'h6A00;
// @22:113
  CFG4 \rd_pointer_q_3[4]  (
	.A(CO2_0),
	.B(un1_rd_pointer_d_1_sqmuxa_0),
	.C(rd_pointer_q_Z[4]),
	.D(rd_pointer_q_Z[3]),
	.Y(rd_pointer_q_3_Z[4])
);
defparam \rd_pointer_q_3[4] .INIT=16'h48C0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_fifo_8s_32s_5_1 */

module spi_clockmux (
  clock_rx_mux1,
  SD_SCLK_c,
  SPIMODE
)
;
output clock_rx_mux1 ;
input SD_SCLK_c ;
input SPIMODE ;
wire clock_rx_mux1 ;
wire SD_SCLK_c ;
wire SPIMODE ;
wire GND ;
wire VCC ;
// @20:33
  CFG2 clkout (
	.A(SPIMODE),
	.B(SD_SCLK_c),
	.Y(clock_rx_mux1)
);
defparam clkout.INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_clockmux */

module spi_chanctrl_Z6 (
  cfg_cmdsize,
  tx_fifo_data_out,
  rx_fifo_data_in,
  clk_div_val,
  tx_fifo_read,
  cfg_frameurun,
  INIT_DONE_int,
  tx_done,
  tx_fifo_empty,
  SD_SDO_c,
  SPIMODE,
  mtx_rxbusy_1z,
  mtx_busy_1z,
  N_625,
  rx_fifo_first_in,
  rx_pktend,
  master_ssel_out,
  rx_cmdsize_1z,
  ssel_rx_q2_1z,
  rx_done,
  SD_SCLK_c,
  SYNC2_stxp_dataerr_1z,
  SYNC3_stxp_dataerr_1z,
  tx_fifo_empty_i,
  SD_SDI_c,
  rx_fifo_write,
  cfg_enable,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  stxs_state_1z
)
;
input [2:0] cfg_cmdsize ;
input [7:0] tx_fifo_data_out ;
output [7:0] rx_fifo_data_in ;
input [7:0] clk_div_val ;
output tx_fifo_read ;
input cfg_frameurun ;
input INIT_DONE_int ;
output tx_done ;
input tx_fifo_empty ;
output SD_SDO_c ;
input SPIMODE ;
output mtx_rxbusy_1z ;
output mtx_busy_1z ;
input N_625 ;
output rx_fifo_first_in ;
output rx_pktend ;
output master_ssel_out ;
output rx_cmdsize_1z ;
output ssel_rx_q2_1z ;
output rx_done ;
output SD_SCLK_c ;
output SYNC2_stxp_dataerr_1z ;
output SYNC3_stxp_dataerr_1z ;
input tx_fifo_empty_i ;
input SD_SDI_c ;
output rx_fifo_write ;
input cfg_enable ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output stxs_state_1z ;
wire tx_fifo_read ;
wire cfg_frameurun ;
wire INIT_DONE_int ;
wire tx_done ;
wire tx_fifo_empty ;
wire SD_SDO_c ;
wire SPIMODE ;
wire mtx_rxbusy_1z ;
wire mtx_busy_1z ;
wire N_625 ;
wire rx_fifo_first_in ;
wire rx_pktend ;
wire master_ssel_out ;
wire rx_cmdsize_1z ;
wire ssel_rx_q2_1z ;
wire rx_done ;
wire SD_SCLK_c ;
wire SYNC2_stxp_dataerr_1z ;
wire SYNC3_stxp_dataerr_1z ;
wire tx_fifo_empty_i ;
wire SD_SDI_c ;
wire rx_fifo_write ;
wire cfg_enable ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire stxs_state_1z ;
wire [5:0] mtx_state_Z;
wire [3:3] mtx_state_i_0;
wire [7:0] spi_clk_count_Z;
wire [7:7] spi_clk_count_s_Z;
wire [6:0] spi_clk_count_s;
wire [5:0] mtx_state_ns;
wire [7:0] clk_div_val_reg_Z;
wire [4:0] mtx_bitsel_Z;
wire [4:3] mtx_bitsel_10;
wire [2:1] msrxp_frames_Z;
wire [2:0] msrxp_frames_4_Z;
wire [7:1] msrxs_datain_5;
wire [6:0] msrxs_shiftreg_5_Z;
wire [7:0] stxs_datareg_Z;
wire [7:0] stxs_datareg_10;
wire [7:0] txfifo_datadelay_Z;
wire [2:0] stxs_bitsel_Z;
wire [2:0] stxs_bitsel_6;
wire [2:0] mtx_datahold_Z;
wire [4:0] stxs_bitcnt_Z;
wire [6:0] spi_clk_count_cry_Z;
wire [6:0] spi_clk_count_cry_Y_0;
wire [7:7] spi_clk_count_s_FCO_0;
wire [7:7] spi_clk_count_s_Y_0;
wire [7:1] stxs_datareg_10_iv_0_Z;
wire un1_resetn_tx_i ;
wire un1_resetn_tx_Z ;
wire stxs_state_i_0 ;
wire VCC ;
wire GND ;
wire mtx_firstrx_Z ;
wire mtx_first_Z ;
wire mtx_re_q2_Z ;
wire mtx_re_q1_Z ;
wire mtx_re_Z ;
wire cfg_enable_P1_Z ;
wire msrxp_alldone_0_sqmuxa_Z ;
wire ssel_rx_q1_Z ;
wire data_rx_q2_Z ;
wire data_rx_q1_Z ;
wire clock_rx_q3_Z ;
wire clock_rx_q2_Z ;
wire clock_rx_q1_Z ;
wire clock_rx_mux1 ;
wire txfifo_davailable_Z ;
wire SYNC3_stxp_strobetx_Z ;
wire SYNC2_stxp_strobetx_Z ;
wire SYNC1_stxp_strobetx_Z ;
wire SYNC1_stxp_dataerr_Z ;
wire stxs_strobetx_Z ;
wire stxs_dataerr_Z ;
wire SYNC1_stxs_txready_Z ;
wire SYNC1_msrxp_pktsel_Z ;
wire msrxs_pktsel_Z ;
wire rx_alldone_3 ;
wire SYNC3_msrxp_strobe_Z ;
wire SYNC2_msrxp_strobe_Z ;
wire SYNC1_msrxp_strobe_Z ;
wire msrxs_strobe_Z ;
wire SYNC3_msrxp_pktsel_Z ;
wire SYNC2_msrxp_pktsel_Z ;
wire spi_clk_tick_Z ;
wire N_552_i ;
wire mtx_spi_data_out_Z ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_3_Y ;
wire mtx_fiforead_Z ;
wire mtx_lastframe_1_sqmuxa ;
wire rx_cmdsize_4_Z ;
wire N_553_i ;
wire N_567_i ;
wire mtx_midbit_Z ;
wire mtx_midbit_3 ;
wire mtx_lastbit_Z ;
wire N_218_i ;
wire msrxp_pktend8_Z ;
wire msrxp_alldone_4_Z ;
wire stx_async_reset_ok_Z ;
wire stx_async_reset_ok_2 ;
wire mtx_alldone_Z ;
wire N_74_i ;
wire N_220_i ;
wire N_218_i_0 ;
wire N_216_i ;
wire N_214_i ;
wire msrxs_first_2_Z ;
wire mtx_lastbit_RNIQODN_Z ;
wire mtx_lastframe_Z ;
wire stxs_checkorun_Z ;
wire stxs_checkorun_5 ;
wire clock_rx_fe ;
wire stxs_dataerr_5 ;
wire stxs_txzeros_Z ;
wire stxs_txzeros_4 ;
wire msrxs_first6_Z ;
wire un1_msrxs_datain_1_sqmuxa_1_i ;
wire un1_mtx_bitsel_1_sqmuxa_1_0_0_a2_Z ;
wire un1_sresetn_9_0_0_Z ;
wire mtx_holdsel_Z ;
wire mtx_state_1_sqmuxa_1 ;
wire un1_mtx_bitsel_0_sqmuxa_i ;
wire un1_mtx_bitsel_1_sqmuxa_1_0_0_Z ;
wire stxs_strobetx_5 ;
wire mtx_consecutive_Z ;
wire mtx_consecutive_0_sqmuxa ;
wire un1_sresetn_10_0_0_Z ;
wire mtx_pktsel_Z ;
wire N_29_i ;
wire N_50 ;
wire N_551_i ;
wire N_27 ;
wire N_121 ;
wire stxs_direct_Z ;
wire stxs_lastbit_Z ;
wire stxs_lastbit_3 ;
wire stxs_midbit_Z ;
wire stxs_midbit_3_Z ;
wire stxp_lastframe_Z ;
wire stxp_lastframe_5 ;
wire un1_txfifo_read_i ;
wire stxs_state_0_sqmuxa ;
wire stxs_pktsel_Z ;
wire stxs_pktsel_0_sqmuxa_0_0_Z ;
wire stxs_first_Z ;
wire stxs_first_3 ;
wire N_245_i ;
wire N_133_i ;
wire N_134_i ;
wire un1_msrxp_strobe_Z ;
wire CO0_0 ;
wire spi_di_mux_Z ;
wire N_564_i ;
wire stxs_datareg_1_sqmuxa_2_i_Z ;
wire mtx_fiforead_0_sqmuxa ;
wire stxs_bitcnt_n1_Z ;
wire N_124_i ;
wire stxs_bitcnt_n4_Z ;
wire stxs_bitcnt_n3_Z ;
wire stxs_bitcnt_n2_Z ;
wire spi_clk_count_s_153_FCO ;
wire spi_clk_count_s_153_S ;
wire spi_clk_count_s_153_Y ;
wire spi_clk_count_lcry ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_3_FCO ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_3_S ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_y1 ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_y3 ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_co1_0 ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_2_S ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_y0_0 ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_co0_0 ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_1_S ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_co1 ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_0_S ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_y0 ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_co0 ;
wire mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_wmux_S ;
wire mtx_bitsel7 ;
wire N_557 ;
wire N_52_i ;
wire N_125 ;
wire N_563_i ;
wire stxs_datareg_1_sqmuxa_2_i_1_Z ;
wire stxs_datareg4_3_Z ;
wire un1_stxs_strobetx17_2_Z ;
wire SD_SDO_c_2 ;
wire un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0_Z ;
wire mtx_re_d_Z ;
wire N_554 ;
wire N_556 ;
wire N_560 ;
wire stxs_datareg_0_sqmuxa ;
wire un1_stxs_bitsel_1_i ;
wire stxs_bitcnt_0_sqmuxa_Z ;
wire spi_data_out_sn_N_3 ;
wire rx_cmdsize_2_1_1 ;
wire N_575 ;
wire rx_cmdsize_4_1_Z ;
wire spi_clk_nextd4_NE_3_Z ;
wire spi_clk_nextd4_NE_2_Z ;
wire spi_clk_nextd4_NE_1_Z ;
wire spi_clk_nextd4_NE_0_Z ;
wire stxs_datareg_1_sqmuxa_1_Z ;
wire N_199 ;
wire N_608 ;
wire mtx_oen_1_sqmuxa ;
wire stxs_bitcnt_c2_Z ;
wire N_562 ;
wire stxs_dataerr_1_sqmuxa_Z ;
wire stxs_dataerr_0_sqmuxa_Z ;
wire un1_stxs_bitcnt_1_i ;
wire stxs_midbit_2_Z ;
wire N_622 ;
wire rx_cmdsize_2_2 ;
wire spi_clk_nextd5 ;
wire N_629 ;
wire un1_stxs_datareg_2_sqmuxa_Z ;
wire N_628 ;
wire N_129 ;
wire N_290 ;
wire un1_sresetn_15_i_i_0_Z ;
wire N_585 ;
wire N_194 ;
wire un1_sresetn_15_i_i_Z ;
wire N_423 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27_0 ;
wire N_26 ;
wire N_5 ;
wire N_4 ;
  CLKINT un1_resetn_tx_RNII8ID (
	.Y(un1_resetn_tx_i),
	.A(un1_resetn_tx_Z)
);
  CFG1 stxs_direct_RNO (
	.A(stxs_state_1z),
	.Y(stxs_state_i_0)
);
defparam stxs_direct_RNO.INIT=2'h1;
  CFG1 spi_clk_out_RNO (
	.A(mtx_state_Z[3]),
	.Y(mtx_state_i_0[3])
);
defparam spi_clk_out_RNO.INIT=2'h1;
// @21:286
  SLE \spi_clk_count[7]  (
	.Q(spi_clk_count_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[6]  (
	.Q(spi_clk_count_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[5]  (
	.Q(spi_clk_count_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[4]  (
	.Q(spi_clk_count_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[3]  (
	.Q(spi_clk_count_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[2]  (
	.Q(spi_clk_count_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[1]  (
	.Q(spi_clk_count_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[0]  (
	.Q(spi_clk_count_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE mtx_firstrx (
	.Q(mtx_firstrx_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_first_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:358
  SLE mtx_re_q2 (
	.Q(mtx_re_q2_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_re_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:358
  SLE mtx_re_q1 (
	.Q(mtx_re_q1_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_re_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:343
  SLE cfg_enable_P1 (
	.Q(cfg_enable_P1_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(cfg_enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1194
  SLE msrxp_strobe (
	.Q(rx_fifo_write),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_alldone_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE ssel_rx_q1 (
	.Q(ssel_rx_q1_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE data_rx_q2 (
	.Q(data_rx_q2_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(data_rx_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE data_rx_q1 (
	.Q(data_rx_q1_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SD_SDI_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE clock_rx_q3 (
	.Q(clock_rx_q3_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clock_rx_q2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE clock_rx_q2 (
	.Q(clock_rx_q2_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clock_rx_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE clock_rx_q1 (
	.Q(clock_rx_q1_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clock_rx_mux1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE txfifo_davailable (
	.Q(txfifo_davailable_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_empty_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC3_stxp_strobetx (
	.Q(SYNC3_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC2_stxp_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC3_stxp_dataerr (
	.Q(SYNC3_stxp_dataerr_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC2_stxp_dataerr_1z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC2_stxp_strobetx (
	.Q(SYNC2_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC1_stxp_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC2_stxp_dataerr (
	.Q(SYNC2_stxp_dataerr_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC1_stxp_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC1_stxp_strobetx (
	.Q(SYNC1_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC1_stxp_dataerr (
	.Q(SYNC1_stxp_dataerr_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:733
  SLE SYNC1_stxs_txready (
	.Q(SYNC1_stxs_txready_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(txfifo_davailable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE spi_clk_out (
	.Q(SD_SCLK_c),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_state_i_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC1_msrxp_pktsel (
	.Q(SYNC1_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1194
  SLE rx_alldone (
	.Q(rx_done),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rx_alldone_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC3_msrxp_strobe (
	.Q(SYNC3_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC2_msrxp_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC2_msrxp_strobe (
	.Q(SYNC2_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC1_msrxp_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC1_msrxp_strobe (
	.Q(SYNC1_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC3_msrxp_pktsel (
	.Q(SYNC3_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC2_msrxp_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC2_msrxp_pktsel (
	.Q(SYNC2_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC1_msrxp_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE ssel_rx_q2 (
	.Q(ssel_rx_q2_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(ssel_rx_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE spi_clk_tick (
	.Q(spi_clk_tick_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_552_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE mtx_spi_data_out (
	.Q(mtx_spi_data_out_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_3_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_fiforead (
	.Q(mtx_fiforead_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_lastframe_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1238
  SLE rx_cmdsize (
	.Q(rx_cmdsize_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rx_cmdsize_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE spi_ssel_pos (
	.Q(master_ssel_out),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_553_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_re (
	.Q(mtx_re_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_567_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE mtx_midbit (
	.Q(mtx_midbit_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_midbit_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE mtx_lastbit (
	.Q(mtx_lastbit_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_218_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1194
  SLE msrxp_pktend (
	.Q(rx_pktend),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_pktend8_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1194
  SLE msrxp_alldone (
	.Q(rx_alldone_3),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_alldone_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1053
  SLE stx_async_reset_ok (
	.Q(stx_async_reset_ok_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stx_async_reset_ok_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_alldone (
	.Q(mtx_alldone_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_74_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[5]  (
	.Q(mtx_state_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[4]  (
	.Q(mtx_state_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_220_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[3]  (
	.Q(mtx_state_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_218_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[2]  (
	.Q(mtx_state_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_216_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[1]  (
	.Q(mtx_state_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_214_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[0]  (
	.Q(mtx_state_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE msrxs_first (
	.Q(rx_fifo_first_in),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_first_2_Z),
	.EN(mtx_lastbit_RNIQODN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_lastframe (
	.Q(mtx_lastframe_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_625),
	.EN(mtx_lastframe_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_checkorun (
	.Q(stxs_checkorun_Z),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_checkorun_5),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_dataerr (
	.Q(stxs_dataerr_Z),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_dataerr_5),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_txzeros (
	.Q(stxs_txzeros_Z),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_txzeros_4),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE msrxs_strobe (
	.Q(msrxs_strobe_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_first6_Z),
	.EN(un1_msrxs_datain_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_busy (
	.Q(mtx_busy_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(un1_mtx_bitsel_1_sqmuxa_1_0_0_a2_Z),
	.EN(un1_sresetn_9_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_holdsel (
	.Q(mtx_holdsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_state_1_sqmuxa_1),
	.EN(un1_mtx_bitsel_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_rxbusy (
	.Q(mtx_rxbusy_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(un1_mtx_bitsel_1_sqmuxa_1_0_0_a2_Z),
	.EN(un1_mtx_bitsel_1_sqmuxa_1_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_strobetx (
	.Q(stxs_strobetx_Z),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_strobetx_5),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_consecutive (
	.Q(mtx_consecutive_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_consecutive_0_sqmuxa),
	.EN(un1_sresetn_10_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_pktsel (
	.Q(mtx_pktsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_29_i),
	.EN(N_50),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_first (
	.Q(mtx_first_Z),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_551_i),
	.EN(N_27),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[4]  (
	.Q(clk_div_val_reg_Z[4]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[4]),
	.EN(N_121),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[3]  (
	.Q(clk_div_val_reg_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[3]),
	.EN(N_121),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[2]  (
	.Q(clk_div_val_reg_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[2]),
	.EN(N_121),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[1]  (
	.Q(clk_div_val_reg_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[1]),
	.EN(N_121),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[0]  (
	.Q(clk_div_val_reg_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[0]),
	.EN(N_121),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_direct (
	.Q(stxs_direct_Z),
	.ADn(GND),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_state_i_0),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_lastbit (
	.Q(stxs_lastbit_Z),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_lastbit_3),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_midbit (
	.Q(stxs_midbit_Z),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_midbit_3_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE stxp_lastframe (
	.Q(stxp_lastframe_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxp_lastframe_5),
	.EN(un1_txfifo_read_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_state (
	.Q(stxs_state_1z),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(stxs_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_pktsel (
	.Q(stxs_pktsel_Z),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(stxs_pktsel_0_sqmuxa_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_first (
	.Q(stxs_first_Z),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_first_3),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[4]  (
	.Q(mtx_bitsel_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_bitsel_10[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[3]  (
	.Q(mtx_bitsel_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_bitsel_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[2]  (
	.Q(mtx_bitsel_Z[2]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_245_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[1]  (
	.Q(mtx_bitsel_Z[1]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_133_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[0]  (
	.Q(mtx_bitsel_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_134_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[7]  (
	.Q(clk_div_val_reg_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[7]),
	.EN(N_121),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[6]  (
	.Q(clk_div_val_reg_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[6]),
	.EN(N_121),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[5]  (
	.Q(clk_div_val_reg_Z[5]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[5]),
	.EN(N_121),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1238
  SLE \msrxp_frames[2]  (
	.Q(msrxp_frames_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_frames_4_Z[2]),
	.EN(un1_msrxp_strobe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1238
  SLE \msrxp_frames[1]  (
	.Q(msrxp_frames_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_frames_4_Z[1]),
	.EN(un1_msrxp_strobe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1238
  SLE \msrxp_frames[0]  (
	.Q(CO0_0),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_frames_4_Z[0]),
	.EN(un1_msrxp_strobe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[7]  (
	.Q(rx_fifo_data_in[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_datain_5[7]),
	.EN(mtx_lastbit_RNIQODN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[6]  (
	.Q(rx_fifo_data_in[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_datain_5[6]),
	.EN(mtx_lastbit_RNIQODN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[5]  (
	.Q(rx_fifo_data_in[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_datain_5[5]),
	.EN(mtx_lastbit_RNIQODN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[4]  (
	.Q(rx_fifo_data_in[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_datain_5[4]),
	.EN(mtx_lastbit_RNIQODN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[3]  (
	.Q(rx_fifo_data_in[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_datain_5[3]),
	.EN(mtx_lastbit_RNIQODN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[2]  (
	.Q(rx_fifo_data_in[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_datain_5[2]),
	.EN(mtx_lastbit_RNIQODN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[1]  (
	.Q(rx_fifo_data_in[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_datain_5[1]),
	.EN(mtx_lastbit_RNIQODN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[0]  (
	.Q(rx_fifo_data_in[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_di_mux_Z),
	.EN(mtx_lastbit_RNIQODN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[2]  (
	.Q(msrxs_datain_5[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_5_Z[2]),
	.EN(N_564_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[1]  (
	.Q(msrxs_datain_5[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_5_Z[1]),
	.EN(N_564_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[0]  (
	.Q(msrxs_datain_5[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_5_Z[0]),
	.EN(N_564_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[7]  (
	.Q(stxs_datareg_Z[7]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_10[7]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[6]  (
	.Q(stxs_datareg_Z[6]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_10[6]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[5]  (
	.Q(stxs_datareg_Z[5]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_10[5]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[4]  (
	.Q(stxs_datareg_Z[4]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_10[4]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[3]  (
	.Q(stxs_datareg_Z[3]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_10[3]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[2]  (
	.Q(stxs_datareg_Z[2]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_10[2]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[1]  (
	.Q(stxs_datareg_Z[1]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_10[1]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[0]  (
	.Q(stxs_datareg_Z[0]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_10[0]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[4]  (
	.Q(txfifo_datadelay_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[3]  (
	.Q(txfifo_datadelay_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[2]  (
	.Q(txfifo_datadelay_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[1]  (
	.Q(txfifo_datadelay_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[0]  (
	.Q(txfifo_datadelay_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitsel[2]  (
	.Q(stxs_bitsel_Z[2]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitsel_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitsel[1]  (
	.Q(stxs_bitsel_Z[1]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitsel_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitsel[0]  (
	.Q(stxs_bitsel_Z[0]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitsel_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_datahold[2]  (
	.Q(mtx_datahold_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[2]),
	.EN(mtx_fiforead_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_datahold[1]  (
	.Q(mtx_datahold_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[1]),
	.EN(mtx_fiforead_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_datahold[0]  (
	.Q(mtx_datahold_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[0]),
	.EN(mtx_fiforead_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[6]  (
	.Q(msrxs_datain_5[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_5_Z[6]),
	.EN(N_564_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[5]  (
	.Q(msrxs_datain_5[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_5_Z[5]),
	.EN(N_564_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[4]  (
	.Q(msrxs_datain_5[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_5_Z[4]),
	.EN(N_564_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[3]  (
	.Q(msrxs_datain_5[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_5_Z[3]),
	.EN(N_564_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[7]  (
	.Q(txfifo_datadelay_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[6]  (
	.Q(txfifo_datadelay_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[5]  (
	.Q(txfifo_datadelay_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[1]  (
	.Q(stxs_bitcnt_Z[1]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitcnt_n1_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[0]  (
	.Q(stxs_bitcnt_Z[0]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_124_i),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[4]  (
	.Q(stxs_bitcnt_Z[4]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitcnt_n4_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[3]  (
	.Q(stxs_bitcnt_Z[3]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitcnt_n3_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[2]  (
	.Q(stxs_bitcnt_Z[2]),
	.ADn(VCC),
	.ALn(un1_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitcnt_n2_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  ARI1 spi_clk_count_s_153 (
	.FCO(spi_clk_count_s_153_FCO),
	.S(spi_clk_count_s_153_S),
	.Y(spi_clk_count_s_153_Y),
	.B(spi_clk_count_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam spi_clk_count_s_153.INIT=20'h4AA00;
// @21:286
  ARI1 \spi_clk_count_cry[0]  (
	.FCO(spi_clk_count_cry_Z[0]),
	.S(spi_clk_count_s[0]),
	.Y(spi_clk_count_cry_Y_0[0]),
	.B(spi_clk_count_Z[0]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_s_153_FCO)
);
defparam \spi_clk_count_cry[0] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[1]  (
	.FCO(spi_clk_count_cry_Z[1]),
	.S(spi_clk_count_s[1]),
	.Y(spi_clk_count_cry_Y_0[1]),
	.B(spi_clk_count_Z[1]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[0])
);
defparam \spi_clk_count_cry[1] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[2]  (
	.FCO(spi_clk_count_cry_Z[2]),
	.S(spi_clk_count_s[2]),
	.Y(spi_clk_count_cry_Y_0[2]),
	.B(spi_clk_count_Z[2]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[1])
);
defparam \spi_clk_count_cry[2] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[3]  (
	.FCO(spi_clk_count_cry_Z[3]),
	.S(spi_clk_count_s[3]),
	.Y(spi_clk_count_cry_Y_0[3]),
	.B(spi_clk_count_Z[3]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[2])
);
defparam \spi_clk_count_cry[3] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[4]  (
	.FCO(spi_clk_count_cry_Z[4]),
	.S(spi_clk_count_s[4]),
	.Y(spi_clk_count_cry_Y_0[4]),
	.B(spi_clk_count_Z[4]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[3])
);
defparam \spi_clk_count_cry[4] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[5]  (
	.FCO(spi_clk_count_cry_Z[5]),
	.S(spi_clk_count_s[5]),
	.Y(spi_clk_count_cry_Y_0[5]),
	.B(spi_clk_count_Z[5]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[4])
);
defparam \spi_clk_count_cry[5] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_s[7]  (
	.FCO(spi_clk_count_s_FCO_0[7]),
	.S(spi_clk_count_s_Z[7]),
	.Y(spi_clk_count_s_Y_0[7]),
	.B(spi_clk_count_Z[7]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[6])
);
defparam \spi_clk_count_s[7] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[6]  (
	.FCO(spi_clk_count_cry_Z[6]),
	.S(spi_clk_count_s[6]),
	.Y(spi_clk_count_cry_Y_0[6]),
	.B(spi_clk_count_Z[6]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[5])
);
defparam \spi_clk_count_cry[6] .INIT=20'h48800;
  ARI1 mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_3 (
	.FCO(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_3_FCO),
	.S(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_3_S),
	.Y(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_3_Y),
	.B(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_y1),
	.C(mtx_bitsel_Z[2]),
	.D(VCC),
	.A(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_y3),
	.FCI(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_co1_0)
);
defparam mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_3.INIT=20'h0EC2C;
  ARI1 mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_2 (
	.FCO(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_co1_0),
	.S(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_2_S),
	.Y(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_y3),
	.B(mtx_bitsel_Z[1]),
	.C(tx_fifo_data_out[6]),
	.D(tx_fifo_data_out[7]),
	.A(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_y0_0),
	.FCI(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_co0_0)
);
defparam mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_2.INIT=20'h0F588;
  ARI1 mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_1 (
	.FCO(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_co0_0),
	.S(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_1_S),
	.Y(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_y0_0),
	.B(mtx_bitsel_Z[1]),
	.C(tx_fifo_data_out[4]),
	.D(tx_fifo_data_out[5]),
	.A(mtx_bitsel_Z[0]),
	.FCI(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_co1)
);
defparam mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_1.INIT=20'h0FA44;
  ARI1 mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_0 (
	.FCO(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_co1),
	.S(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_0_S),
	.Y(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_y1),
	.B(mtx_bitsel_Z[1]),
	.C(mtx_datahold_Z[2]),
	.D(tx_fifo_data_out[3]),
	.A(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_y0),
	.FCI(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_co0)
);
defparam mtx_spi_data_out_2_u_i_m2_i_m2_2_1_wmux_0.INIT=20'h0F588;
  ARI1 mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_wmux (
	.FCO(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_co0),
	.S(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_wmux_S),
	.Y(mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_y0),
	.B(mtx_bitsel_Z[1]),
	.C(mtx_datahold_Z[0]),
	.D(mtx_datahold_Z[1]),
	.A(mtx_bitsel_Z[0]),
	.FCI(VCC)
);
defparam mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_wmux.INIT=20'h0FA44;
// @21:1130
  CFG3 mtx_lastbit_RNIQODN (
	.A(mtx_lastbit_Z),
	.B(stxs_lastbit_Z),
	.C(N_564_i),
	.Y(mtx_lastbit_RNIQODN_Z)
);
defparam mtx_lastbit_RNIQODN.INIT=8'hE0;
// @21:1196
  CFG4 msrxp_alldone_4 (
	.A(SYNC3_msrxp_strobe_Z),
	.B(stxp_lastframe_Z),
	.C(mtx_lastframe_Z),
	.D(SYNC2_msrxp_strobe_Z),
	.Y(msrxp_alldone_4_Z)
);
defparam msrxp_alldone_4.INIT=16'h5400;
// @21:418
  CFG3 \mtx_bitsel_10_0_0_o2_2[4]  (
	.A(mtx_bitsel7),
	.B(N_557),
	.C(N_52_i),
	.Y(N_125)
);
defparam \mtx_bitsel_10_0_0_o2_2[4] .INIT=8'hDC;
// @21:418
  CFG3 clk_div_val_reg5_i_i_i_o2_i_o2_RNI43611 (
	.A(N_121),
	.B(N_563_i),
	.C(spi_clk_tick_Z),
	.Y(N_52_i)
);
defparam clk_div_val_reg5_i_i_i_o2_i_o2_RNI43611.INIT=8'h80;
// @21:1240
  CFG3 \msrxp_frames_4[1]  (
	.A(CO0_0),
	.B(SYNC2_msrxp_pktsel_Z),
	.C(msrxp_frames_Z[1]),
	.Y(msrxp_frames_4_Z[1])
);
defparam \msrxp_frames_4[1] .INIT=8'h48;
// @21:823
  CFG4 stxs_datareg_1_sqmuxa_2_i (
	.A(stxs_bitcnt_Z[4]),
	.B(stxs_datareg_1_sqmuxa_2_i_1_Z),
	.C(stxs_datareg4_3_Z),
	.D(un1_stxs_strobetx17_2_Z),
	.Y(stxs_datareg_1_sqmuxa_2_i_Z)
);
defparam stxs_datareg_1_sqmuxa_2_i.INIT=16'h40FF;
// @21:823
  CFG4 stxs_datareg_1_sqmuxa_2_i_1 (
	.A(stxs_bitcnt_Z[1]),
	.B(stxs_bitcnt_Z[0]),
	.C(SYNC1_stxs_txready_Z),
	.D(txfifo_davailable_Z),
	.Y(stxs_datareg_1_sqmuxa_2_i_1_Z)
);
defparam stxs_datareg_1_sqmuxa_2_i_1.INIT=16'h0100;
// @21:1038
  CFG3 spi_data_out_u (
	.A(mtx_spi_data_out_Z),
	.B(SPIMODE),
	.C(SD_SDO_c_2),
	.Y(SD_SDO_c)
);
defparam spi_data_out_u.INIT=8'hF8;
// @21:418
  CFG2 un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0 (
	.A(spi_clk_tick_Z),
	.B(mtx_state_Z[4]),
	.Y(un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0_Z)
);
defparam un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0.INIT=4'h2;
// @21:1148
  CFG2 msrxs_first6 (
	.A(mtx_lastbit_Z),
	.B(stxs_lastbit_Z),
	.Y(msrxs_first6_Z)
);
defparam msrxs_first6.INIT=4'hE;
// @21:155
  CFG2 mtx_re_d (
	.A(mtx_re_q1_Z),
	.B(mtx_re_q2_Z),
	.Y(mtx_re_d_Z)
);
defparam mtx_re_d.INIT=4'h2;
// @21:1208
  CFG2 msrxp_alldone_0_sqmuxa (
	.A(SYNC2_msrxp_strobe_Z),
	.B(SYNC3_msrxp_strobe_Z),
	.Y(msrxp_alldone_0_sqmuxa_Z)
);
defparam msrxp_alldone_0_sqmuxa.INIT=4'h2;
// @21:1132
  CFG2 \msrxs_shiftreg_5[1]  (
	.A(mtx_lastbit_RNIQODN_Z),
	.B(msrxs_datain_5[1]),
	.Y(msrxs_shiftreg_5_Z[1])
);
defparam \msrxs_shiftreg_5[1] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_5[2]  (
	.A(mtx_lastbit_RNIQODN_Z),
	.B(msrxs_datain_5[2]),
	.Y(msrxs_shiftreg_5_Z[2])
);
defparam \msrxs_shiftreg_5[2] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_5[3]  (
	.A(mtx_lastbit_RNIQODN_Z),
	.B(msrxs_datain_5[3]),
	.Y(msrxs_shiftreg_5_Z[3])
);
defparam \msrxs_shiftreg_5[3] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_5[4]  (
	.A(mtx_lastbit_RNIQODN_Z),
	.B(msrxs_datain_5[4]),
	.Y(msrxs_shiftreg_5_Z[4])
);
defparam \msrxs_shiftreg_5[4] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_5[5]  (
	.A(mtx_lastbit_RNIQODN_Z),
	.B(msrxs_datain_5[5]),
	.Y(msrxs_shiftreg_5_Z[5])
);
defparam \msrxs_shiftreg_5[5] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_5[6]  (
	.A(mtx_lastbit_RNIQODN_Z),
	.B(msrxs_datain_5[6]),
	.Y(msrxs_shiftreg_5_Z[6])
);
defparam \msrxs_shiftreg_5[6] .INIT=4'h4;
// @21:268
  CFG2 clock_rx_fe_0_a2 (
	.A(clock_rx_q2_Z),
	.B(clock_rx_q3_Z),
	.Y(clock_rx_fe)
);
defparam clock_rx_fe_0_a2.INIT=4'h4;
// @21:418
  CFG2 un1_sresetn_9_0_0_o2 (
	.A(mtx_bitsel7),
	.B(N_52_i),
	.Y(N_554)
);
defparam un1_sresetn_9_0_0_o2.INIT=4'hB;
// @21:323
  CFG2 clk_div_val_reg5_i_i_i_o2_i_o2 (
	.A(mtx_state_Z[0]),
	.B(mtx_state_Z[1]),
	.Y(N_121)
);
defparam clk_div_val_reg5_i_i_i_o2_i_o2.INIT=4'hE;
// @42:306
  CFG2 spi_clk_tick_RNIHUJM (
	.A(N_563_i),
	.B(spi_clk_tick_Z),
	.Y(N_556)
);
defparam spi_clk_tick_RNIHUJM.INIT=4'h7;
// @21:418
  CFG2 \mtx_bitsel_10_0_0_o2_0[4]  (
	.A(mtx_bitsel_Z[2]),
	.B(mtx_bitsel_Z[3]),
	.Y(N_560)
);
defparam \mtx_bitsel_10_0_0_o2_0[4] .INIT=4'hE;
// @21:416
  CFG2 N_220_i_i_o2 (
	.A(SPIMODE),
	.B(cfg_enable),
	.Y(N_563_i)
);
defparam N_220_i_i_o2.INIT=4'h8;
// @21:1214
  CFG2 msrxp_pktend8 (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(SYNC3_msrxp_pktsel_Z),
	.Y(msrxp_pktend8_Z)
);
defparam msrxp_pktend8.INIT=4'h4;
// @21:1194
  CFG2 un1_msrxp_strobe (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(rx_fifo_write),
	.Y(un1_msrxp_strobe_Z)
);
defparam un1_msrxp_strobe.INIT=4'hD;
// @21:916
  CFG2 stxs_datareg_0_sqmuxa_0_a2 (
	.A(clock_rx_fe),
	.B(stxs_state_1z),
	.Y(stxs_datareg_0_sqmuxa)
);
defparam stxs_datareg_0_sqmuxa_0_a2.INIT=4'h2;
// @21:844
  CFG2 stxs_datareg4_3 (
	.A(stxs_bitcnt_Z[2]),
	.B(stxs_bitcnt_Z[3]),
	.Y(stxs_datareg4_3_Z)
);
defparam stxs_datareg4_3.INIT=4'h1;
// @21:1063
  CFG2 stx_async_reset_ok_2_0_a3_0_a2 (
	.A(SPIMODE),
	.B(cfg_enable),
	.Y(stx_async_reset_ok_2)
);
defparam stx_async_reset_ok_2_0_a3_0_a2.INIT=4'h4;
// @21:1085
  CFG2 stxs_bitcnt_0_sqmuxa (
	.A(un1_stxs_bitsel_1_i),
	.B(stxs_state_1z),
	.Y(stxs_bitcnt_0_sqmuxa_Z)
);
defparam stxs_bitcnt_0_sqmuxa.INIT=4'h4;
// @21:823
  CFG2 spi_data_out_u_2_0_RNO (
	.A(SPIMODE),
	.B(stxs_txzeros_Z),
	.Y(spi_data_out_sn_N_3)
);
defparam spi_data_out_u_2_0_RNO.INIT=4'h1;
// @21:1240
  CFG2 \msrxp_frames_4[0]  (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(CO0_0),
	.Y(msrxp_frames_4_Z[0])
);
defparam \msrxp_frames_4[0] .INIT=4'h2;
// @25:292
  CFG2 rx_cmdsize_4_RNO_0 (
	.A(CO0_0),
	.B(msrxp_frames_Z[1]),
	.Y(rx_cmdsize_2_1_1)
);
defparam rx_cmdsize_4_RNO_0.INIT=4'h6;
// @21:1163
  CFG2 msrxs_pktsel (
	.A(mtx_pktsel_Z),
	.B(stxs_pktsel_Z),
	.Y(msrxs_pktsel_Z)
);
defparam msrxs_pktsel.INIT=4'hE;
// @21:264
  CFG3 spi_di_mux (
	.A(SPIMODE),
	.B(SD_SDI_c),
	.C(data_rx_q2_Z),
	.Y(spi_di_mux_Z)
);
defparam spi_di_mux.INIT=8'hD8;
// @21:416
  CFG3 \mtx_state_ns_i_0_0_m2[2]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel7),
	.C(mtx_state_Z[2]),
	.Y(N_575)
);
defparam \mtx_state_ns_i_0_0_m2[2] .INIT=8'hD8;
// @21:1240
  CFG4 rx_cmdsize_4_1 (
	.A(cfg_cmdsize[0]),
	.B(CO0_0),
	.C(rx_fifo_write),
	.D(SYNC2_msrxp_pktsel_Z),
	.Y(rx_cmdsize_4_1_Z)
);
defparam rx_cmdsize_4_1.INIT=16'h6000;
// @21:276
  CFG4 spi_clk_nextd4_NE_3 (
	.A(clk_div_val_reg_Z[1]),
	.B(clk_div_val_reg_Z[0]),
	.C(spi_clk_count_Z[1]),
	.D(spi_clk_count_Z[0]),
	.Y(spi_clk_nextd4_NE_3_Z)
);
defparam spi_clk_nextd4_NE_3.INIT=16'h7BDE;
// @21:276
  CFG4 spi_clk_nextd4_NE_2 (
	.A(clk_div_val_reg_Z[3]),
	.B(clk_div_val_reg_Z[2]),
	.C(spi_clk_count_Z[3]),
	.D(spi_clk_count_Z[2]),
	.Y(spi_clk_nextd4_NE_2_Z)
);
defparam spi_clk_nextd4_NE_2.INIT=16'h7BDE;
// @21:276
  CFG4 spi_clk_nextd4_NE_1 (
	.A(clk_div_val_reg_Z[5]),
	.B(clk_div_val_reg_Z[4]),
	.C(spi_clk_count_Z[5]),
	.D(spi_clk_count_Z[4]),
	.Y(spi_clk_nextd4_NE_1_Z)
);
defparam spi_clk_nextd4_NE_1.INIT=16'h7BDE;
// @21:276
  CFG4 spi_clk_nextd4_NE_0 (
	.A(clk_div_val_reg_Z[7]),
	.B(clk_div_val_reg_Z[6]),
	.C(spi_clk_count_Z[7]),
	.D(spi_clk_count_Z[6]),
	.Y(spi_clk_nextd4_NE_0_Z)
);
defparam spi_clk_nextd4_NE_0.INIT=16'h7BDE;
// @21:916
  CFG3 stxs_datareg_1_sqmuxa_1 (
	.A(stxs_bitcnt_0_sqmuxa_Z),
	.B(stxs_direct_Z),
	.C(clock_rx_fe),
	.Y(stxs_datareg_1_sqmuxa_1_Z)
);
defparam stxs_datareg_1_sqmuxa_1.INIT=8'h20;
// @21:853
  CFG4 stxs_lastbit_3_0_a4_0_a2 (
	.A(stxs_bitsel_Z[0]),
	.B(stxs_state_1z),
	.C(stxs_bitsel_Z[2]),
	.D(stxs_bitsel_Z[1]),
	.Y(stxs_lastbit_3)
);
defparam stxs_lastbit_3_0_a4_0_a2.INIT=16'h0008;
// @21:469
  CFG3 mtx_bitsel7_0_a2_0_a2 (
	.A(tx_fifo_empty),
	.B(N_563_i),
	.C(cfg_enable_P1_Z),
	.Y(mtx_bitsel7)
);
defparam mtx_bitsel7_0_a2_0_a2.INIT=8'h40;
// @21:416
  CFG4 \mtx_state_ns_i_0_0_a2[1]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel7),
	.C(mtx_state_Z[5]),
	.D(mtx_state_Z[0]),
	.Y(N_199)
);
defparam \mtx_state_ns_i_0_0_a2[1] .INIT=16'h080A;
// @21:416
  CFG3 \mtx_state_ns_0_0_0_a2_0[0]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel7),
	.C(mtx_state_Z[1]),
	.Y(N_608)
);
defparam \mtx_state_ns_0_0_0_a2_0[0] .INIT=8'h20;
// @21:612
  CFG3 mtx_state_1_sqmuxa_1_0_a2_0_a2 (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa),
	.Y(mtx_state_1_sqmuxa_1)
);
defparam mtx_state_1_sqmuxa_1_0_a2_0_a2.INIT=8'h10;
// @21:916
  CFG3 un1_stxs_bitsel_1_0_a4_0_a2 (
	.A(stxs_bitsel_Z[2]),
	.B(stxs_bitsel_Z[1]),
	.C(stxs_bitsel_Z[0]),
	.Y(un1_stxs_bitsel_1_i)
);
defparam un1_stxs_bitsel_1_0_a4_0_a2.INIT=8'h01;
// @21:1150
  CFG3 msrxs_first_2 (
	.A(stxs_first_Z),
	.B(SPIMODE),
	.C(mtx_firstrx_Z),
	.Y(msrxs_first_2_Z)
);
defparam msrxs_first_2.INIT=8'hF2;
// @21:853
  CFG3 stxs_first_3_f0 (
	.A(stxs_first_Z),
	.B(stxs_state_1z),
	.C(un1_stxs_bitsel_1_i),
	.Y(stxs_first_3)
);
defparam stxs_first_3_f0.INIT=8'h3B;
// @21:418
  CFG2 un1_mtx_bitsel_1_sqmuxa_1_0_0_a2 (
	.A(N_556),
	.B(mtx_state_Z[2]),
	.Y(un1_mtx_bitsel_1_sqmuxa_1_0_0_a2_Z)
);
defparam un1_mtx_bitsel_1_sqmuxa_1_0_0_a2.INIT=4'h4;
// @21:823
  CFG3 stxs_bitcnt_c2 (
	.A(stxs_bitcnt_Z[2]),
	.B(stxs_bitcnt_Z[1]),
	.C(stxs_bitcnt_Z[0]),
	.Y(stxs_bitcnt_c2_Z)
);
defparam stxs_bitcnt_c2.INIT=8'h80;
// @21:823
  CFG3 stxs_bitcnt_n1 (
	.A(stxs_bitcnt_Z[1]),
	.B(stxs_bitcnt_Z[0]),
	.C(stxs_bitcnt_0_sqmuxa_Z),
	.Y(stxs_bitcnt_n1_Z)
);
defparam stxs_bitcnt_n1.INIT=8'h60;
// @21:716
  CFG3 tx_alldone (
	.A(rx_alldone_3),
	.B(SPIMODE),
	.C(mtx_alldone_Z),
	.Y(tx_done)
);
defparam tx_alldone.INIT=8'hF2;
// @21:1016
  CFG2 stxp_lastframe_5_0_a2_0_a2 (
	.A(N_625),
	.B(SPIMODE),
	.Y(stxp_lastframe_5)
);
defparam stxp_lastframe_5_0_a2_0_a2.INIT=4'h2;
// @21:848
  CFG3 \stxs_bitsel_6_0_0_o2[1]  (
	.A(stxs_state_1z),
	.B(clock_rx_fe),
	.C(stxs_bitsel_Z[0]),
	.Y(N_562)
);
defparam \stxs_bitsel_6_0_0_o2[1] .INIT=8'hF7;
// @21:853
  CFG3 stxs_txzeros_4_f0 (
	.A(stxs_txzeros_Z),
	.B(stxs_state_1z),
	.C(stxs_dataerr_1_sqmuxa_Z),
	.Y(stxs_txzeros_4)
);
defparam stxs_txzeros_4_f0.INIT=8'hC8;
// @21:1068
  CFG3 un1_resetn_tx (
	.A(INIT_DONE_int),
	.B(stx_async_reset_ok_Z),
	.C(ssel_rx_q2_1z),
	.Y(un1_resetn_tx_Z)
);
defparam un1_resetn_tx.INIT=8'h2A;
// @21:416
  CFG2 mtx_alldone_RNO (
	.A(mtx_oen_1_sqmuxa),
	.B(mtx_lastframe_Z),
	.Y(N_74_i)
);
defparam mtx_alldone_RNO.INIT=4'h8;
// @21:416
  CFG2 mtx_first_RNO (
	.A(N_52_i),
	.B(mtx_holdsel_Z),
	.Y(N_551_i)
);
defparam mtx_first_RNO.INIT=4'h2;
// @21:1132
  CFG2 \msrxs_shiftreg_5[0]  (
	.A(mtx_lastbit_RNIQODN_Z),
	.B(spi_di_mux_Z),
	.Y(msrxs_shiftreg_5_Z[0])
);
defparam \msrxs_shiftreg_5[0] .INIT=4'h4;
// @21:853
  CFG4 stxs_dataerr_5_u (
	.A(stxs_dataerr_Z),
	.B(stxs_checkorun_Z),
	.C(stxs_dataerr_1_sqmuxa_Z),
	.D(stxs_state_1z),
	.Y(stxs_dataerr_5)
);
defparam stxs_dataerr_5_u.INIT=16'hCA00;
// @21:853
  CFG4 stxs_checkorun_5_u (
	.A(stxs_state_1z),
	.B(stxs_dataerr_0_sqmuxa_Z),
	.C(cfg_frameurun),
	.D(stxs_checkorun_Z),
	.Y(stxs_checkorun_5)
);
defparam stxs_checkorun_5_u.INIT=16'hAF8D;
// @21:1035
  CFG4 txfifo_read (
	.A(SYNC3_stxp_strobetx_Z),
	.B(mtx_fiforead_Z),
	.C(SPIMODE),
	.D(SYNC2_stxp_strobetx_Z),
	.Y(tx_fifo_read)
);
defparam txfifo_read.INIT=16'hC5C0;
// @21:1038
  CFG4 spi_data_out_u_2_0 (
	.A(txfifo_datadelay_Z[7]),
	.B(stxs_direct_Z),
	.C(stxs_datareg_Z[7]),
	.D(spi_data_out_sn_N_3),
	.Y(SD_SDO_c_2)
);
defparam spi_data_out_u_2_0.INIT=16'hB800;
// @21:853
  CFG3 stxs_state_0_sqmuxa_0_a2_0_a2 (
	.A(cfg_enable_P1_Z),
	.B(stx_async_reset_ok_2),
	.C(stxs_datareg_0_sqmuxa),
	.Y(stxs_state_0_sqmuxa)
);
defparam stxs_state_0_sqmuxa_0_a2_0_a2.INIT=8'h80;
// @21:902
  CFG4 un1_stxs_bitcnt_1 (
	.A(stxs_bitcnt_Z[0]),
	.B(stxs_datareg4_3_Z),
	.C(stxs_bitcnt_Z[4]),
	.D(stxs_bitcnt_Z[1]),
	.Y(un1_stxs_bitcnt_1_i)
);
defparam un1_stxs_bitcnt_1.INIT=16'h0400;
// @21:886
  CFG4 stxs_midbit_2 (
	.A(stxs_bitcnt_Z[0]),
	.B(stxs_datareg4_3_Z),
	.C(stxs_bitcnt_Z[4]),
	.D(stxs_bitcnt_Z[1]),
	.Y(stxs_midbit_2_Z)
);
defparam stxs_midbit_2.INIT=16'h0008;
// @21:416
  CFG4 \mtx_state_ns_0_0_0[0]  (
	.A(mtx_state_Z[0]),
	.B(spi_clk_tick_Z),
	.C(N_563_i),
	.D(N_608),
	.Y(mtx_state_ns[0])
);
defparam \mtx_state_ns_0_0_0[0] .INIT=16'hFF2F;
// @21:704
  CFG4 txfifo_dhold_dec_2_0_a3_0_a2 (
	.A(mtx_bitsel_Z[4]),
	.B(mtx_bitsel_Z[0]),
	.C(mtx_bitsel_Z[1]),
	.D(N_560),
	.Y(mtx_midbit_3)
);
defparam txfifo_dhold_dec_2_0_a3_0_a2.INIT=16'h0010;
// @21:823
  CFG4 stxs_bitcnt_n2 (
	.A(stxs_bitcnt_Z[2]),
	.B(stxs_bitcnt_Z[1]),
	.C(stxs_bitcnt_Z[0]),
	.D(stxs_bitcnt_0_sqmuxa_Z),
	.Y(stxs_bitcnt_n2_Z)
);
defparam stxs_bitcnt_n2.INIT=16'h6A00;
// @21:853
  CFG4 stxs_strobetx_5_iv (
	.A(un1_stxs_bitcnt_1_i),
	.B(stxs_dataerr_0_sqmuxa_Z),
	.C(stxs_strobetx_Z),
	.D(stxs_state_1z),
	.Y(stxs_strobetx_5)
);
defparam stxs_strobetx_5_iv.INIT=16'hEC00;
// @21:416
  CFG4 \mtx_bitsel_RNIE5FO[4]  (
	.A(mtx_bitsel_Z[4]),
	.B(mtx_bitsel_Z[0]),
	.C(mtx_bitsel_Z[1]),
	.D(N_560),
	.Y(N_218_i)
);
defparam \mtx_bitsel_RNIE5FO[4] .INIT=16'h0001;
// @21:1085
  CFG4 mtx_lastframe_1_sqmuxa_0_a3_0_a2_0 (
	.A(mtx_state_Z[3]),
	.B(mtx_bitsel_Z[4]),
	.C(N_556),
	.D(N_560),
	.Y(N_622)
);
defparam mtx_lastframe_1_sqmuxa_0_a3_0_a2_0.INIT=16'h0002;
// @21:1085
  CFG2 mtx_re_RNO (
	.A(N_556),
	.B(mtx_state_Z[3]),
	.Y(N_567_i)
);
defparam mtx_re_RNO.INIT=4'h4;
// @21:418
  CFG3 un1_sresetn_9_0_0 (
	.A(N_554),
	.B(un1_mtx_bitsel_1_sqmuxa_1_0_0_a2_Z),
	.C(mtx_state_Z[0]),
	.Y(un1_sresetn_9_0_0_Z)
);
defparam un1_sresetn_9_0_0.INIT=8'hDC;
// @21:418
  CFG3 un1_sresetn_15_i_i_o2_0 (
	.A(N_556),
	.B(mtx_state_Z[4]),
	.C(N_121),
	.Y(N_557)
);
defparam un1_sresetn_15_i_i_o2_0.INIT=8'hAB;
// @21:848
  CFG4 \stxs_bitsel_6_0_0[0]  (
	.A(stxs_state_1z),
	.B(stxs_bitsel_Z[0]),
	.C(stxs_pktsel_0_sqmuxa_0_0_Z),
	.D(clock_rx_fe),
	.Y(stxs_bitsel_6[0])
);
defparam \stxs_bitsel_6_0_0[0] .INIT=16'hF6FC;
// @21:848
  CFG4 un1_stxs_strobetx17_2 (
	.A(un1_stxs_bitsel_1_i),
	.B(clock_rx_fe),
	.C(stxs_direct_Z),
	.D(stxs_state_1z),
	.Y(un1_stxs_strobetx17_2_Z)
);
defparam un1_stxs_strobetx17_2.INIT=16'h7333;
// @21:1240
  CFG4 \msrxp_frames_4[2]  (
	.A(msrxp_frames_Z[1]),
	.B(msrxp_frames_Z[2]),
	.C(SYNC2_msrxp_pktsel_Z),
	.D(CO0_0),
	.Y(msrxp_frames_4_Z[2])
);
defparam \msrxp_frames_4[2] .INIT=16'h60C0;
// @25:292
  CFG4 rx_cmdsize_4_RNO (
	.A(cfg_cmdsize[2]),
	.B(msrxp_frames_Z[2]),
	.C(msrxp_frames_Z[1]),
	.D(CO0_0),
	.Y(rx_cmdsize_2_2)
);
defparam rx_cmdsize_4_RNO.INIT=16'h9666;
// @21:630
  CFG2 spi_ssel_pos_RNO (
	.A(N_121),
	.B(mtx_holdsel_Z),
	.Y(N_553_i)
);
defparam spi_ssel_pos_RNO.INIT=4'h2;
// @21:416
  CFG2 mtx_holdsel_RNO (
	.A(N_556),
	.B(mtx_state_Z[4]),
	.Y(un1_mtx_bitsel_0_sqmuxa_i)
);
defparam mtx_holdsel_RNO.INIT=4'h4;
// @21:1014
  CFG3 stxp_lastframe_RNO (
	.A(SYNC2_stxp_strobetx_Z),
	.B(SPIMODE),
	.C(SYNC3_stxp_strobetx_Z),
	.Y(un1_txfifo_read_i)
);
defparam stxp_lastframe_RNO.INIT=8'hCE;
// @21:823
  CFG2 \stxs_bitcnt_RNO[0]  (
	.A(stxs_bitcnt_0_sqmuxa_Z),
	.B(stxs_bitcnt_Z[0]),
	.Y(N_124_i)
);
defparam \stxs_bitcnt_RNO[0] .INIT=4'h2;
// @21:267
  CFG4 clock_rx_re_i_0_o2 (
	.A(mtx_re_d_Z),
	.B(SPIMODE),
	.C(clock_rx_q3_Z),
	.D(clock_rx_q2_Z),
	.Y(N_564_i)
);
defparam clock_rx_re_i_0_o2.INIT=16'h8B88;
// @21:416
  CFG4 \mtx_state_RNO[4]  (
	.A(spi_clk_tick_Z),
	.B(N_563_i),
	.C(mtx_state_Z[3]),
	.D(mtx_state_Z[4]),
	.Y(N_220_i)
);
defparam \mtx_state_RNO[4] .INIT=16'hC480;
// @21:848
  CFG4 \stxs_datareg_10_iv_0[5]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[4]),
	.D(stxs_datareg_Z[4]),
	.Y(stxs_datareg_10_iv_0_Z[5])
);
defparam \stxs_datareg_10_iv_0[5] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_10_iv_0[7]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[6]),
	.D(stxs_datareg_Z[6]),
	.Y(stxs_datareg_10_iv_0_Z[7])
);
defparam \stxs_datareg_10_iv_0[7] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_10_iv_0[4]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[3]),
	.D(stxs_datareg_Z[3]),
	.Y(stxs_datareg_10_iv_0_Z[4])
);
defparam \stxs_datareg_10_iv_0[4] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_10_iv_0[2]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[1]),
	.D(stxs_datareg_Z[1]),
	.Y(stxs_datareg_10_iv_0_Z[2])
);
defparam \stxs_datareg_10_iv_0[2] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_10_iv_0[1]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[0]),
	.D(stxs_datareg_Z[0]),
	.Y(stxs_datareg_10_iv_0_Z[1])
);
defparam \stxs_datareg_10_iv_0[1] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_10_iv_0[3]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[2]),
	.D(stxs_datareg_Z[2]),
	.Y(stxs_datareg_10_iv_0_Z[3])
);
defparam \stxs_datareg_10_iv_0[3] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_10_iv_0[6]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[5]),
	.D(stxs_datareg_Z[5]),
	.Y(stxs_datareg_10_iv_0_Z[6])
);
defparam \stxs_datareg_10_iv_0[6] .INIT=16'hECA0;
// @21:1240
  CFG4 rx_cmdsize_4 (
	.A(rx_cmdsize_2_2),
	.B(rx_cmdsize_4_1_Z),
	.C(cfg_cmdsize[1]),
	.D(rx_cmdsize_2_1_1),
	.Y(rx_cmdsize_4_Z)
);
defparam rx_cmdsize_4.INIT=16'h4004;
// @21:276
  CFG4 spi_clk_nextd4_NE (
	.A(spi_clk_nextd4_NE_3_Z),
	.B(spi_clk_nextd4_NE_2_Z),
	.C(spi_clk_nextd4_NE_1_Z),
	.D(spi_clk_nextd4_NE_0_Z),
	.Y(spi_clk_nextd5)
);
defparam spi_clk_nextd4_NE.INIT=16'hFFFE;
// @21:1085
  CFG3 mtx_lastframe_1_sqmuxa_0_a3_0_a2 (
	.A(mtx_bitsel_Z[1]),
	.B(N_622),
	.C(mtx_bitsel_Z[0]),
	.Y(mtx_lastframe_1_sqmuxa)
);
defparam mtx_lastframe_1_sqmuxa_0_a3_0_a2.INIT=8'h08;
// @21:416
  CFG3 \mtx_state_ns_i_0_0_a2_1[3]  (
	.A(mtx_lastframe_Z),
	.B(N_218_i),
	.C(mtx_consecutive_Z),
	.Y(N_629)
);
defparam \mtx_state_ns_i_0_0_a2_1[3] .INIT=8'h8C;
// @21:418
  CFG4 un1_mtx_alldone_2_sqmuxa_i_0_0 (
	.A(mtx_state_Z[5]),
	.B(spi_clk_tick_Z),
	.C(N_121),
	.D(N_563_i),
	.Y(N_50)
);
defparam un1_mtx_alldone_2_sqmuxa_i_0_0.INIT=16'hC8FF;
// @21:418
  CFG4 un1_mtx_bitsel_1_sqmuxa_1_0_0 (
	.A(N_554),
	.B(un1_mtx_bitsel_1_sqmuxa_1_0_0_a2_Z),
	.C(mtx_busy_1z),
	.D(mtx_state_Z[0]),
	.Y(un1_mtx_bitsel_1_sqmuxa_1_0_0_Z)
);
defparam un1_mtx_bitsel_1_sqmuxa_1_0_0.INIT=16'hCDCC;
// @21:891
  CFG3 stxs_dataerr_0_sqmuxa (
	.A(stxs_midbit_2_Z),
	.B(txfifo_davailable_Z),
	.C(stxs_dataerr_Z),
	.Y(stxs_dataerr_0_sqmuxa_Z)
);
defparam stxs_dataerr_0_sqmuxa.INIT=8'h08;
// @21:891
  CFG3 stxs_dataerr_1_sqmuxa (
	.A(stxs_midbit_2_Z),
	.B(txfifo_davailable_Z),
	.C(stxs_dataerr_Z),
	.Y(stxs_dataerr_1_sqmuxa_Z)
);
defparam stxs_dataerr_1_sqmuxa.INIT=8'hA2;
// @21:848
  CFG3 un1_stxs_datareg_2_sqmuxa (
	.A(stxs_state_1z),
	.B(un1_stxs_bitsel_1_i),
	.C(un1_stxs_strobetx17_2_Z),
	.Y(un1_stxs_datareg_2_sqmuxa_Z)
);
defparam un1_stxs_datareg_2_sqmuxa.INIT=8'hF8;
// @21:853
  CFG2 stxs_midbit_3 (
	.A(stxs_midbit_2_Z),
	.B(stxs_state_1z),
	.Y(stxs_midbit_3_Z)
);
defparam stxs_midbit_3.INIT=4'h8;
// @21:823
  CFG3 stxs_bitcnt_n3 (
	.A(stxs_bitcnt_c2_Z),
	.B(stxs_bitcnt_0_sqmuxa_Z),
	.C(stxs_bitcnt_Z[3]),
	.Y(stxs_bitcnt_n3_Z)
);
defparam stxs_bitcnt_n3.INIT=8'h48;
// @21:823
  CFG4 stxs_bitcnt_n4 (
	.A(stxs_bitcnt_c2_Z),
	.B(stxs_bitcnt_0_sqmuxa_Z),
	.C(stxs_bitcnt_Z[3]),
	.D(stxs_bitcnt_Z[4]),
	.Y(stxs_bitcnt_n4_Z)
);
defparam stxs_bitcnt_n4.INIT=16'h4C80;
// @21:853
  CFG4 stxs_pktsel_0_sqmuxa_0_0 (
	.A(stxs_state_1z),
	.B(un1_stxs_bitsel_1_i),
	.C(clock_rx_fe),
	.D(stxs_state_0_sqmuxa),
	.Y(stxs_pktsel_0_sqmuxa_0_0_Z)
);
defparam stxs_pktsel_0_sqmuxa_0_0.INIT=16'hFF80;
// @21:416
  CFG4 \mtx_state_RNO[1]  (
	.A(spi_clk_tick_Z),
	.B(mtx_state_Z[1]),
	.C(N_199),
	.D(N_563_i),
	.Y(N_214_i)
);
defparam \mtx_state_RNO[1] .INIT=16'h0E00;
// @21:416
  CFG4 mtx_pktsel_RNO (
	.A(N_563_i),
	.B(mtx_holdsel_Z),
	.C(mtx_bitsel7),
	.D(N_52_i),
	.Y(N_29_i)
);
defparam mtx_pktsel_RNO.INIT=16'hA888;
// @21:848
  CFG3 \stxs_bitsel_6_0_0[1]  (
	.A(stxs_pktsel_0_sqmuxa_0_0_Z),
	.B(stxs_bitsel_Z[1]),
	.C(N_562),
	.Y(stxs_bitsel_6[1])
);
defparam \stxs_bitsel_6_0_0[1] .INIT=8'hEB;
// @21:1085
  CFG3 mtx_oen_1_sqmuxa_0_a3_0_a2 (
	.A(N_556),
	.B(mtx_state_Z[4]),
	.C(N_218_i),
	.Y(mtx_oen_1_sqmuxa)
);
defparam mtx_oen_1_sqmuxa_0_a3_0_a2.INIT=8'h40;
// @21:297
  CFG2 spi_clk_count_1_sqmuxa_i_i_a2 (
	.A(N_563_i),
	.B(spi_clk_nextd5),
	.Y(spi_clk_count_lcry)
);
defparam spi_clk_count_1_sqmuxa_i_i_a2.INIT=4'h8;
// @21:418
  CFG3 un1_mtx_alldone_2_sqmuxa_2_i_0_a2_0 (
	.A(spi_clk_tick_Z),
	.B(N_218_i),
	.C(mtx_state_Z[4]),
	.Y(N_628)
);
defparam un1_mtx_alldone_2_sqmuxa_2_i_0_a2_0.INIT=8'h80;
// @21:418
  CFG3 \mtx_bitsel_10_0_0_o2_1[4]  (
	.A(mtx_bitsel_Z[1]),
	.B(N_125),
	.C(mtx_bitsel_Z[0]),
	.Y(N_129)
);
defparam \mtx_bitsel_10_0_0_o2_1[4] .INIT=8'hFE;
// @21:848
  CFG2 \stxs_datareg_RNO[0]  (
	.A(un1_stxs_datareg_2_sqmuxa_Z),
	.B(tx_fifo_data_out[0]),
	.Y(stxs_datareg_10[0])
);
defparam \stxs_datareg_RNO[0] .INIT=4'h8;
// @21:418
  CFG3 un1_sresetn_10_0_0_a2 (
	.A(mtx_bitsel_Z[1]),
	.B(N_622),
	.C(mtx_bitsel_Z[0]),
	.Y(N_290)
);
defparam un1_sresetn_10_0_0_a2.INIT=8'h40;
// @21:612
  CFG3 mtx_fiforead_0_sqmuxa_0_a3_0_a2 (
	.A(mtx_bitsel_Z[1]),
	.B(N_622),
	.C(mtx_bitsel_Z[0]),
	.Y(mtx_fiforead_0_sqmuxa)
);
defparam mtx_fiforead_0_sqmuxa_0_a3_0_a2.INIT=8'h80;
// @21:848
  CFG4 \stxs_bitsel_6_0_0[2]  (
	.A(stxs_bitsel_Z[1]),
	.B(stxs_bitsel_Z[2]),
	.C(stxs_pktsel_0_sqmuxa_0_0_Z),
	.D(N_562),
	.Y(stxs_bitsel_6[2])
);
defparam \stxs_bitsel_6_0_0[2] .INIT=16'hFCF9;
// @21:416
  CFG4 \mtx_state_RNO[2]  (
	.A(N_563_i),
	.B(N_575),
	.C(spi_clk_tick_Z),
	.D(N_121),
	.Y(N_216_i)
);
defparam \mtx_state_RNO[2] .INIT=16'h8808;
// @21:1130
  CFG4 msrxs_strobe_RNO (
	.A(stxs_midbit_Z),
	.B(mtx_midbit_Z),
	.C(msrxs_first6_Z),
	.D(N_564_i),
	.Y(un1_msrxs_datain_1_sqmuxa_1_i)
);
defparam msrxs_strobe_RNO.INIT=16'hFE00;
// @21:418
  CFG4 un1_sresetn_15_i_i_0 (
	.A(mtx_bitsel7),
	.B(N_557),
	.C(N_218_i),
	.D(N_52_i),
	.Y(un1_sresetn_15_i_i_0_Z)
);
defparam un1_sresetn_15_i_i_0.INIT=16'hAA30;
// @21:418
  CFG4 un1_mtx_alldone_2_sqmuxa_2_i_0_0 (
	.A(N_563_i),
	.B(N_628),
	.C(un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0_Z),
	.D(N_121),
	.Y(N_27)
);
defparam un1_mtx_alldone_2_sqmuxa_2_i_0_0.INIT=16'hFDDD;
// @21:848
  CFG3 \stxs_datareg_10_iv[4]  (
	.A(tx_fifo_data_out[4]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0_Z[4]),
	.Y(stxs_datareg_10[4])
);
defparam \stxs_datareg_10_iv[4] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_10_iv[3]  (
	.A(tx_fifo_data_out[3]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0_Z[3]),
	.Y(stxs_datareg_10[3])
);
defparam \stxs_datareg_10_iv[3] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_10_iv[2]  (
	.A(tx_fifo_data_out[2]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0_Z[2]),
	.Y(stxs_datareg_10[2])
);
defparam \stxs_datareg_10_iv[2] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_10_iv[1]  (
	.A(tx_fifo_data_out[1]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0_Z[1]),
	.Y(stxs_datareg_10[1])
);
defparam \stxs_datareg_10_iv[1] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_10_iv[6]  (
	.A(tx_fifo_data_out[6]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0_Z[6]),
	.Y(stxs_datareg_10[6])
);
defparam \stxs_datareg_10_iv[6] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_10_iv[5]  (
	.A(tx_fifo_data_out[5]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0_Z[5]),
	.Y(stxs_datareg_10[5])
);
defparam \stxs_datareg_10_iv[5] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_10_iv[7]  (
	.A(tx_fifo_data_out[7]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0_Z[7]),
	.Y(stxs_datareg_10[7])
);
defparam \stxs_datareg_10_iv[7] .INIT=8'hF8;
// @21:416
  CFG4 \mtx_state_ns_i_0_0_a2[3]  (
	.A(spi_clk_tick_Z),
	.B(N_629),
	.C(mtx_state_Z[2]),
	.D(mtx_state_Z[4]),
	.Y(N_585)
);
defparam \mtx_state_ns_i_0_0_a2[3] .INIT=16'h080A;
// @21:416
  CFG4 \mtx_state_ns_0_0_0_a2[5]  (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(N_563_i),
	.D(N_628),
	.Y(N_194)
);
defparam \mtx_state_ns_0_0_0_a2[5] .INIT=16'hD000;
// @21:1085
  CFG3 mtx_consecutive_0_sqmuxa_0_a3_0_a2 (
	.A(tx_fifo_empty),
	.B(mtx_lastframe_Z),
	.C(N_290),
	.Y(mtx_consecutive_0_sqmuxa)
);
defparam mtx_consecutive_0_sqmuxa_0_a3_0_a2.INIT=8'h10;
// @21:418
  CFG4 un1_sresetn_10_0_0 (
	.A(mtx_oen_1_sqmuxa),
	.B(N_290),
	.C(mtx_consecutive_Z),
	.D(mtx_lastframe_Z),
	.Y(un1_sresetn_10_0_0_Z)
);
defparam un1_sresetn_10_0_0.INIT=16'hCCEC;
// @21:286
  CFG2 spi_clk_tick_RNO (
	.A(N_563_i),
	.B(spi_clk_nextd5),
	.Y(N_552_i)
);
defparam spi_clk_tick_RNO.INIT=4'h2;
// @21:418
  CFG4 un1_sresetn_15_i_i (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa),
	.D(un1_sresetn_15_i_i_0_Z),
	.Y(un1_sresetn_15_i_i_Z)
);
defparam un1_sresetn_15_i_i.INIT=16'hFF20;
// @21:416
  CFG4 \mtx_state_ns_0_0_0[5]  (
	.A(spi_clk_tick_Z),
	.B(mtx_state_Z[5]),
	.C(N_194),
	.D(N_563_i),
	.Y(mtx_state_ns[5])
);
defparam \mtx_state_ns_0_0_0[5] .INIT=16'hF4F0;
// @21:416
  CFG3 \mtx_bitsel_RNO[0]  (
	.A(un1_sresetn_15_i_i_Z),
	.B(mtx_bitsel_Z[0]),
	.C(N_125),
	.Y(N_134_i)
);
defparam \mtx_bitsel_RNO[0] .INIT=8'hEB;
// @21:416
  CFG4 \mtx_state_RNO[3]  (
	.A(mtx_state_Z[3]),
	.B(spi_clk_tick_Z),
	.C(N_563_i),
	.D(N_585),
	.Y(N_218_i_0)
);
defparam \mtx_state_RNO[3] .INIT=16'h00E0;
// @21:416
  CFG3 \mtx_bitsel_RNO[2]  (
	.A(mtx_bitsel_Z[2]),
	.B(un1_sresetn_15_i_i_Z),
	.C(N_129),
	.Y(N_245_i)
);
defparam \mtx_bitsel_RNO[2] .INIT=8'hED;
// @21:416
  CFG4 \mtx_bitsel_RNO[1]  (
	.A(mtx_bitsel_Z[0]),
	.B(mtx_bitsel_Z[1]),
	.C(N_125),
	.D(un1_sresetn_15_i_i_Z),
	.Y(N_133_i)
);
defparam \mtx_bitsel_RNO[1] .INIT=16'hFFC9;
// @21:418
  CFG4 \mtx_bitsel_10_0_0[3]  (
	.A(mtx_bitsel_Z[3]),
	.B(mtx_bitsel_Z[2]),
	.C(un1_sresetn_15_i_i_Z),
	.D(N_129),
	.Y(mtx_bitsel_10[3])
);
defparam \mtx_bitsel_10_0_0[3] .INIT=16'h0A09;
// @21:418
  CFG4 \mtx_bitsel_10_0_0[4]  (
	.A(mtx_bitsel_Z[4]),
	.B(N_560),
	.C(un1_sresetn_15_i_i_Z),
	.D(N_129),
	.Y(mtx_bitsel_10[4])
);
defparam \mtx_bitsel_10_0_0[4] .INIT=16'h0A09;
// @21:1085
  spi_clockmux UCLKMUX1 (
	.clock_rx_mux1(clock_rx_mux1),
	.SD_SCLK_c(SD_SCLK_c),
	.SPIMODE(SPIMODE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_chanctrl_Z6 */

module spi_8s_8s_32s_49s_1_1_1_0s (
  rx_fifo_data_out_0,
  rx_fifo_data_out_2,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  prdata_regs_2,
  prdata_regs_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_6,
  CoreAPB3_C0_0_APBmslave5_PRDATA_4,
  CoreAPB3_C0_0_APBmslave5_PRDATA_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_7,
  CoreAPB3_C0_0_APBmslave5_PRDATA_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_5,
  SD_SDI_c,
  SD_SCLK_c,
  ssel_rx_q2,
  SD_SDO_c,
  INIT_DONE_int,
  rx_fifo_read_1_0_2,
  tx_fifo_write_sig14,
  tx_fifo_write_sig12,
  INIT_DONE_int_arst,
  m2s_creative_demo_0_FIC_0_CLK,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  CoreAPB3_C0_0_APBmslave5_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  un1_PADDR_1z,
  un1_PADDR_2,
  SD_SS_c
)
;
output rx_fifo_data_out_0 ;
output rx_fifo_data_out_2 ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output prdata_regs_2 ;
output prdata_regs_0 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
input SD_SDI_c ;
output SD_SCLK_c ;
output ssel_rx_q2 ;
output SD_SDO_c ;
input INIT_DONE_int ;
output rx_fifo_read_1_0_2 ;
output tx_fifo_write_sig14 ;
output tx_fifo_write_sig12 ;
input INIT_DONE_int_arst ;
input m2s_creative_demo_0_FIC_0_CLK ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input CoreAPB3_C0_0_APBmslave5_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
output un1_PADDR_1z ;
output un1_PADDR_2 ;
output SD_SS_c ;
wire rx_fifo_data_out_0 ;
wire rx_fifo_data_out_2 ;
wire prdata_regs_2 ;
wire prdata_regs_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
wire SD_SDI_c ;
wire SD_SCLK_c ;
wire ssel_rx_q2 ;
wire SD_SDO_c ;
wire INIT_DONE_int ;
wire rx_fifo_read_1_0_2 ;
wire tx_fifo_write_sig14 ;
wire tx_fifo_write_sig12 ;
wire INIT_DONE_int_arst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire un1_PADDR_1z ;
wire un1_PADDR_2 ;
wire SD_SS_c ;
wire [0:0] cfg_ssel;
wire [7:0] rx_fifo_data_out;
wire [7:0] rdata;
wire [8:8] fifo_mem_q;
wire [2:0] cfg_cmdsize;
wire [7:0] clk_div_val;
wire [7:0] tx_fifo_data_out;
wire [7:0] rx_fifo_data_in;
wire master_ssel_out ;
wire cfg_enable ;
wire SPIMODE ;
wire prdata_1 ;
wire full_out ;
wire rx_fifo_write ;
wire rx_pktend ;
wire rx_cmdsize ;
wire SYNC3_stxp_dataerr ;
wire SYNC2_stxp_dataerr ;
wire tx_fifo_write ;
wire rx_done ;
wire rx_fifo_read ;
wire tx_done ;
wire rx_fifo_empty ;
wire tx_fifo_full ;
wire mtx_busy ;
wire mtx_rxbusy ;
wire tx_fifo_empty ;
wire stxs_state ;
wire cfg_frameurun ;
wire fiforst ;
wire clr_txfifo ;
wire tx_fifo_last_in ;
wire N_625 ;
wire tx_fifo_read ;
wire tx_fifo_empty_i ;
wire rx_fifo_first_in ;
wire GND ;
wire VCC ;
// @25:138
  CFG4 \SPISS[0]  (
	.A(master_ssel_out),
	.B(cfg_ssel[0]),
	.C(cfg_enable),
	.D(SPIMODE),
	.Y(SD_SS_c)
);
defparam \SPISS[0] .INIT=16'hBFFF;
// @25:120
  CFG4 un1_PADDR (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.D(un1_PADDR_2),
	.Y(un1_PADDR_1z)
);
defparam un1_PADDR.INIT=16'h0400;
// @25:120
  CFG4 \PRDDATA[6]  (
	.A(rx_fifo_data_out[6]),
	.B(prdata_1),
	.C(un1_PADDR_1z),
	.D(rdata[6]),
	.Y(CoreAPB3_C0_0_APBmslave5_PRDATA_6)
);
defparam \PRDDATA[6] .INIT=16'hACA0;
// @25:120
  CFG4 \PRDDATA[4]  (
	.A(rx_fifo_data_out[4]),
	.B(prdata_1),
	.C(un1_PADDR_1z),
	.D(rdata[4]),
	.Y(CoreAPB3_C0_0_APBmslave5_PRDATA_4)
);
defparam \PRDDATA[4] .INIT=16'hACA0;
// @25:120
  CFG4 \PRDDATA[2]  (
	.A(rx_fifo_data_out[2]),
	.B(prdata_1),
	.C(un1_PADDR_1z),
	.D(rdata[2]),
	.Y(CoreAPB3_C0_0_APBmslave5_PRDATA_2)
);
defparam \PRDDATA[2] .INIT=16'hACA0;
// @25:120
  CFG4 \PRDDATA[7]  (
	.A(rx_fifo_data_out[7]),
	.B(prdata_1),
	.C(un1_PADDR_1z),
	.D(rdata[7]),
	.Y(CoreAPB3_C0_0_APBmslave5_PRDATA_7)
);
defparam \PRDDATA[7] .INIT=16'hACA0;
// @25:120
  CFG4 \PRDDATA[0]  (
	.A(rx_fifo_data_out[0]),
	.B(prdata_1),
	.C(un1_PADDR_1z),
	.D(rdata[0]),
	.Y(CoreAPB3_C0_0_APBmslave5_PRDATA_0)
);
defparam \PRDDATA[0] .INIT=16'hACA0;
// @25:120
  CFG4 \PRDDATA[5]  (
	.A(rx_fifo_data_out[5]),
	.B(prdata_1),
	.C(un1_PADDR_1z),
	.D(rdata[5]),
	.Y(CoreAPB3_C0_0_APBmslave5_PRDATA_5)
);
defparam \PRDDATA[5] .INIT=16'hACA0;
// @25:166
  spi_rf_8s_49s_0 URF (
	.prdata_regs_2(prdata_regs_2),
	.prdata_regs_0(prdata_regs_0),
	.rdata_6(rdata[6]),
	.rdata_7(rdata[7]),
	.rdata_2(rdata[2]),
	.rdata_4(rdata[4]),
	.rdata_0(rdata[0]),
	.rdata_5(rdata[5]),
	.fifo_mem_q_0(fifo_mem_q[8]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6:2]),
	.cfg_cmdsize(cfg_cmdsize[2:0]),
	.cfg_ssel_0(cfg_ssel[0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.clk_div_val(clk_div_val[7:0]),
	.prdata_1(prdata_1),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.CoreAPB3_C0_0_APBmslave5_PSELx(CoreAPB3_C0_0_APBmslave5_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.full_out(full_out),
	.rx_fifo_write(rx_fifo_write),
	.rx_pktend(rx_pktend),
	.rx_cmdsize(rx_cmdsize),
	.SYNC3_stxp_dataerr(SYNC3_stxp_dataerr),
	.SYNC2_stxp_dataerr(SYNC2_stxp_dataerr),
	.tx_fifo_write(tx_fifo_write),
	.rx_done(rx_done),
	.rx_fifo_read(rx_fifo_read),
	.tx_done(tx_done),
	.master_ssel_out(master_ssel_out),
	.rx_fifo_empty(rx_fifo_empty),
	.tx_fifo_full(tx_fifo_full),
	.mtx_busy(mtx_busy),
	.mtx_rxbusy(mtx_rxbusy),
	.tx_fifo_empty(tx_fifo_empty),
	.stxs_state(stxs_state),
	.cfg_enable(cfg_enable),
	.SPIMODE(SPIMODE),
	.cfg_frameurun(cfg_frameurun),
	.fiforst(fiforst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.clr_txfifo_1z(clr_txfifo)
);
// @25:214
  spi_control_8s UCON (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6:2]),
	.tx_fifo_write_1z(tx_fifo_write),
	.tx_fifo_last_in(tx_fifo_last_in),
	.rx_fifo_read_1z(rx_fifo_read),
	.prdata_1(prdata_1),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.CoreAPB3_C0_0_APBmslave5_PSELx(CoreAPB3_C0_0_APBmslave5_PSELx),
	.tx_fifo_write_sig12_1z(tx_fifo_write_sig12),
	.tx_fifo_write_sig14_1z(tx_fifo_write_sig14),
	.rx_fifo_read_1_0_2_1z(rx_fifo_read_1_0_2),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.un1_PADDR_2(un1_PADDR_2)
);
// @25:236
  spi_fifo_8s_32s_5 UTXF (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.tx_fifo_data_out(tx_fifo_data_out[7:0]),
	.N_625(N_625),
	.tx_fifo_read(tx_fifo_read),
	.tx_fifo_write(tx_fifo_write),
	.clr_txfifo(clr_txfifo),
	.tx_fifo_last_in(tx_fifo_last_in),
	.tx_fifo_full(tx_fifo_full),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.tx_fifo_empty_i(tx_fifo_empty_i),
	.tx_fifo_empty(tx_fifo_empty)
);
// @25:262
  spi_fifo_8s_32s_5_1 URXF (
	.rx_fifo_data_in(rx_fifo_data_in[7:0]),
	.rx_fifo_data_out({rx_fifo_data_out[7:4], rx_fifo_data_out_2, rx_fifo_data_out[2], rx_fifo_data_out_0, rx_fifo_data_out[0]}),
	.fifo_mem_q_0(fifo_mem_q[8]),
	.rx_fifo_first_in(rx_fifo_first_in),
	.rx_fifo_read(rx_fifo_read),
	.rx_fifo_write(rx_fifo_write),
	.fiforst(fiforst),
	.full_out_1z(full_out),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.rx_fifo_empty(rx_fifo_empty)
);
// @25:292
  spi_chanctrl_Z6 UCC (
	.cfg_cmdsize(cfg_cmdsize[2:0]),
	.tx_fifo_data_out(tx_fifo_data_out[7:0]),
	.rx_fifo_data_in(rx_fifo_data_in[7:0]),
	.clk_div_val(clk_div_val[7:0]),
	.tx_fifo_read(tx_fifo_read),
	.cfg_frameurun(cfg_frameurun),
	.INIT_DONE_int(INIT_DONE_int),
	.tx_done(tx_done),
	.tx_fifo_empty(tx_fifo_empty),
	.SD_SDO_c(SD_SDO_c),
	.SPIMODE(SPIMODE),
	.mtx_rxbusy_1z(mtx_rxbusy),
	.mtx_busy_1z(mtx_busy),
	.N_625(N_625),
	.rx_fifo_first_in(rx_fifo_first_in),
	.rx_pktend(rx_pktend),
	.master_ssel_out(master_ssel_out),
	.rx_cmdsize_1z(rx_cmdsize),
	.ssel_rx_q2_1z(ssel_rx_q2),
	.rx_done(rx_done),
	.SD_SCLK_c(SD_SCLK_c),
	.SYNC2_stxp_dataerr_1z(SYNC2_stxp_dataerr),
	.SYNC3_stxp_dataerr_1z(SYNC3_stxp_dataerr),
	.tx_fifo_empty_i(tx_fifo_empty_i),
	.SD_SDI_c(SD_SDI_c),
	.rx_fifo_write(rx_fifo_write),
	.cfg_enable(cfg_enable),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.stxs_state_1z(stxs_state)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_8s_8s_32s_49s_1_1_1_0s */

module CORESPI_Z7 (
  CoreAPB3_C0_0_APBmslave5_PRDATA_6,
  CoreAPB3_C0_0_APBmslave5_PRDATA_4,
  CoreAPB3_C0_0_APBmslave5_PRDATA_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_7,
  CoreAPB3_C0_0_APBmslave5_PRDATA_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_5,
  prdata_regs_2,
  prdata_regs_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  rx_fifo_data_out_0,
  rx_fifo_data_out_2,
  SD_SS_c,
  un1_PADDR_2,
  un1_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  CoreAPB3_C0_0_APBmslave5_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  tx_fifo_write_sig12,
  tx_fifo_write_sig14,
  rx_fifo_read_1_0_2,
  INIT_DONE_int,
  SD_SDO_c,
  ssel_rx_q2,
  SD_SCLK_c,
  SD_SDI_c
)
;
output CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
output prdata_regs_2 ;
output prdata_regs_0 ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output rx_fifo_data_out_0 ;
output rx_fifo_data_out_2 ;
output SD_SS_c ;
output un1_PADDR_2 ;
output un1_PADDR ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input CoreAPB3_C0_0_APBmslave5_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output tx_fifo_write_sig12 ;
output tx_fifo_write_sig14 ;
output rx_fifo_read_1_0_2 ;
input INIT_DONE_int ;
output SD_SDO_c ;
output ssel_rx_q2 ;
output SD_SCLK_c ;
input SD_SDI_c ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
wire prdata_regs_2 ;
wire prdata_regs_0 ;
wire rx_fifo_data_out_0 ;
wire rx_fifo_data_out_2 ;
wire SD_SS_c ;
wire un1_PADDR_2 ;
wire un1_PADDR ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire tx_fifo_write_sig12 ;
wire tx_fifo_write_sig14 ;
wire rx_fifo_read_1_0_2 ;
wire INIT_DONE_int ;
wire SD_SDO_c ;
wire ssel_rx_q2 ;
wire SD_SCLK_c ;
wire SD_SDI_c ;
wire GND ;
wire VCC ;
// @26:130
  spi_8s_8s_32s_49s_1_1_1_0s USPI (
	.rx_fifo_data_out_0(rx_fifo_data_out_0),
	.rx_fifo_data_out_2(rx_fifo_data_out_2),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6:2]),
	.prdata_regs_2(prdata_regs_2),
	.prdata_regs_0(prdata_regs_0),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_6(CoreAPB3_C0_0_APBmslave5_PRDATA_6),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_4(CoreAPB3_C0_0_APBmslave5_PRDATA_4),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_2(CoreAPB3_C0_0_APBmslave5_PRDATA_2),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_7(CoreAPB3_C0_0_APBmslave5_PRDATA_7),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_0(CoreAPB3_C0_0_APBmslave5_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_5(CoreAPB3_C0_0_APBmslave5_PRDATA_5),
	.SD_SDI_c(SD_SDI_c),
	.SD_SCLK_c(SD_SCLK_c),
	.ssel_rx_q2(ssel_rx_q2),
	.SD_SDO_c(SD_SDO_c),
	.INIT_DONE_int(INIT_DONE_int),
	.rx_fifo_read_1_0_2(rx_fifo_read_1_0_2),
	.tx_fifo_write_sig14(tx_fifo_write_sig14),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.CoreAPB3_C0_0_APBmslave5_PSELx(CoreAPB3_C0_0_APBmslave5_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.un1_PADDR_1z(un1_PADDR),
	.un1_PADDR_2(un1_PADDR_2),
	.SD_SS_c(SD_SS_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORESPI_Z7 */

module CORESPI_C1 (
  rx_fifo_data_out_0,
  rx_fifo_data_out_2,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  prdata_regs_2,
  prdata_regs_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_6,
  CoreAPB3_C0_0_APBmslave5_PRDATA_4,
  CoreAPB3_C0_0_APBmslave5_PRDATA_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_7,
  CoreAPB3_C0_0_APBmslave5_PRDATA_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_5,
  SD_SDI_c,
  SD_SCLK_c,
  ssel_rx_q2,
  SD_SDO_c,
  INIT_DONE_int,
  rx_fifo_read_1_0_2,
  tx_fifo_write_sig14,
  tx_fifo_write_sig12,
  INIT_DONE_int_arst,
  m2s_creative_demo_0_FIC_0_CLK,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  CoreAPB3_C0_0_APBmslave5_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  un1_PADDR,
  un1_PADDR_2,
  SD_SS_c
)
;
output rx_fifo_data_out_0 ;
output rx_fifo_data_out_2 ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output prdata_regs_2 ;
output prdata_regs_0 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
input SD_SDI_c ;
output SD_SCLK_c ;
output ssel_rx_q2 ;
output SD_SDO_c ;
input INIT_DONE_int ;
output rx_fifo_read_1_0_2 ;
output tx_fifo_write_sig14 ;
output tx_fifo_write_sig12 ;
input INIT_DONE_int_arst ;
input m2s_creative_demo_0_FIC_0_CLK ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input CoreAPB3_C0_0_APBmslave5_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
output un1_PADDR ;
output un1_PADDR_2 ;
output SD_SS_c ;
wire rx_fifo_data_out_0 ;
wire rx_fifo_data_out_2 ;
wire prdata_regs_2 ;
wire prdata_regs_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
wire SD_SDI_c ;
wire SD_SCLK_c ;
wire ssel_rx_q2 ;
wire SD_SDO_c ;
wire INIT_DONE_int ;
wire rx_fifo_read_1_0_2 ;
wire tx_fifo_write_sig14 ;
wire tx_fifo_write_sig12 ;
wire INIT_DONE_int_arst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire un1_PADDR ;
wire un1_PADDR_2 ;
wire SD_SS_c ;
wire GND ;
wire VCC ;
// @27:161
  CORESPI_Z7 CORESPI_C1_0 (
	.CoreAPB3_C0_0_APBmslave5_PRDATA_6(CoreAPB3_C0_0_APBmslave5_PRDATA_6),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_4(CoreAPB3_C0_0_APBmslave5_PRDATA_4),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_2(CoreAPB3_C0_0_APBmslave5_PRDATA_2),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_7(CoreAPB3_C0_0_APBmslave5_PRDATA_7),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_0(CoreAPB3_C0_0_APBmslave5_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_5(CoreAPB3_C0_0_APBmslave5_PRDATA_5),
	.prdata_regs_2(prdata_regs_2),
	.prdata_regs_0(prdata_regs_0),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6:2]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.rx_fifo_data_out_0(rx_fifo_data_out_0),
	.rx_fifo_data_out_2(rx_fifo_data_out_2),
	.SD_SS_c(SD_SS_c),
	.un1_PADDR_2(un1_PADDR_2),
	.un1_PADDR(un1_PADDR),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.CoreAPB3_C0_0_APBmslave5_PSELx(CoreAPB3_C0_0_APBmslave5_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.tx_fifo_write_sig14(tx_fifo_write_sig14),
	.rx_fifo_read_1_0_2(rx_fifo_read_1_0_2),
	.INIT_DONE_int(INIT_DONE_int),
	.SD_SDO_c(SD_SDO_c),
	.ssel_rx_q2(ssel_rx_q2),
	.SD_SCLK_c(SD_SCLK_c),
	.SD_SDI_c(SD_SDI_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORESPI_C1 */

module SD_IF (
  CoreAPB3_C0_0_APBmslave5_PRDATA_6,
  CoreAPB3_C0_0_APBmslave5_PRDATA_4,
  CoreAPB3_C0_0_APBmslave5_PRDATA_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_7,
  CoreAPB3_C0_0_APBmslave5_PRDATA_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_5,
  prdata_regs_2,
  prdata_regs_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  rx_fifo_data_out_0,
  rx_fifo_data_out_2,
  SD_SS_c,
  un1_PADDR_2,
  un1_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  CoreAPB3_C0_0_APBmslave5_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  tx_fifo_write_sig12,
  tx_fifo_write_sig14,
  rx_fifo_read_1_0_2,
  INIT_DONE_int,
  SD_SDO_c,
  ssel_rx_q2,
  SD_SCLK_c,
  SD_SDI_c
)
;
output CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
output prdata_regs_2 ;
output prdata_regs_0 ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output rx_fifo_data_out_0 ;
output rx_fifo_data_out_2 ;
output SD_SS_c ;
output un1_PADDR_2 ;
output un1_PADDR ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input CoreAPB3_C0_0_APBmslave5_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output tx_fifo_write_sig12 ;
output tx_fifo_write_sig14 ;
output rx_fifo_read_1_0_2 ;
input INIT_DONE_int ;
output SD_SDO_c ;
output ssel_rx_q2 ;
output SD_SCLK_c ;
input SD_SDI_c ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_6 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_7 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_5 ;
wire prdata_regs_2 ;
wire prdata_regs_0 ;
wire rx_fifo_data_out_0 ;
wire rx_fifo_data_out_2 ;
wire SD_SS_c ;
wire un1_PADDR_2 ;
wire un1_PADDR ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire tx_fifo_write_sig12 ;
wire tx_fifo_write_sig14 ;
wire rx_fifo_read_1_0_2 ;
wire INIT_DONE_int ;
wire SD_SDO_c ;
wire ssel_rx_q2 ;
wire SD_SCLK_c ;
wire SD_SDI_c ;
wire GND ;
wire VCC ;
// @28:107
  CORESPI_C1 CORESPI_C1_0 (
	.rx_fifo_data_out_0(rx_fifo_data_out_0),
	.rx_fifo_data_out_2(rx_fifo_data_out_2),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6:2]),
	.prdata_regs_2(prdata_regs_2),
	.prdata_regs_0(prdata_regs_0),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_6(CoreAPB3_C0_0_APBmslave5_PRDATA_6),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_4(CoreAPB3_C0_0_APBmslave5_PRDATA_4),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_2(CoreAPB3_C0_0_APBmslave5_PRDATA_2),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_7(CoreAPB3_C0_0_APBmslave5_PRDATA_7),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_0(CoreAPB3_C0_0_APBmslave5_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_5(CoreAPB3_C0_0_APBmslave5_PRDATA_5),
	.SD_SDI_c(SD_SDI_c),
	.SD_SCLK_c(SD_SCLK_c),
	.ssel_rx_q2(ssel_rx_q2),
	.SD_SDO_c(SD_SDO_c),
	.INIT_DONE_int(INIT_DONE_int),
	.rx_fifo_read_1_0_2(rx_fifo_read_1_0_2),
	.tx_fifo_write_sig14(tx_fifo_write_sig14),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.CoreAPB3_C0_0_APBmslave5_PSELx(CoreAPB3_C0_0_APBmslave5_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.un1_PADDR(un1_PADDR),
	.un1_PADDR_2(un1_PADDR_2),
	.SD_SS_c(SD_SS_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SD_IF */

module spi_rf_32s_7s_0 (
  prdata_regs,
  fifo_mem_q_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  rdata_0,
  cfg_cmdsize,
  cfg_ssel_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  clk_div_val,
  tx_fifo_write_sig18,
  active,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  CoreAPB3_C0_0_APBmslave6_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  full_out,
  rx_fifo_write,
  rx_pktend,
  rx_cmdsize,
  SYNC3_stxp_dataerr,
  SYNC2_stxp_dataerr,
  tx_fifo_write,
  rx_done,
  rx_fifo_read,
  tx_done,
  master_ssel_out,
  rx_fifo_empty,
  tx_fifo_full,
  cfg_enable,
  SPIMODE,
  cfg_frameurun,
  fiforst,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  clr_txfifo_0
)
;
output [7:0] prdata_regs ;
input fifo_mem_q_0 ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output rdata_0 ;
output [2:0] cfg_cmdsize ;
output cfg_ssel_0 ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output [7:0] clk_div_val ;
input tx_fifo_write_sig18 ;
input active ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input CoreAPB3_C0_0_APBmslave6_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input full_out ;
input rx_fifo_write ;
input rx_pktend ;
input rx_cmdsize ;
input SYNC3_stxp_dataerr ;
input SYNC2_stxp_dataerr ;
input tx_fifo_write ;
input rx_done ;
input rx_fifo_read ;
input tx_done ;
input master_ssel_out ;
input rx_fifo_empty ;
input tx_fifo_full ;
output cfg_enable ;
output SPIMODE ;
output cfg_frameurun ;
output fiforst ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output clr_txfifo_0 ;
wire fifo_mem_q_0 ;
wire rdata_0 ;
wire cfg_ssel_0 ;
wire tx_fifo_write_sig18 ;
wire active ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire full_out ;
wire rx_fifo_write ;
wire rx_pktend ;
wire rx_cmdsize ;
wire SYNC3_stxp_dataerr ;
wire SYNC2_stxp_dataerr ;
wire tx_fifo_write ;
wire rx_done ;
wire rx_fifo_read ;
wire tx_done ;
wire master_ssel_out ;
wire rx_fifo_empty ;
wire tx_fifo_full ;
wire cfg_enable ;
wire SPIMODE ;
wire cfg_frameurun ;
wire fiforst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire clr_txfifo_0 ;
wire [7:0] int_raw_Z;
wire [7:7] int_raw_103_Z;
wire [6:6] int_raw_100_Z;
wire [5:5] int_raw_97_Z;
wire [4:4] int_raw_94_Z;
wire [3:3] int_raw_91_Z;
wire [2:2] int_raw_88_Z;
wire [1:1] int_raw_85_Z;
wire [0:0] int_raw_82;
wire [7:1] cfg_ssel_Z;
wire [7:2] control1_Z;
wire [7:4] control2_Z;
wire [1:0] sticky_Z;
wire [1:1] sticky_27_iv_i_Z;
wire [0:0] sticky_24_iv_i_Z;
wire [1:1] rdata_1_Z;
wire [1:1] status_byte_Z;
wire [3:2] int_raw_79_Z;
wire VCC ;
wire clr_txfifo_10_Z ;
wire GND ;
wire clr_rxfifo_10_Z ;
wire N_116 ;
wire un1_CLK_DIV_1_sqmuxa_1_i ;
wire un1_CLK_DIV_1_sqmuxa_2_i ;
wire control2_1_sqmuxa ;
wire N_108 ;
wire rdata_sn_N_19_mux ;
wire N_126_2 ;
wire N_117_1 ;
wire N_130_2 ;
wire N_111 ;
wire N_130 ;
wire N_127_2 ;
wire N_109 ;
wire N_127 ;
wire N_131_2 ;
wire N_112 ;
wire N_131 ;
wire N_129_2 ;
wire N_110 ;
wire N_129 ;
wire N_132_2 ;
wire N_113 ;
wire N_132 ;
wire N_125_2 ;
wire N_107 ;
wire N_125 ;
wire N_81 ;
wire N_82 ;
wire N_80 ;
wire rdata_sn_N_12 ;
wire N_83 ;
wire control2_1_sqmuxa_0_a2_0_Z ;
wire clr_rxfifo_3_sqmuxa_1 ;
wire un1_CLK_DIV_1_sqmuxa_1_2_Z ;
wire un1_CLK_DIV_1_sqmuxa_2_1_Z ;
wire int_raw_1_sqmuxa_0 ;
wire un1_CLK_DIV_1_sqmuxa_i_a2_0_Z ;
wire rdata_sn_m6_1_Z ;
wire rdata_sn_N_18_mux ;
wire N_58 ;
wire N_101 ;
wire N_102 ;
wire int_raw_1_sqmuxa_Z ;
wire N_84 ;
wire N_104 ;
wire N_100 ;
wire N_78 ;
wire N_98 ;
wire N_103 ;
wire N_128 ;
wire N_119 ;
wire N_120 ;
wire N_122 ;
wire N_118 ;
wire control132_Z ;
wire N_116_0 ;
wire N_121 ;
wire N_123_1 ;
wire N_123 ;
// @23:134
  SLE clr_txfifo (
	.Q(clr_txfifo_0),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clr_txfifo_10_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE clr_rxfifo (
	.Q(fiforst),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clr_rxfifo_10_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[0]  (
	.Q(clk_div_val[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[7]  (
	.Q(int_raw_Z[7]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_103_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[6]  (
	.Q(int_raw_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_100_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[5]  (
	.Q(int_raw_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_97_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[4]  (
	.Q(int_raw_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_94_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[3]  (
	.Q(int_raw_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_91_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[2]  (
	.Q(int_raw_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_88_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[1]  (
	.Q(int_raw_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_85_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \int_raw[0]  (
	.Q(int_raw_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(int_raw_82[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[7]  (
	.Q(clk_div_val[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[6]  (
	.Q(clk_div_val[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[5]  (
	.Q(clk_div_val[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[4]  (
	.Q(clk_div_val[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[3]  (
	.Q(clk_div_val[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[2]  (
	.Q(clk_div_val[2]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \CLK_DIV[1]  (
	.Q(clk_div_val[1]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(N_116),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[5]  (
	.Q(cfg_ssel_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[4]  (
	.Q(cfg_ssel_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[3]  (
	.Q(cfg_ssel_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[2]  (
	.Q(cfg_ssel_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[1]  (
	.Q(cfg_ssel_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[0]  (
	.Q(cfg_ssel_0),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[7]  (
	.Q(control1_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[6]  (
	.Q(cfg_frameurun),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[5]  (
	.Q(control1_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[4]  (
	.Q(control1_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[3]  (
	.Q(control1_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[2]  (
	.Q(control1_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[1]  (
	.Q(SPIMODE),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control1[0]  (
	.Q(cfg_enable),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[4]  (
	.Q(control2_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(control2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[3]  (
	.Q(cfg_cmdsize[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(control2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[2]  (
	.Q(cfg_cmdsize[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(control2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[1]  (
	.Q(cfg_cmdsize[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(control2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \sticky[1]  (
	.Q(sticky_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sticky_27_iv_i_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \sticky[0]  (
	.Q(sticky_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(sticky_24_iv_i_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[7]  (
	.Q(cfg_ssel_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \cfg_ssel[6]  (
	.Q(cfg_ssel_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[7]  (
	.Q(control2_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(control2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[6]  (
	.Q(control2_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(control2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:134
  SLE \control2[5]  (
	.Q(control2_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(control2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:220
  CFG4 \rdata[1]  (
	.A(rdata_1_Z[1]),
	.B(N_108),
	.C(rdata_sn_N_19_mux),
	.D(N_126_2),
	.Y(rdata_0)
);
defparam \rdata[1] .INIT=16'h5F5C;
// @23:220
  CFG4 \rdata_1[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(N_117_1),
	.C(int_raw_Z[1]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(rdata_1_Z[1])
);
defparam \rdata_1[1] .INIT=16'h1333;
// @23:220
  CFG2 \rdata_5[5]  (
	.A(N_130_2),
	.B(N_111),
	.Y(N_130)
);
defparam \rdata_5[5] .INIT=4'hE;
// @23:220
  CFG2 \rdata_5[2]  (
	.A(N_127_2),
	.B(N_109),
	.Y(N_127)
);
defparam \rdata_5[2] .INIT=4'hE;
// @23:220
  CFG2 \rdata_5[6]  (
	.A(N_131_2),
	.B(N_112),
	.Y(N_131)
);
defparam \rdata_5[6] .INIT=4'hE;
// @23:220
  CFG2 \rdata_5[4]  (
	.A(N_129_2),
	.B(N_110),
	.Y(N_129)
);
defparam \rdata_5[4] .INIT=4'hE;
// @23:220
  CFG2 \rdata_5[7]  (
	.A(N_132_2),
	.B(N_113),
	.Y(N_132)
);
defparam \rdata_5[7] .INIT=4'hE;
// @23:220
  CFG2 \rdata_5[0]  (
	.A(N_125_2),
	.B(N_107),
	.Y(N_125)
);
defparam \rdata_5[0] .INIT=4'hE;
// @23:123
  CFG2 \status_byte[1]  (
	.A(sticky_Z[0]),
	.B(sticky_Z[1]),
	.Y(status_byte_Z[1])
);
defparam \status_byte[1] .INIT=4'h8;
// @23:220
  CFG3 \rdata_0[3]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(control1_Z[3]),
	.C(tx_fifo_full),
	.Y(N_81)
);
defparam \rdata_0[3] .INIT=8'hE4;
// @23:220
  CFG3 \rdata_0[4]  (
	.A(control1_Z[4]),
	.B(int_raw_Z[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.Y(N_82)
);
defparam \rdata_0[4] .INIT=8'hCA;
// @23:220
  CFG3 \rdata_0[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(control1_Z[2]),
	.C(rx_fifo_empty),
	.Y(N_80)
);
defparam \rdata_0[2] .INIT=8'hE4;
// @23:174
  CFG3 rdata_sn_m11 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(rdata_sn_N_12)
);
defparam rdata_sn_m11.INIT=8'h27;
// @23:220
  CFG3 \rdata_0[5]  (
	.A(control1_Z[5]),
	.B(int_raw_Z[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.Y(N_83)
);
defparam \rdata_0[5] .INIT=8'hCA;
// @23:241
  CFG4 control2_1_sqmuxa_0_a2_0 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(control2_1_sqmuxa_0_a2_0_Z)
);
defparam control2_1_sqmuxa_0_a2_0.INIT=16'h0020;
// @23:175
  CFG4 clr_rxfifo_3_sqmuxa_1_0 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(clr_rxfifo_3_sqmuxa_1)
);
defparam clr_rxfifo_3_sqmuxa_1_0.INIT=16'h2000;
// @23:136
  CFG3 un1_CLK_DIV_1_sqmuxa_1_2 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(un1_CLK_DIV_1_sqmuxa_1_2_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_1_2.INIT=8'hBF;
// @23:136
  CFG3 un1_CLK_DIV_1_sqmuxa_2_1 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(un1_CLK_DIV_1_sqmuxa_2_1_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_2_1.INIT=8'hFE;
// @23:241
  CFG3 int_raw_1_sqmuxa_0_0 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(int_raw_1_sqmuxa_0)
);
defparam int_raw_1_sqmuxa_0_0.INIT=8'h01;
// @23:136
  CFG3 un1_CLK_DIV_1_sqmuxa_i_a2_0 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(un1_CLK_DIV_1_sqmuxa_i_a2_0_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_i_a2_0.INIT=8'h40;
// @23:174
  CFG3 rdata_sn_m6_1 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(rdata_sn_m6_1_Z)
);
defparam rdata_sn_m6_1.INIT=8'h10;
// @23:231
  CFG4 rdata_sn_m10 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(rdata_sn_N_18_mux)
);
defparam rdata_sn_m10.INIT=16'h0200;
// @23:220
  CFG3 \rdata_2_i[7]  (
	.A(control2_Z[7]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[7]),
	.Y(N_58)
);
defparam \rdata_2_i[7] .INIT=8'h1F;
// @23:174
  CFG3 rdata_sn_m13 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_12),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.Y(rdata_sn_N_19_mux)
);
defparam rdata_sn_m13.INIT=8'h04;
// @23:220
  CFG3 \rdata_2[3]  (
	.A(control1_Z[5]),
	.B(int_raw_Z[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(N_101)
);
defparam \rdata_2[3] .INIT=8'hC8;
// @23:220
  CFG3 \rdata_2[4]  (
	.A(control2_Z[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[4]),
	.Y(N_102)
);
defparam \rdata_2[4] .INIT=8'hE0;
// @23:158
  CFG3 \int_raw_79[3]  (
	.A(int_raw_1_sqmuxa_Z),
	.B(int_raw_Z[3]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.Y(int_raw_79_Z[3])
);
defparam \int_raw_79[3] .INIT=8'h4C;
// @23:220
  CFG4 \rdata_0[6]  (
	.A(cfg_frameurun),
	.B(master_ssel_out),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.D(SPIMODE),
	.Y(N_84)
);
defparam \rdata_0[6] .INIT=16'hCAFA;
// @23:220
  CFG3 \rdata_2[6]  (
	.A(control2_Z[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[6]),
	.Y(N_104)
);
defparam \rdata_2[6] .INIT=8'hE0;
// @23:220
  CFG3 \rdata_2[2]  (
	.A(control1_Z[4]),
	.B(int_raw_Z[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(N_100)
);
defparam \rdata_2[2] .INIT=8'hC8;
// @23:220
  CFG4 \rdata_0[0]  (
	.A(fifo_mem_q_0),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(cfg_enable),
	.D(rx_fifo_empty),
	.Y(N_78)
);
defparam \rdata_0[0] .INIT=16'h30B8;
// @23:220
  CFG3 \rdata_2[0]  (
	.A(control1_Z[3]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[0]),
	.Y(N_98)
);
defparam \rdata_2[0] .INIT=8'hE0;
// @23:158
  CFG3 \int_raw_79[2]  (
	.A(int_raw_1_sqmuxa_Z),
	.B(int_raw_Z[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.Y(int_raw_79_Z[2])
);
defparam \int_raw_79[2] .INIT=8'h4C;
// @23:220
  CFG3 \rdata_2[5]  (
	.A(control2_Z[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_Z[5]),
	.Y(N_103)
);
defparam \rdata_2[5] .INIT=8'hE0;
// @23:220
  CFG4 \rdata_5[3]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[3]),
	.D(clk_div_val[3]),
	.Y(N_128)
);
defparam \rdata_5[3] .INIT=16'hC840;
// @23:197
  CFG4 \int_raw_103[7]  (
	.A(tx_fifo_full),
	.B(int_raw_Z[7]),
	.C(int_raw_1_sqmuxa_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.Y(int_raw_103_Z[7])
);
defparam \int_raw_103[7] .INIT=16'h5DDD;
// @23:190
  CFG4 \int_raw_82_f0[0]  (
	.A(tx_done),
	.B(int_raw_Z[0]),
	.C(int_raw_1_sqmuxa_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.Y(int_raw_82[0])
);
defparam \int_raw_82_f0[0] .INIT=16'hAEEE;
// @23:134
  CFG3 \sticky_27_iv_i[1]  (
	.A(rx_fifo_read),
	.B(sticky_Z[1]),
	.C(rx_done),
	.Y(sticky_27_iv_i_Z[1])
);
defparam \sticky_27_iv_i[1] .INIT=8'h54;
// @23:134
  CFG3 \sticky_24_iv_i[0]  (
	.A(sticky_Z[0]),
	.B(tx_done),
	.C(tx_fifo_write),
	.Y(sticky_24_iv_i_Z[0])
);
defparam \sticky_24_iv_i[0] .INIT=8'h0E;
// @23:193
  CFG3 \int_raw_91[3]  (
	.A(SYNC2_stxp_dataerr),
	.B(int_raw_79_Z[3]),
	.C(SYNC3_stxp_dataerr),
	.Y(int_raw_91_Z[3])
);
defparam \int_raw_91[3] .INIT=8'hCE;
// @23:194
  CFG4 \int_raw_94[4]  (
	.A(rx_cmdsize),
	.B(int_raw_Z[4]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_94_Z[4])
);
defparam \int_raw_94[4] .INIT=16'hAEEE;
// @23:195
  CFG4 \int_raw_97[5]  (
	.A(rx_pktend),
	.B(int_raw_Z[5]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_97_Z[5])
);
defparam \int_raw_97[5] .INIT=16'hAEEE;
// @23:196
  CFG4 \int_raw_100[6]  (
	.A(rx_fifo_empty),
	.B(int_raw_Z[6]),
	.C(int_raw_1_sqmuxa_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.Y(int_raw_100_Z[6])
);
defparam \int_raw_100[6] .INIT=16'h5DDD;
// @23:191
  CFG4 \int_raw_85[1]  (
	.A(rx_done),
	.B(int_raw_Z[1]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_85_Z[1])
);
defparam \int_raw_85[1] .INIT=16'hAEEE;
// @23:192
  CFG3 \int_raw_88[2]  (
	.A(rx_fifo_write),
	.B(int_raw_79_Z[2]),
	.C(full_out),
	.Y(int_raw_88_Z[2])
);
defparam \int_raw_88[2] .INIT=8'hEC;
// @23:220
  CFG4 \rdata_5_2[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[1]),
	.D(clk_div_val[1]),
	.Y(N_126_2)
);
defparam \rdata_5_2[1] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[5]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[5]),
	.D(clk_div_val[5]),
	.Y(N_130_2)
);
defparam \rdata_5_2[5] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[2]),
	.D(clk_div_val[2]),
	.Y(N_127_2)
);
defparam \rdata_5_2[2] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[6]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[6]),
	.D(clk_div_val[6]),
	.Y(N_131_2)
);
defparam \rdata_5_2[6] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_4_1[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(status_byte_Z[1]),
	.D(SPIMODE),
	.Y(N_117_1)
);
defparam \rdata_4_1[1] .INIT=16'h3120;
// @23:220
  CFG4 \rdata_5_2[4]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[4]),
	.D(clk_div_val[4]),
	.Y(N_129_2)
);
defparam \rdata_5_2[4] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[7]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(rdata_sn_N_18_mux),
	.C(cfg_ssel_Z[7]),
	.D(clk_div_val[7]),
	.Y(N_132_2)
);
defparam \rdata_5_2[7] .INIT=16'hC840;
// @23:220
  CFG4 \rdata_5_2[0]  (
	.A(cfg_ssel_0),
	.B(clk_div_val[0]),
	.C(rdata_sn_N_18_mux),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(N_125_2)
);
defparam \rdata_5_2[0] .INIT=16'hC0A0;
// @23:220
  CFG3 \rdata_4[3]  (
	.A(N_101),
	.B(N_81),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(N_119)
);
defparam \rdata_4[3] .INIT=8'hAC;
// @23:220
  CFG4 \rdata_3[4]  (
	.A(control2_Z[4]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(rdata_sn_m6_1_Z),
	.Y(N_110)
);
defparam \rdata_3[4] .INIT=16'h2000;
// @23:220
  CFG3 \rdata_4[4]  (
	.A(N_102),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_82),
	.Y(N_120)
);
defparam \rdata_4[4] .INIT=8'hB8;
// @23:220
  CFG3 \rdata_4[6]  (
	.A(N_104),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_84),
	.Y(N_122)
);
defparam \rdata_4[6] .INIT=8'hB8;
// @23:220
  CFG4 \rdata_3[1]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(rdata_sn_m6_1_Z),
	.C(cfg_cmdsize[1]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(N_108)
);
defparam \rdata_3[1] .INIT=16'h0080;
// @23:220
  CFG4 \rdata_3[6]  (
	.A(control2_Z[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(rdata_sn_m6_1_Z),
	.Y(N_112)
);
defparam \rdata_3[6] .INIT=16'h2000;
// @23:220
  CFG3 \rdata_4[2]  (
	.A(N_100),
	.B(N_80),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(N_118)
);
defparam \rdata_4[2] .INIT=8'hAC;
// @23:220
  CFG4 \rdata_3[2]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(rdata_sn_m6_1_Z),
	.C(cfg_cmdsize[2]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(N_109)
);
defparam \rdata_3[2] .INIT=16'h0080;
// @23:220
  CFG4 \rdata_3[7]  (
	.A(control2_Z[7]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(rdata_sn_m6_1_Z),
	.Y(N_113)
);
defparam \rdata_3[7] .INIT=16'h2000;
// @23:158
  CFG3 control132 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave6_PSELx),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.Y(control132_Z)
);
defparam control132.INIT=8'h80;
// @23:220
  CFG4 \rdata_3[0]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(rdata_sn_m6_1_Z),
	.C(cfg_cmdsize[0]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(N_107)
);
defparam \rdata_3[0] .INIT=16'h0080;
// @23:220
  CFG3 \rdata_4[0]  (
	.A(N_98),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_78),
	.Y(N_116_0)
);
defparam \rdata_4[0] .INIT=8'hB8;
// @23:220
  CFG3 \rdata_4[5]  (
	.A(N_103),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_83),
	.Y(N_121)
);
defparam \rdata_4[5] .INIT=8'hB8;
// @23:220
  CFG4 \rdata_3[5]  (
	.A(control2_Z[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.D(rdata_sn_m6_1_Z),
	.Y(N_111)
);
defparam \rdata_3[5] .INIT=16'h2000;
// @23:136
  CFG4 un1_CLK_DIV_1_sqmuxa_i_a2 (
	.A(un1_CLK_DIV_1_sqmuxa_i_a2_0_Z),
	.B(control132_Z),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(N_116)
);
defparam un1_CLK_DIV_1_sqmuxa_i_a2.INIT=16'h0800;
// @23:241
  CFG4 int_raw_1_sqmuxa (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(int_raw_1_sqmuxa_0),
	.D(control132_Z),
	.Y(int_raw_1_sqmuxa_Z)
);
defparam int_raw_1_sqmuxa.INIT=16'h4000;
// @23:220
  CFG4 \rdata_4_1[7]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(control1_Z[7]),
	.D(active),
	.Y(N_123_1)
);
defparam \rdata_4_1[7] .INIT=16'h3210;
// @23:241
  CFG3 control2_1_sqmuxa_0_a2 (
	.A(control132_Z),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.C(control2_1_sqmuxa_0_a2_0_Z),
	.Y(control2_1_sqmuxa)
);
defparam control2_1_sqmuxa_0_a2.INIT=8'h20;
// @23:134
  CFG4 un1_CLK_DIV_1_sqmuxa_1_2_RNIRP7E1 (
	.A(un1_CLK_DIV_1_sqmuxa_1_2_Z),
	.B(control132_Z),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(un1_CLK_DIV_1_sqmuxa_1_i)
);
defparam un1_CLK_DIV_1_sqmuxa_1_2_RNIRP7E1.INIT=16'h0004;
// @23:134
  CFG4 un1_CLK_DIV_1_sqmuxa_2_1_RNIRR8E1 (
	.A(un1_CLK_DIV_1_sqmuxa_2_1_Z),
	.B(control132_Z),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.Y(un1_CLK_DIV_1_sqmuxa_2_i)
);
defparam un1_CLK_DIV_1_sqmuxa_2_1_RNIRR8E1.INIT=16'h0004;
// @23:241
  CFG4 \prdata_1[3]  (
	.A(rdata_sn_N_19_mux),
	.B(N_119),
	.C(tx_fifo_write_sig18),
	.D(N_128),
	.Y(prdata_regs[3])
);
defparam \prdata_1[3] .INIT=16'hD080;
// @23:220
  CFG3 \rdata_4[7]  (
	.A(N_123_1),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(N_58),
	.Y(N_123)
);
defparam \rdata_4[7] .INIT=8'hAE;
// @23:136
  CFG4 clr_rxfifo_10 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.C(control132_Z),
	.D(clr_rxfifo_3_sqmuxa_1),
	.Y(clr_rxfifo_10_Z)
);
defparam clr_rxfifo_10.INIT=16'h4000;
// @23:136
  CFG4 clr_txfifo_10 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.C(control132_Z),
	.D(clr_rxfifo_3_sqmuxa_1),
	.Y(clr_txfifo_10_Z)
);
defparam clr_txfifo_10.INIT=16'h4000;
// @23:241
  CFG4 \prdata_1[4]  (
	.A(N_120),
	.B(rdata_sn_N_19_mux),
	.C(tx_fifo_write_sig18),
	.D(N_129),
	.Y(prdata_regs[4])
);
defparam \prdata_1[4] .INIT=16'hB080;
// @23:241
  CFG4 \prdata_1[2]  (
	.A(N_118),
	.B(rdata_sn_N_19_mux),
	.C(tx_fifo_write_sig18),
	.D(N_127),
	.Y(prdata_regs[2])
);
defparam \prdata_1[2] .INIT=16'hB080;
// @23:241
  CFG4 \prdata_1[6]  (
	.A(N_122),
	.B(rdata_sn_N_19_mux),
	.C(tx_fifo_write_sig18),
	.D(N_131),
	.Y(prdata_regs[6])
);
defparam \prdata_1[6] .INIT=16'hB080;
// @23:241
  CFG4 \prdata_1[7]  (
	.A(N_123),
	.B(rdata_sn_N_19_mux),
	.C(tx_fifo_write_sig18),
	.D(N_132),
	.Y(prdata_regs[7])
);
defparam \prdata_1[7] .INIT=16'hB080;
// @23:241
  CFG4 \prdata_1[0]  (
	.A(N_116_0),
	.B(rdata_sn_N_19_mux),
	.C(tx_fifo_write_sig18),
	.D(N_125),
	.Y(prdata_regs[0])
);
defparam \prdata_1[0] .INIT=16'hB080;
// @23:241
  CFG4 \prdata_1[5]  (
	.A(N_121),
	.B(rdata_sn_N_19_mux),
	.C(tx_fifo_write_sig18),
	.D(N_130),
	.Y(prdata_regs[5])
);
defparam \prdata_1[5] .INIT=16'hB080;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_rf_32s_7s_0 */

module spi_control_8s_0 (
  tx_fifo_write_1z,
  tx_fifo_write_sig12,
  tx_fifo_last_in,
  tx_fifo_write_sig14,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  rx_fifo_read_1z,
  un1_PADDR_2,
  rx_fifo_read_1_0_2,
  tx_fifo_write_sig18_1z,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  CoreAPB3_C0_0_APBmslave6_PSELx
)
;
output tx_fifo_write_1z ;
input tx_fifo_write_sig12 ;
output tx_fifo_last_in ;
input tx_fifo_write_sig14 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
output rx_fifo_read_1z ;
input un1_PADDR_2 ;
input rx_fifo_read_1_0_2 ;
output tx_fifo_write_sig18_1z ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input CoreAPB3_C0_0_APBmslave6_PSELx ;
wire tx_fifo_write_1z ;
wire tx_fifo_write_sig12 ;
wire tx_fifo_last_in ;
wire tx_fifo_write_sig14 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire rx_fifo_read_1z ;
wire un1_PADDR_2 ;
wire rx_fifo_read_1_0_2 ;
wire tx_fifo_write_sig18_1z ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire GND ;
wire VCC ;
// @24:67
  CFG2 tx_fifo_write_sig18 (
	.A(CoreAPB3_C0_0_APBmslave6_PSELx),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.Y(tx_fifo_write_sig18_1z)
);
defparam tx_fifo_write_sig18.INIT=4'h8;
// @24:67
  CFG3 rx_fifo_read (
	.A(rx_fifo_read_1_0_2),
	.B(un1_PADDR_2),
	.C(tx_fifo_write_sig18_1z),
	.Y(rx_fifo_read_1z)
);
defparam rx_fifo_read.INIT=8'h80;
// @24:67
  CFG3 tx_fifo_last (
	.A(tx_fifo_write_sig18_1z),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.C(tx_fifo_write_sig14),
	.Y(tx_fifo_last_in)
);
defparam tx_fifo_last.INIT=8'h80;
// @24:67
  CFG4 tx_fifo_write (
	.A(tx_fifo_write_sig14),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.C(tx_fifo_write_sig18_1z),
	.D(tx_fifo_write_sig12),
	.Y(tx_fifo_write_1z)
);
defparam tx_fifo_write.INIT=16'hC080;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_control_8s_0 */

module spi_fifo_8s_32s_5_2 (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  tx_fifo_data_out,
  N_238,
  tx_fifo_read,
  tx_fifo_write,
  clr_txfifo_0,
  tx_fifo_last_in,
  tx_fifo_full,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  tx_fifo_empty_i,
  tx_fifo_empty
)
;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output [7:0] tx_fifo_data_out ;
output N_238 ;
input tx_fifo_read ;
input tx_fifo_write ;
input clr_txfifo_0 ;
input tx_fifo_last_in ;
output tx_fifo_full ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output tx_fifo_empty_i ;
output tx_fifo_empty ;
wire N_238 ;
wire tx_fifo_read ;
wire tx_fifo_write ;
wire clr_txfifo_0 ;
wire tx_fifo_last_in ;
wire tx_fifo_full ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire tx_fifo_empty_i ;
wire tx_fifo_empty ;
wire [4:0] rd_pointer_q_Z;
wire [4:0] rd_pointer_q_3_Z;
wire [5:0] counter_q_Z;
wire [4:0] wr_pointer_q_Z;
wire [4:0] wr_pointer_q_3_Z;
wire [8:8] fifo_mem_q;
wire [17:9] fifo_mem_q_fifo_mem_q_0_0_A_DOUT_1;
wire [5:2] un1_counter_q_i_m2_1;
wire [31:31] un1_data_out_dx;
wire [3:3] un1_counter_q_inc;
wire GND ;
wire empty_out_2 ;
wire VCC ;
wire full_out_2 ;
wire N_388_i ;
wire N_24_i ;
wire N_20_i ;
wire N_22_i ;
wire N_386_i ;
wire N_387_i ;
wire fifo_mem_d_0__0_sqmuxa ;
wire rd_pointer_d_1_sqmuxa_2_Z ;
wire CO2 ;
wire counter_d_0_sqmuxa_Z ;
wire counter_d_0_sqmuxa_1_Z ;
wire un1_counter_q_dec_c4_Z ;
wire un1_counter_q_dec_c3_Z ;
wire un1_counter_q_inc_c4 ;
wire N_389 ;
wire N_392 ;
wire un1_counter_q_dec_c2_Z ;
wire un1_data_out_dx_31_1_Z ;
wire un34_fifo_mem_d_31_2_Z ;
wire N_394 ;
wire wr_pointer_d_1_sqmuxa_1_0_Z ;
wire N_393 ;
wire un1_rd_pointer_d_1_sqmuxa_1 ;
wire CO0 ;
wire N_390_2 ;
wire N_391_1 ;
wire N_391 ;
wire un1_wr_pointer_d_1_sqmuxa_1 ;
wire N_60 ;
wire CO0_0 ;
wire N_390_1 ;
wire full_out_2_0_a2_2_Z ;
wire CO2_0 ;
wire full_out_2_0_a2_1_Z ;
wire empty_out_2_0_a2_3_Z ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 empty_out_RNI7I69 (
	.A(tx_fifo_empty),
	.Y(tx_fifo_empty_i)
);
defparam empty_out_RNI7I69.INIT=2'h1;
// @22:111
  SLE empty_out (
	.Q(tx_fifo_empty),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(empty_out_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE full_out (
	.Q(tx_fifo_full),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(full_out_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[1]  (
	.Q(rd_pointer_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[0]  (
	.Q(rd_pointer_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[5]  (
	.Q(counter_q_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_388_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[4]  (
	.Q(counter_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[3]  (
	.Q(counter_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_20_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[2]  (
	.Q(counter_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_22_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[1]  (
	.Q(counter_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_386_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[0]  (
	.Q(counter_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_387_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[4]  (
	.Q(wr_pointer_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[3]  (
	.Q(wr_pointer_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[2]  (
	.Q(wr_pointer_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[1]  (
	.Q(wr_pointer_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[0]  (
	.Q(wr_pointer_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[4]  (
	.Q(rd_pointer_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[3]  (
	.Q(rd_pointer_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[2]  (
	.Q(rd_pointer_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:101
  RAM64x18 fifo_mem_q_fifo_mem_q_0_0 (
	.A_DOUT({fifo_mem_q_fifo_mem_q_0_0_A_DOUT_1[17:9], tx_fifo_data_out[7:0], fifo_mem_q[8]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, rd_pointer_q_Z[4:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, rd_pointer_q_Z[4:0], GND, GND, GND}),
	.C_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.C_ADDR({GND, GND, wr_pointer_q_Z[4:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0], tx_fifo_last_in}),
	.C_WEN(fifo_mem_d_0__0_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam fifo_mem_q_fifo_mem_q_0_0.RAMINDEX="fifo_mem_q[8]%32%9%SPEED%0%0%MICRO_RAM";
// @22:200
  CFG4 \un1_rd_pointer_q_1.CO2  (
	.A(rd_pointer_q_Z[2]),
	.B(rd_pointer_q_Z[0]),
	.C(rd_pointer_q_Z[1]),
	.D(rd_pointer_d_1_sqmuxa_2_Z),
	.Y(CO2)
);
defparam \un1_rd_pointer_q_1.CO2 .INIT=16'h8000;
// @22:176
  CFG4 \un1_counter_q_i_m2_1_0[5]  (
	.A(counter_d_0_sqmuxa_Z),
	.B(counter_d_0_sqmuxa_1_Z),
	.C(counter_q_Z[4]),
	.D(un1_counter_q_dec_c4_Z),
	.Y(un1_counter_q_i_m2_1[5])
);
defparam \un1_counter_q_i_m2_1_0[5] .INIT=16'h0C0E;
// @22:176
  CFG4 un1_counter_q_dec_c4 (
	.A(counter_q_Z[1]),
	.B(counter_q_Z[0]),
	.C(counter_q_Z[3]),
	.D(counter_q_Z[2]),
	.Y(un1_counter_q_dec_c4_Z)
);
defparam un1_counter_q_dec_c4.INIT=16'hFFFE;
// @22:176
  CFG3 un1_counter_q_dec_c3 (
	.A(counter_q_Z[2]),
	.B(counter_q_Z[1]),
	.C(counter_q_Z[0]),
	.Y(un1_counter_q_dec_c3_Z)
);
defparam un1_counter_q_dec_c3.INIT=8'hFE;
// @22:176
  CFG4 \un1_counter_q_i_m2[5]  (
	.A(counter_q_Z[5]),
	.B(un1_counter_q_inc_c4),
	.C(counter_d_0_sqmuxa_1_Z),
	.D(un1_counter_q_i_m2_1[5]),
	.Y(N_389)
);
defparam \un1_counter_q_i_m2[5] .INIT=16'hA56A;
// @22:176
  CFG4 \un1_counter_q_i_m2[2]  (
	.A(counter_d_0_sqmuxa_1_Z),
	.B(un1_counter_q_i_m2_1[2]),
	.C(counter_q_Z[2]),
	.D(counter_q_Z[1]),
	.Y(N_392)
);
defparam \un1_counter_q_i_m2[2] .INIT=16'h96B4;
// @22:176
  CFG4 \un1_counter_q_i_m2_1_0[2]  (
	.A(counter_q_Z[0]),
	.B(un1_counter_q_dec_c2_Z),
	.C(counter_d_0_sqmuxa_Z),
	.D(counter_d_0_sqmuxa_1_Z),
	.Y(un1_counter_q_i_m2_1[2])
);
defparam \un1_counter_q_i_m2_1_0[2] .INIT=16'h5530;
// @22:205
  CFG4 counter_d_0_sqmuxa_1 (
	.A(clr_txfifo_0),
	.B(tx_fifo_full),
	.C(tx_fifo_write),
	.D(tx_fifo_read),
	.Y(counter_d_0_sqmuxa_1_Z)
);
defparam counter_d_0_sqmuxa_1.INIT=16'h0010;
// @22:155
  CFG2 un1_data_out_dx_31_1 (
	.A(rd_pointer_q_Z[1]),
	.B(rd_pointer_q_Z[2]),
	.Y(un1_data_out_dx_31_1_Z)
);
defparam un1_data_out_dx_31_1.INIT=4'h8;
// @22:165
  CFG2 \data_out_d_i_i_a2[8]  (
	.A(fifo_mem_q[8]),
	.B(tx_fifo_empty),
	.Y(N_238)
);
defparam \data_out_d_i_i_a2[8] .INIT=4'h2;
// @22:149
  CFG3 un34_fifo_mem_d_31_2 (
	.A(wr_pointer_q_Z[4]),
	.B(wr_pointer_q_Z[3]),
	.C(wr_pointer_q_Z[0]),
	.Y(un34_fifo_mem_d_31_2_Z)
);
defparam un34_fifo_mem_d_31_2.INIT=8'h80;
// @22:176
  CFG2 un1_counter_q_dec_c2 (
	.A(counter_q_Z[0]),
	.B(counter_q_Z[1]),
	.Y(un1_counter_q_dec_c2_Z)
);
defparam un1_counter_q_dec_c2.INIT=4'hE;
// @22:176
  CFG3 \un1_counter_q_i_m2[0]  (
	.A(counter_d_0_sqmuxa_1_Z),
	.B(counter_q_Z[0]),
	.C(counter_d_0_sqmuxa_Z),
	.Y(N_394)
);
defparam \un1_counter_q_i_m2[0] .INIT=8'h36;
// @22:155
  CFG4 un1_data_out_dx_31 (
	.A(rd_pointer_q_Z[0]),
	.B(un1_data_out_dx_31_1_Z),
	.C(rd_pointer_q_Z[4]),
	.D(rd_pointer_q_Z[3]),
	.Y(un1_data_out_dx[31])
);
defparam un1_data_out_dx_31.INIT=16'h8000;
// @22:176
  CFG4 un1_counter_q_inc_ac0_5 (
	.A(counter_q_Z[3]),
	.B(counter_q_Z[2]),
	.C(counter_q_Z[1]),
	.D(counter_q_Z[0]),
	.Y(un1_counter_q_inc_c4)
);
defparam un1_counter_q_inc_ac0_5.INIT=16'h8000;
// @22:176
  CFG4 un1_counter_q_inc_axbxc3 (
	.A(counter_q_Z[3]),
	.B(counter_q_Z[2]),
	.C(counter_q_Z[1]),
	.D(counter_q_Z[0]),
	.Y(un1_counter_q_inc[3])
);
defparam un1_counter_q_inc_axbxc3.INIT=16'h6AAA;
// @22:207
  CFG4 wr_pointer_d_1_sqmuxa_1_0 (
	.A(tx_fifo_full),
	.B(un34_fifo_mem_d_31_2_Z),
	.C(wr_pointer_q_Z[2]),
	.D(wr_pointer_q_Z[1]),
	.Y(wr_pointer_d_1_sqmuxa_1_0_Z)
);
defparam wr_pointer_d_1_sqmuxa_1_0.INIT=16'h1555;
// @22:191
  CFG4 rd_pointer_d_1_sqmuxa_2 (
	.A(un1_data_out_dx[31]),
	.B(tx_fifo_read),
	.C(tx_fifo_empty),
	.D(clr_txfifo_0),
	.Y(rd_pointer_d_1_sqmuxa_2_Z)
);
defparam rd_pointer_d_1_sqmuxa_2.INIT=16'h0004;
// @22:111
  CFG2 \counter_q_RNO[0]  (
	.A(N_394),
	.B(clr_txfifo_0),
	.Y(N_387_i)
);
defparam \counter_q_RNO[0] .INIT=4'h2;
// @22:176
  CFG4 \un1_counter_q_i_m2[1]  (
	.A(counter_q_Z[0]),
	.B(counter_q_Z[1]),
	.C(counter_d_0_sqmuxa_1_Z),
	.D(counter_d_0_sqmuxa_Z),
	.Y(N_393)
);
defparam \un1_counter_q_i_m2[1] .INIT=16'h696C;
// @22:113
  CFG4 un1_rd_pointer_d_1_sqmuxa (
	.A(tx_fifo_read),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(tx_fifo_empty),
	.D(clr_txfifo_0),
	.Y(un1_rd_pointer_d_1_sqmuxa_1)
);
defparam un1_rd_pointer_d_1_sqmuxa.INIT=16'hCCFD;
// @22:200
  CFG2 \un1_rd_pointer_q_1.CO0  (
	.A(rd_pointer_d_1_sqmuxa_2_Z),
	.B(rd_pointer_q_Z[0]),
	.Y(CO0)
);
defparam \un1_rd_pointer_q_1.CO0 .INIT=4'h8;
// @22:113
  CFG3 \rd_pointer_q_3[0]  (
	.A(rd_pointer_q_Z[0]),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(un1_rd_pointer_d_1_sqmuxa_1),
	.Y(rd_pointer_q_3_Z[0])
);
defparam \rd_pointer_q_3[0] .INIT=8'h60;
// @22:176
  CFG3 \un1_counter_q_i_m2_2[4]  (
	.A(un1_counter_q_inc_c4),
	.B(counter_d_0_sqmuxa_1_Z),
	.C(counter_q_Z[4]),
	.Y(N_390_2)
);
defparam \un1_counter_q_i_m2_2[4] .INIT=8'h48;
// @22:191
  CFG3 counter_d_0_sqmuxa (
	.A(tx_fifo_empty),
	.B(tx_fifo_read),
	.C(tx_fifo_write),
	.Y(counter_d_0_sqmuxa_Z)
);
defparam counter_d_0_sqmuxa.INIT=8'h04;
// @22:147
  CFG2 \fifo_mem_d[0]_0_sqmuxa  (
	.A(tx_fifo_write),
	.B(tx_fifo_full),
	.Y(fifo_mem_d_0__0_sqmuxa)
);
defparam \fifo_mem_d[0]_0_sqmuxa .INIT=4'h2;
// @22:111
  CFG2 \counter_q_RNO[1]  (
	.A(N_393),
	.B(clr_txfifo_0),
	.Y(N_386_i)
);
defparam \counter_q_RNO[1] .INIT=4'h2;
// @22:113
  CFG3 \rd_pointer_q_3[1]  (
	.A(CO0),
	.B(un1_rd_pointer_d_1_sqmuxa_1),
	.C(rd_pointer_q_Z[1]),
	.Y(rd_pointer_q_3_Z[1])
);
defparam \rd_pointer_q_3[1] .INIT=8'h48;
// @22:176
  CFG4 \un1_counter_q_i_m2_1[3]  (
	.A(counter_q_Z[3]),
	.B(un1_counter_q_dec_c3_Z),
	.C(counter_d_0_sqmuxa_Z),
	.D(counter_d_0_sqmuxa_1_Z),
	.Y(N_391_1)
);
defparam \un1_counter_q_i_m2_1[3] .INIT=16'h009A;
// @22:113
  CFG4 \rd_pointer_q_3[2]  (
	.A(CO0),
	.B(un1_rd_pointer_d_1_sqmuxa_1),
	.C(rd_pointer_q_Z[2]),
	.D(rd_pointer_q_Z[1]),
	.Y(rd_pointer_q_3_Z[2])
);
defparam \rd_pointer_q_3[2] .INIT=16'h48C0;
// @22:176
  CFG3 \un1_counter_q_i_m2[3]  (
	.A(un1_counter_q_inc[3]),
	.B(counter_d_0_sqmuxa_1_Z),
	.C(N_391_1),
	.Y(N_391)
);
defparam \un1_counter_q_i_m2[3] .INIT=8'hF8;
// @22:113
  CFG4 un1_wr_pointer_d_1_sqmuxa (
	.A(wr_pointer_d_1_sqmuxa_1_0_Z),
	.B(tx_fifo_write),
	.C(tx_fifo_full),
	.D(clr_txfifo_0),
	.Y(un1_wr_pointer_d_1_sqmuxa_1)
);
defparam un1_wr_pointer_d_1_sqmuxa.INIT=16'h00FB;
// @22:216
  CFG4 \un1_wr_pointer_q_1.SUM[0]  (
	.A(wr_pointer_d_1_sqmuxa_1_0_Z),
	.B(tx_fifo_write),
	.C(wr_pointer_q_Z[0]),
	.D(clr_txfifo_0),
	.Y(N_60)
);
defparam \un1_wr_pointer_q_1.SUM[0] .INIT=16'hF078;
// @22:216
  CFG4 \un1_wr_pointer_q_1.CO0  (
	.A(wr_pointer_d_1_sqmuxa_1_0_Z),
	.B(tx_fifo_write),
	.C(wr_pointer_q_Z[0]),
	.D(clr_txfifo_0),
	.Y(CO0_0)
);
defparam \un1_wr_pointer_q_1.CO0 .INIT=16'h0080;
// @22:111
  CFG2 \counter_q_RNO[2]  (
	.A(N_392),
	.B(clr_txfifo_0),
	.Y(N_22_i)
);
defparam \counter_q_RNO[2] .INIT=4'h2;
// @22:113
  CFG3 \rd_pointer_q_3[3]  (
	.A(CO2),
	.B(un1_rd_pointer_d_1_sqmuxa_1),
	.C(rd_pointer_q_Z[3]),
	.Y(rd_pointer_q_3_Z[3])
);
defparam \rd_pointer_q_3[3] .INIT=8'h48;
// @22:176
  CFG4 \un1_counter_q_i_m2_1[4]  (
	.A(counter_q_Z[4]),
	.B(un1_counter_q_dec_c4_Z),
	.C(counter_d_0_sqmuxa_Z),
	.D(counter_d_0_sqmuxa_1_Z),
	.Y(N_390_1)
);
defparam \un1_counter_q_i_m2_1[4] .INIT=16'h009A;
// @22:113
  CFG2 \wr_pointer_q_3[0]  (
	.A(un1_wr_pointer_d_1_sqmuxa_1),
	.B(N_60),
	.Y(wr_pointer_q_3_Z[0])
);
defparam \wr_pointer_q_3[0] .INIT=4'h8;
// @22:113
  CFG4 \rd_pointer_q_3[4]  (
	.A(CO2),
	.B(un1_rd_pointer_d_1_sqmuxa_1),
	.C(rd_pointer_q_Z[4]),
	.D(rd_pointer_q_Z[3]),
	.Y(rd_pointer_q_3_Z[4])
);
defparam \rd_pointer_q_3[4] .INIT=16'h48C0;
// @22:93
  CFG3 full_out_2_0_a2_2 (
	.A(N_394),
	.B(N_392),
	.C(N_391),
	.Y(full_out_2_0_a2_2_Z)
);
defparam full_out_2_0_a2_2.INIT=8'h01;
// @22:216
  CFG3 \un1_wr_pointer_q_1.CO2  (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[1]),
	.C(CO0_0),
	.Y(CO2_0)
);
defparam \un1_wr_pointer_q_1.CO2 .INIT=8'h80;
// @22:113
  CFG3 \wr_pointer_q_3[1]  (
	.A(wr_pointer_q_Z[1]),
	.B(CO0_0),
	.C(un1_wr_pointer_d_1_sqmuxa_1),
	.Y(wr_pointer_q_3_Z[1])
);
defparam \wr_pointer_q_3[1] .INIT=8'h60;
// @22:111
  CFG2 \counter_q_RNO[3]  (
	.A(N_391),
	.B(clr_txfifo_0),
	.Y(N_20_i)
);
defparam \counter_q_RNO[3] .INIT=4'h2;
// @22:93
  CFG3 full_out_2_0_a2_1 (
	.A(N_393),
	.B(N_390_1),
	.C(N_390_2),
	.Y(full_out_2_0_a2_1_Z)
);
defparam full_out_2_0_a2_1.INIT=8'h01;
// @22:113
  CFG4 \wr_pointer_q_3[2]  (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[1]),
	.C(CO0_0),
	.D(un1_wr_pointer_d_1_sqmuxa_1),
	.Y(wr_pointer_q_3_Z[2])
);
defparam \wr_pointer_q_3[2] .INIT=16'h6A00;
// @22:113
  CFG3 \wr_pointer_q_3[3]  (
	.A(CO2_0),
	.B(wr_pointer_q_Z[3]),
	.C(un1_wr_pointer_d_1_sqmuxa_1),
	.Y(wr_pointer_q_3_Z[3])
);
defparam \wr_pointer_q_3[3] .INIT=8'h60;
// @22:111
  CFG3 \counter_q_RNO[4]  (
	.A(clr_txfifo_0),
	.B(N_390_2),
	.C(N_390_1),
	.Y(N_24_i)
);
defparam \counter_q_RNO[4] .INIT=8'h54;
// @22:113
  CFG4 \wr_pointer_q_3[4]  (
	.A(wr_pointer_q_Z[3]),
	.B(wr_pointer_q_Z[4]),
	.C(CO2_0),
	.D(un1_wr_pointer_d_1_sqmuxa_1),
	.Y(wr_pointer_q_3_Z[4])
);
defparam \wr_pointer_q_3[4] .INIT=16'h6C00;
// @22:93
  CFG2 \counter_q_RNO[5]  (
	.A(N_389),
	.B(clr_txfifo_0),
	.Y(N_388_i)
);
defparam \counter_q_RNO[5] .INIT=4'h2;
// @22:129
  CFG4 empty_out_2_0_a2_3 (
	.A(N_392),
	.B(N_391),
	.C(N_394),
	.D(N_389),
	.Y(empty_out_2_0_a2_3_Z)
);
defparam empty_out_2_0_a2_3.INIT=16'h0001;
// @22:93
  CFG4 full_out_2_0_a2 (
	.A(N_389),
	.B(full_out_2_0_a2_2_Z),
	.C(clr_txfifo_0),
	.D(full_out_2_0_a2_1_Z),
	.Y(full_out_2)
);
defparam full_out_2_0_a2.INIT=16'h0800;
// @22:129
  CFG3 empty_out_2_0 (
	.A(empty_out_2_0_a2_3_Z),
	.B(clr_txfifo_0),
	.C(full_out_2_0_a2_1_Z),
	.Y(empty_out_2)
);
defparam empty_out_2_0.INIT=8'hEC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_fifo_8s_32s_5_2 */

module spi_fifo_8s_32s_5_1_0 (
  rx_fifo_data_in,
  rx_fifo_data_out,
  fifo_mem_q_0,
  rx_fifo_first_in,
  rx_fifo_read,
  rx_fifo_write,
  fiforst,
  full_out_1z,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  rx_fifo_empty
)
;
input [7:0] rx_fifo_data_in ;
output [7:0] rx_fifo_data_out ;
output fifo_mem_q_0 ;
input rx_fifo_first_in ;
input rx_fifo_read ;
input rx_fifo_write ;
input fiforst ;
output full_out_1z ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output rx_fifo_empty ;
wire fifo_mem_q_0 ;
wire rx_fifo_first_in ;
wire rx_fifo_read ;
wire rx_fifo_write ;
wire fiforst ;
wire full_out_1z ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire rx_fifo_empty ;
wire [4:0] wr_pointer_q_Z;
wire [4:0] wr_pointer_q_3_Z;
wire [4:0] rd_pointer_q_Z;
wire [4:0] rd_pointer_q_3_Z;
wire [5:0] counter_q_Z;
wire [5:0] counter_d_Z;
wire [5:0] un1_counter_q0;
wire [0:0] counter_q_RNII6LR_Y;
wire [1:1] counter_q_RNIA7E61_Y;
wire [2:2] counter_q_RNI397H1_Y;
wire [3:3] counter_q_RNITB0S1_Y;
wire [5:5] counter_d_RNO_0_FCO;
wire [5:5] counter_d_RNO_0_Y;
wire [4:4] counter_q_RNIOFP62_Y;
wire [0:0] counter_q_RNI1UKS1_S;
wire [0:0] counter_q_RNI1UKS1_Y;
wire [1:1] counter_q_RNIRT244_Y;
wire [2:2] counter_q_RNIF0AM6_Y;
wire [3:3] counter_q_RNIU6AJ9_Y;
wire [5:5] counter_d_RNO_FCO;
wire [5:5] counter_d_RNO_Y;
wire [4:4] counter_q_RNI9I3RC_Y;
wire [17:9] fifo_mem_q_fifo_mem_q_0_0_A_DOUT_2;
wire [31:31] un1_data_out_dx;
wire GND ;
wire empty_out_2_Z ;
wire VCC ;
wire full_out_2_Z ;
wire un1_counter_q_0_cry_0_cy ;
wire full_out_RNIR6SG_S ;
wire full_out_RNIR6SG_Y ;
wire un1_counter_q_0_cry_0 ;
wire un1_counter_q_0_cry_1 ;
wire un1_counter_q_0_cry_2 ;
wire un1_counter_q_0_cry_3 ;
wire un1_counter_q_0_cry_4 ;
wire counter_d_0_cry_0 ;
wire counter_d_0_sqmuxa_2 ;
wire counter_d_0_cry_1 ;
wire N_169 ;
wire counter_d_0_cry_2 ;
wire N_170 ;
wire counter_d_0_cry_3 ;
wire N_171 ;
wire N_173 ;
wire counter_d_0_cry_4 ;
wire N_172 ;
wire counter_d_0_sqmuxa_2_0 ;
wire wr_pointer_d_1_sqmuxa_1_Z ;
wire CO2 ;
wire rd_pointer_d_1_sqmuxa_2_Z ;
wire CO2_0 ;
wire empty_out_2_3_Z ;
wire un1_data_out_dx_31_0_Z ;
wire un34_fifo_mem_d_31_2_Z ;
wire full_out_2_2_Z ;
wire un1_wr_pointer_d_1_sqmuxa_2 ;
wire CO0 ;
wire un1_rd_pointer_d_1_sqmuxa_2 ;
wire CO0_0 ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
// @22:111
  SLE empty_out (
	.Q(rx_fifo_empty),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(empty_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE full_out (
	.Q(full_out_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(full_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[3]  (
	.Q(wr_pointer_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[2]  (
	.Q(wr_pointer_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[1]  (
	.Q(wr_pointer_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[0]  (
	.Q(wr_pointer_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[4]  (
	.Q(rd_pointer_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[3]  (
	.Q(rd_pointer_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[2]  (
	.Q(rd_pointer_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[1]  (
	.Q(rd_pointer_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \rd_pointer_q[0]  (
	.Q(rd_pointer_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rd_pointer_q_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[5]  (
	.Q(counter_q_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[4]  (
	.Q(counter_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[3]  (
	.Q(counter_q_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[2]  (
	.Q(counter_q_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[1]  (
	.Q(counter_q_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \counter_q[0]  (
	.Q(counter_q_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(counter_d_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:111
  SLE \wr_pointer_q[4]  (
	.Q(wr_pointer_q_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(wr_pointer_q_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:205
  ARI1 full_out_RNIR6SG (
	.FCO(un1_counter_q_0_cry_0_cy),
	.S(full_out_RNIR6SG_S),
	.Y(full_out_RNIR6SG_Y),
	.B(fiforst),
	.C(rx_fifo_write),
	.D(full_out_1z),
	.A(VCC),
	.FCI(VCC)
);
defparam full_out_RNIR6SG.INIT=20'h40400;
// @22:205
  ARI1 \counter_q_RNII6LR[0]  (
	.FCO(un1_counter_q_0_cry_0),
	.S(un1_counter_q0[0]),
	.Y(counter_q_RNII6LR_Y[0]),
	.B(counter_q_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_0_cy)
);
defparam \counter_q_RNII6LR[0] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_q_RNIA7E61[1]  (
	.FCO(un1_counter_q_0_cry_1),
	.S(un1_counter_q0[1]),
	.Y(counter_q_RNIA7E61_Y[1]),
	.B(counter_q_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_0)
);
defparam \counter_q_RNIA7E61[1] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_q_RNI397H1[2]  (
	.FCO(un1_counter_q_0_cry_2),
	.S(un1_counter_q0[2]),
	.Y(counter_q_RNI397H1_Y[2]),
	.B(counter_q_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_1)
);
defparam \counter_q_RNI397H1[2] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_q_RNITB0S1[3]  (
	.FCO(un1_counter_q_0_cry_3),
	.S(un1_counter_q0[3]),
	.Y(counter_q_RNITB0S1_Y[3]),
	.B(counter_q_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_2)
);
defparam \counter_q_RNITB0S1[3] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_d_RNO_0[5]  (
	.FCO(counter_d_RNO_0_FCO[5]),
	.S(un1_counter_q0[5]),
	.Y(counter_d_RNO_0_Y[5]),
	.B(counter_q_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_4)
);
defparam \counter_d_RNO_0[5] .INIT=20'h4AA00;
// @22:205
  ARI1 \counter_q_RNIOFP62[4]  (
	.FCO(un1_counter_q_0_cry_4),
	.S(un1_counter_q0[4]),
	.Y(counter_q_RNIOFP62_Y[4]),
	.B(counter_q_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_3)
);
defparam \counter_q_RNIOFP62[4] .INIT=20'h4AA00;
// @22:176
  ARI1 \counter_q_RNI1UKS1[0]  (
	.FCO(counter_d_0_cry_0),
	.S(counter_q_RNI1UKS1_S[0]),
	.Y(counter_q_RNI1UKS1_Y[0]),
	.B(rx_fifo_read),
	.C(counter_q_Z[0]),
	.D(un1_counter_q0[0]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(GND)
);
defparam \counter_q_RNI1UKS1[0] .INIT=20'h572D8;
// @22:176
  ARI1 \counter_q_RNIRT244[1]  (
	.FCO(counter_d_0_cry_1),
	.S(N_169),
	.Y(counter_q_RNIRT244_Y[1]),
	.B(rx_fifo_read),
	.C(counter_q_Z[1]),
	.D(un1_counter_q0[1]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(counter_d_0_cry_0)
);
defparam \counter_q_RNIRT244[1] .INIT=20'h572D8;
// @22:176
  ARI1 \counter_q_RNIF0AM6[2]  (
	.FCO(counter_d_0_cry_2),
	.S(N_170),
	.Y(counter_q_RNIF0AM6_Y[2]),
	.B(rx_fifo_read),
	.C(counter_q_Z[2]),
	.D(un1_counter_q0[2]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(counter_d_0_cry_1)
);
defparam \counter_q_RNIF0AM6[2] .INIT=20'h572D8;
// @22:176
  ARI1 \counter_q_RNIU6AJ9[3]  (
	.FCO(counter_d_0_cry_3),
	.S(N_171),
	.Y(counter_q_RNIU6AJ9_Y[3]),
	.B(rx_fifo_read),
	.C(counter_q_Z[3]),
	.D(un1_counter_q0[3]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(counter_d_0_cry_2)
);
defparam \counter_q_RNIU6AJ9[3] .INIT=20'h572D8;
// @22:176
  ARI1 \counter_d_RNO[5]  (
	.FCO(counter_d_RNO_FCO[5]),
	.S(N_173),
	.Y(counter_d_RNO_Y[5]),
	.B(counter_d_0_sqmuxa_2),
	.C(counter_q_Z[5]),
	.D(rx_fifo_read),
	.A(un1_counter_q0[5]),
	.FCI(counter_d_0_cry_4)
);
defparam \counter_d_RNO[5] .INIT=20'h46F60;
// @22:176
  ARI1 \counter_q_RNI9I3RC[4]  (
	.FCO(counter_d_0_cry_4),
	.S(N_172),
	.Y(counter_q_RNI9I3RC_Y[4]),
	.B(rx_fifo_read),
	.C(counter_q_Z[4]),
	.D(un1_counter_q0[4]),
	.A(counter_d_0_sqmuxa_2),
	.FCI(counter_d_0_cry_3)
);
defparam \counter_q_RNI9I3RC[4] .INIT=20'h572D8;
// @22:101
  RAM64x18 fifo_mem_q_fifo_mem_q_0_0 (
	.A_DOUT({fifo_mem_q_fifo_mem_q_0_0_A_DOUT_2[17:9], rx_fifo_data_out[7:0], fifo_mem_q_0}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, rd_pointer_q_Z[4:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, rd_pointer_q_Z[4:0], GND, GND, GND}),
	.C_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.C_ADDR({GND, GND, wr_pointer_q_Z[4:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, rx_fifo_data_in[7:0], rx_fifo_first_in}),
	.C_WEN(counter_d_0_sqmuxa_2_0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam fifo_mem_q_fifo_mem_q_0_0.RAMINDEX="fifo_mem_q[8]%32%9%SPEED%0%0%MICRO_RAM";
// @22:216
  CFG4 \un1_wr_pointer_q_1.CO2  (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[0]),
	.C(wr_pointer_q_Z[1]),
	.D(wr_pointer_d_1_sqmuxa_1_Z),
	.Y(CO2)
);
defparam \un1_wr_pointer_q_1.CO2 .INIT=16'h8000;
// @22:200
  CFG4 \un1_rd_pointer_q_1.CO2  (
	.A(rd_pointer_q_Z[2]),
	.B(rd_pointer_q_Z[0]),
	.C(rd_pointer_q_Z[1]),
	.D(rd_pointer_d_1_sqmuxa_2_Z),
	.Y(CO2_0)
);
defparam \un1_rd_pointer_q_1.CO2 .INIT=16'h8000;
// @22:129
  CFG4 empty_out_2 (
	.A(N_171),
	.B(fiforst),
	.C(empty_out_2_3_Z),
	.D(counter_d_Z[4]),
	.Y(empty_out_2_Z)
);
defparam empty_out_2.INIT=16'h00D0;
// @22:155
  CFG2 un1_data_out_dx_31_0 (
	.A(rd_pointer_q_Z[3]),
	.B(rd_pointer_q_Z[4]),
	.Y(un1_data_out_dx_31_0_Z)
);
defparam un1_data_out_dx_31_0.INIT=4'h8;
// @22:205
  CFG2 fifo_mem_q_fifo_mem_q_0_0_RNO (
	.A(rx_fifo_write),
	.B(full_out_1z),
	.Y(counter_d_0_sqmuxa_2_0)
);
defparam fifo_mem_q_fifo_mem_q_0_0_RNO.INIT=4'h2;
// @22:191
  CFG2 counter_d_0_sqmuxa_3 (
	.A(rx_fifo_write),
	.B(rx_fifo_empty),
	.Y(counter_d_0_sqmuxa_2)
);
defparam counter_d_0_sqmuxa_3.INIT=4'h1;
// @22:176
  CFG2 \counter_d[5]  (
	.A(N_173),
	.B(fiforst),
	.Y(counter_d_Z[5])
);
defparam \counter_d[5] .INIT=4'h2;
// @22:176
  CFG2 \counter_d[4]  (
	.A(N_172),
	.B(fiforst),
	.Y(counter_d_Z[4])
);
defparam \counter_d[4] .INIT=4'h2;
// @22:176
  CFG2 \counter_d[3]  (
	.A(N_171),
	.B(fiforst),
	.Y(counter_d_Z[3])
);
defparam \counter_d[3] .INIT=4'h2;
// @22:176
  CFG2 \counter_d[2]  (
	.A(N_170),
	.B(fiforst),
	.Y(counter_d_Z[2])
);
defparam \counter_d[2] .INIT=4'h2;
// @22:176
  CFG2 \counter_d[1]  (
	.A(N_169),
	.B(fiforst),
	.Y(counter_d_Z[1])
);
defparam \counter_d[1] .INIT=4'h2;
// @22:149
  CFG3 un34_fifo_mem_d_31_2 (
	.A(wr_pointer_q_Z[4]),
	.B(wr_pointer_q_Z[3]),
	.C(wr_pointer_q_Z[0]),
	.Y(un34_fifo_mem_d_31_2_Z)
);
defparam un34_fifo_mem_d_31_2.INIT=8'h80;
// @22:155
  CFG4 un1_data_out_dx_31 (
	.A(rd_pointer_q_Z[0]),
	.B(un1_data_out_dx_31_0_Z),
	.C(rd_pointer_q_Z[2]),
	.D(rd_pointer_q_Z[1]),
	.Y(un1_data_out_dx[31])
);
defparam un1_data_out_dx_31.INIT=16'h8000;
// @22:176
  CFG2 \counter_d[0]  (
	.A(counter_q_RNI1UKS1_Y[0]),
	.B(fiforst),
	.Y(counter_d_Z[0])
);
defparam \counter_d[0] .INIT=4'h2;
// @22:207
  CFG4 wr_pointer_d_1_sqmuxa_1 (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[1]),
	.C(un34_fifo_mem_d_31_2_Z),
	.D(full_out_RNIR6SG_Y),
	.Y(wr_pointer_d_1_sqmuxa_1_Z)
);
defparam wr_pointer_d_1_sqmuxa_1.INIT=16'h7F00;
// @22:93
  CFG4 full_out_2_2 (
	.A(N_169),
	.B(counter_q_RNI1UKS1_Y[0]),
	.C(N_171),
	.D(N_172),
	.Y(full_out_2_2_Z)
);
defparam full_out_2_2.INIT=16'h0001;
// @22:191
  CFG4 rd_pointer_d_1_sqmuxa_2 (
	.A(un1_data_out_dx[31]),
	.B(rx_fifo_read),
	.C(rx_fifo_empty),
	.D(fiforst),
	.Y(rd_pointer_d_1_sqmuxa_2_Z)
);
defparam rd_pointer_d_1_sqmuxa_2.INIT=16'h0004;
// @22:113
  CFG4 un1_wr_pointer_d_1_sqmuxa (
	.A(full_out_1z),
	.B(rx_fifo_write),
	.C(fiforst),
	.D(wr_pointer_d_1_sqmuxa_1_Z),
	.Y(un1_wr_pointer_d_1_sqmuxa_2)
);
defparam un1_wr_pointer_d_1_sqmuxa.INIT=16'hFF0B;
// @22:216
  CFG2 \un1_wr_pointer_q_1.CO0  (
	.A(wr_pointer_d_1_sqmuxa_1_Z),
	.B(wr_pointer_q_Z[0]),
	.Y(CO0)
);
defparam \un1_wr_pointer_q_1.CO0 .INIT=4'h8;
// @22:129
  CFG4 empty_out_2_3 (
	.A(counter_d_Z[0]),
	.B(counter_d_Z[2]),
	.C(counter_d_Z[1]),
	.D(counter_d_Z[5]),
	.Y(empty_out_2_3_Z)
);
defparam empty_out_2_3.INIT=16'h0001;
// @22:93
  CFG3 full_out_2 (
	.A(counter_d_Z[5]),
	.B(counter_d_Z[2]),
	.C(full_out_2_2_Z),
	.Y(full_out_2_Z)
);
defparam full_out_2.INIT=8'h20;
// @22:113
  CFG4 un1_rd_pointer_d_1_sqmuxa (
	.A(rx_fifo_read),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(rx_fifo_empty),
	.D(fiforst),
	.Y(un1_rd_pointer_d_1_sqmuxa_2)
);
defparam un1_rd_pointer_d_1_sqmuxa.INIT=16'hCCFD;
// @22:200
  CFG2 \un1_rd_pointer_q_1.CO0  (
	.A(rd_pointer_d_1_sqmuxa_2_Z),
	.B(rd_pointer_q_Z[0]),
	.Y(CO0_0)
);
defparam \un1_rd_pointer_q_1.CO0 .INIT=4'h8;
// @22:113
  CFG3 \wr_pointer_q_3[0]  (
	.A(wr_pointer_q_Z[0]),
	.B(wr_pointer_d_1_sqmuxa_1_Z),
	.C(un1_wr_pointer_d_1_sqmuxa_2),
	.Y(wr_pointer_q_3_Z[0])
);
defparam \wr_pointer_q_3[0] .INIT=8'h60;
// @22:113
  CFG3 \rd_pointer_q_3[0]  (
	.A(rd_pointer_q_Z[0]),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(un1_rd_pointer_d_1_sqmuxa_2),
	.Y(rd_pointer_q_3_Z[0])
);
defparam \rd_pointer_q_3[0] .INIT=8'h60;
// @22:113
  CFG3 \wr_pointer_q_3[1]  (
	.A(wr_pointer_q_Z[1]),
	.B(CO0),
	.C(un1_wr_pointer_d_1_sqmuxa_2),
	.Y(wr_pointer_q_3_Z[1])
);
defparam \wr_pointer_q_3[1] .INIT=8'h60;
// @22:113
  CFG3 \rd_pointer_q_3[1]  (
	.A(CO0_0),
	.B(un1_rd_pointer_d_1_sqmuxa_2),
	.C(rd_pointer_q_Z[1]),
	.Y(rd_pointer_q_3_Z[1])
);
defparam \rd_pointer_q_3[1] .INIT=8'h48;
// @22:113
  CFG4 \wr_pointer_q_3[2]  (
	.A(wr_pointer_q_Z[2]),
	.B(wr_pointer_q_Z[1]),
	.C(CO0),
	.D(un1_wr_pointer_d_1_sqmuxa_2),
	.Y(wr_pointer_q_3_Z[2])
);
defparam \wr_pointer_q_3[2] .INIT=16'h6A00;
// @22:113
  CFG4 \rd_pointer_q_3[2]  (
	.A(CO0_0),
	.B(un1_rd_pointer_d_1_sqmuxa_2),
	.C(rd_pointer_q_Z[2]),
	.D(rd_pointer_q_Z[1]),
	.Y(rd_pointer_q_3_Z[2])
);
defparam \rd_pointer_q_3[2] .INIT=16'h48C0;
// @22:113
  CFG3 \wr_pointer_q_3[3]  (
	.A(wr_pointer_q_Z[3]),
	.B(CO2),
	.C(un1_wr_pointer_d_1_sqmuxa_2),
	.Y(wr_pointer_q_3_Z[3])
);
defparam \wr_pointer_q_3[3] .INIT=8'h60;
// @22:113
  CFG3 \rd_pointer_q_3[3]  (
	.A(CO2_0),
	.B(un1_rd_pointer_d_1_sqmuxa_2),
	.C(rd_pointer_q_Z[3]),
	.Y(rd_pointer_q_3_Z[3])
);
defparam \rd_pointer_q_3[3] .INIT=8'h48;
// @22:113
  CFG4 \wr_pointer_q_3[4]  (
	.A(wr_pointer_q_Z[4]),
	.B(wr_pointer_q_Z[3]),
	.C(CO2),
	.D(un1_wr_pointer_d_1_sqmuxa_2),
	.Y(wr_pointer_q_3_Z[4])
);
defparam \wr_pointer_q_3[4] .INIT=16'h6A00;
// @22:113
  CFG4 \rd_pointer_q_3[4]  (
	.A(CO2_0),
	.B(un1_rd_pointer_d_1_sqmuxa_2),
	.C(rd_pointer_q_Z[4]),
	.D(rd_pointer_q_Z[3]),
	.Y(rd_pointer_q_3_Z[4])
);
defparam \rd_pointer_q_3[4] .INIT=16'h48C0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_fifo_8s_32s_5_1_0 */

module spi_clockmux_0 (
  clock_rx_mux1,
  SPI_FLASH_SCLK_c,
  SPIMODE
)
;
output clock_rx_mux1 ;
input SPI_FLASH_SCLK_c ;
input SPIMODE ;
wire clock_rx_mux1 ;
wire SPI_FLASH_SCLK_c ;
wire SPIMODE ;
wire GND ;
wire VCC ;
// @20:33
  CFG2 clkout (
	.A(SPIMODE),
	.B(SPI_FLASH_SCLK_c),
	.Y(clock_rx_mux1)
);
defparam clkout.INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_clockmux_0 */

module spi_chanctrl_Z8 (
  cfg_cmdsize,
  tx_fifo_data_out,
  rx_fifo_data_in,
  clk_div_val,
  active,
  tx_fifo_read,
  cfg_frameurun,
  ssel_rx_q2,
  INIT_DONE_int,
  tx_done,
  tx_fifo_empty,
  SPI_FLASH_SDO_c,
  SPIMODE,
  N_238,
  rx_fifo_first_in,
  rx_pktend,
  master_ssel_out,
  rx_cmdsize_1z,
  rx_done,
  SPI_FLASH_SCLK_c,
  SYNC2_stxp_dataerr_1z,
  SYNC3_stxp_dataerr_1z,
  tx_fifo_empty_i,
  SPI_FLASH_SDI_c,
  rx_fifo_write,
  cfg_enable,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst
)
;
input [2:0] cfg_cmdsize ;
input [7:0] tx_fifo_data_out ;
output [7:0] rx_fifo_data_in ;
input [7:0] clk_div_val ;
output active ;
output tx_fifo_read ;
input cfg_frameurun ;
input ssel_rx_q2 ;
input INIT_DONE_int ;
output tx_done ;
input tx_fifo_empty ;
output SPI_FLASH_SDO_c ;
input SPIMODE ;
input N_238 ;
output rx_fifo_first_in ;
output rx_pktend ;
output master_ssel_out ;
output rx_cmdsize_1z ;
output rx_done ;
output SPI_FLASH_SCLK_c ;
output SYNC2_stxp_dataerr_1z ;
output SYNC3_stxp_dataerr_1z ;
input tx_fifo_empty_i ;
input SPI_FLASH_SDI_c ;
output rx_fifo_write ;
input cfg_enable ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
wire active ;
wire tx_fifo_read ;
wire cfg_frameurun ;
wire ssel_rx_q2 ;
wire INIT_DONE_int ;
wire tx_done ;
wire tx_fifo_empty ;
wire SPI_FLASH_SDO_c ;
wire SPIMODE ;
wire N_238 ;
wire rx_fifo_first_in ;
wire rx_pktend ;
wire master_ssel_out ;
wire rx_cmdsize_1z ;
wire rx_done ;
wire SPI_FLASH_SCLK_c ;
wire SYNC2_stxp_dataerr_1z ;
wire SYNC3_stxp_dataerr_1z ;
wire tx_fifo_empty_i ;
wire SPI_FLASH_SDI_c ;
wire rx_fifo_write ;
wire cfg_enable ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire [5:0] mtx_state_Z;
wire [3:3] mtx_state_i_0;
wire [7:0] spi_clk_count_Z;
wire [7:7] spi_clk_count_s_Z;
wire [6:0] spi_clk_count_s;
wire [5:0] mtx_state_ns;
wire [7:0] clk_div_val_reg_Z;
wire [4:0] mtx_bitsel_Z;
wire [4:3] mtx_bitsel_20;
wire [2:1] msrxp_frames_Z;
wire [2:0] msrxp_frames_8_Z;
wire [6:0] msrxs_shiftreg_Z;
wire [6:0] msrxs_shiftreg_10_Z;
wire [7:0] stxs_datareg_Z;
wire [7:0] stxs_datareg_21;
wire [7:0] txfifo_datadelay_Z;
wire [2:0] stxs_bitsel_Z;
wire [2:0] stxs_bitsel_13;
wire [2:0] mtx_datahold_Z;
wire [4:0] stxs_bitcnt_Z;
wire [6:0] spi_clk_count_cry_Z;
wire [6:0] spi_clk_count_cry_Y;
wire [7:7] spi_clk_count_s_FCO;
wire [7:7] spi_clk_count_s_Y;
wire [7:1] stxs_datareg_21_iv_0_Z;
wire un5_resetn_tx_i ;
wire un5_resetn_tx_Z ;
wire stxs_state_Z ;
wire stxs_state_i_0 ;
wire VCC ;
wire GND ;
wire mtx_firstrx_Z ;
wire mtx_first_Z ;
wire mtx_re_q2_Z ;
wire mtx_re_q1_Z ;
wire mtx_re_Z ;
wire cfg_enable_P1_Z ;
wire msrxp_alldone_0_sqmuxa_Z ;
wire data_rx_q2_Z ;
wire data_rx_q1_Z ;
wire clock_rx_q3_Z ;
wire clock_rx_q2_Z ;
wire clock_rx_q1_Z ;
wire clock_rx_mux1 ;
wire txfifo_davailable_Z ;
wire SYNC3_stxp_strobetx_Z ;
wire SYNC2_stxp_strobetx_Z ;
wire SYNC1_stxp_strobetx_Z ;
wire SYNC1_stxp_dataerr_Z ;
wire stxs_strobetx_Z ;
wire stxs_dataerr_Z ;
wire SYNC1_stxs_txready_Z ;
wire SYNC1_msrxp_pktsel_Z ;
wire msrxs_pktsel_Z ;
wire rx_alldone_6 ;
wire SYNC3_msrxp_strobe_Z ;
wire SYNC2_msrxp_strobe_Z ;
wire SYNC1_msrxp_strobe_Z ;
wire msrxs_strobe_Z ;
wire SYNC3_msrxp_pktsel_Z ;
wire SYNC2_msrxp_pktsel_Z ;
wire spi_clk_tick_Z ;
wire N_485_i ;
wire mtx_spi_data_out_Z ;
wire N_150 ;
wire mtx_fiforead_Z ;
wire mtx_lastframe_1_sqmuxa ;
wire rx_cmdsize_8_Z ;
wire N_40_i ;
wire N_498_i ;
wire mtx_midbit_Z ;
wire mtx_midbit_6 ;
wire mtx_lastbit_Z ;
wire N_270_i ;
wire msrxp_pktend20_Z ;
wire msrxp_alldone_8_Z ;
wire stx_async_reset_ok_Z ;
wire stx_async_reset_ok_5 ;
wire mtx_alldone_Z ;
wire N_51_i ;
wire N_220_i ;
wire N_218_i ;
wire N_216_i ;
wire N_214_i ;
wire msrxs_first_7_Z ;
wire mtx_lastbit_RNIGT9A1_Z ;
wire mtx_lastframe_Z ;
wire stxs_checkorun_Z ;
wire stxs_checkorun_12 ;
wire clock_rx_fe ;
wire stxs_dataerr_12 ;
wire stxs_txzeros_Z ;
wire stxs_txzeros_10 ;
wire msrxs_first18_Z ;
wire un1_msrxs_datain_1_sqmuxa_1_i ;
wire mtx_busy_Z ;
wire un1_mtx_bitsel_1_sqmuxa_1_0_a2_0 ;
wire un1_sresetn_9_0_0_0 ;
wire mtx_holdsel_Z ;
wire mtx_state_1_sqmuxa_1 ;
wire un1_mtx_bitsel_0_sqmuxa_i ;
wire mtx_rxbusy_Z ;
wire un1_mtx_bitsel_1_sqmuxa_1_0_1 ;
wire stxs_strobetx_12 ;
wire mtx_consecutive_Z ;
wire mtx_consecutive_0_sqmuxa ;
wire un1_sresetn_10_0_0_0 ;
wire mtx_pktsel_Z ;
wire N_258_i ;
wire N_53 ;
wire mtx_first_16 ;
wire N_25 ;
wire clk_div_val_reg14_i_i_i_o2_i_o2_Z ;
wire stxs_direct_Z ;
wire stxs_lastbit_Z ;
wire stxs_lastbit_8 ;
wire stxs_midbit_Z ;
wire stxs_midbit_8_Z ;
wire stxp_lastframe_Z ;
wire stxp_lastframe_10 ;
wire un1_txfifo_read_i ;
wire stxs_state_0_sqmuxa ;
wire stxs_pktsel_Z ;
wire stxs_pktsel_0_sqmuxa_0_0_0 ;
wire stxs_first_Z ;
wire stxs_first_8 ;
wire N_126_i ;
wire N_127_i ;
wire N_128_i ;
wire un1_msrxp_strobe_0 ;
wire CO0_0 ;
wire spi_di_mux_Z ;
wire N_122 ;
wire stxs_datareg_1_sqmuxa_2_i_Z ;
wire mtx_fiforead_0_sqmuxa ;
wire stxs_bitcnt_n1_Z ;
wire N_136_i ;
wire stxs_bitcnt_n4_Z ;
wire stxs_bitcnt_n3_Z ;
wire stxs_bitcnt_n2_Z ;
wire spi_clk_count_s_152_FCO ;
wire spi_clk_count_s_152_S ;
wire spi_clk_count_s_152_Y ;
wire spi_clk_count_lcry ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_3_FCO ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_3_S ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_y1 ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_y3 ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_co1_0 ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_2_S ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_y0_0 ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_co0_0 ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_1_S ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_co1 ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_0_S ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_y0 ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_co0 ;
wire mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_wmux_S ;
wire mtx_bitsel45 ;
wire N_106 ;
wire N_55_i ;
wire N_109 ;
wire N_496_i ;
wire stxs_datareg_1_sqmuxa_2_i_1_Z ;
wire stxs_midbit_7_2_Z ;
wire un1_stxs_strobetx37_2 ;
wire SPI_FLASH_SDO_c_2 ;
wire un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0_Z ;
wire mtx_re_d_Z ;
wire N_486 ;
wire N_489 ;
wire N_491 ;
wire stxs_datareg_0_sqmuxa_Z ;
wire N_24 ;
wire N_202 ;
wire un1_stxs_bitsel_1_i ;
wire stxs_bitcnt_0_sqmuxa_0 ;
wire spi_data_out_sn_N_3 ;
wire N_141 ;
wire rx_cmdsize_8_1_Z ;
wire spi_clk_nextd10_NE_3_Z ;
wire spi_clk_nextd10_NE_2_Z ;
wire spi_clk_nextd10_NE_1_Z ;
wire spi_clk_nextd10_NE_0_Z ;
wire stxs_datareg_1_sqmuxa_1_Z ;
wire N_183 ;
wire N_186 ;
wire mtx_oen_1_sqmuxa ;
wire stxs_bitcnt_c2_Z ;
wire N_495 ;
wire stxs_dataerr_1_sqmuxa_Z ;
wire stxs_dataerr_0_sqmuxa_Z ;
wire un1_stxs_bitcnt_1_i ;
wire stxs_midbit_7_Z ;
wire N_542 ;
wire rx_cmdsize_6_2 ;
wire spi_clk_nextd11 ;
wire un1_stxs_datareg_2_sqmuxa_Z ;
wire N_546 ;
wire N_545 ;
wire N_547 ;
wire N_492 ;
wire un1_sresetn_15_i_i_0_Z ;
wire N_164 ;
wire N_528 ;
wire un1_sresetn_15_i_i_0_0 ;
wire N_422 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_5 ;
wire N_4 ;
  CLKINT un5_resetn_tx_RNI86P5 (
	.Y(un5_resetn_tx_i),
	.A(un5_resetn_tx_Z)
);
  CFG1 stxs_direct_RNO (
	.A(stxs_state_Z),
	.Y(stxs_state_i_0)
);
defparam stxs_direct_RNO.INIT=2'h1;
  CFG1 spi_clk_out_RNO (
	.A(mtx_state_Z[3]),
	.Y(mtx_state_i_0[3])
);
defparam spi_clk_out_RNO.INIT=2'h1;
// @21:286
  SLE \spi_clk_count[7]  (
	.Q(spi_clk_count_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[6]  (
	.Q(spi_clk_count_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[5]  (
	.Q(spi_clk_count_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[4]  (
	.Q(spi_clk_count_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[3]  (
	.Q(spi_clk_count_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[2]  (
	.Q(spi_clk_count_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[1]  (
	.Q(spi_clk_count_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \spi_clk_count[0]  (
	.Q(spi_clk_count_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_clk_count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE mtx_firstrx (
	.Q(mtx_firstrx_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_first_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:358
  SLE mtx_re_q2 (
	.Q(mtx_re_q2_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_re_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:358
  SLE mtx_re_q1 (
	.Q(mtx_re_q1_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_re_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:343
  SLE cfg_enable_P1 (
	.Q(cfg_enable_P1_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(cfg_enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1194
  SLE msrxp_strobe (
	.Q(rx_fifo_write),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_alldone_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE data_rx_q2 (
	.Q(data_rx_q2_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(data_rx_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE data_rx_q1 (
	.Q(data_rx_q1_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SPI_FLASH_SDI_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE clock_rx_q3 (
	.Q(clock_rx_q3_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clock_rx_q2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE clock_rx_q2 (
	.Q(clock_rx_q2_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clock_rx_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1098
  SLE clock_rx_q1 (
	.Q(clock_rx_q1_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clock_rx_mux1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE txfifo_davailable (
	.Q(txfifo_davailable_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_empty_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC3_stxp_strobetx (
	.Q(SYNC3_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC2_stxp_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC3_stxp_dataerr (
	.Q(SYNC3_stxp_dataerr_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC2_stxp_dataerr_1z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC2_stxp_strobetx (
	.Q(SYNC2_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC1_stxp_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC2_stxp_dataerr (
	.Q(SYNC2_stxp_dataerr_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC1_stxp_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC1_stxp_strobetx (
	.Q(SYNC1_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:980
  SLE SYNC1_stxp_dataerr (
	.Q(SYNC1_stxp_dataerr_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:733
  SLE SYNC1_stxs_txready (
	.Q(SYNC1_stxs_txready_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(txfifo_davailable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE spi_clk_out (
	.Q(SPI_FLASH_SCLK_c),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_state_i_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC1_msrxp_pktsel (
	.Q(SYNC1_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1194
  SLE rx_alldone (
	.Q(rx_done),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rx_alldone_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC3_msrxp_strobe (
	.Q(SYNC3_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC2_msrxp_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC2_msrxp_strobe (
	.Q(SYNC2_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC1_msrxp_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC1_msrxp_strobe (
	.Q(SYNC1_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC3_msrxp_pktsel (
	.Q(SYNC3_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC2_msrxp_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1172
  SLE SYNC2_msrxp_pktsel (
	.Q(SYNC2_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(SYNC1_msrxp_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE spi_clk_tick (
	.Q(spi_clk_tick_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_485_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE mtx_spi_data_out (
	.Q(mtx_spi_data_out_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_150),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_fiforead (
	.Q(mtx_fiforead_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_lastframe_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1238
  SLE rx_cmdsize (
	.Q(rx_cmdsize_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(rx_cmdsize_8_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE spi_ssel_pos (
	.Q(master_ssel_out),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_40_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_re (
	.Q(mtx_re_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_498_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE mtx_midbit (
	.Q(mtx_midbit_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_midbit_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:630
  SLE mtx_lastbit (
	.Q(mtx_lastbit_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_270_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1194
  SLE msrxp_pktend (
	.Q(rx_pktend),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_pktend20_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1194
  SLE msrxp_alldone (
	.Q(rx_alldone_6),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_alldone_8_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1053
  SLE stx_async_reset_ok (
	.Q(stx_async_reset_ok_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stx_async_reset_ok_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_alldone (
	.Q(mtx_alldone_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_51_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[5]  (
	.Q(mtx_state_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[4]  (
	.Q(mtx_state_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_220_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[3]  (
	.Q(mtx_state_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_218_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[2]  (
	.Q(mtx_state_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_216_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[1]  (
	.Q(mtx_state_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_214_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_state[0]  (
	.Q(mtx_state_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE msrxs_first (
	.Q(rx_fifo_first_in),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_first_7_Z),
	.EN(mtx_lastbit_RNIGT9A1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_lastframe (
	.Q(mtx_lastframe_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_238),
	.EN(mtx_lastframe_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_checkorun (
	.Q(stxs_checkorun_Z),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_checkorun_12),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_dataerr (
	.Q(stxs_dataerr_Z),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_dataerr_12),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_txzeros (
	.Q(stxs_txzeros_Z),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_txzeros_10),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE msrxs_strobe (
	.Q(msrxs_strobe_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_first18_Z),
	.EN(un1_msrxs_datain_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_busy (
	.Q(mtx_busy_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(un1_mtx_bitsel_1_sqmuxa_1_0_a2_0),
	.EN(un1_sresetn_9_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_holdsel (
	.Q(mtx_holdsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_state_1_sqmuxa_1),
	.EN(un1_mtx_bitsel_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_rxbusy (
	.Q(mtx_rxbusy_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(un1_mtx_bitsel_1_sqmuxa_1_0_a2_0),
	.EN(un1_mtx_bitsel_1_sqmuxa_1_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_strobetx (
	.Q(stxs_strobetx_Z),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_strobetx_12),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_consecutive (
	.Q(mtx_consecutive_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_consecutive_0_sqmuxa),
	.EN(un1_sresetn_10_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_pktsel (
	.Q(mtx_pktsel_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_258_i),
	.EN(N_53),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE mtx_first (
	.Q(mtx_first_Z),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_first_16),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[4]  (
	.Q(clk_div_val_reg_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[4]),
	.EN(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[3]  (
	.Q(clk_div_val_reg_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[3]),
	.EN(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[2]  (
	.Q(clk_div_val_reg_Z[2]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[2]),
	.EN(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[1]  (
	.Q(clk_div_val_reg_Z[1]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[1]),
	.EN(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[0]  (
	.Q(clk_div_val_reg_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[0]),
	.EN(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_direct (
	.Q(stxs_direct_Z),
	.ADn(GND),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_state_i_0),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_lastbit (
	.Q(stxs_lastbit_Z),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_lastbit_8),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_midbit (
	.Q(stxs_midbit_Z),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_midbit_8_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE stxp_lastframe (
	.Q(stxp_lastframe_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxp_lastframe_10),
	.EN(un1_txfifo_read_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_state (
	.Q(stxs_state_Z),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(stxs_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_pktsel (
	.Q(stxs_pktsel_Z),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(VCC),
	.EN(stxs_pktsel_0_sqmuxa_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE stxs_first (
	.Q(stxs_first_Z),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_first_8),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[4]  (
	.Q(mtx_bitsel_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_bitsel_20[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[3]  (
	.Q(mtx_bitsel_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(mtx_bitsel_20[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[2]  (
	.Q(mtx_bitsel_Z[2]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_126_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[1]  (
	.Q(mtx_bitsel_Z[1]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_127_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_bitsel[0]  (
	.Q(mtx_bitsel_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_128_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[7]  (
	.Q(clk_div_val_reg_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[7]),
	.EN(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[6]  (
	.Q(clk_div_val_reg_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[6]),
	.EN(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:323
  SLE \clk_div_val_reg[5]  (
	.Q(clk_div_val_reg_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(clk_div_val[5]),
	.EN(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1238
  SLE \msrxp_frames[2]  (
	.Q(msrxp_frames_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_frames_8_Z[2]),
	.EN(un1_msrxp_strobe_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1238
  SLE \msrxp_frames[1]  (
	.Q(msrxp_frames_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_frames_8_Z[1]),
	.EN(un1_msrxp_strobe_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1238
  SLE \msrxp_frames[0]  (
	.Q(CO0_0),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxp_frames_8_Z[0]),
	.EN(un1_msrxp_strobe_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[7]  (
	.Q(rx_fifo_data_in[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_Z[6]),
	.EN(mtx_lastbit_RNIGT9A1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[6]  (
	.Q(rx_fifo_data_in[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_Z[5]),
	.EN(mtx_lastbit_RNIGT9A1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[5]  (
	.Q(rx_fifo_data_in[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_Z[4]),
	.EN(mtx_lastbit_RNIGT9A1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[4]  (
	.Q(rx_fifo_data_in[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_Z[3]),
	.EN(mtx_lastbit_RNIGT9A1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[3]  (
	.Q(rx_fifo_data_in[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_Z[2]),
	.EN(mtx_lastbit_RNIGT9A1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[2]  (
	.Q(rx_fifo_data_in[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_Z[1]),
	.EN(mtx_lastbit_RNIGT9A1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[1]  (
	.Q(rx_fifo_data_in[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_Z[0]),
	.EN(mtx_lastbit_RNIGT9A1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_datain[0]  (
	.Q(rx_fifo_data_in[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(spi_di_mux_Z),
	.EN(mtx_lastbit_RNIGT9A1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[2]  (
	.Q(msrxs_shiftreg_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_10_Z[2]),
	.EN(N_122),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[1]  (
	.Q(msrxs_shiftreg_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_10_Z[1]),
	.EN(N_122),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[0]  (
	.Q(msrxs_shiftreg_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_10_Z[0]),
	.EN(N_122),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[7]  (
	.Q(stxs_datareg_Z[7]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_21[7]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[6]  (
	.Q(stxs_datareg_Z[6]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_21[6]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[5]  (
	.Q(stxs_datareg_Z[5]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_21[5]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[4]  (
	.Q(stxs_datareg_Z[4]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_21[4]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[3]  (
	.Q(stxs_datareg_Z[3]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_21[3]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[2]  (
	.Q(stxs_datareg_Z[2]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_21[2]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[1]  (
	.Q(stxs_datareg_Z[1]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_21[1]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_datareg[0]  (
	.Q(stxs_datareg_Z[0]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_datareg_21[0]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[4]  (
	.Q(txfifo_datadelay_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[3]  (
	.Q(txfifo_datadelay_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[2]  (
	.Q(txfifo_datadelay_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[1]  (
	.Q(txfifo_datadelay_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[0]  (
	.Q(txfifo_datadelay_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitsel[2]  (
	.Q(stxs_bitsel_Z[2]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitsel_13[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitsel[1]  (
	.Q(stxs_bitsel_Z[1]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitsel_13[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitsel[0]  (
	.Q(stxs_bitsel_Z[0]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitsel_13[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_datahold[2]  (
	.Q(mtx_datahold_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[2]),
	.EN(mtx_fiforead_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_datahold[1]  (
	.Q(mtx_datahold_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[1]),
	.EN(mtx_fiforead_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:416
  SLE \mtx_datahold[0]  (
	.Q(mtx_datahold_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[0]),
	.EN(mtx_fiforead_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[6]  (
	.Q(msrxs_shiftreg_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_10_Z[6]),
	.EN(N_122),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[5]  (
	.Q(msrxs_shiftreg_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_10_Z[5]),
	.EN(N_122),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[4]  (
	.Q(msrxs_shiftreg_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_10_Z[4]),
	.EN(N_122),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1130
  SLE \msrxs_shiftreg[3]  (
	.Q(msrxs_shiftreg_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(msrxs_shiftreg_10_Z[3]),
	.EN(N_122),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[7]  (
	.Q(txfifo_datadelay_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[6]  (
	.Q(txfifo_datadelay_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:1014
  SLE \txfifo_datadelay[5]  (
	.Q(txfifo_datadelay_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(tx_fifo_data_out[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[1]  (
	.Q(stxs_bitcnt_Z[1]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitcnt_n1_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[0]  (
	.Q(stxs_bitcnt_Z[0]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(N_136_i),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[4]  (
	.Q(stxs_bitcnt_Z[4]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitcnt_n4_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[3]  (
	.Q(stxs_bitcnt_Z[3]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitcnt_n3_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:823
  SLE \stxs_bitcnt[2]  (
	.Q(stxs_bitcnt_Z[2]),
	.ADn(VCC),
	.ALn(un5_resetn_tx_i),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(stxs_bitcnt_n2_Z),
	.EN(clock_rx_fe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  ARI1 spi_clk_count_s_152 (
	.FCO(spi_clk_count_s_152_FCO),
	.S(spi_clk_count_s_152_S),
	.Y(spi_clk_count_s_152_Y),
	.B(spi_clk_count_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam spi_clk_count_s_152.INIT=20'h4AA00;
// @21:286
  ARI1 \spi_clk_count_cry[0]  (
	.FCO(spi_clk_count_cry_Z[0]),
	.S(spi_clk_count_s[0]),
	.Y(spi_clk_count_cry_Y[0]),
	.B(spi_clk_count_Z[0]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_s_152_FCO)
);
defparam \spi_clk_count_cry[0] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[1]  (
	.FCO(spi_clk_count_cry_Z[1]),
	.S(spi_clk_count_s[1]),
	.Y(spi_clk_count_cry_Y[1]),
	.B(spi_clk_count_Z[1]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[0])
);
defparam \spi_clk_count_cry[1] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[2]  (
	.FCO(spi_clk_count_cry_Z[2]),
	.S(spi_clk_count_s[2]),
	.Y(spi_clk_count_cry_Y[2]),
	.B(spi_clk_count_Z[2]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[1])
);
defparam \spi_clk_count_cry[2] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[3]  (
	.FCO(spi_clk_count_cry_Z[3]),
	.S(spi_clk_count_s[3]),
	.Y(spi_clk_count_cry_Y[3]),
	.B(spi_clk_count_Z[3]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[2])
);
defparam \spi_clk_count_cry[3] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[4]  (
	.FCO(spi_clk_count_cry_Z[4]),
	.S(spi_clk_count_s[4]),
	.Y(spi_clk_count_cry_Y[4]),
	.B(spi_clk_count_Z[4]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[3])
);
defparam \spi_clk_count_cry[4] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[5]  (
	.FCO(spi_clk_count_cry_Z[5]),
	.S(spi_clk_count_s[5]),
	.Y(spi_clk_count_cry_Y[5]),
	.B(spi_clk_count_Z[5]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[4])
);
defparam \spi_clk_count_cry[5] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_s[7]  (
	.FCO(spi_clk_count_s_FCO[7]),
	.S(spi_clk_count_s_Z[7]),
	.Y(spi_clk_count_s_Y[7]),
	.B(spi_clk_count_Z[7]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[6])
);
defparam \spi_clk_count_s[7] .INIT=20'h48800;
// @21:286
  ARI1 \spi_clk_count_cry[6]  (
	.FCO(spi_clk_count_cry_Z[6]),
	.S(spi_clk_count_s[6]),
	.Y(spi_clk_count_cry_Y[6]),
	.B(spi_clk_count_Z[6]),
	.C(spi_clk_count_lcry),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry_Z[5])
);
defparam \spi_clk_count_cry[6] .INIT=20'h48800;
  ARI1 mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_3 (
	.FCO(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_3_FCO),
	.S(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_3_S),
	.Y(N_150),
	.B(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_y1),
	.C(mtx_bitsel_Z[2]),
	.D(VCC),
	.A(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_y3),
	.FCI(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_co1_0)
);
defparam mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_3.INIT=20'h0EC2C;
  ARI1 mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_2 (
	.FCO(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_co1_0),
	.S(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_2_S),
	.Y(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_y3),
	.B(mtx_bitsel_Z[1]),
	.C(tx_fifo_data_out[6]),
	.D(tx_fifo_data_out[7]),
	.A(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_y0_0),
	.FCI(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_co0_0)
);
defparam mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_2.INIT=20'h0F588;
  ARI1 mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_1 (
	.FCO(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_co0_0),
	.S(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_1_S),
	.Y(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_y0_0),
	.B(mtx_bitsel_Z[1]),
	.C(tx_fifo_data_out[4]),
	.D(tx_fifo_data_out[5]),
	.A(mtx_bitsel_Z[0]),
	.FCI(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_co1)
);
defparam mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_1.INIT=20'h0FA44;
  ARI1 mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_0 (
	.FCO(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_co1),
	.S(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_0_S),
	.Y(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_y1),
	.B(mtx_bitsel_Z[1]),
	.C(mtx_datahold_Z[2]),
	.D(tx_fifo_data_out[3]),
	.A(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_y0),
	.FCI(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_co0)
);
defparam mtx_spi_data_out_5_u_i_m2_i_m2_2_1_wmux_0.INIT=20'h0F588;
  ARI1 mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_wmux (
	.FCO(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_co0),
	.S(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_wmux_S),
	.Y(mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_y0),
	.B(mtx_bitsel_Z[1]),
	.C(mtx_datahold_Z[0]),
	.D(mtx_datahold_Z[1]),
	.A(mtx_bitsel_Z[0]),
	.FCI(VCC)
);
defparam mtx_spi_data_out_5_u_i_m2_i_m2_2_1_0_wmux.INIT=20'h0FA44;
// @21:1130
  CFG3 mtx_lastbit_RNIGT9A1 (
	.A(mtx_lastbit_Z),
	.B(stxs_lastbit_Z),
	.C(N_122),
	.Y(mtx_lastbit_RNIGT9A1_Z)
);
defparam mtx_lastbit_RNIGT9A1.INIT=8'hE0;
// @21:1196
  CFG4 msrxp_alldone_8 (
	.A(SYNC3_msrxp_strobe_Z),
	.B(stxp_lastframe_Z),
	.C(mtx_lastframe_Z),
	.D(SYNC2_msrxp_strobe_Z),
	.Y(msrxp_alldone_8_Z)
);
defparam msrxp_alldone_8.INIT=16'h5400;
// @21:418
  CFG3 \mtx_bitsel_20_0_0_o2_2[4]  (
	.A(mtx_bitsel45),
	.B(N_106),
	.C(N_55_i),
	.Y(N_109)
);
defparam \mtx_bitsel_20_0_0_o2_2[4] .INIT=8'hDC;
// @21:418
  CFG3 clk_div_val_reg14_i_i_i_o2_i_o2_RNISJFI1 (
	.A(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.B(N_496_i),
	.C(spi_clk_tick_Z),
	.Y(N_55_i)
);
defparam clk_div_val_reg14_i_i_i_o2_i_o2_RNISJFI1.INIT=8'h80;
// @21:1240
  CFG3 \msrxp_frames_8[1]  (
	.A(CO0_0),
	.B(SYNC2_msrxp_pktsel_Z),
	.C(msrxp_frames_Z[1]),
	.Y(msrxp_frames_8_Z[1])
);
defparam \msrxp_frames_8[1] .INIT=8'h48;
// @21:823
  CFG4 stxs_datareg_1_sqmuxa_2_i (
	.A(stxs_bitcnt_Z[4]),
	.B(stxs_datareg_1_sqmuxa_2_i_1_Z),
	.C(stxs_midbit_7_2_Z),
	.D(un1_stxs_strobetx37_2),
	.Y(stxs_datareg_1_sqmuxa_2_i_Z)
);
defparam stxs_datareg_1_sqmuxa_2_i.INIT=16'h40FF;
// @21:823
  CFG4 stxs_datareg_1_sqmuxa_2_i_1 (
	.A(stxs_bitcnt_Z[1]),
	.B(stxs_bitcnt_Z[0]),
	.C(SYNC1_stxs_txready_Z),
	.D(txfifo_davailable_Z),
	.Y(stxs_datareg_1_sqmuxa_2_i_1_Z)
);
defparam stxs_datareg_1_sqmuxa_2_i_1.INIT=16'h0100;
// @21:1038
  CFG3 spi_data_out_u (
	.A(mtx_spi_data_out_Z),
	.B(SPIMODE),
	.C(SPI_FLASH_SDO_c_2),
	.Y(SPI_FLASH_SDO_c)
);
defparam spi_data_out_u.INIT=8'hF8;
// @21:418
  CFG2 un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0 (
	.A(spi_clk_tick_Z),
	.B(mtx_state_Z[4]),
	.Y(un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0_Z)
);
defparam un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0.INIT=4'h2;
// @21:1148
  CFG2 msrxs_first18 (
	.A(mtx_lastbit_Z),
	.B(stxs_lastbit_Z),
	.Y(msrxs_first18_Z)
);
defparam msrxs_first18.INIT=4'hE;
// @21:155
  CFG2 mtx_re_d (
	.A(mtx_re_q1_Z),
	.B(mtx_re_q2_Z),
	.Y(mtx_re_d_Z)
);
defparam mtx_re_d.INIT=4'h2;
// @21:1208
  CFG2 msrxp_alldone_0_sqmuxa (
	.A(SYNC2_msrxp_strobe_Z),
	.B(SYNC3_msrxp_strobe_Z),
	.Y(msrxp_alldone_0_sqmuxa_Z)
);
defparam msrxp_alldone_0_sqmuxa.INIT=4'h2;
// @21:1132
  CFG2 \msrxs_shiftreg_10[1]  (
	.A(mtx_lastbit_RNIGT9A1_Z),
	.B(msrxs_shiftreg_Z[0]),
	.Y(msrxs_shiftreg_10_Z[1])
);
defparam \msrxs_shiftreg_10[1] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_10[2]  (
	.A(mtx_lastbit_RNIGT9A1_Z),
	.B(msrxs_shiftreg_Z[1]),
	.Y(msrxs_shiftreg_10_Z[2])
);
defparam \msrxs_shiftreg_10[2] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_10[3]  (
	.A(mtx_lastbit_RNIGT9A1_Z),
	.B(msrxs_shiftreg_Z[2]),
	.Y(msrxs_shiftreg_10_Z[3])
);
defparam \msrxs_shiftreg_10[3] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_10[4]  (
	.A(mtx_lastbit_RNIGT9A1_Z),
	.B(msrxs_shiftreg_Z[3]),
	.Y(msrxs_shiftreg_10_Z[4])
);
defparam \msrxs_shiftreg_10[4] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_10[5]  (
	.A(mtx_lastbit_RNIGT9A1_Z),
	.B(msrxs_shiftreg_Z[4]),
	.Y(msrxs_shiftreg_10_Z[5])
);
defparam \msrxs_shiftreg_10[5] .INIT=4'h4;
// @21:1132
  CFG2 \msrxs_shiftreg_10[6]  (
	.A(mtx_lastbit_RNIGT9A1_Z),
	.B(msrxs_shiftreg_Z[5]),
	.Y(msrxs_shiftreg_10_Z[6])
);
defparam \msrxs_shiftreg_10[6] .INIT=4'h4;
// @21:268
  CFG2 clock_rx_fe_0_a2 (
	.A(clock_rx_q2_Z),
	.B(clock_rx_q3_Z),
	.Y(clock_rx_fe)
);
defparam clock_rx_fe_0_a2.INIT=4'h4;
// @21:418
  CFG2 un1_sresetn_9_0_0_o2 (
	.A(mtx_bitsel45),
	.B(N_55_i),
	.Y(N_486)
);
defparam un1_sresetn_9_0_0_o2.INIT=4'hB;
// @21:323
  CFG2 clk_div_val_reg14_i_i_i_o2_i_o2 (
	.A(mtx_state_Z[0]),
	.B(mtx_state_Z[1]),
	.Y(clk_div_val_reg14_i_i_i_o2_i_o2_Z)
);
defparam clk_div_val_reg14_i_i_i_o2_i_o2.INIT=4'hE;
// @42:306
  CFG2 spi_clk_tick_RNI75RA1 (
	.A(N_496_i),
	.B(spi_clk_tick_Z),
	.Y(N_489)
);
defparam spi_clk_tick_RNI75RA1.INIT=4'h7;
// @21:418
  CFG2 \mtx_bitsel_20_0_0_o2_0[4]  (
	.A(mtx_bitsel_Z[2]),
	.B(mtx_bitsel_Z[3]),
	.Y(N_491)
);
defparam \mtx_bitsel_20_0_0_o2_0[4] .INIT=4'hE;
// @21:416
  CFG2 N_56_i_i_o2 (
	.A(SPIMODE),
	.B(cfg_enable),
	.Y(N_496_i)
);
defparam N_56_i_i_o2.INIT=4'h8;
// @21:1214
  CFG2 msrxp_pktend20 (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(SYNC3_msrxp_pktsel_Z),
	.Y(msrxp_pktend20_Z)
);
defparam msrxp_pktend20.INIT=4'h4;
// @21:916
  CFG2 stxs_datareg_0_sqmuxa (
	.A(clock_rx_fe),
	.B(stxs_state_Z),
	.Y(stxs_datareg_0_sqmuxa_Z)
);
defparam stxs_datareg_0_sqmuxa.INIT=4'h2;
// @21:886
  CFG2 stxs_midbit_7_2 (
	.A(stxs_bitcnt_Z[2]),
	.B(stxs_bitcnt_Z[3]),
	.Y(stxs_midbit_7_2_Z)
);
defparam stxs_midbit_7_2.INIT=4'h1;
// @21:1234
  CFG2 rx_cmdsize_8_RNO_0 (
	.A(CO0_0),
	.B(msrxp_frames_Z[1]),
	.Y(N_24)
);
defparam rx_cmdsize_8_RNO_0.INIT=4'h6;
// @21:1043
  CFG2 active_0_a2 (
	.A(SPIMODE),
	.B(tx_fifo_empty),
	.Y(N_202)
);
defparam active_0_a2.INIT=4'h2;
// @21:1085
  CFG2 stxs_bitcnt_0_sqmuxa (
	.A(un1_stxs_bitsel_1_i),
	.B(stxs_state_Z),
	.Y(stxs_bitcnt_0_sqmuxa_0)
);
defparam stxs_bitcnt_0_sqmuxa.INIT=4'h4;
// @21:823
  CFG2 spi_data_out_u_2_0_RNO (
	.A(SPIMODE),
	.B(stxs_txzeros_Z),
	.Y(spi_data_out_sn_N_3)
);
defparam spi_data_out_u_2_0_RNO.INIT=4'h1;
// @21:1063
  CFG2 stx_async_reset_ok_5_0_a2_0_a2 (
	.A(SPIMODE),
	.B(cfg_enable),
	.Y(stx_async_reset_ok_5)
);
defparam stx_async_reset_ok_5_0_a2_0_a2.INIT=4'h4;
// @21:1240
  CFG2 \msrxp_frames_8[0]  (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(CO0_0),
	.Y(msrxp_frames_8_Z[0])
);
defparam \msrxp_frames_8[0] .INIT=4'h2;
// @21:1194
  CFG2 un1_msrxp_strobe (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(rx_fifo_write),
	.Y(un1_msrxp_strobe_0)
);
defparam un1_msrxp_strobe.INIT=4'hD;
// @21:418
  CFG2 mtx_first_RNO (
	.A(N_55_i),
	.B(mtx_holdsel_Z),
	.Y(mtx_first_16)
);
defparam mtx_first_RNO.INIT=4'h2;
// @21:1163
  CFG2 msrxs_pktsel (
	.A(mtx_pktsel_Z),
	.B(stxs_pktsel_Z),
	.Y(msrxs_pktsel_Z)
);
defparam msrxs_pktsel.INIT=4'hE;
// @21:264
  CFG3 spi_di_mux (
	.A(SPIMODE),
	.B(SPI_FLASH_SDI_c),
	.C(data_rx_q2_Z),
	.Y(spi_di_mux_Z)
);
defparam spi_di_mux.INIT=8'hD8;
// @21:416
  CFG3 \mtx_state_ns_i_0_0_m2[2]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel45),
	.C(mtx_state_Z[2]),
	.Y(N_141)
);
defparam \mtx_state_ns_i_0_0_m2[2] .INIT=8'hD8;
// @21:1240
  CFG4 rx_cmdsize_8_1 (
	.A(cfg_cmdsize[0]),
	.B(CO0_0),
	.C(rx_fifo_write),
	.D(SYNC2_msrxp_pktsel_Z),
	.Y(rx_cmdsize_8_1_Z)
);
defparam rx_cmdsize_8_1.INIT=16'h6000;
// @21:276
  CFG4 spi_clk_nextd10_NE_3 (
	.A(clk_div_val_reg_Z[1]),
	.B(clk_div_val_reg_Z[0]),
	.C(spi_clk_count_Z[1]),
	.D(spi_clk_count_Z[0]),
	.Y(spi_clk_nextd10_NE_3_Z)
);
defparam spi_clk_nextd10_NE_3.INIT=16'h7BDE;
// @21:276
  CFG4 spi_clk_nextd10_NE_2 (
	.A(clk_div_val_reg_Z[3]),
	.B(clk_div_val_reg_Z[2]),
	.C(spi_clk_count_Z[3]),
	.D(spi_clk_count_Z[2]),
	.Y(spi_clk_nextd10_NE_2_Z)
);
defparam spi_clk_nextd10_NE_2.INIT=16'h7BDE;
// @21:276
  CFG4 spi_clk_nextd10_NE_1 (
	.A(clk_div_val_reg_Z[5]),
	.B(clk_div_val_reg_Z[4]),
	.C(spi_clk_count_Z[5]),
	.D(spi_clk_count_Z[4]),
	.Y(spi_clk_nextd10_NE_1_Z)
);
defparam spi_clk_nextd10_NE_1.INIT=16'h7BDE;
// @21:276
  CFG4 spi_clk_nextd10_NE_0 (
	.A(clk_div_val_reg_Z[7]),
	.B(clk_div_val_reg_Z[6]),
	.C(spi_clk_count_Z[7]),
	.D(spi_clk_count_Z[6]),
	.Y(spi_clk_nextd10_NE_0_Z)
);
defparam spi_clk_nextd10_NE_0.INIT=16'h7BDE;
// @21:916
  CFG3 stxs_datareg_1_sqmuxa_1 (
	.A(stxs_bitcnt_0_sqmuxa_0),
	.B(stxs_direct_Z),
	.C(clock_rx_fe),
	.Y(stxs_datareg_1_sqmuxa_1_Z)
);
defparam stxs_datareg_1_sqmuxa_1.INIT=8'h20;
// @21:853
  CFG4 stxs_lastbit_8_0_a2_0_a2 (
	.A(stxs_bitsel_Z[0]),
	.B(stxs_state_Z),
	.C(stxs_bitsel_Z[2]),
	.D(stxs_bitsel_Z[1]),
	.Y(stxs_lastbit_8)
);
defparam stxs_lastbit_8_0_a2_0_a2.INIT=16'h0008;
// @21:469
  CFG3 mtx_bitsel45_0_a2_0_a2 (
	.A(tx_fifo_empty),
	.B(N_496_i),
	.C(cfg_enable_P1_Z),
	.Y(mtx_bitsel45)
);
defparam mtx_bitsel45_0_a2_0_a2.INIT=8'h40;
// @21:416
  CFG4 \mtx_state_ns_i_0_0_a2[1]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel45),
	.C(mtx_state_Z[5]),
	.D(mtx_state_Z[0]),
	.Y(N_183)
);
defparam \mtx_state_ns_i_0_0_a2[1] .INIT=16'h080A;
// @21:416
  CFG3 \mtx_state_ns_0_0_0_a2_0[0]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel45),
	.C(mtx_state_Z[1]),
	.Y(N_186)
);
defparam \mtx_state_ns_0_0_0_a2_0[0] .INIT=8'h20;
// @21:612
  CFG3 mtx_state_1_sqmuxa_1_0_a2_0_a2 (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa),
	.Y(mtx_state_1_sqmuxa_1)
);
defparam mtx_state_1_sqmuxa_1_0_a2_0_a2.INIT=8'h10;
// @21:916
  CFG3 un1_stxs_bitsel_1_0_a2_0_a2 (
	.A(stxs_bitsel_Z[2]),
	.B(stxs_bitsel_Z[1]),
	.C(stxs_bitsel_Z[0]),
	.Y(un1_stxs_bitsel_1_i)
);
defparam un1_stxs_bitsel_1_0_a2_0_a2.INIT=8'h01;
// @21:1150
  CFG3 msrxs_first_7 (
	.A(stxs_first_Z),
	.B(SPIMODE),
	.C(mtx_firstrx_Z),
	.Y(msrxs_first_7_Z)
);
defparam msrxs_first_7.INIT=8'hF2;
// @21:853
  CFG3 stxs_first_8_f0 (
	.A(stxs_first_Z),
	.B(stxs_state_Z),
	.C(un1_stxs_bitsel_1_i),
	.Y(stxs_first_8)
);
defparam stxs_first_8_f0.INIT=8'h3B;
// @21:418
  CFG2 un1_mtx_bitsel_1_sqmuxa_1_0_0_a2 (
	.A(N_489),
	.B(mtx_state_Z[2]),
	.Y(un1_mtx_bitsel_1_sqmuxa_1_0_a2_0)
);
defparam un1_mtx_bitsel_1_sqmuxa_1_0_0_a2.INIT=4'h4;
// @21:823
  CFG3 stxs_bitcnt_c2 (
	.A(stxs_bitcnt_Z[2]),
	.B(stxs_bitcnt_Z[1]),
	.C(stxs_bitcnt_Z[0]),
	.Y(stxs_bitcnt_c2_Z)
);
defparam stxs_bitcnt_c2.INIT=8'h80;
// @21:823
  CFG3 stxs_bitcnt_n1 (
	.A(stxs_bitcnt_Z[1]),
	.B(stxs_bitcnt_Z[0]),
	.C(stxs_bitcnt_0_sqmuxa_0),
	.Y(stxs_bitcnt_n1_Z)
);
defparam stxs_bitcnt_n1.INIT=8'h60;
// @21:1016
  CFG2 stxp_lastframe_10_0_a2_0_a2 (
	.A(N_238),
	.B(SPIMODE),
	.Y(stxp_lastframe_10)
);
defparam stxp_lastframe_10_0_a2_0_a2.INIT=4'h2;
// @21:848
  CFG3 \stxs_bitsel_13_0_0_o2[1]  (
	.A(stxs_state_Z),
	.B(clock_rx_fe),
	.C(stxs_bitsel_Z[0]),
	.Y(N_495)
);
defparam \stxs_bitsel_13_0_0_o2[1] .INIT=8'hF7;
// @21:853
  CFG3 stxs_txzeros_10_f0 (
	.A(stxs_txzeros_Z),
	.B(stxs_state_Z),
	.C(stxs_dataerr_1_sqmuxa_Z),
	.Y(stxs_txzeros_10)
);
defparam stxs_txzeros_10_f0.INIT=8'hC8;
// @21:716
  CFG3 tx_alldone (
	.A(rx_alldone_6),
	.B(SPIMODE),
	.C(mtx_alldone_Z),
	.Y(tx_done)
);
defparam tx_alldone.INIT=8'hF2;
// @21:1068
  CFG3 un5_resetn_tx (
	.A(INIT_DONE_int),
	.B(stx_async_reset_ok_Z),
	.C(ssel_rx_q2),
	.Y(un5_resetn_tx_Z)
);
defparam un5_resetn_tx.INIT=8'h2A;
// @21:416
  CFG2 mtx_alldone_RNO (
	.A(mtx_oen_1_sqmuxa),
	.B(mtx_lastframe_Z),
	.Y(N_51_i)
);
defparam mtx_alldone_RNO.INIT=4'h8;
// @21:1132
  CFG2 \msrxs_shiftreg_10[0]  (
	.A(mtx_lastbit_RNIGT9A1_Z),
	.B(spi_di_mux_Z),
	.Y(msrxs_shiftreg_10_Z[0])
);
defparam \msrxs_shiftreg_10[0] .INIT=4'h4;
// @21:853
  CFG4 stxs_checkorun_12_u (
	.A(stxs_state_Z),
	.B(stxs_dataerr_0_sqmuxa_Z),
	.C(cfg_frameurun),
	.D(stxs_checkorun_Z),
	.Y(stxs_checkorun_12)
);
defparam stxs_checkorun_12_u.INIT=16'hAF8D;
// @21:1035
  CFG4 txfifo_read (
	.A(SYNC3_stxp_strobetx_Z),
	.B(mtx_fiforead_Z),
	.C(SPIMODE),
	.D(SYNC2_stxp_strobetx_Z),
	.Y(tx_fifo_read)
);
defparam txfifo_read.INIT=16'hC5C0;
// @21:853
  CFG4 stxs_dataerr_12_u (
	.A(stxs_dataerr_Z),
	.B(stxs_checkorun_Z),
	.C(stxs_dataerr_1_sqmuxa_Z),
	.D(stxs_state_Z),
	.Y(stxs_dataerr_12)
);
defparam stxs_dataerr_12_u.INIT=16'hCA00;
// @21:1038
  CFG4 spi_data_out_u_2_0 (
	.A(txfifo_datadelay_Z[7]),
	.B(stxs_direct_Z),
	.C(stxs_datareg_Z[7]),
	.D(spi_data_out_sn_N_3),
	.Y(SPI_FLASH_SDO_c_2)
);
defparam spi_data_out_u_2_0.INIT=16'hB800;
// @21:853
  CFG4 stxs_state_0_sqmuxa_0_a2_0_a2 (
	.A(stx_async_reset_ok_5),
	.B(clock_rx_fe),
	.C(cfg_enable_P1_Z),
	.D(stxs_state_Z),
	.Y(stxs_state_0_sqmuxa)
);
defparam stxs_state_0_sqmuxa_0_a2_0_a2.INIT=16'h0080;
// @21:1043
  CFG4 active_0 (
	.A(stxs_state_Z),
	.B(N_202),
	.C(mtx_rxbusy_Z),
	.D(mtx_busy_Z),
	.Y(active)
);
defparam active_0.INIT=16'hFFFE;
// @21:902
  CFG4 un1_stxs_bitcnt_1 (
	.A(stxs_bitcnt_Z[0]),
	.B(stxs_midbit_7_2_Z),
	.C(stxs_bitcnt_Z[4]),
	.D(stxs_bitcnt_Z[1]),
	.Y(un1_stxs_bitcnt_1_i)
);
defparam un1_stxs_bitcnt_1.INIT=16'h0400;
// @21:886
  CFG4 stxs_midbit_7 (
	.A(stxs_bitcnt_Z[0]),
	.B(stxs_midbit_7_2_Z),
	.C(stxs_bitcnt_Z[4]),
	.D(stxs_bitcnt_Z[1]),
	.Y(stxs_midbit_7_Z)
);
defparam stxs_midbit_7.INIT=16'h0008;
// @21:416
  CFG4 \mtx_state_ns_0_0_0[0]  (
	.A(spi_clk_tick_Z),
	.B(mtx_state_Z[0]),
	.C(N_186),
	.D(N_496_i),
	.Y(mtx_state_ns[0])
);
defparam \mtx_state_ns_0_0_0[0] .INIT=16'hF4FF;
// @21:704
  CFG4 txfifo_dhold_dec_2_0_a3_0_a2 (
	.A(mtx_bitsel_Z[4]),
	.B(mtx_bitsel_Z[0]),
	.C(mtx_bitsel_Z[1]),
	.D(N_491),
	.Y(mtx_midbit_6)
);
defparam txfifo_dhold_dec_2_0_a3_0_a2.INIT=16'h0010;
// @21:823
  CFG4 stxs_bitcnt_n2 (
	.A(stxs_bitcnt_Z[2]),
	.B(stxs_bitcnt_Z[1]),
	.C(stxs_bitcnt_Z[0]),
	.D(stxs_bitcnt_0_sqmuxa_0),
	.Y(stxs_bitcnt_n2_Z)
);
defparam stxs_bitcnt_n2.INIT=16'h6A00;
// @21:848
  CFG4 un1_stxs_strobetx37_2_0 (
	.A(un1_stxs_bitsel_1_i),
	.B(clock_rx_fe),
	.C(stxs_direct_Z),
	.D(stxs_state_Z),
	.Y(un1_stxs_strobetx37_2)
);
defparam un1_stxs_strobetx37_2_0.INIT=16'h7333;
// @21:416
  CFG4 \mtx_bitsel_20_0_0_o2_0_RNIN0BU[4]  (
	.A(mtx_bitsel_Z[4]),
	.B(mtx_bitsel_Z[0]),
	.C(mtx_bitsel_Z[1]),
	.D(N_491),
	.Y(N_270_i)
);
defparam \mtx_bitsel_20_0_0_o2_0_RNIN0BU[4] .INIT=16'h0001;
// @21:1085
  CFG4 mtx_lastframe_1_sqmuxa_0_a3_0_a2_0 (
	.A(mtx_state_Z[3]),
	.B(mtx_bitsel_Z[4]),
	.C(N_489),
	.D(N_491),
	.Y(N_542)
);
defparam mtx_lastframe_1_sqmuxa_0_a3_0_a2_0.INIT=16'h0002;
// @21:1085
  CFG2 mtx_re_RNO (
	.A(N_489),
	.B(mtx_state_Z[3]),
	.Y(N_498_i)
);
defparam mtx_re_RNO.INIT=4'h4;
// @21:418
  CFG3 un1_sresetn_9_0_0 (
	.A(N_486),
	.B(un1_mtx_bitsel_1_sqmuxa_1_0_a2_0),
	.C(mtx_state_Z[0]),
	.Y(un1_sresetn_9_0_0_0)
);
defparam un1_sresetn_9_0_0.INIT=8'hDC;
// @21:418
  CFG3 un1_sresetn_15_i_i_o2_0 (
	.A(N_489),
	.B(mtx_state_Z[4]),
	.C(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.Y(N_106)
);
defparam un1_sresetn_15_i_i_o2_0.INIT=8'hAB;
// @21:853
  CFG4 stxs_strobetx_12_iv (
	.A(un1_stxs_bitcnt_1_i),
	.B(stxs_dataerr_0_sqmuxa_Z),
	.C(stxs_strobetx_Z),
	.D(stxs_state_Z),
	.Y(stxs_strobetx_12)
);
defparam stxs_strobetx_12_iv.INIT=16'hEC00;
// @21:1240
  CFG4 \msrxp_frames_8[2]  (
	.A(msrxp_frames_Z[1]),
	.B(msrxp_frames_Z[2]),
	.C(SYNC2_msrxp_pktsel_Z),
	.D(CO0_0),
	.Y(msrxp_frames_8_Z[2])
);
defparam \msrxp_frames_8[2] .INIT=16'h60C0;
// @21:848
  CFG4 \stxs_bitsel_13_0_0[0]  (
	.A(stxs_state_Z),
	.B(stxs_bitsel_Z[0]),
	.C(stxs_pktsel_0_sqmuxa_0_0_0),
	.D(clock_rx_fe),
	.Y(stxs_bitsel_13[0])
);
defparam \stxs_bitsel_13_0_0[0] .INIT=16'hF6FC;
// @25:292
  CFG4 rx_cmdsize_8_RNO (
	.A(cfg_cmdsize[2]),
	.B(msrxp_frames_Z[2]),
	.C(msrxp_frames_Z[1]),
	.D(CO0_0),
	.Y(rx_cmdsize_6_2)
);
defparam rx_cmdsize_8_RNO.INIT=16'h9666;
// @21:630
  CFG2 spi_ssel_pos_RNO (
	.A(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.B(mtx_holdsel_Z),
	.Y(N_40_i)
);
defparam spi_ssel_pos_RNO.INIT=4'h2;
// @21:416
  CFG2 mtx_holdsel_RNO (
	.A(N_489),
	.B(mtx_state_Z[4]),
	.Y(un1_mtx_bitsel_0_sqmuxa_i)
);
defparam mtx_holdsel_RNO.INIT=4'h4;
// @21:1014
  CFG3 stxp_lastframe_RNO (
	.A(SYNC2_stxp_strobetx_Z),
	.B(SPIMODE),
	.C(SYNC3_stxp_strobetx_Z),
	.Y(un1_txfifo_read_i)
);
defparam stxp_lastframe_RNO.INIT=8'hCE;
// @21:823
  CFG2 \stxs_bitcnt_RNO[0]  (
	.A(stxs_bitcnt_0_sqmuxa_0),
	.B(stxs_bitcnt_Z[0]),
	.Y(N_136_i)
);
defparam \stxs_bitcnt_RNO[0] .INIT=4'h2;
// @21:267
  CFG4 clock_rx_re_i_0_o2 (
	.A(mtx_re_d_Z),
	.B(SPIMODE),
	.C(clock_rx_q3_Z),
	.D(clock_rx_q2_Z),
	.Y(N_122)
);
defparam clock_rx_re_i_0_o2.INIT=16'h8B88;
// @21:416
  CFG4 \mtx_state_RNO[4]  (
	.A(spi_clk_tick_Z),
	.B(N_496_i),
	.C(mtx_state_Z[3]),
	.D(mtx_state_Z[4]),
	.Y(N_220_i)
);
defparam \mtx_state_RNO[4] .INIT=16'hC480;
// @21:848
  CFG4 \stxs_datareg_21_iv_0[5]  (
	.A(stxs_datareg_0_sqmuxa_Z),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[4]),
	.D(stxs_datareg_Z[4]),
	.Y(stxs_datareg_21_iv_0_Z[5])
);
defparam \stxs_datareg_21_iv_0[5] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_21_iv_0[6]  (
	.A(stxs_datareg_0_sqmuxa_Z),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[5]),
	.D(stxs_datareg_Z[5]),
	.Y(stxs_datareg_21_iv_0_Z[6])
);
defparam \stxs_datareg_21_iv_0[6] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_21_iv_0[3]  (
	.A(stxs_datareg_0_sqmuxa_Z),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[2]),
	.D(stxs_datareg_Z[2]),
	.Y(stxs_datareg_21_iv_0_Z[3])
);
defparam \stxs_datareg_21_iv_0[3] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_21_iv_0[1]  (
	.A(stxs_datareg_0_sqmuxa_Z),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[0]),
	.D(stxs_datareg_Z[0]),
	.Y(stxs_datareg_21_iv_0_Z[1])
);
defparam \stxs_datareg_21_iv_0[1] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_21_iv_0[2]  (
	.A(stxs_datareg_0_sqmuxa_Z),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[1]),
	.D(stxs_datareg_Z[1]),
	.Y(stxs_datareg_21_iv_0_Z[2])
);
defparam \stxs_datareg_21_iv_0[2] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_21_iv_0[7]  (
	.A(stxs_datareg_0_sqmuxa_Z),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[6]),
	.D(stxs_datareg_Z[6]),
	.Y(stxs_datareg_21_iv_0_Z[7])
);
defparam \stxs_datareg_21_iv_0[7] .INIT=16'hECA0;
// @21:848
  CFG4 \stxs_datareg_21_iv_0[4]  (
	.A(stxs_datareg_0_sqmuxa_Z),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay_Z[3]),
	.D(stxs_datareg_Z[3]),
	.Y(stxs_datareg_21_iv_0_Z[4])
);
defparam \stxs_datareg_21_iv_0[4] .INIT=16'hECA0;
// @21:1240
  CFG4 rx_cmdsize_8 (
	.A(rx_cmdsize_6_2),
	.B(rx_cmdsize_8_1_Z),
	.C(cfg_cmdsize[1]),
	.D(N_24),
	.Y(rx_cmdsize_8_Z)
);
defparam rx_cmdsize_8.INIT=16'h4004;
// @21:276
  CFG4 spi_clk_nextd10_NE (
	.A(spi_clk_nextd10_NE_3_Z),
	.B(spi_clk_nextd10_NE_2_Z),
	.C(spi_clk_nextd10_NE_1_Z),
	.D(spi_clk_nextd10_NE_0_Z),
	.Y(spi_clk_nextd11)
);
defparam spi_clk_nextd10_NE.INIT=16'hFFFE;
// @21:1085
  CFG3 mtx_lastframe_1_sqmuxa_0_a3_0_a2 (
	.A(mtx_bitsel_Z[1]),
	.B(N_542),
	.C(mtx_bitsel_Z[0]),
	.Y(mtx_lastframe_1_sqmuxa)
);
defparam mtx_lastframe_1_sqmuxa_0_a3_0_a2.INIT=8'h08;
// @21:848
  CFG3 un1_stxs_datareg_2_sqmuxa (
	.A(stxs_state_Z),
	.B(un1_stxs_bitsel_1_i),
	.C(un1_stxs_strobetx37_2),
	.Y(un1_stxs_datareg_2_sqmuxa_Z)
);
defparam un1_stxs_datareg_2_sqmuxa.INIT=8'hF8;
// @21:891
  CFG3 stxs_dataerr_1_sqmuxa (
	.A(stxs_midbit_7_Z),
	.B(txfifo_davailable_Z),
	.C(stxs_dataerr_Z),
	.Y(stxs_dataerr_1_sqmuxa_Z)
);
defparam stxs_dataerr_1_sqmuxa.INIT=8'hA2;
// @21:891
  CFG3 stxs_dataerr_0_sqmuxa (
	.A(stxs_midbit_7_Z),
	.B(txfifo_davailable_Z),
	.C(stxs_dataerr_Z),
	.Y(stxs_dataerr_0_sqmuxa_Z)
);
defparam stxs_dataerr_0_sqmuxa.INIT=8'h08;
// @21:416
  CFG3 \mtx_state_ns_i_0_0_a2_1[3]  (
	.A(mtx_lastframe_Z),
	.B(N_270_i),
	.C(mtx_consecutive_Z),
	.Y(N_546)
);
defparam \mtx_state_ns_i_0_0_a2_1[3] .INIT=8'h8C;
// @21:418
  CFG4 un1_mtx_alldone_2_sqmuxa_i_0_0 (
	.A(mtx_state_Z[5]),
	.B(spi_clk_tick_Z),
	.C(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.D(N_496_i),
	.Y(N_53)
);
defparam un1_mtx_alldone_2_sqmuxa_i_0_0.INIT=16'hC8FF;
// @21:418
  CFG4 un1_mtx_bitsel_1_sqmuxa_1_0_0 (
	.A(N_486),
	.B(un1_mtx_bitsel_1_sqmuxa_1_0_a2_0),
	.C(mtx_busy_Z),
	.D(mtx_state_Z[0]),
	.Y(un1_mtx_bitsel_1_sqmuxa_1_0_1)
);
defparam un1_mtx_bitsel_1_sqmuxa_1_0_0.INIT=16'hCDCC;
// @21:853
  CFG2 stxs_midbit_8 (
	.A(stxs_midbit_7_Z),
	.B(stxs_state_Z),
	.Y(stxs_midbit_8_Z)
);
defparam stxs_midbit_8.INIT=4'h8;
// @21:823
  CFG3 stxs_bitcnt_n3 (
	.A(stxs_bitcnt_c2_Z),
	.B(stxs_bitcnt_0_sqmuxa_0),
	.C(stxs_bitcnt_Z[3]),
	.Y(stxs_bitcnt_n3_Z)
);
defparam stxs_bitcnt_n3.INIT=8'h48;
// @21:823
  CFG4 stxs_bitcnt_n4 (
	.A(stxs_bitcnt_c2_Z),
	.B(stxs_bitcnt_0_sqmuxa_0),
	.C(stxs_bitcnt_Z[3]),
	.D(stxs_bitcnt_Z[4]),
	.Y(stxs_bitcnt_n4_Z)
);
defparam stxs_bitcnt_n4.INIT=16'h4C80;
// @21:853
  CFG4 stxs_pktsel_0_sqmuxa_0_0 (
	.A(stxs_state_Z),
	.B(un1_stxs_bitsel_1_i),
	.C(clock_rx_fe),
	.D(stxs_state_0_sqmuxa),
	.Y(stxs_pktsel_0_sqmuxa_0_0_0)
);
defparam stxs_pktsel_0_sqmuxa_0_0.INIT=16'hFF80;
// @21:416
  CFG4 \mtx_state_RNO[1]  (
	.A(spi_clk_tick_Z),
	.B(mtx_state_Z[1]),
	.C(N_183),
	.D(N_496_i),
	.Y(N_214_i)
);
defparam \mtx_state_RNO[1] .INIT=16'h0E00;
// @21:416
  CFG4 mtx_pktsel_RNO (
	.A(N_496_i),
	.B(mtx_holdsel_Z),
	.C(mtx_bitsel45),
	.D(N_55_i),
	.Y(N_258_i)
);
defparam mtx_pktsel_RNO.INIT=16'hA888;
// @21:848
  CFG3 \stxs_bitsel_13_0_0[1]  (
	.A(stxs_pktsel_0_sqmuxa_0_0_0),
	.B(stxs_bitsel_Z[1]),
	.C(N_495),
	.Y(stxs_bitsel_13[1])
);
defparam \stxs_bitsel_13_0_0[1] .INIT=8'hEB;
// @21:297
  CFG2 spi_clk_count_1_sqmuxa_i_i_a2 (
	.A(N_496_i),
	.B(spi_clk_nextd11),
	.Y(spi_clk_count_lcry)
);
defparam spi_clk_count_1_sqmuxa_i_i_a2.INIT=4'h8;
// @21:1085
  CFG3 mtx_oen_1_sqmuxa_0_a3_0_a2 (
	.A(N_489),
	.B(mtx_state_Z[4]),
	.C(N_270_i),
	.Y(mtx_oen_1_sqmuxa)
);
defparam mtx_oen_1_sqmuxa_0_a3_0_a2.INIT=8'h40;
// @21:612
  CFG3 mtx_fiforead_0_sqmuxa_0_a3_0_a2 (
	.A(mtx_bitsel_Z[1]),
	.B(N_542),
	.C(mtx_bitsel_Z[0]),
	.Y(mtx_fiforead_0_sqmuxa)
);
defparam mtx_fiforead_0_sqmuxa_0_a3_0_a2.INIT=8'h80;
// @21:418
  CFG3 un1_mtx_alldone_2_sqmuxa_2_i_0_a2_0 (
	.A(spi_clk_tick_Z),
	.B(N_270_i),
	.C(mtx_state_Z[4]),
	.Y(N_545)
);
defparam un1_mtx_alldone_2_sqmuxa_2_i_0_a2_0.INIT=8'h80;
// @21:418
  CFG3 un1_sresetn_10_0_0_a2 (
	.A(mtx_bitsel_Z[1]),
	.B(N_542),
	.C(mtx_bitsel_Z[0]),
	.Y(N_547)
);
defparam un1_sresetn_10_0_0_a2.INIT=8'h40;
// @21:418
  CFG3 \mtx_bitsel_20_0_0_o2_1[4]  (
	.A(mtx_bitsel_Z[1]),
	.B(N_109),
	.C(mtx_bitsel_Z[0]),
	.Y(N_492)
);
defparam \mtx_bitsel_20_0_0_o2_1[4] .INIT=8'hFE;
// @21:848
  CFG4 \stxs_bitsel_13_0_0[2]  (
	.A(stxs_bitsel_Z[1]),
	.B(stxs_bitsel_Z[2]),
	.C(stxs_pktsel_0_sqmuxa_0_0_0),
	.D(N_495),
	.Y(stxs_bitsel_13[2])
);
defparam \stxs_bitsel_13_0_0[2] .INIT=16'hFCF9;
// @21:848
  CFG2 \stxs_datareg_RNO[0]  (
	.A(un1_stxs_datareg_2_sqmuxa_Z),
	.B(tx_fifo_data_out[0]),
	.Y(stxs_datareg_21[0])
);
defparam \stxs_datareg_RNO[0] .INIT=4'h8;
// @21:416
  CFG4 \mtx_state_RNO[2]  (
	.A(spi_clk_tick_Z),
	.B(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.C(N_496_i),
	.D(N_141),
	.Y(N_216_i)
);
defparam \mtx_state_RNO[2] .INIT=16'hD000;
// @21:1130
  CFG4 msrxs_strobe_RNO (
	.A(stxs_midbit_Z),
	.B(mtx_midbit_Z),
	.C(msrxs_first18_Z),
	.D(N_122),
	.Y(un1_msrxs_datain_1_sqmuxa_1_i)
);
defparam msrxs_strobe_RNO.INIT=16'hFE00;
// @21:418
  CFG4 un1_sresetn_15_i_i_0 (
	.A(N_55_i),
	.B(N_270_i),
	.C(N_106),
	.D(mtx_bitsel45),
	.Y(un1_sresetn_15_i_i_0_Z)
);
defparam un1_sresetn_15_i_i_0.INIT=16'hAE04;
// @21:848
  CFG3 \stxs_datareg_21_iv[1]  (
	.A(tx_fifo_data_out[1]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_21_iv_0_Z[1]),
	.Y(stxs_datareg_21[1])
);
defparam \stxs_datareg_21_iv[1] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_21_iv[4]  (
	.A(tx_fifo_data_out[4]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_21_iv_0_Z[4]),
	.Y(stxs_datareg_21[4])
);
defparam \stxs_datareg_21_iv[4] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_21_iv[6]  (
	.A(tx_fifo_data_out[6]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_21_iv_0_Z[6]),
	.Y(stxs_datareg_21[6])
);
defparam \stxs_datareg_21_iv[6] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_21_iv[5]  (
	.A(tx_fifo_data_out[5]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_21_iv_0_Z[5]),
	.Y(stxs_datareg_21[5])
);
defparam \stxs_datareg_21_iv[5] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_21_iv[3]  (
	.A(tx_fifo_data_out[3]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_21_iv_0_Z[3]),
	.Y(stxs_datareg_21[3])
);
defparam \stxs_datareg_21_iv[3] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_21_iv[7]  (
	.A(tx_fifo_data_out[7]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_21_iv_0_Z[7]),
	.Y(stxs_datareg_21[7])
);
defparam \stxs_datareg_21_iv[7] .INIT=8'hF8;
// @21:848
  CFG3 \stxs_datareg_21_iv[2]  (
	.A(tx_fifo_data_out[2]),
	.B(un1_stxs_datareg_2_sqmuxa_Z),
	.C(stxs_datareg_21_iv_0_Z[2]),
	.Y(stxs_datareg_21[2])
);
defparam \stxs_datareg_21_iv[2] .INIT=8'hF8;
// @21:416
  CFG4 \mtx_state_ns_i_0_0_a2[3]  (
	.A(spi_clk_tick_Z),
	.B(N_546),
	.C(mtx_state_Z[2]),
	.D(mtx_state_Z[4]),
	.Y(N_164)
);
defparam \mtx_state_ns_i_0_0_a2[3] .INIT=16'h080A;
// @21:416
  CFG4 \mtx_state_ns_0_0_0_a2[5]  (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(N_496_i),
	.D(N_545),
	.Y(N_528)
);
defparam \mtx_state_ns_0_0_0_a2[5] .INIT=16'hD000;
// @21:1085
  CFG3 mtx_consecutive_0_sqmuxa_0_a3_0_a2 (
	.A(tx_fifo_empty),
	.B(mtx_lastframe_Z),
	.C(N_547),
	.Y(mtx_consecutive_0_sqmuxa)
);
defparam mtx_consecutive_0_sqmuxa_0_a3_0_a2.INIT=8'h10;
// @21:418
  CFG4 un1_mtx_alldone_2_sqmuxa_2_i_0_0 (
	.A(N_496_i),
	.B(N_545),
	.C(un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2_0_Z),
	.D(clk_div_val_reg14_i_i_i_o2_i_o2_Z),
	.Y(N_25)
);
defparam un1_mtx_alldone_2_sqmuxa_2_i_0_0.INIT=16'hFDDD;
// @21:418
  CFG4 un1_sresetn_10_0_0 (
	.A(mtx_oen_1_sqmuxa),
	.B(N_547),
	.C(mtx_consecutive_Z),
	.D(mtx_lastframe_Z),
	.Y(un1_sresetn_10_0_0_0)
);
defparam un1_sresetn_10_0_0.INIT=16'hCCEC;
// @21:286
  CFG2 spi_clk_tick_RNO (
	.A(N_496_i),
	.B(spi_clk_nextd11),
	.Y(N_485_i)
);
defparam spi_clk_tick_RNO.INIT=4'h2;
// @21:418
  CFG4 un1_sresetn_15_i_i (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa),
	.D(un1_sresetn_15_i_i_0_Z),
	.Y(un1_sresetn_15_i_i_0_0)
);
defparam un1_sresetn_15_i_i.INIT=16'hFF20;
// @21:416
  CFG4 \mtx_state_ns_0_0_0[5]  (
	.A(mtx_state_Z[5]),
	.B(spi_clk_tick_Z),
	.C(N_496_i),
	.D(N_528),
	.Y(mtx_state_ns[5])
);
defparam \mtx_state_ns_0_0_0[5] .INIT=16'hFF20;
// @21:416
  CFG3 \mtx_bitsel_RNO[0]  (
	.A(un1_sresetn_15_i_i_0_0),
	.B(mtx_bitsel_Z[0]),
	.C(N_109),
	.Y(N_128_i)
);
defparam \mtx_bitsel_RNO[0] .INIT=8'hEB;
// @21:416
  CFG4 \mtx_state_RNO[3]  (
	.A(spi_clk_tick_Z),
	.B(mtx_state_Z[3]),
	.C(N_164),
	.D(N_496_i),
	.Y(N_218_i)
);
defparam \mtx_state_RNO[3] .INIT=16'h0E00;
// @21:416
  CFG3 \mtx_bitsel_RNO[2]  (
	.A(mtx_bitsel_Z[2]),
	.B(un1_sresetn_15_i_i_0_0),
	.C(N_492),
	.Y(N_126_i)
);
defparam \mtx_bitsel_RNO[2] .INIT=8'hED;
// @21:416
  CFG4 \mtx_bitsel_RNO[1]  (
	.A(mtx_bitsel_Z[0]),
	.B(mtx_bitsel_Z[1]),
	.C(N_109),
	.D(un1_sresetn_15_i_i_0_0),
	.Y(N_127_i)
);
defparam \mtx_bitsel_RNO[1] .INIT=16'hFFC9;
// @21:418
  CFG4 \mtx_bitsel_20_0_0[3]  (
	.A(mtx_bitsel_Z[3]),
	.B(mtx_bitsel_Z[2]),
	.C(un1_sresetn_15_i_i_0_0),
	.D(N_492),
	.Y(mtx_bitsel_20[3])
);
defparam \mtx_bitsel_20_0_0[3] .INIT=16'h0A09;
// @21:418
  CFG4 \mtx_bitsel_20_0_0[4]  (
	.A(un1_sresetn_15_i_i_0_0),
	.B(N_492),
	.C(mtx_bitsel_Z[4]),
	.D(N_491),
	.Y(mtx_bitsel_20[4])
);
defparam \mtx_bitsel_20_0_0[4] .INIT=16'h5041;
// @21:1085
  spi_clockmux_0 UCLKMUX1 (
	.clock_rx_mux1(clock_rx_mux1),
	.SPI_FLASH_SCLK_c(SPI_FLASH_SCLK_c),
	.SPIMODE(SPIMODE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_chanctrl_Z8 */

module spi_32s_8s_32s_7s_1_1_1_0s (
  rx_fifo_data_out,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  prdata_regs,
  CoreAPB3_C0_0_APBmslave6_PRDATA_0,
  SPI_FLASH_SDI_c,
  SPI_FLASH_SCLK_c,
  SPI_FLASH_SDO_c,
  INIT_DONE_int,
  ssel_rx_q2,
  rx_fifo_read_1_0_2,
  un1_PADDR_2,
  tx_fifo_write_sig14,
  tx_fifo_write_sig12,
  INIT_DONE_int_arst,
  m2s_creative_demo_0_FIC_0_CLK,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  CoreAPB3_C0_0_APBmslave6_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  un1_PADDR,
  SPI_FLASH_SS_c
)
;
output [7:0] rx_fifo_data_out ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output [7:0] prdata_regs ;
output CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
input SPI_FLASH_SDI_c ;
output SPI_FLASH_SCLK_c ;
output SPI_FLASH_SDO_c ;
input INIT_DONE_int ;
input ssel_rx_q2 ;
input rx_fifo_read_1_0_2 ;
input un1_PADDR_2 ;
input tx_fifo_write_sig14 ;
input tx_fifo_write_sig12 ;
input INIT_DONE_int_arst ;
input m2s_creative_demo_0_FIC_0_CLK ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input CoreAPB3_C0_0_APBmslave6_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input un1_PADDR ;
output SPI_FLASH_SS_c ;
wire CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
wire SPI_FLASH_SDI_c ;
wire SPI_FLASH_SCLK_c ;
wire SPI_FLASH_SDO_c ;
wire INIT_DONE_int ;
wire ssel_rx_q2 ;
wire rx_fifo_read_1_0_2 ;
wire un1_PADDR_2 ;
wire tx_fifo_write_sig14 ;
wire tx_fifo_write_sig12 ;
wire INIT_DONE_int_arst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire un1_PADDR ;
wire SPI_FLASH_SS_c ;
wire [0:0] cfg_ssel;
wire [1:1] rdata;
wire [8:8] fifo_mem_q;
wire [2:0] cfg_cmdsize;
wire [7:0] clk_div_val;
wire [7:0] tx_fifo_data_out;
wire [7:0] rx_fifo_data_in;
wire master_ssel_out ;
wire cfg_enable ;
wire SPIMODE ;
wire NN_1 ;
wire tx_fifo_write_sig18 ;
wire N_809 ;
wire active ;
wire full_out ;
wire rx_fifo_write ;
wire rx_pktend ;
wire rx_cmdsize ;
wire SYNC3_stxp_dataerr ;
wire SYNC2_stxp_dataerr ;
wire tx_fifo_write ;
wire rx_done ;
wire rx_fifo_read ;
wire tx_done ;
wire rx_fifo_empty ;
wire tx_fifo_full ;
wire cfg_frameurun ;
wire fiforst ;
wire clr_txfifo_0 ;
wire tx_fifo_last_in ;
wire N_238 ;
wire tx_fifo_read ;
wire tx_fifo_empty_i ;
wire tx_fifo_empty ;
wire rx_fifo_first_in ;
wire GND ;
wire VCC ;
// @25:138
  CFG4 \SPISS[0]  (
	.A(master_ssel_out),
	.B(cfg_ssel[0]),
	.C(cfg_enable),
	.D(SPIMODE),
	.Y(SPI_FLASH_SS_c)
);
defparam \SPISS[0] .INIT=16'hBFFF;
// @25:120
  CFG4 \PRDDATA[1]  (
	.A(NN_1),
	.B(tx_fifo_write_sig18),
	.C(rdata[1]),
	.D(un1_PADDR),
	.Y(CoreAPB3_C0_0_APBmslave6_PRDATA_0)
);
defparam \PRDDATA[1] .INIT=16'hAAC0;
// @25:166
  spi_rf_32s_7s_0 URF (
	.prdata_regs({prdata_regs[7:2], N_809, prdata_regs[0]}),
	.fifo_mem_q_0(fifo_mem_q[8]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6:2]),
	.rdata_0(rdata[1]),
	.cfg_cmdsize(cfg_cmdsize[2:0]),
	.cfg_ssel_0(cfg_ssel[0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.clk_div_val(clk_div_val[7:0]),
	.tx_fifo_write_sig18(tx_fifo_write_sig18),
	.active(active),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.CoreAPB3_C0_0_APBmslave6_PSELx(CoreAPB3_C0_0_APBmslave6_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.full_out(full_out),
	.rx_fifo_write(rx_fifo_write),
	.rx_pktend(rx_pktend),
	.rx_cmdsize(rx_cmdsize),
	.SYNC3_stxp_dataerr(SYNC3_stxp_dataerr),
	.SYNC2_stxp_dataerr(SYNC2_stxp_dataerr),
	.tx_fifo_write(tx_fifo_write),
	.rx_done(rx_done),
	.rx_fifo_read(rx_fifo_read),
	.tx_done(tx_done),
	.master_ssel_out(master_ssel_out),
	.rx_fifo_empty(rx_fifo_empty),
	.tx_fifo_full(tx_fifo_full),
	.cfg_enable(cfg_enable),
	.SPIMODE(SPIMODE),
	.cfg_frameurun(cfg_frameurun),
	.fiforst(fiforst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.clr_txfifo_0(clr_txfifo_0)
);
// @25:214
  spi_control_8s_0 UCON (
	.tx_fifo_write_1z(tx_fifo_write),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.tx_fifo_last_in(tx_fifo_last_in),
	.tx_fifo_write_sig14(tx_fifo_write_sig14),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.rx_fifo_read_1z(rx_fifo_read),
	.un1_PADDR_2(un1_PADDR_2),
	.rx_fifo_read_1_0_2(rx_fifo_read_1_0_2),
	.tx_fifo_write_sig18_1z(tx_fifo_write_sig18),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.CoreAPB3_C0_0_APBmslave6_PSELx(CoreAPB3_C0_0_APBmslave6_PSELx)
);
// @25:236
  spi_fifo_8s_32s_5_2 UTXF (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.tx_fifo_data_out(tx_fifo_data_out[7:0]),
	.N_238(N_238),
	.tx_fifo_read(tx_fifo_read),
	.tx_fifo_write(tx_fifo_write),
	.clr_txfifo_0(clr_txfifo_0),
	.tx_fifo_last_in(tx_fifo_last_in),
	.tx_fifo_full(tx_fifo_full),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.tx_fifo_empty_i(tx_fifo_empty_i),
	.tx_fifo_empty(tx_fifo_empty)
);
// @25:262
  spi_fifo_8s_32s_5_1_0 URXF (
	.rx_fifo_data_in(rx_fifo_data_in[7:0]),
	.rx_fifo_data_out({rx_fifo_data_out[7:2], NN_1, rx_fifo_data_out[0]}),
	.fifo_mem_q_0(fifo_mem_q[8]),
	.rx_fifo_first_in(rx_fifo_first_in),
	.rx_fifo_read(rx_fifo_read),
	.rx_fifo_write(rx_fifo_write),
	.fiforst(fiforst),
	.full_out_1z(full_out),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.rx_fifo_empty(rx_fifo_empty)
);
// @25:292
  spi_chanctrl_Z8 UCC (
	.cfg_cmdsize(cfg_cmdsize[2:0]),
	.tx_fifo_data_out(tx_fifo_data_out[7:0]),
	.rx_fifo_data_in(rx_fifo_data_in[7:0]),
	.clk_div_val(clk_div_val[7:0]),
	.active(active),
	.tx_fifo_read(tx_fifo_read),
	.cfg_frameurun(cfg_frameurun),
	.ssel_rx_q2(ssel_rx_q2),
	.INIT_DONE_int(INIT_DONE_int),
	.tx_done(tx_done),
	.tx_fifo_empty(tx_fifo_empty),
	.SPI_FLASH_SDO_c(SPI_FLASH_SDO_c),
	.SPIMODE(SPIMODE),
	.N_238(N_238),
	.rx_fifo_first_in(rx_fifo_first_in),
	.rx_pktend(rx_pktend),
	.master_ssel_out(master_ssel_out),
	.rx_cmdsize_1z(rx_cmdsize),
	.rx_done(rx_done),
	.SPI_FLASH_SCLK_c(SPI_FLASH_SCLK_c),
	.SYNC2_stxp_dataerr_1z(SYNC2_stxp_dataerr),
	.SYNC3_stxp_dataerr_1z(SYNC3_stxp_dataerr),
	.tx_fifo_empty_i(tx_fifo_empty_i),
	.SPI_FLASH_SDI_c(SPI_FLASH_SDI_c),
	.rx_fifo_write(rx_fifo_write),
	.cfg_enable(cfg_enable),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_32s_8s_32s_7s_1_1_1_0s */

module CORESPI_Z9 (
  CoreAPB3_C0_0_APBmslave6_PRDATA_0,
  prdata_regs,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  rx_fifo_data_out,
  SPI_FLASH_SS_c,
  un1_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  CoreAPB3_C0_0_APBmslave6_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  tx_fifo_write_sig12,
  tx_fifo_write_sig14,
  un1_PADDR_2,
  rx_fifo_read_1_0_2,
  ssel_rx_q2,
  INIT_DONE_int,
  SPI_FLASH_SDO_c,
  SPI_FLASH_SCLK_c,
  SPI_FLASH_SDI_c
)
;
output CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
output [7:0] prdata_regs ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output [7:0] rx_fifo_data_out ;
output SPI_FLASH_SS_c ;
input un1_PADDR ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input CoreAPB3_C0_0_APBmslave6_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
input tx_fifo_write_sig12 ;
input tx_fifo_write_sig14 ;
input un1_PADDR_2 ;
input rx_fifo_read_1_0_2 ;
input ssel_rx_q2 ;
input INIT_DONE_int ;
output SPI_FLASH_SDO_c ;
output SPI_FLASH_SCLK_c ;
input SPI_FLASH_SDI_c ;
wire CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
wire SPI_FLASH_SS_c ;
wire un1_PADDR ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire tx_fifo_write_sig12 ;
wire tx_fifo_write_sig14 ;
wire un1_PADDR_2 ;
wire rx_fifo_read_1_0_2 ;
wire ssel_rx_q2 ;
wire INIT_DONE_int ;
wire SPI_FLASH_SDO_c ;
wire SPI_FLASH_SCLK_c ;
wire SPI_FLASH_SDI_c ;
wire N_810 ;
wire N_811 ;
wire GND ;
wire VCC ;
// @26:130
  spi_32s_8s_32s_7s_1_1_1_0s USPI (
	.rx_fifo_data_out({rx_fifo_data_out[7:2], N_810, rx_fifo_data_out[0]}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6:2]),
	.prdata_regs({prdata_regs[7:2], N_811, prdata_regs[0]}),
	.CoreAPB3_C0_0_APBmslave6_PRDATA_0(CoreAPB3_C0_0_APBmslave6_PRDATA_0),
	.SPI_FLASH_SDI_c(SPI_FLASH_SDI_c),
	.SPI_FLASH_SCLK_c(SPI_FLASH_SCLK_c),
	.SPI_FLASH_SDO_c(SPI_FLASH_SDO_c),
	.INIT_DONE_int(INIT_DONE_int),
	.ssel_rx_q2(ssel_rx_q2),
	.rx_fifo_read_1_0_2(rx_fifo_read_1_0_2),
	.un1_PADDR_2(un1_PADDR_2),
	.tx_fifo_write_sig14(tx_fifo_write_sig14),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.CoreAPB3_C0_0_APBmslave6_PSELx(CoreAPB3_C0_0_APBmslave6_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.un1_PADDR(un1_PADDR),
	.SPI_FLASH_SS_c(SPI_FLASH_SS_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORESPI_Z9 */

module CORESPI_C0 (
  rx_fifo_data_out,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  prdata_regs,
  CoreAPB3_C0_0_APBmslave6_PRDATA_0,
  SPI_FLASH_SDI_c,
  SPI_FLASH_SCLK_c,
  SPI_FLASH_SDO_c,
  INIT_DONE_int,
  ssel_rx_q2,
  rx_fifo_read_1_0_2,
  un1_PADDR_2,
  tx_fifo_write_sig14,
  tx_fifo_write_sig12,
  INIT_DONE_int_arst,
  m2s_creative_demo_0_FIC_0_CLK,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  CoreAPB3_C0_0_APBmslave6_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  un1_PADDR,
  SPI_FLASH_SS_c
)
;
output [7:0] rx_fifo_data_out ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output [7:0] prdata_regs ;
output CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
input SPI_FLASH_SDI_c ;
output SPI_FLASH_SCLK_c ;
output SPI_FLASH_SDO_c ;
input INIT_DONE_int ;
input ssel_rx_q2 ;
input rx_fifo_read_1_0_2 ;
input un1_PADDR_2 ;
input tx_fifo_write_sig14 ;
input tx_fifo_write_sig12 ;
input INIT_DONE_int_arst ;
input m2s_creative_demo_0_FIC_0_CLK ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input CoreAPB3_C0_0_APBmslave6_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input un1_PADDR ;
output SPI_FLASH_SS_c ;
wire CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
wire SPI_FLASH_SDI_c ;
wire SPI_FLASH_SCLK_c ;
wire SPI_FLASH_SDO_c ;
wire INIT_DONE_int ;
wire ssel_rx_q2 ;
wire rx_fifo_read_1_0_2 ;
wire un1_PADDR_2 ;
wire tx_fifo_write_sig14 ;
wire tx_fifo_write_sig12 ;
wire INIT_DONE_int_arst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire un1_PADDR ;
wire SPI_FLASH_SS_c ;
wire N_812 ;
wire N_813 ;
wire GND ;
wire VCC ;
// @29:161
  CORESPI_Z9 CORESPI_C0_0 (
	.CoreAPB3_C0_0_APBmslave6_PRDATA_0(CoreAPB3_C0_0_APBmslave6_PRDATA_0),
	.prdata_regs({prdata_regs[7:2], N_812, prdata_regs[0]}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6:2]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.rx_fifo_data_out({rx_fifo_data_out[7:2], N_813, rx_fifo_data_out[0]}),
	.SPI_FLASH_SS_c(SPI_FLASH_SS_c),
	.un1_PADDR(un1_PADDR),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.CoreAPB3_C0_0_APBmslave6_PSELx(CoreAPB3_C0_0_APBmslave6_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.tx_fifo_write_sig14(tx_fifo_write_sig14),
	.un1_PADDR_2(un1_PADDR_2),
	.rx_fifo_read_1_0_2(rx_fifo_read_1_0_2),
	.ssel_rx_q2(ssel_rx_q2),
	.INIT_DONE_int(INIT_DONE_int),
	.SPI_FLASH_SDO_c(SPI_FLASH_SDO_c),
	.SPI_FLASH_SCLK_c(SPI_FLASH_SCLK_c),
	.SPI_FLASH_SDI_c(SPI_FLASH_SDI_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORESPI_C0 */

module spi_flash (
  CoreAPB3_C0_0_APBmslave6_PRDATA_0,
  prdata_regs,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  rx_fifo_data_out,
  SPI_FLASH_SS_c,
  un1_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  CoreAPB3_C0_0_APBmslave6_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  tx_fifo_write_sig12,
  tx_fifo_write_sig14,
  un1_PADDR_2,
  rx_fifo_read_1_0_2,
  ssel_rx_q2,
  INIT_DONE_int,
  SPI_FLASH_SDO_c,
  SPI_FLASH_SCLK_c,
  SPI_FLASH_SDI_c
)
;
output CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
output [7:0] prdata_regs ;
input [6:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
input [7:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output [7:0] rx_fifo_data_out ;
output SPI_FLASH_SS_c ;
input un1_PADDR ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input CoreAPB3_C0_0_APBmslave6_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
input tx_fifo_write_sig12 ;
input tx_fifo_write_sig14 ;
input un1_PADDR_2 ;
input rx_fifo_read_1_0_2 ;
input ssel_rx_q2 ;
input INIT_DONE_int ;
output SPI_FLASH_SDO_c ;
output SPI_FLASH_SCLK_c ;
input SPI_FLASH_SDI_c ;
wire CoreAPB3_C0_0_APBmslave6_PRDATA_0 ;
wire SPI_FLASH_SS_c ;
wire un1_PADDR ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire tx_fifo_write_sig12 ;
wire tx_fifo_write_sig14 ;
wire un1_PADDR_2 ;
wire rx_fifo_read_1_0_2 ;
wire ssel_rx_q2 ;
wire INIT_DONE_int ;
wire SPI_FLASH_SDO_c ;
wire SPI_FLASH_SCLK_c ;
wire SPI_FLASH_SDI_c ;
wire N_814 ;
wire N_815 ;
wire GND ;
wire VCC ;
// @30:105
  CORESPI_C0 CORESPI_C0_0 (
	.rx_fifo_data_out({rx_fifo_data_out[7:2], N_814, rx_fifo_data_out[0]}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6:2]),
	.prdata_regs({prdata_regs[7:2], N_815, prdata_regs[0]}),
	.CoreAPB3_C0_0_APBmslave6_PRDATA_0(CoreAPB3_C0_0_APBmslave6_PRDATA_0),
	.SPI_FLASH_SDI_c(SPI_FLASH_SDI_c),
	.SPI_FLASH_SCLK_c(SPI_FLASH_SCLK_c),
	.SPI_FLASH_SDO_c(SPI_FLASH_SDO_c),
	.INIT_DONE_int(INIT_DONE_int),
	.ssel_rx_q2(ssel_rx_q2),
	.rx_fifo_read_1_0_2(rx_fifo_read_1_0_2),
	.un1_PADDR_2(un1_PADDR_2),
	.tx_fifo_write_sig14(tx_fifo_write_sig14),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.CoreAPB3_C0_0_APBmslave6_PSELx(CoreAPB3_C0_0_APBmslave6_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.un1_PADDR(un1_PADDR),
	.SPI_FLASH_SS_c(SPI_FLASH_SS_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_flash */

module CoreTimer_32s_1s_19s_0s (
  CoreAPB3_C0_0_APBmslave6_PRDATA_m,
  prdata_regs,
  rx_fifo_data_out,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_0,
  prdata_regs_0_0,
  rx_fifo_data_out_0_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA,
  PSELSBUS_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  CoreAPB3_C0_0_APBmslave3_PRDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  iPRDATA31,
  iPRDATA32,
  un1_PADDR,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  CoreAPB3_C0_0_APBmslave3_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  iPRDATA27,
  N_204,
  N_214,
  GPOUT_reg53,
  N_83,
  User_Interfaces_0_TIMINT,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst
)
;
output [7:0] CoreAPB3_C0_0_APBmslave6_PRDATA_m ;
input [7:0] prdata_regs ;
input [7:0] rx_fifo_data_out ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
input prdata_regs_0_0 ;
input rx_fifo_data_out_0_0 ;
output CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
output [31:10] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA ;
input PSELSBUS_0 ;
input [4:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
output [9:0] CoreAPB3_C0_0_APBmslave3_PRDATA ;
input [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
input iPRDATA31 ;
input iPRDATA32 ;
input un1_PADDR ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input CoreAPB3_C0_0_APBmslave3_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input iPRDATA27 ;
input N_204 ;
output N_214 ;
input GPOUT_reg53 ;
input N_83 ;
output User_Interfaces_0_TIMINT ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
wire prdata_regs_0_0 ;
wire rx_fifo_data_out_0_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
wire PSELSBUS_0 ;
wire iPRDATA31 ;
wire iPRDATA32 ;
wire un1_PADDR ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire CoreAPB3_C0_0_APBmslave3_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire iPRDATA27 ;
wire N_204 ;
wire N_214 ;
wire GPOUT_reg53 ;
wire N_83 ;
wire User_Interfaces_0_TIMINT ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire [9:0] PreScale_Z;
wire [9:9] PreScale_s_Z;
wire [8:0] PreScale_s;
wire [31:0] Count_Z;
wire [31:0] Count_s;
wire [31:0] Load_Z;
wire [31:0] PrdataNext_1;
wire [2:0] CtrlReg_Z;
wire [3:0] TimerPre_Z;
wire [31:10] CoreAPB3_C0_0_APBmslave3_PRDATA_Z;
wire [30:0] Count_cry;
wire [0:0] Load_RNIJ8S22_Y;
wire [1:1] Load_RNIS70E3_Y;
wire [2:2] Load_RNI794P4_Y;
wire [3:3] Load_RNIKC846_Y;
wire [4:4] Load_RNI3ICF7_Y;
wire [5:5] Load_RNIKPGQ8_Y;
wire [6:6] Load_RNI73L5A_Y;
wire [7:7] Load_RNISEPGB_Y;
wire [8:8] Load_RNIJSTRC_Y;
wire [9:9] Load_RNICC27E_Y;
wire [10:10] Load_RNILHNDF_Y;
wire [11:11] Load_RNI0PCKG_Y;
wire [12:12] Load_RNID22RH_Y;
wire [13:13] Load_RNISDN1J_Y;
wire [14:14] Load_RNIDRC8K_Y;
wire [15:15] Load_RNI0B2FL_Y;
wire [16:16] Load_RNILSNLM_Y;
wire [17:17] Load_RNICGDSN_Y;
wire [18:18] Load_RNI5633P_Y;
wire [19:19] Load_RNI0UO9Q_Y;
wire [20:20] Load_RNIB7GGR_Y;
wire [21:21] Load_RNIOI7NS_Y;
wire [22:22] Load_RNI70VTT_Y;
wire [23:23] Load_RNIOFM4V_Y;
wire [24:24] Load_RNIB1EB01_Y;
wire [25:25] Load_RNI0L5I11_Y;
wire [26:26] Load_RNINATO21_Y;
wire [27:27] Load_RNIG2LV31_Y;
wire [28:28] Load_RNIBSC651_Y;
wire [29:29] Load_RNI8O4D61_Y;
wire [31:31] Count_RNO_FCO;
wire [31:31] Count_RNO_Y;
wire [30:30] Load_RNIL5UJ71_Y;
wire [0:0] PreScale_cry_cy_S;
wire [0:0] PreScale_cry_cy_Y;
wire [8:0] PreScale_cry_Z;
wire [8:0] PreScale_cry_Y;
wire [9:9] PreScale_s_FCO;
wire [9:9] PreScale_s_Y;
wire [0:0] PrdataNext_1_iv_0_1_Z;
wire [0:0] PrdataNext_1_iv_0_Z;
wire [0:0] PrdataNext_1_iv_2_Z;
wire [2:1] PrdataNext_1_0_iv_0_1_Z;
wire [3:3] PrdataNext_1_0_iv_0_0_Z;
wire [0:0] PrdataNext_1_iv_1_Z;
wire VCC ;
wire GND ;
wire Counte ;
wire CountPulse_Z ;
wire NextCountPulse ;
wire RawTimInt_Z ;
wire NxtRawTimInt_Z ;
wire CountIsZeroReg_Z ;
wire un2_CountIsZero_Z ;
wire IntClr_Z ;
wire IntClrEn_Z ;
wire LoadEnReg_Z ;
wire LoadEn_Z ;
wire CtrlEn_Z ;
wire PrescaleEn_Z ;
wire Count_cry_cy ;
wire LoadEnReg_RNICBON_S ;
wire LoadEnReg_RNICBON_Y ;
wire PreScale_cry_cy ;
wire OneShotClr_1_Z ;
wire un2_CountIsZero_28_Z ;
wire un2_CountIsZero_29_Z ;
wire un1_NextCountPulse75 ;
wire N_342 ;
wire NextCountPulse75 ;
wire PrdataNextEn_Z ;
wire DataOut_3_sqmuxa ;
wire N_343 ;
wire NextCountPulse_0_sqmuxa_i_2 ;
wire NextCountPulse_0_sqmuxa_4_i_4 ;
wire NextCountPulse_0_sqmuxa_5_i_3 ;
wire NextCountPulse_0_sqmuxa_2_i_3 ;
wire NextCountPulse_0_sqmuxa_3_Z ;
wire NextCountPulse_0_sqmuxa_2_Z ;
wire NextCountPulse_0_sqmuxa_4_Z ;
wire NextCountPulse_0_sqmuxa_5_Z ;
wire NextCountPulse_iv_4_Z ;
wire un2_CountIsZero_23_Z ;
wire un2_CountIsZero_22_Z ;
wire un2_CountIsZero_21_Z ;
wire un2_CountIsZero_20_Z ;
wire un2_CountIsZero_19_Z ;
wire un2_CountIsZero_18_Z ;
wire un2_CountIsZero_17_Z ;
wire un2_CountIsZero_16_Z ;
wire DataOut_1_sqmuxa_Z ;
wire N_379 ;
wire NextCountPulse_0_sqmuxa ;
wire NextCountPulse_0_sqmuxa_1 ;
wire NextCountPulse_0_sqmuxa_6 ;
wire NextCountPulse_0_sqmuxa_8_Z ;
wire NextCountPulse_iv_5_Z ;
wire NextCountPulse_0_sqmuxa_6_0_a3_3_Z ;
wire NextCountPulse_0_sqmuxa_7_i_3_0 ;
wire N_41 ;
wire NextCountPulse59_m ;
wire un4_CtrlEn_Z ;
wire N_346 ;
wire N_59 ;
wire NextCountPulse_0_sqmuxa_7_Z ;
wire Countlde_0 ;
// @11:211
  SLE \PreScale[9]  (
	.Q(PreScale_Z[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:211
  SLE \PreScale[8]  (
	.Q(PreScale_Z[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:211
  SLE \PreScale[7]  (
	.Q(PreScale_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:211
  SLE \PreScale[6]  (
	.Q(PreScale_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:211
  SLE \PreScale[5]  (
	.Q(PreScale_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:211
  SLE \PreScale[4]  (
	.Q(PreScale_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:211
  SLE \PreScale[3]  (
	.Q(PreScale_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:211
  SLE \PreScale[2]  (
	.Q(PreScale_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:211
  SLE \PreScale[1]  (
	.Q(PreScale_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:211
  SLE \PreScale[0]  (
	.Q(PreScale_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PreScale_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[31]  (
	.Q(Count_Z[31]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[31]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[30]  (
	.Q(Count_Z[30]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[30]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[29]  (
	.Q(Count_Z[29]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[29]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[28]  (
	.Q(Count_Z[28]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[28]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[27]  (
	.Q(Count_Z[27]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[27]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[26]  (
	.Q(Count_Z[26]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[26]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[25]  (
	.Q(Count_Z[25]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[25]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[24]  (
	.Q(Count_Z[24]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[24]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[23]  (
	.Q(Count_Z[23]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[23]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[22]  (
	.Q(Count_Z[22]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[22]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[21]  (
	.Q(Count_Z[21]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[21]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[20]  (
	.Q(Count_Z[20]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[20]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[19]  (
	.Q(Count_Z[19]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[19]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[18]  (
	.Q(Count_Z[18]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[18]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[17]  (
	.Q(Count_Z[17]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[17]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[16]  (
	.Q(Count_Z[16]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[16]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[15]  (
	.Q(Count_Z[15]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[15]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[14]  (
	.Q(Count_Z[14]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[14]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[13]  (
	.Q(Count_Z[13]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[13]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[12]  (
	.Q(Count_Z[12]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[12]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[11]  (
	.Q(Count_Z[11]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[11]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[10]  (
	.Q(Count_Z[10]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[10]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[9]  (
	.Q(Count_Z[9]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[9]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[8]  (
	.Q(Count_Z[8]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[8]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[7]  (
	.Q(Count_Z[7]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[7]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[6]  (
	.Q(Count_Z[6]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[6]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[5]  (
	.Q(Count_Z[5]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[5]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[4]  (
	.Q(Count_Z[4]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[4]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[3]  (
	.Q(Count_Z[3]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[3]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[2]  (
	.Q(Count_Z[2]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[2]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[1]  (
	.Q(Count_Z[1]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[1]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:262
  SLE \Count[0]  (
	.Q(Count_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(Count_s[0]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:251
  SLE CountPulse (
	.Q(CountPulse_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(NextCountPulse),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:303
  SLE RawTimInt (
	.Q(RawTimInt_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(NxtRawTimInt_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:282
  SLE CountIsZeroReg (
	.Q(CountIsZeroReg_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(un2_CountIsZero_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:323
  SLE IntClr (
	.Q(IntClr_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(IntClrEn_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:190
  SLE LoadEnReg (
	.Q(LoadEnReg_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(LoadEn_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[0]  (
	.Q(Load_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[15]  (
	.Q(Load_Z[15]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[15]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[14]  (
	.Q(Load_Z[14]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[14]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[13]  (
	.Q(Load_Z[13]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[13]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[12]  (
	.Q(Load_Z[12]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[12]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[11]  (
	.Q(Load_Z[11]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[11]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[10]  (
	.Q(Load_Z[10]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[10]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[9]  (
	.Q(Load_Z[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[9]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[8]  (
	.Q(Load_Z[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[8]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[7]  (
	.Q(Load_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[6]  (
	.Q(Load_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[6]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[5]  (
	.Q(Load_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[5]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[4]  (
	.Q(Load_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[4]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[3]  (
	.Q(Load_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[2]  (
	.Q(Load_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[1]  (
	.Q(Load_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[30]  (
	.Q(Load_Z[30]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[30]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[29]  (
	.Q(Load_Z[29]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[29]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[28]  (
	.Q(Load_Z[28]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[28]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[27]  (
	.Q(Load_Z[27]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[27]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[26]  (
	.Q(Load_Z[26]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[26]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[25]  (
	.Q(Load_Z[25]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[25]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[24]  (
	.Q(Load_Z[24]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[24]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[23]  (
	.Q(Load_Z[23]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[23]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[22]  (
	.Q(Load_Z[22]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[22]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[21]  (
	.Q(Load_Z[21]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[21]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[20]  (
	.Q(Load_Z[20]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[20]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[19]  (
	.Q(Load_Z[19]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[19]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[18]  (
	.Q(Load_Z[18]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[18]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[17]  (
	.Q(Load_Z[17]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[17]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[16]  (
	.Q(Load_Z[16]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[16]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[6]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[5]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[4]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[3]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[2]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[1]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[0]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:146
  SLE \CtrlReg[2]  (
	.Q(CtrlReg_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(CtrlEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:146
  SLE \CtrlReg[1]  (
	.Q(CtrlReg_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(CtrlEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:146
  SLE \CtrlReg[0]  (
	.Q(CtrlReg_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(CtrlEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:173
  SLE \TimerPre[3]  (
	.Q(TimerPre_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[3]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:173
  SLE \TimerPre[2]  (
	.Q(TimerPre_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:173
  SLE \TimerPre[1]  (
	.Q(TimerPre_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[1]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:173
  SLE \TimerPre[0]  (
	.Q(TimerPre_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[0]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:199
  SLE \Load[31]  (
	.Q(Load_Z[31]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[31]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[21]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[21]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[20]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[20]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[19]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[19]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[18]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[18]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[17]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[17]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[16]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[16]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[15]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[15]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[14]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[14]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[13]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[13]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[12]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[12]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[11]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[11]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[10]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[10]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[9]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[8]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[7]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[31]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[31]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[30]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[30]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[29]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[29]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[28]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[28]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[27]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[27]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[26]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[26]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[25]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[25]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[24]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[24]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[23]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[23]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:378
  SLE \iPRDATA[22]  (
	.Q(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[22]),
	.ADn(VCC),
	.ALn(INIT_DONE_int_arst),
	.CLK(m2s_creative_demo_0_FIC_0_CLK),
	.D(PrdataNext_1[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:306
  ARI1 LoadEnReg_RNICBON (
	.FCO(Count_cry_cy),
	.S(LoadEnReg_RNICBON_S),
	.Y(LoadEnReg_RNICBON_Y),
	.B(LoadEnReg_Z),
	.C(un2_CountIsZero_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam LoadEnReg_RNICBON.INIT=20'h4EE00;
// @42:306
  ARI1 \Load_RNIJ8S22[0]  (
	.FCO(Count_cry[0]),
	.S(Count_s[0]),
	.Y(Load_RNIJ8S22_Y[0]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[0]),
	.D(Load_Z[0]),
	.A(VCC),
	.FCI(Count_cry_cy)
);
defparam \Load_RNIJ8S22[0] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIS70E3[1]  (
	.FCO(Count_cry[1]),
	.S(Count_s[1]),
	.Y(Load_RNIS70E3_Y[1]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[1]),
	.D(Load_Z[1]),
	.A(VCC),
	.FCI(Count_cry[0])
);
defparam \Load_RNIS70E3[1] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI794P4[2]  (
	.FCO(Count_cry[2]),
	.S(Count_s[2]),
	.Y(Load_RNI794P4_Y[2]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[2]),
	.D(Load_Z[2]),
	.A(VCC),
	.FCI(Count_cry[1])
);
defparam \Load_RNI794P4[2] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIKC846[3]  (
	.FCO(Count_cry[3]),
	.S(Count_s[3]),
	.Y(Load_RNIKC846_Y[3]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[3]),
	.D(Load_Z[3]),
	.A(VCC),
	.FCI(Count_cry[2])
);
defparam \Load_RNIKC846[3] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI3ICF7[4]  (
	.FCO(Count_cry[4]),
	.S(Count_s[4]),
	.Y(Load_RNI3ICF7_Y[4]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[4]),
	.D(Load_Z[4]),
	.A(VCC),
	.FCI(Count_cry[3])
);
defparam \Load_RNI3ICF7[4] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIKPGQ8[5]  (
	.FCO(Count_cry[5]),
	.S(Count_s[5]),
	.Y(Load_RNIKPGQ8_Y[5]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[5]),
	.D(Load_Z[5]),
	.A(VCC),
	.FCI(Count_cry[4])
);
defparam \Load_RNIKPGQ8[5] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI73L5A[6]  (
	.FCO(Count_cry[6]),
	.S(Count_s[6]),
	.Y(Load_RNI73L5A_Y[6]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[6]),
	.D(Load_Z[6]),
	.A(VCC),
	.FCI(Count_cry[5])
);
defparam \Load_RNI73L5A[6] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNISEPGB[7]  (
	.FCO(Count_cry[7]),
	.S(Count_s[7]),
	.Y(Load_RNISEPGB_Y[7]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[7]),
	.D(Load_Z[7]),
	.A(VCC),
	.FCI(Count_cry[6])
);
defparam \Load_RNISEPGB[7] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIJSTRC[8]  (
	.FCO(Count_cry[8]),
	.S(Count_s[8]),
	.Y(Load_RNIJSTRC_Y[8]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[8]),
	.D(Load_Z[8]),
	.A(VCC),
	.FCI(Count_cry[7])
);
defparam \Load_RNIJSTRC[8] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNICC27E[9]  (
	.FCO(Count_cry[9]),
	.S(Count_s[9]),
	.Y(Load_RNICC27E_Y[9]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[9]),
	.D(Load_Z[9]),
	.A(VCC),
	.FCI(Count_cry[8])
);
defparam \Load_RNICC27E[9] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNILHNDF[10]  (
	.FCO(Count_cry[10]),
	.S(Count_s[10]),
	.Y(Load_RNILHNDF_Y[10]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[10]),
	.D(Load_Z[10]),
	.A(VCC),
	.FCI(Count_cry[9])
);
defparam \Load_RNILHNDF[10] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI0PCKG[11]  (
	.FCO(Count_cry[11]),
	.S(Count_s[11]),
	.Y(Load_RNI0PCKG_Y[11]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[11]),
	.D(Load_Z[11]),
	.A(VCC),
	.FCI(Count_cry[10])
);
defparam \Load_RNI0PCKG[11] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNID22RH[12]  (
	.FCO(Count_cry[12]),
	.S(Count_s[12]),
	.Y(Load_RNID22RH_Y[12]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[12]),
	.D(Load_Z[12]),
	.A(VCC),
	.FCI(Count_cry[11])
);
defparam \Load_RNID22RH[12] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNISDN1J[13]  (
	.FCO(Count_cry[13]),
	.S(Count_s[13]),
	.Y(Load_RNISDN1J_Y[13]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[13]),
	.D(Load_Z[13]),
	.A(VCC),
	.FCI(Count_cry[12])
);
defparam \Load_RNISDN1J[13] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIDRC8K[14]  (
	.FCO(Count_cry[14]),
	.S(Count_s[14]),
	.Y(Load_RNIDRC8K_Y[14]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[14]),
	.D(Load_Z[14]),
	.A(VCC),
	.FCI(Count_cry[13])
);
defparam \Load_RNIDRC8K[14] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI0B2FL[15]  (
	.FCO(Count_cry[15]),
	.S(Count_s[15]),
	.Y(Load_RNI0B2FL_Y[15]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[15]),
	.D(Load_Z[15]),
	.A(VCC),
	.FCI(Count_cry[14])
);
defparam \Load_RNI0B2FL[15] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNILSNLM[16]  (
	.FCO(Count_cry[16]),
	.S(Count_s[16]),
	.Y(Load_RNILSNLM_Y[16]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[16]),
	.D(Load_Z[16]),
	.A(VCC),
	.FCI(Count_cry[15])
);
defparam \Load_RNILSNLM[16] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNICGDSN[17]  (
	.FCO(Count_cry[17]),
	.S(Count_s[17]),
	.Y(Load_RNICGDSN_Y[17]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[17]),
	.D(Load_Z[17]),
	.A(VCC),
	.FCI(Count_cry[16])
);
defparam \Load_RNICGDSN[17] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI5633P[18]  (
	.FCO(Count_cry[18]),
	.S(Count_s[18]),
	.Y(Load_RNI5633P_Y[18]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[18]),
	.D(Load_Z[18]),
	.A(VCC),
	.FCI(Count_cry[17])
);
defparam \Load_RNI5633P[18] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI0UO9Q[19]  (
	.FCO(Count_cry[19]),
	.S(Count_s[19]),
	.Y(Load_RNI0UO9Q_Y[19]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[19]),
	.D(Load_Z[19]),
	.A(VCC),
	.FCI(Count_cry[18])
);
defparam \Load_RNI0UO9Q[19] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIB7GGR[20]  (
	.FCO(Count_cry[20]),
	.S(Count_s[20]),
	.Y(Load_RNIB7GGR_Y[20]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[20]),
	.D(Load_Z[20]),
	.A(VCC),
	.FCI(Count_cry[19])
);
defparam \Load_RNIB7GGR[20] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIOI7NS[21]  (
	.FCO(Count_cry[21]),
	.S(Count_s[21]),
	.Y(Load_RNIOI7NS_Y[21]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[21]),
	.D(Load_Z[21]),
	.A(VCC),
	.FCI(Count_cry[20])
);
defparam \Load_RNIOI7NS[21] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI70VTT[22]  (
	.FCO(Count_cry[22]),
	.S(Count_s[22]),
	.Y(Load_RNI70VTT_Y[22]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[22]),
	.D(Load_Z[22]),
	.A(VCC),
	.FCI(Count_cry[21])
);
defparam \Load_RNI70VTT[22] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIOFM4V[23]  (
	.FCO(Count_cry[23]),
	.S(Count_s[23]),
	.Y(Load_RNIOFM4V_Y[23]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[23]),
	.D(Load_Z[23]),
	.A(VCC),
	.FCI(Count_cry[22])
);
defparam \Load_RNIOFM4V[23] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIB1EB01[24]  (
	.FCO(Count_cry[24]),
	.S(Count_s[24]),
	.Y(Load_RNIB1EB01_Y[24]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[24]),
	.D(Load_Z[24]),
	.A(VCC),
	.FCI(Count_cry[23])
);
defparam \Load_RNIB1EB01[24] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI0L5I11[25]  (
	.FCO(Count_cry[25]),
	.S(Count_s[25]),
	.Y(Load_RNI0L5I11_Y[25]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[25]),
	.D(Load_Z[25]),
	.A(VCC),
	.FCI(Count_cry[24])
);
defparam \Load_RNI0L5I11[25] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNINATO21[26]  (
	.FCO(Count_cry[26]),
	.S(Count_s[26]),
	.Y(Load_RNINATO21_Y[26]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[26]),
	.D(Load_Z[26]),
	.A(VCC),
	.FCI(Count_cry[25])
);
defparam \Load_RNINATO21[26] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIG2LV31[27]  (
	.FCO(Count_cry[27]),
	.S(Count_s[27]),
	.Y(Load_RNIG2LV31_Y[27]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[27]),
	.D(Load_Z[27]),
	.A(VCC),
	.FCI(Count_cry[26])
);
defparam \Load_RNIG2LV31[27] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNIBSC651[28]  (
	.FCO(Count_cry[28]),
	.S(Count_s[28]),
	.Y(Load_RNIBSC651_Y[28]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[28]),
	.D(Load_Z[28]),
	.A(VCC),
	.FCI(Count_cry[27])
);
defparam \Load_RNIBSC651[28] .INIT=20'h61B00;
// @42:306
  ARI1 \Load_RNI8O4D61[29]  (
	.FCO(Count_cry[29]),
	.S(Count_s[29]),
	.Y(Load_RNI8O4D61_Y[29]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[29]),
	.D(Load_Z[29]),
	.A(VCC),
	.FCI(Count_cry[28])
);
defparam \Load_RNI8O4D61[29] .INIT=20'h61B00;
// @42:306
  ARI1 \Count_RNO[31]  (
	.FCO(Count_RNO_FCO[31]),
	.S(Count_s[31]),
	.Y(Count_RNO_Y[31]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[31]),
	.D(Load_Z[31]),
	.A(VCC),
	.FCI(Count_cry[30])
);
defparam \Count_RNO[31] .INIT=20'h41B00;
// @42:306
  ARI1 \Load_RNIL5UJ71[30]  (
	.FCO(Count_cry[30]),
	.S(Count_s[30]),
	.Y(Load_RNIL5UJ71_Y[30]),
	.B(LoadEnReg_RNICBON_Y),
	.C(Count_Z[30]),
	.D(Load_Z[30]),
	.A(VCC),
	.FCI(Count_cry[29])
);
defparam \Load_RNIL5UJ71[30] .INIT=20'h61B00;
// @11:211
  ARI1 \PreScale_cry_cy[0]  (
	.FCO(PreScale_cry_cy),
	.S(PreScale_cry_cy_S[0]),
	.Y(PreScale_cry_cy_Y[0]),
	.B(CtrlEn_Z),
	.C(LoadEnReg_Z),
	.D(OneShotClr_1_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam \PreScale_cry_cy[0] .INIT=20'h41300;
// @11:211
  ARI1 \PreScale_cry[0]  (
	.FCO(PreScale_cry_Z[0]),
	.S(PreScale_s[0]),
	.Y(PreScale_cry_Y[0]),
	.B(PreScale_Z[0]),
	.C(OneShotClr_1_Z),
	.D(LoadEnReg_Z),
	.A(CtrlEn_Z),
	.FCI(PreScale_cry_cy)
);
defparam \PreScale_cry[0] .INIT=20'h4020A;
// @11:211
  ARI1 \PreScale_cry[1]  (
	.FCO(PreScale_cry_Z[1]),
	.S(PreScale_s[1]),
	.Y(PreScale_cry_Y[1]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[0])
);
defparam \PreScale_cry[1] .INIT=20'h48800;
// @11:211
  ARI1 \PreScale_cry[2]  (
	.FCO(PreScale_cry_Z[2]),
	.S(PreScale_s[2]),
	.Y(PreScale_cry_Y[2]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[1])
);
defparam \PreScale_cry[2] .INIT=20'h48800;
// @11:211
  ARI1 \PreScale_cry[3]  (
	.FCO(PreScale_cry_Z[3]),
	.S(PreScale_s[3]),
	.Y(PreScale_cry_Y[3]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[2])
);
defparam \PreScale_cry[3] .INIT=20'h48800;
// @11:211
  ARI1 \PreScale_cry[4]  (
	.FCO(PreScale_cry_Z[4]),
	.S(PreScale_s[4]),
	.Y(PreScale_cry_Y[4]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[3])
);
defparam \PreScale_cry[4] .INIT=20'h48800;
// @11:211
  ARI1 \PreScale_cry[5]  (
	.FCO(PreScale_cry_Z[5]),
	.S(PreScale_s[5]),
	.Y(PreScale_cry_Y[5]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[4])
);
defparam \PreScale_cry[5] .INIT=20'h48800;
// @11:211
  ARI1 \PreScale_cry[6]  (
	.FCO(PreScale_cry_Z[6]),
	.S(PreScale_s[6]),
	.Y(PreScale_cry_Y[6]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[5])
);
defparam \PreScale_cry[6] .INIT=20'h48800;
// @11:211
  ARI1 \PreScale_cry[7]  (
	.FCO(PreScale_cry_Z[7]),
	.S(PreScale_s[7]),
	.Y(PreScale_cry_Y[7]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[6])
);
defparam \PreScale_cry[7] .INIT=20'h48800;
// @11:211
  ARI1 \PreScale_s[9]  (
	.FCO(PreScale_s_FCO[9]),
	.S(PreScale_s_Z[9]),
	.Y(PreScale_s_Y[9]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[8])
);
defparam \PreScale_s[9] .INIT=20'h48800;
// @11:211
  ARI1 \PreScale_cry[8]  (
	.FCO(PreScale_cry_Z[8]),
	.S(PreScale_s[8]),
	.Y(PreScale_cry_Y[8]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[7])
);
defparam \PreScale_cry[8] .INIT=20'h48800;
// @11:163
  CFG4 OneShotClr_1 (
	.A(un2_CountIsZero_28_Z),
	.B(CtrlReg_Z[2]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[2]),
	.D(un2_CountIsZero_29_Z),
	.Y(OneShotClr_1_Z)
);
defparam OneShotClr_1.INIT=16'h0800;
// @11:226
  CFG4 \p_NextCountPulseComb.un1_NextCountPulse75  (
	.A(TimerPre_Z[0]),
	.B(TimerPre_Z[3]),
	.C(TimerPre_Z[2]),
	.D(TimerPre_Z[1]),
	.Y(un1_NextCountPulse75)
);
defparam \p_NextCountPulseComb.un1_NextCountPulse75 .INIT=16'h3337;
// @11:375
  CFG4 \PrdataNext_1_iv_0_1[0]  (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(CtrlReg_Z[1]),
	.D(RawTimInt_Z),
	.Y(PrdataNext_1_iv_0_1_Z[0])
);
defparam \PrdataNext_1_iv_0_1[0] .INIT=16'h6400;
// @11:232
  CFG4 NextCountPulse_0_sqmuxa_3_4_i (
	.A(PreScale_Z[1]),
	.B(PreScale_Z[3]),
	.C(PreScale_Z[0]),
	.D(PreScale_Z[2]),
	.Y(N_342)
);
defparam NextCountPulse_0_sqmuxa_3_4_i.INIT=16'h7FFF;
// @11:242
  CFG4 \p_NextCountPulseComb.NextCountPulse75  (
	.A(TimerPre_Z[1]),
	.B(TimerPre_Z[2]),
	.C(TimerPre_Z[0]),
	.D(TimerPre_Z[3]),
	.Y(NextCountPulse75)
);
defparam \p_NextCountPulseComb.NextCountPulse75 .INIT=16'h0100;
// @11:373
  CFG4 DataOut_3_sqmuxa_0_a2 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.B(PrdataNextEn_Z),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.Y(DataOut_3_sqmuxa)
);
defparam DataOut_3_sqmuxa_0_a2.INIT=16'h4000;
// @11:375
  CFG3 \PrdataNext_1_iv_0[0]  (
	.A(PrdataNextEn_Z),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(PrdataNext_1_iv_0_1_Z[0]),
	.Y(PrdataNext_1_iv_0_Z[0])
);
defparam \PrdataNext_1_iv_0[0] .INIT=8'h80;
// @11:312
  CFG2 TIMINT (
	.A(CtrlReg_Z[1]),
	.B(RawTimInt_Z),
	.Y(User_Interfaces_0_TIMINT)
);
defparam TIMINT.INIT=4'h8;
// @11:232
  CFG2 NextCountPulse_0_sqmuxa_3_4_i_o3 (
	.A(PreScale_Z[0]),
	.B(PreScale_Z[1]),
	.Y(N_343)
);
defparam NextCountPulse_0_sqmuxa_3_4_i_o3.INIT=4'h7;
// @11:228
  CFG2 NextCountPulse_0_sqmuxa_1_2_0_a2 (
	.A(TimerPre_Z[1]),
	.B(TimerPre_Z[2]),
	.Y(NextCountPulse_0_sqmuxa_i_2)
);
defparam NextCountPulse_0_sqmuxa_1_2_0_a2.INIT=4'h1;
// @11:234
  CFG2 NextCountPulse_0_sqmuxa_4_4 (
	.A(TimerPre_Z[3]),
	.B(TimerPre_Z[1]),
	.Y(NextCountPulse_0_sqmuxa_4_i_4)
);
defparam NextCountPulse_0_sqmuxa_4_4.INIT=4'h1;
// @11:236
  CFG2 NextCountPulse_0_sqmuxa_5_3 (
	.A(PreScale_Z[4]),
	.B(PreScale_Z[5]),
	.Y(NextCountPulse_0_sqmuxa_5_i_3)
);
defparam NextCountPulse_0_sqmuxa_5_3.INIT=4'h8;
// @11:230
  CFG2 NextCountPulse_0_sqmuxa_2_3 (
	.A(TimerPre_Z[3]),
	.B(TimerPre_Z[2]),
	.Y(NextCountPulse_0_sqmuxa_2_i_3)
);
defparam NextCountPulse_0_sqmuxa_2_3.INIT=4'h1;
// @11:225
  CFG4 NextCountPulse_iv_4 (
	.A(NextCountPulse_0_sqmuxa_3_Z),
	.B(NextCountPulse_0_sqmuxa_2_Z),
	.C(NextCountPulse_0_sqmuxa_4_Z),
	.D(NextCountPulse_0_sqmuxa_5_Z),
	.Y(NextCountPulse_iv_4_Z)
);
defparam NextCountPulse_iv_4.INIT=16'hFFFE;
// @11:280
  CFG4 un2_CountIsZero_23 (
	.A(Count_Z[3]),
	.B(Count_Z[2]),
	.C(Count_Z[1]),
	.D(Count_Z[0]),
	.Y(un2_CountIsZero_23_Z)
);
defparam un2_CountIsZero_23.INIT=16'h0001;
// @11:280
  CFG4 un2_CountIsZero_22 (
	.A(Count_Z[7]),
	.B(Count_Z[6]),
	.C(Count_Z[5]),
	.D(Count_Z[4]),
	.Y(un2_CountIsZero_22_Z)
);
defparam un2_CountIsZero_22.INIT=16'h0001;
// @11:280
  CFG4 un2_CountIsZero_21 (
	.A(Count_Z[11]),
	.B(Count_Z[10]),
	.C(Count_Z[9]),
	.D(Count_Z[8]),
	.Y(un2_CountIsZero_21_Z)
);
defparam un2_CountIsZero_21.INIT=16'h0001;
// @11:280
  CFG4 un2_CountIsZero_20 (
	.A(Count_Z[15]),
	.B(Count_Z[14]),
	.C(Count_Z[13]),
	.D(Count_Z[12]),
	.Y(un2_CountIsZero_20_Z)
);
defparam un2_CountIsZero_20.INIT=16'h0001;
// @11:280
  CFG4 un2_CountIsZero_19 (
	.A(Count_Z[19]),
	.B(Count_Z[18]),
	.C(Count_Z[17]),
	.D(Count_Z[16]),
	.Y(un2_CountIsZero_19_Z)
);
defparam un2_CountIsZero_19.INIT=16'h0001;
// @11:280
  CFG4 un2_CountIsZero_18 (
	.A(Count_Z[23]),
	.B(Count_Z[22]),
	.C(Count_Z[21]),
	.D(Count_Z[20]),
	.Y(un2_CountIsZero_18_Z)
);
defparam un2_CountIsZero_18.INIT=16'h0001;
// @11:280
  CFG4 un2_CountIsZero_17 (
	.A(Count_Z[27]),
	.B(Count_Z[26]),
	.C(Count_Z[25]),
	.D(Count_Z[24]),
	.Y(un2_CountIsZero_17_Z)
);
defparam un2_CountIsZero_17.INIT=16'h0001;
// @11:280
  CFG4 un2_CountIsZero_16 (
	.A(Count_Z[31]),
	.B(Count_Z[30]),
	.C(Count_Z[29]),
	.D(Count_Z[28]),
	.Y(un2_CountIsZero_16_Z)
);
defparam un2_CountIsZero_16.INIT=16'h0001;
// @5:89
  CFG3 \CoreAPB3_C0_0_APBmslave2_PRDATA_m_1[5]  (
	.A(PSELSBUS_0),
	.B(N_83),
	.C(GPOUT_reg53),
	.Y(N_214)
);
defparam \CoreAPB3_C0_0_APBmslave2_PRDATA_m_1[5] .INIT=8'h10;
// @11:373
  CFG4 DataOut_1_sqmuxa (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(PrdataNextEn_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(DataOut_1_sqmuxa_Z)
);
defparam DataOut_1_sqmuxa.INIT=16'h0020;
// @11:373
  CFG3 DataOut_3_sqmuxa_0_a2_0 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.C(PrdataNextEn_Z),
	.Y(N_379)
);
defparam DataOut_3_sqmuxa_0_a2_0.INIT=8'h20;
// @11:225
  CFG4 NextCountPulse_iv_5 (
	.A(NextCountPulse_0_sqmuxa),
	.B(NextCountPulse_0_sqmuxa_1),
	.C(NextCountPulse_0_sqmuxa_6),
	.D(NextCountPulse_0_sqmuxa_8_Z),
	.Y(NextCountPulse_iv_5_Z)
);
defparam NextCountPulse_iv_5.INIT=16'hFFFE;
// @11:238
  CFG4 NextCountPulse_0_sqmuxa_6_0_a3_3 (
	.A(PreScale_Z[6]),
	.B(TimerPre_Z[0]),
	.C(TimerPre_Z[3]),
	.D(N_343),
	.Y(NextCountPulse_0_sqmuxa_6_0_a3_3_Z)
);
defparam NextCountPulse_0_sqmuxa_6_0_a3_3.INIT=16'h0002;
// @11:230
  CFG4 NextCountPulse_0_sqmuxa_2 (
	.A(NextCountPulse_0_sqmuxa_2_i_3),
	.B(N_343),
	.C(PreScale_Z[2]),
	.D(TimerPre_Z[0]),
	.Y(NextCountPulse_0_sqmuxa_2_Z)
);
defparam NextCountPulse_0_sqmuxa_2.INIT=16'h0020;
// @11:234
  CFG4 NextCountPulse_0_sqmuxa_4 (
	.A(NextCountPulse_0_sqmuxa_4_i_4),
	.B(N_342),
	.C(PreScale_Z[4]),
	.D(TimerPre_Z[0]),
	.Y(NextCountPulse_0_sqmuxa_4_Z)
);
defparam NextCountPulse_0_sqmuxa_4.INIT=16'h0020;
// @11:240
  CFG4 NextCountPulse_0_sqmuxa_7_3_0 (
	.A(NextCountPulse_0_sqmuxa_5_i_3),
	.B(N_342),
	.C(PreScale_Z[7]),
	.D(PreScale_Z[6]),
	.Y(NextCountPulse_0_sqmuxa_7_i_3_0)
);
defparam NextCountPulse_0_sqmuxa_7_3_0.INIT=16'h2000;
// @11:236
  CFG3 NextCountPulse_0_sqmuxa_5 (
	.A(NextCountPulse_0_sqmuxa_4_i_4),
	.B(N_342),
	.C(NextCountPulse_0_sqmuxa_5_i_3),
	.Y(NextCountPulse_0_sqmuxa_5_Z)
);
defparam NextCountPulse_0_sqmuxa_5.INIT=8'h20;
// @11:226
  CFG4 NextCountPulse_0_sqmuxa_0_a3 (
	.A(TimerPre_Z[3]),
	.B(NextCountPulse_0_sqmuxa_i_2),
	.C(PreScale_Z[0]),
	.D(TimerPre_Z[0]),
	.Y(NextCountPulse_0_sqmuxa)
);
defparam NextCountPulse_0_sqmuxa_0_a3.INIT=16'h0040;
// @11:228
  CFG3 NextCountPulse_0_sqmuxa_1_0_a3 (
	.A(NextCountPulse_0_sqmuxa_i_2),
	.B(N_343),
	.C(TimerPre_Z[3]),
	.Y(NextCountPulse_0_sqmuxa_1)
);
defparam NextCountPulse_0_sqmuxa_1_0_a3.INIT=8'h02;
// @5:89
  CFG2 \iPRDATA_RNI3R1K[10]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[10]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[10])
);
defparam \iPRDATA_RNI3R1K[10] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI4S1K[11]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[11]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[11])
);
defparam \iPRDATA_RNI4S1K[11] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI5T1K[12]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[12]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[12])
);
defparam \iPRDATA_RNI5T1K[12] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI6U1K[13]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[13]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[13])
);
defparam \iPRDATA_RNI6U1K[13] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI7V1K[14]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[14]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[14])
);
defparam \iPRDATA_RNI7V1K[14] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI802K[15]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[15]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[15])
);
defparam \iPRDATA_RNI802K[15] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI912K[16]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[16]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[16])
);
defparam \iPRDATA_RNI912K[16] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNIA22K[17]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[17]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[17])
);
defparam \iPRDATA_RNIA22K[17] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNIB32K[18]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[18]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[18])
);
defparam \iPRDATA_RNIB32K[18] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNIC42K[19]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[19]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[19])
);
defparam \iPRDATA_RNIC42K[19] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI4T2K[20]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[20]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[20])
);
defparam \iPRDATA_RNI4T2K[20] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI5U2K[21]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[21]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[21])
);
defparam \iPRDATA_RNI5U2K[21] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI6V2K[22]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[22]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[22])
);
defparam \iPRDATA_RNI6V2K[22] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI703K[23]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[23]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[23])
);
defparam \iPRDATA_RNI703K[23] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI813K[24]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[24]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[24])
);
defparam \iPRDATA_RNI813K[24] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI923K[25]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[25]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[25])
);
defparam \iPRDATA_RNI923K[25] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNIA33K[26]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[26]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[26])
);
defparam \iPRDATA_RNIA33K[26] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNIB43K[27]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[27]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[27])
);
defparam \iPRDATA_RNIB43K[27] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNIC53K[28]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[28]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[28])
);
defparam \iPRDATA_RNIC53K[28] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNID63K[29]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[29]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[29])
);
defparam \iPRDATA_RNID63K[29] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI5V3K[30]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[30]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[30])
);
defparam \iPRDATA_RNI5V3K[30] .INIT=4'h4;
// @5:89
  CFG2 \iPRDATA_RNI604K[31]  (
	.A(N_204),
	.B(CoreAPB3_C0_0_APBmslave3_PRDATA_Z[31]),
	.Y(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[31])
);
defparam \iPRDATA_RNI604K[31] .INIT=4'h4;
// @11:373
  CFG4 DataOut_0_sqmuxa_i_o3 (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(PrdataNextEn_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(N_41)
);
defparam DataOut_0_sqmuxa_i_o3.INIT=16'hFFEF;
// @5:89
  CFG2 \CoreAPB3_C0_0_APBmslave1_PRDATA_m[3]  (
	.A(iPRDATA27),
	.B(CoreAPB3_C0_0_APBmslave1_PRDATA_0),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0)
);
defparam \CoreAPB3_C0_0_APBmslave1_PRDATA_m[3] .INIT=4'h8;
// @11:232
  CFG2 NextCountPulse_0_sqmuxa_3 (
	.A(N_342),
	.B(NextCountPulse_0_sqmuxa_2_i_3),
	.Y(NextCountPulse_0_sqmuxa_3_Z)
);
defparam NextCountPulse_0_sqmuxa_3.INIT=4'h4;
// @11:280
  CFG4 un2_CountIsZero_29 (
	.A(un2_CountIsZero_23_Z),
	.B(un2_CountIsZero_22_Z),
	.C(un2_CountIsZero_21_Z),
	.D(un2_CountIsZero_20_Z),
	.Y(un2_CountIsZero_29_Z)
);
defparam un2_CountIsZero_29.INIT=16'h8000;
// @11:280
  CFG4 un2_CountIsZero_28 (
	.A(un2_CountIsZero_19_Z),
	.B(un2_CountIsZero_18_Z),
	.C(un2_CountIsZero_17_Z),
	.D(un2_CountIsZero_16_Z),
	.Y(un2_CountIsZero_28_Z)
);
defparam un2_CountIsZero_28.INIT=16'h8000;
// @11:225
  CFG4 \p_NextCountPulseComb.NextCountPulse59_m  (
	.A(un1_NextCountPulse75),
	.B(NextCountPulse_0_sqmuxa_7_i_3_0),
	.C(PreScale_Z[9]),
	.D(PreScale_Z[8]),
	.Y(NextCountPulse59_m)
);
defparam \p_NextCountPulseComb.NextCountPulse59_m .INIT=16'h4000;
// @11:242
  CFG3 NextCountPulse_0_sqmuxa_8 (
	.A(NextCountPulse75),
	.B(NextCountPulse_0_sqmuxa_7_i_3_0),
	.C(PreScale_Z[8]),
	.Y(NextCountPulse_0_sqmuxa_8_Z)
);
defparam NextCountPulse_0_sqmuxa_8.INIT=8'h80;
// @11:238
  CFG4 NextCountPulse_0_sqmuxa_6_0_a3 (
	.A(PreScale_Z[2]),
	.B(PreScale_Z[3]),
	.C(NextCountPulse_0_sqmuxa_6_0_a3_3_Z),
	.D(NextCountPulse_0_sqmuxa_5_i_3),
	.Y(NextCountPulse_0_sqmuxa_6)
);
defparam NextCountPulse_0_sqmuxa_6_0_a3.INIT=16'h8000;
// @11:373
  CFG3 PrdataNextEn (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave3_PSELx),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.Y(PrdataNextEn_Z)
);
defparam PrdataNextEn.INIT=8'h04;
// @11:143
  CFG3 un4_CtrlEn (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave3_PSELx),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.Y(un4_CtrlEn_Z)
);
defparam un4_CtrlEn.INIT=8'h08;
// @11:375
  CFG3 \PrdataNext_1_0_iv_0_a3_2[1]  (
	.A(CtrlReg_Z[1]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(N_379),
	.Y(N_346)
);
defparam \PrdataNext_1_0_iv_0_a3_2[1] .INIT=8'h20;
// @11:375
  CFG3 \PrdataNext_1_0_iv_0_a3_2[2]  (
	.A(CtrlReg_Z[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.C(N_379),
	.Y(N_59)
);
defparam \PrdataNext_1_0_iv_0_a3_2[2] .INIT=8'h20;
// @11:240
  CFG2 NextCountPulse_0_sqmuxa_7 (
	.A(NextCountPulse_0_sqmuxa_7_i_3_0),
	.B(TimerPre_Z[3]),
	.Y(NextCountPulse_0_sqmuxa_7_Z)
);
defparam NextCountPulse_0_sqmuxa_7.INIT=4'h2;
// @11:375
  CFG4 \PrdataNext_1_iv_2[0]  (
	.A(CtrlReg_Z[0]),
	.B(TimerPre_Z[0]),
	.C(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.D(N_379),
	.Y(PrdataNext_1_iv_2_Z[0])
);
defparam \PrdataNext_1_iv_2[0] .INIT=16'hCA00;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0_1[2]  (
	.A(DataOut_3_sqmuxa),
	.B(DataOut_1_sqmuxa_Z),
	.C(Count_Z[2]),
	.D(TimerPre_Z[2]),
	.Y(PrdataNext_1_0_iv_0_1_Z[2])
);
defparam \PrdataNext_1_0_iv_0_1[2] .INIT=16'hEAC0;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0_1[1]  (
	.A(DataOut_3_sqmuxa),
	.B(DataOut_1_sqmuxa_Z),
	.C(Count_Z[1]),
	.D(TimerPre_Z[1]),
	.Y(PrdataNext_1_0_iv_0_1_Z[1])
);
defparam \PrdataNext_1_0_iv_0_1[1] .INIT=16'hEAC0;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0_0[3]  (
	.A(DataOut_3_sqmuxa),
	.B(N_41),
	.C(Load_Z[3]),
	.D(TimerPre_Z[3]),
	.Y(PrdataNext_1_0_iv_0_0_Z[3])
);
defparam \PrdataNext_1_0_iv_0_0[3] .INIT=16'hBA30;
// @11:143
  CFG4 CtrlEn (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(un4_CtrlEn_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(CtrlEn_Z)
);
defparam CtrlEn.INIT=16'h0040;
// @11:170
  CFG4 PrescaleEn (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(un4_CtrlEn_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(PrescaleEn_Z)
);
defparam PrescaleEn.INIT=16'h0080;
// @11:280
  CFG2 un2_CountIsZero (
	.A(un2_CountIsZero_28_Z),
	.B(un2_CountIsZero_29_Z),
	.Y(un2_CountIsZero_Z)
);
defparam un2_CountIsZero.INIT=4'h8;
// @11:321
  CFG4 IntClrEn (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(un4_CtrlEn_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(IntClrEn_Z)
);
defparam IntClrEn.INIT=16'h1000;
// @11:375
  CFG4 \PrdataNext_1_0_iv[24]  (
	.A(Count_Z[24]),
	.B(Load_Z[24]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[24])
);
defparam \PrdataNext_1_0_iv[24] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[22]  (
	.A(Count_Z[22]),
	.B(Load_Z[22]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[22])
);
defparam \PrdataNext_1_0_iv[22] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[20]  (
	.A(Count_Z[20]),
	.B(Load_Z[20]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[20])
);
defparam \PrdataNext_1_0_iv[20] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[18]  (
	.A(Count_Z[18]),
	.B(Load_Z[18]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[18])
);
defparam \PrdataNext_1_0_iv[18] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[16]  (
	.A(Count_Z[16]),
	.B(Load_Z[16]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[16])
);
defparam \PrdataNext_1_0_iv[16] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[14]  (
	.A(Count_Z[14]),
	.B(Load_Z[14]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[14])
);
defparam \PrdataNext_1_0_iv[14] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[12]  (
	.A(Count_Z[12]),
	.B(Load_Z[12]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[12])
);
defparam \PrdataNext_1_0_iv[12] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[10]  (
	.A(Count_Z[10]),
	.B(Load_Z[10]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[10])
);
defparam \PrdataNext_1_0_iv[10] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[8]  (
	.A(Count_Z[8]),
	.B(Load_Z[8]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[8])
);
defparam \PrdataNext_1_0_iv[8] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[6]  (
	.A(Count_Z[6]),
	.B(Load_Z[6]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[6])
);
defparam \PrdataNext_1_0_iv[6] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv[4]  (
	.A(Count_Z[4]),
	.B(Load_Z[4]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[4])
);
defparam \PrdataNext_1_0_iv[4] .INIT=16'hAE0C;
// @11:187
  CFG4 LoadEn (
	.A(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.B(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.C(un4_CtrlEn_Z),
	.D(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.Y(LoadEn_Z)
);
defparam LoadEn.INIT=16'h0010;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[31]  (
	.A(Count_Z[31]),
	.B(Load_Z[31]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[31])
);
defparam \PrdataNext_1_0_iv_0[31] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[30]  (
	.A(Count_Z[30]),
	.B(Load_Z[30]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[30])
);
defparam \PrdataNext_1_0_iv_0[30] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[29]  (
	.A(Count_Z[29]),
	.B(Load_Z[29]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[29])
);
defparam \PrdataNext_1_0_iv_0[29] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[28]  (
	.A(Count_Z[28]),
	.B(Load_Z[28]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[28])
);
defparam \PrdataNext_1_0_iv_0[28] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[27]  (
	.A(Count_Z[27]),
	.B(Load_Z[27]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[27])
);
defparam \PrdataNext_1_0_iv_0[27] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[26]  (
	.A(Count_Z[26]),
	.B(Load_Z[26]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[26])
);
defparam \PrdataNext_1_0_iv_0[26] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[25]  (
	.A(Count_Z[25]),
	.B(Load_Z[25]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[25])
);
defparam \PrdataNext_1_0_iv_0[25] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[23]  (
	.A(Count_Z[23]),
	.B(Load_Z[23]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[23])
);
defparam \PrdataNext_1_0_iv_0[23] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[21]  (
	.A(Count_Z[21]),
	.B(Load_Z[21]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[21])
);
defparam \PrdataNext_1_0_iv_0[21] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[19]  (
	.A(Count_Z[19]),
	.B(Load_Z[19]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[19])
);
defparam \PrdataNext_1_0_iv_0[19] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[17]  (
	.A(Count_Z[17]),
	.B(Load_Z[17]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[17])
);
defparam \PrdataNext_1_0_iv_0[17] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[15]  (
	.A(Count_Z[15]),
	.B(Load_Z[15]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[15])
);
defparam \PrdataNext_1_0_iv_0[15] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[13]  (
	.A(Count_Z[13]),
	.B(Load_Z[13]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[13])
);
defparam \PrdataNext_1_0_iv_0[13] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[11]  (
	.A(Count_Z[11]),
	.B(Load_Z[11]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[11])
);
defparam \PrdataNext_1_0_iv_0[11] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[9]  (
	.A(Count_Z[9]),
	.B(Load_Z[9]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[9])
);
defparam \PrdataNext_1_0_iv_0[9] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[7]  (
	.A(Count_Z[7]),
	.B(Load_Z[7]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[7])
);
defparam \PrdataNext_1_0_iv_0[7] .INIT=16'hAE0C;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[5]  (
	.A(Count_Z[5]),
	.B(Load_Z[5]),
	.C(N_41),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_1[5])
);
defparam \PrdataNext_1_0_iv_0[5] .INIT=16'hAE0C;
// @11:375
  CFG3 \PrdataNext_1_iv_1[0]  (
	.A(Load_Z[0]),
	.B(PrdataNext_1_iv_0_Z[0]),
	.C(N_41),
	.Y(PrdataNext_1_iv_1_Z[0])
);
defparam \PrdataNext_1_iv_1[0] .INIT=8'hCE;
// @11:225
  CFG4 NextCountPulse_iv (
	.A(NextCountPulse_iv_4_Z),
	.B(NextCountPulse_0_sqmuxa_7_Z),
	.C(NextCountPulse59_m),
	.D(NextCountPulse_iv_5_Z),
	.Y(NextCountPulse)
);
defparam NextCountPulse_iv.INIT=16'hFFFE;
// @11:375
  CFG3 \PrdataNext_1_0_iv_0[3]  (
	.A(Count_Z[3]),
	.B(DataOut_1_sqmuxa_Z),
	.C(PrdataNext_1_0_iv_0_0_Z[3]),
	.Y(PrdataNext_1[3])
);
defparam \PrdataNext_1_0_iv_0[3] .INIT=8'hF8;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[1]  (
	.A(N_41),
	.B(PrdataNext_1_0_iv_0_1_Z[1]),
	.C(Load_Z[1]),
	.D(N_346),
	.Y(PrdataNext_1[1])
);
defparam \PrdataNext_1_0_iv_0[1] .INIT=16'hFFDC;
// @11:375
  CFG4 \PrdataNext_1_0_iv_0[2]  (
	.A(N_41),
	.B(PrdataNext_1_0_iv_0_1_Z[2]),
	.C(Load_Z[2]),
	.D(N_59),
	.Y(PrdataNext_1[2])
);
defparam \PrdataNext_1_0_iv_0[2] .INIT=16'hFFDC;
// @42:306
  CFG4 CountPulse_RNI7HMH1 (
	.A(CountPulse_Z),
	.B(CtrlReg_Z[0]),
	.C(CtrlReg_Z[2]),
	.D(un2_CountIsZero_Z),
	.Y(Countlde_0)
);
defparam CountPulse_RNI7HMH1.INIT=16'h0888;
// @11:375
  CFG4 \PrdataNext_1_iv[0]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(PrdataNext_1_iv_1_Z[0]),
	.C(Count_Z[0]),
	.D(PrdataNext_1_iv_2_Z[0]),
	.Y(PrdataNext_1[0])
);
defparam \PrdataNext_1_iv[0] .INIT=16'hFFEC;
// @11:299
  CFG4 NxtRawTimInt (
	.A(CountIsZeroReg_Z),
	.B(IntClr_Z),
	.C(un2_CountIsZero_Z),
	.D(RawTimInt_Z),
	.Y(NxtRawTimInt_Z)
);
defparam NxtRawTimInt.INIT=16'h3310;
// @42:306
  CFG4 OneShotClr_1_RNI4BQA2 (
	.A(LoadEnReg_Z),
	.B(Countlde_0),
	.C(OneShotClr_1_Z),
	.D(CtrlEn_Z),
	.Y(Counte)
);
defparam OneShotClr_1_RNI4BQA2.INIT=16'hFEEE;
// @5:89
  CFG4 \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[3]  (
	.A(rx_fifo_data_out[3]),
	.B(prdata_regs[3]),
	.C(un1_PADDR),
	.D(iPRDATA32),
	.Y(CoreAPB3_C0_0_APBmslave6_PRDATA_m[3])
);
defparam \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[3] .INIT=16'hAC00;
// @5:89
  CFG4 \CoreAPB3_C0_0_APBmslave5_PRDATA_m[3]  (
	.A(un1_PADDR),
	.B(rx_fifo_data_out_0_0),
	.C(iPRDATA31),
	.D(prdata_regs_0_0),
	.Y(CoreAPB3_C0_0_APBmslave5_PRDATA_m_2)
);
defparam \CoreAPB3_C0_0_APBmslave5_PRDATA_m[3] .INIT=16'hD080;
// @5:89
  CFG4 \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[4]  (
	.A(rx_fifo_data_out[4]),
	.B(un1_PADDR),
	.C(prdata_regs[4]),
	.D(iPRDATA32),
	.Y(CoreAPB3_C0_0_APBmslave6_PRDATA_m[4])
);
defparam \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[4] .INIT=16'hB800;
// @5:89
  CFG4 \CoreAPB3_C0_0_APBmslave5_PRDATA_m[1]  (
	.A(un1_PADDR),
	.B(rx_fifo_data_out[1]),
	.C(iPRDATA31),
	.D(prdata_regs[1]),
	.Y(CoreAPB3_C0_0_APBmslave5_PRDATA_m_0)
);
defparam \CoreAPB3_C0_0_APBmslave5_PRDATA_m[1] .INIT=16'hD080;
// @5:89
  CFG4 \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[2]  (
	.A(rx_fifo_data_out[2]),
	.B(un1_PADDR),
	.C(prdata_regs[2]),
	.D(iPRDATA32),
	.Y(CoreAPB3_C0_0_APBmslave6_PRDATA_m[2])
);
defparam \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[2] .INIT=16'hB800;
// @5:89
  CFG4 \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[6]  (
	.A(rx_fifo_data_out[6]),
	.B(un1_PADDR),
	.C(prdata_regs[6]),
	.D(iPRDATA32),
	.Y(CoreAPB3_C0_0_APBmslave6_PRDATA_m[6])
);
defparam \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[6] .INIT=16'hB800;
// @5:89
  CFG4 \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[7]  (
	.A(rx_fifo_data_out[7]),
	.B(un1_PADDR),
	.C(prdata_regs[7]),
	.D(iPRDATA32),
	.Y(CoreAPB3_C0_0_APBmslave6_PRDATA_m[7])
);
defparam \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[7] .INIT=16'hB800;
// @5:89
  CFG4 \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[0]  (
	.A(rx_fifo_data_out[0]),
	.B(un1_PADDR),
	.C(prdata_regs[0]),
	.D(iPRDATA32),
	.Y(CoreAPB3_C0_0_APBmslave6_PRDATA_m[0])
);
defparam \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[0] .INIT=16'hB800;
// @5:89
  CFG4 \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[5]  (
	.A(rx_fifo_data_out[5]),
	.B(un1_PADDR),
	.C(prdata_regs[5]),
	.D(iPRDATA32),
	.Y(CoreAPB3_C0_0_APBmslave6_PRDATA_m[5])
);
defparam \CoreAPB3_C0_0_APBmslave6_PRDATA_m_cZ[5] .INIT=16'hB800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer_32s_1s_19s_0s */

module CoreTimer_C0 (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  CoreAPB3_C0_0_APBmslave3_PRDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR,
  PSELSBUS_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0,
  rx_fifo_data_out_0_0,
  prdata_regs_0_0,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_2,
  CoreAPB3_C0_0_APBmslave5_PRDATA_m_0,
  rx_fifo_data_out,
  prdata_regs,
  CoreAPB3_C0_0_APBmslave6_PRDATA_m,
  INIT_DONE_int_arst,
  m2s_creative_demo_0_FIC_0_CLK,
  User_Interfaces_0_TIMINT,
  N_83,
  GPOUT_reg53,
  N_214,
  N_204,
  iPRDATA27,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  CoreAPB3_C0_0_APBmslave3_PSELx,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  un1_PADDR,
  iPRDATA32,
  iPRDATA31
)
;
input [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
output [9:0] CoreAPB3_C0_0_APBmslave3_PRDATA ;
input [4:2] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR ;
input PSELSBUS_0 ;
output [31:10] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
output CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
input rx_fifo_data_out_0_0 ;
input prdata_regs_0_0 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
output CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
input [7:0] rx_fifo_data_out ;
input [7:0] prdata_regs ;
output [7:0] CoreAPB3_C0_0_APBmslave6_PRDATA_m ;
input INIT_DONE_int_arst ;
input m2s_creative_demo_0_FIC_0_CLK ;
output User_Interfaces_0_TIMINT ;
input N_83 ;
input GPOUT_reg53 ;
output N_214 ;
input N_204 ;
input iPRDATA27 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input CoreAPB3_C0_0_APBmslave3_PSELx ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input un1_PADDR ;
input iPRDATA32 ;
input iPRDATA31 ;
wire PSELSBUS_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
wire rx_fifo_data_out_0_0 ;
wire prdata_regs_0_0 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_2 ;
wire CoreAPB3_C0_0_APBmslave5_PRDATA_m_0 ;
wire INIT_DONE_int_arst ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire User_Interfaces_0_TIMINT ;
wire N_83 ;
wire GPOUT_reg53 ;
wire N_214 ;
wire N_204 ;
wire iPRDATA27 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire CoreAPB3_C0_0_APBmslave3_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire un1_PADDR ;
wire iPRDATA32 ;
wire iPRDATA31 ;
wire N_818 ;
wire GND ;
wire VCC ;
  CoreTimer_32s_1s_19s_0s CoreTimer_C0_0 (
	.CoreAPB3_C0_0_APBmslave6_PRDATA_m({CoreAPB3_C0_0_APBmslave6_PRDATA_m[7:2], N_818, CoreAPB3_C0_0_APBmslave6_PRDATA_m[0]}),
	.prdata_regs(prdata_regs[7:0]),
	.rx_fifo_data_out(rx_fifo_data_out[7:0]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_2(CoreAPB3_C0_0_APBmslave5_PRDATA_m_2),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_0(CoreAPB3_C0_0_APBmslave5_PRDATA_m_0),
	.prdata_regs_0_0(prdata_regs_0_0),
	.rx_fifo_data_out_0_0(rx_fifo_data_out_0_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_0(CoreAPB3_C0_0_APBmslave1_PRDATA_0),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[31:10]),
	.PSELSBUS_0(PSELSBUS_0),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4:2]),
	.CoreAPB3_C0_0_APBmslave3_PRDATA(CoreAPB3_C0_0_APBmslave3_PRDATA[9:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[31:0]),
	.iPRDATA31(iPRDATA31),
	.iPRDATA32(iPRDATA32),
	.un1_PADDR(un1_PADDR),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.CoreAPB3_C0_0_APBmslave3_PSELx(CoreAPB3_C0_0_APBmslave3_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.iPRDATA27(iPRDATA27),
	.N_204(N_204),
	.N_214(N_214),
	.GPOUT_reg53(GPOUT_reg53),
	.N_83(N_83),
	.User_Interfaces_0_TIMINT(User_Interfaces_0_TIMINT),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer_C0 */

module User_Interfaces (
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7,
  User_Interfaces_0_TIMINT,
  SPI_FLASH_SDI_c,
  SPI_FLASH_SCLK_c,
  SPI_FLASH_SDO_c,
  SPI_FLASH_SS_c,
  SD_SDI_c,
  SD_SCLK_c,
  SD_SDO_c,
  INIT_DONE_int,
  SD_SS_c,
  UART_TXD_c,
  UART_RXD_c,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE,
  GPIO_9_SW3_c,
  GPIO_5_TP_IRQ_c,
  m2s_creative_demo_0_FIC_0_CLK,
  INIT_DONE_int_arst,
  GPIO_3_TP_CS_c,
  GPIO_4_LCD_CS_c,
  GPIO_6_LCD_DC_c,
  GPIO_0_LED0_c,
  GPIO_1_LED1_c,
  GPIO_2_SD_CS_c,
  GPIO_5_LCD_BL_c,
  N_26_i,
  N_28_i,
  m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx
)
;
output [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA ;
input [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6 ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7 ;
output User_Interfaces_0_TIMINT ;
input SPI_FLASH_SDI_c ;
output SPI_FLASH_SCLK_c ;
output SPI_FLASH_SDO_c ;
output SPI_FLASH_SS_c ;
input SD_SDI_c ;
output SD_SCLK_c ;
output SD_SDO_c ;
input INIT_DONE_int ;
output SD_SS_c ;
output UART_TXD_c ;
input UART_RXD_c ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
input GPIO_9_SW3_c ;
input GPIO_5_TP_IRQ_c ;
input m2s_creative_demo_0_FIC_0_CLK ;
input INIT_DONE_int_arst ;
output GPIO_3_TP_CS_c ;
output GPIO_4_LCD_CS_c ;
output GPIO_6_LCD_DC_c ;
output GPIO_0_LED0_c ;
output GPIO_1_LED1_c ;
output GPIO_2_SD_CS_c ;
output GPIO_5_LCD_BL_c ;
output N_26_i ;
output N_28_i ;
input m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6 ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7 ;
wire User_Interfaces_0_TIMINT ;
wire SPI_FLASH_SDI_c ;
wire SPI_FLASH_SCLK_c ;
wire SPI_FLASH_SDO_c ;
wire SPI_FLASH_SS_c ;
wire SD_SDI_c ;
wire SD_SCLK_c ;
wire SD_SDO_c ;
wire INIT_DONE_int ;
wire SD_SS_c ;
wire UART_TXD_c ;
wire UART_RXD_c ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire GPIO_9_SW3_c ;
wire GPIO_5_TP_IRQ_c ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire INIT_DONE_int_arst ;
wire GPIO_3_TP_CS_c ;
wire GPIO_4_LCD_CS_c ;
wire GPIO_6_LCD_DC_c ;
wire GPIO_0_LED0_c ;
wire GPIO_1_LED1_c ;
wire GPIO_2_SD_CS_c ;
wire GPIO_5_LCD_BL_c ;
wire N_26_i ;
wire N_28_i ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
wire [7:0] CoreAPB3_C0_0_APBmslave5_PRDATA;
wire [7:0] CoreAPB3_C0_0_APBmslave6_PRDATA_m;
wire [3:1] CoreAPB3_C0_0_APBmslave5_PRDATA_m;
wire [1:1] CoreAPB3_C0_0_APBmslave6_PRDATA;
wire [3:3] CoreAPB3_C0_0_APBmslave1_PRDATA_m;
wire [9:0] CoreAPB3_C0_0_APBmslave3_PRDATA;
wire [9:7] GPOUT_reg;
wire [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA;
wire [9:8] INTR_reg;
wire [9:8] GEN_BITS;
wire [0:0] PSELSBUS;
wire [7:0] prdata_regs;
wire [7:0] rx_fifo_data_out;
wire [3:3] prdata_regs_0;
wire [3:3] rx_fifo_data_out_0;
wire N_806 ;
wire N_807 ;
wire CoreAPB3_C0_0_APBmslave6_PSELx ;
wire CoreAPB3_C0_0_APBmslave5_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave3_PSELx ;
wire N_214 ;
wire GPOUT_reg53 ;
wire iPRDATA32 ;
wire iPRDATA31 ;
wire iPRDATA27 ;
wire N_83 ;
wire un14_PRDATA_o ;
wire INTR_reg57 ;
wire N_204 ;
wire un1_PADDR_2 ;
wire un1_PADDR ;
wire tx_fifo_write_sig12 ;
wire tx_fifo_write_sig14 ;
wire rx_fifo_read_1_0_2 ;
wire ssel_rx_q2 ;
wire N_816 ;
wire N_817 ;
wire N_819 ;
wire GND ;
wire VCC ;
// @31:234
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_5(CoreAPB3_C0_0_APBmslave5_PRDATA[5]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_0(CoreAPB3_C0_0_APBmslave5_PRDATA[0]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_7(CoreAPB3_C0_0_APBmslave5_PRDATA[7]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_2(CoreAPB3_C0_0_APBmslave5_PRDATA[2]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_6(CoreAPB3_C0_0_APBmslave5_PRDATA[6]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_4(CoreAPB3_C0_0_APBmslave5_PRDATA[4]),
	.CoreAPB3_C0_0_APBmslave6_PRDATA_m({CoreAPB3_C0_0_APBmslave6_PRDATA_m[7:2], N_806, CoreAPB3_C0_0_APBmslave6_PRDATA_m[0]}),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_2(CoreAPB3_C0_0_APBmslave5_PRDATA_m[3]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_0(CoreAPB3_C0_0_APBmslave5_PRDATA_m[1]),
	.CoreAPB3_C0_0_APBmslave6_PRDATA_0(CoreAPB3_C0_0_APBmslave6_PRDATA[1]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0(CoreAPB3_C0_0_APBmslave1_PRDATA_m[3]),
	.CoreAPB3_C0_0_APBmslave3_PRDATA(CoreAPB3_C0_0_APBmslave3_PRDATA[9:0]),
	.GPOUT_reg(GPOUT_reg[9:7]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA({CoreAPB3_C0_0_APBmslave1_PRDATA[7:4], N_807, CoreAPB3_C0_0_APBmslave1_PRDATA[2:0]}),
	.INTR_reg(INTR_reg[9:8]),
	.GEN_BITS(GEN_BITS[9:8]),
	.PSELSBUS_0(PSELSBUS[0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx),
	.CoreAPB3_C0_0_APBmslave6_PSELx(CoreAPB3_C0_0_APBmslave6_PSELx),
	.CoreAPB3_C0_0_APBmslave5_PSELx(CoreAPB3_C0_0_APBmslave5_PSELx),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave3_PSELx(CoreAPB3_C0_0_APBmslave3_PSELx),
	.N_28_i(N_28_i),
	.N_26_i(N_26_i),
	.GPIO_5_LCD_BL_c(GPIO_5_LCD_BL_c),
	.GPIO_2_SD_CS_c(GPIO_2_SD_CS_c),
	.GPIO_1_LED1_c(GPIO_1_LED1_c),
	.GPIO_0_LED0_c(GPIO_0_LED0_c),
	.GPIO_6_LCD_DC_c(GPIO_6_LCD_DC_c),
	.GPIO_4_LCD_CS_c(GPIO_4_LCD_CS_c),
	.N_214(N_214),
	.GPIO_3_TP_CS_c(GPIO_3_TP_CS_c),
	.GPOUT_reg53(GPOUT_reg53),
	.iPRDATA32(iPRDATA32),
	.iPRDATA31(iPRDATA31),
	.iPRDATA27(iPRDATA27),
	.N_83(N_83),
	.un14_PRDATA_o(un14_PRDATA_o),
	.INTR_reg57(INTR_reg57),
	.N_204(N_204)
);
// @31:272
  CoreGPIO_C0 CoreGPIO_C0_0 (
	.GEN_BITS(GEN_BITS[9:8]),
	.INTR_reg(INTR_reg[9:8]),
	.GPOUT_reg(GPOUT_reg[9:7]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[9:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0}),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.GPIO_5_TP_IRQ_c(GPIO_5_TP_IRQ_c),
	.GPIO_9_SW3_c(GPIO_9_SW3_c),
	.GPIO_0_LED0_c(GPIO_0_LED0_c),
	.GPIO_1_LED1_c(GPIO_1_LED1_c),
	.GPIO_2_SD_CS_c(GPIO_2_SD_CS_c),
	.GPIO_3_TP_CS_c(GPIO_3_TP_CS_c),
	.GPIO_4_LCD_CS_c(GPIO_4_LCD_CS_c),
	.GPIO_5_LCD_BL_c(GPIO_5_LCD_BL_c),
	.GPIO_6_LCD_DC_c(GPIO_6_LCD_DC_c),
	.un14_PRDATA_o(un14_PRDATA_o),
	.GPOUT_reg53(GPOUT_reg53),
	.INTR_reg57(INTR_reg57),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx)
);
// @31:306
  CoreUARTapb_C0 CoreUARTapb_C0_0 (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2}),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.UART_RXD_c(UART_RXD_c),
	.UART_TXD_c(UART_TXD_c)
);
// @31:329
  SD_IF SD_IF_0 (
	.CoreAPB3_C0_0_APBmslave5_PRDATA_6(CoreAPB3_C0_0_APBmslave5_PRDATA[6]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_4(CoreAPB3_C0_0_APBmslave5_PRDATA[4]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_2(CoreAPB3_C0_0_APBmslave5_PRDATA[2]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_7(CoreAPB3_C0_0_APBmslave5_PRDATA[7]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_0(CoreAPB3_C0_0_APBmslave5_PRDATA[0]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_5(CoreAPB3_C0_0_APBmslave5_PRDATA[5]),
	.prdata_regs_2(prdata_regs[3]),
	.prdata_regs_0(prdata_regs[1]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.rx_fifo_data_out_0(rx_fifo_data_out[1]),
	.rx_fifo_data_out_2(rx_fifo_data_out[3]),
	.SD_SS_c(SD_SS_c),
	.un1_PADDR_2(un1_PADDR_2),
	.un1_PADDR(un1_PADDR),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.CoreAPB3_C0_0_APBmslave5_PSELx(CoreAPB3_C0_0_APBmslave5_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.tx_fifo_write_sig14(tx_fifo_write_sig14),
	.rx_fifo_read_1_0_2(rx_fifo_read_1_0_2),
	.INIT_DONE_int(INIT_DONE_int),
	.SD_SDO_c(SD_SDO_c),
	.ssel_rx_q2(ssel_rx_q2),
	.SD_SCLK_c(SD_SCLK_c),
	.SD_SDI_c(SD_SDI_c)
);
// @31:349
  spi_flash spi_flash_0 (
	.CoreAPB3_C0_0_APBmslave6_PRDATA_0(CoreAPB3_C0_0_APBmslave6_PRDATA[1]),
	.prdata_regs({prdata_regs[7:4], prdata_regs_0[3], prdata_regs[2], N_816, prdata_regs[0]}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[7:0]),
	.rx_fifo_data_out({rx_fifo_data_out[7:4], rx_fifo_data_out_0[3], rx_fifo_data_out[2], N_817, rx_fifo_data_out[0]}),
	.SPI_FLASH_SS_c(SPI_FLASH_SS_c),
	.un1_PADDR(un1_PADDR),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.CoreAPB3_C0_0_APBmslave6_PSELx(CoreAPB3_C0_0_APBmslave6_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.tx_fifo_write_sig14(tx_fifo_write_sig14),
	.un1_PADDR_2(un1_PADDR_2),
	.rx_fifo_read_1_0_2(rx_fifo_read_1_0_2),
	.ssel_rx_q2(ssel_rx_q2),
	.INIT_DONE_int(INIT_DONE_int),
	.SPI_FLASH_SDO_c(SPI_FLASH_SDO_c),
	.SPI_FLASH_SCLK_c(SPI_FLASH_SCLK_c),
	.SPI_FLASH_SDI_c(SPI_FLASH_SDI_c)
);
  CoreTimer_C0 CoreTimer_C0_0 (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[31:0]),
	.CoreAPB3_C0_0_APBmslave3_PRDATA(CoreAPB3_C0_0_APBmslave3_PRDATA[9:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2}),
	.PSELSBUS_0(PSELSBUS[0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[31:10]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_0(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0(CoreAPB3_C0_0_APBmslave1_PRDATA_m[3]),
	.rx_fifo_data_out_0_0(rx_fifo_data_out[3]),
	.prdata_regs_0_0(prdata_regs[3]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_2(CoreAPB3_C0_0_APBmslave5_PRDATA_m[3]),
	.CoreAPB3_C0_0_APBmslave5_PRDATA_m_0(CoreAPB3_C0_0_APBmslave5_PRDATA_m[1]),
	.rx_fifo_data_out({rx_fifo_data_out[7:4], rx_fifo_data_out_0[3], rx_fifo_data_out[2:0]}),
	.prdata_regs({prdata_regs[7:4], prdata_regs_0[3], prdata_regs[2:0]}),
	.CoreAPB3_C0_0_APBmslave6_PRDATA_m({CoreAPB3_C0_0_APBmslave6_PRDATA_m[7:2], N_819, CoreAPB3_C0_0_APBmslave6_PRDATA_m[0]}),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.User_Interfaces_0_TIMINT(User_Interfaces_0_TIMINT),
	.N_83(N_83),
	.GPOUT_reg53(GPOUT_reg53),
	.N_214(N_214),
	.N_204(N_204),
	.iPRDATA27(iPRDATA27),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.CoreAPB3_C0_0_APBmslave3_PSELx(CoreAPB3_C0_0_APBmslave3_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.un1_PADDR(un1_PADDR),
	.iPRDATA32(iPRDATA32),
	.iPRDATA31(iPRDATA31)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* User_Interfaces */

module m2s_creative_ddr_top (
  CLK0_PAD,
  DEVRST_N,
  GPIO_5_TP_IRQ,
  GPIO_9_SW3,
  MDDR_DQS_TMATCH_0_IN,
  SD_SDI,
  SPI_FLASH_SDI,
  UART_RXD,
  XTL,
  GPIO_0_LED0,
  GPIO_1_LED1,
  GPIO_2_SD_CS,
  GPIO_3_TP_CS,
  GPIO_4_LCD_CS,
  GPIO_5_LCD_BL,
  GPIO_6_LCD_DC,
  MDDR_ADDR,
  MDDR_BA,
  MDDR_CAS_N,
  MDDR_CKE,
  MDDR_CLK,
  MDDR_CLK_N,
  MDDR_CS_N,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_ODT,
  MDDR_RAS_N,
  MDDR_RESET_N,
  MDDR_WE_N,
  SD_SCLK,
  SD_SDO,
  SD_SS,
  SPI_FLASH_SCLK,
  SPI_FLASH_SDO,
  SPI_FLASH_SS,
  UART_TXD,
  MDDR_DM_RDQS,
  MDDR_DQ,
  MDDR_DQS,
  MDDR_DQS_N
)
;
input CLK0_PAD ;
input DEVRST_N ;
input GPIO_5_TP_IRQ ;
input GPIO_9_SW3 ;
input MDDR_DQS_TMATCH_0_IN ;
input SD_SDI ;
input SPI_FLASH_SDI ;
input UART_RXD ;
input XTL ;
output GPIO_0_LED0 ;
output GPIO_1_LED1 ;
output GPIO_2_SD_CS ;
output GPIO_3_TP_CS ;
output GPIO_4_LCD_CS ;
output GPIO_5_LCD_BL ;
output GPIO_6_LCD_DC ;
output [15:0] MDDR_ADDR ;
output [2:0] MDDR_BA ;
output MDDR_CAS_N ;
output MDDR_CKE ;
output MDDR_CLK ;
output MDDR_CLK_N ;
output MDDR_CS_N ;
output MDDR_DQS_TMATCH_0_OUT ;
output MDDR_ODT ;
output MDDR_RAS_N ;
output MDDR_RESET_N ;
output MDDR_WE_N ;
output SD_SCLK ;
output SD_SDO ;
output SD_SS ;
output SPI_FLASH_SCLK ;
output SPI_FLASH_SDO ;
output SPI_FLASH_SS ;
output UART_TXD ;
inout [1:0] MDDR_DM_RDQS /* synthesis syn_tristate = 1 */ ;
inout [15:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DQS /* synthesis syn_tristate = 1 */ ;
inout [1:0] MDDR_DQS_N /* synthesis syn_tristate = 1 */ ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire GPIO_5_TP_IRQ ;
wire GPIO_9_SW3 ;
wire MDDR_DQS_TMATCH_0_IN ;
wire SD_SDI ;
wire SPI_FLASH_SDI ;
wire UART_RXD ;
wire XTL ;
wire GPIO_0_LED0 ;
wire GPIO_1_LED1 ;
wire GPIO_2_SD_CS ;
wire GPIO_3_TP_CS ;
wire GPIO_4_LCD_CS ;
wire GPIO_5_LCD_BL ;
wire GPIO_6_LCD_DC ;
wire MDDR_CAS_N ;
wire MDDR_CKE ;
wire MDDR_CLK ;
wire MDDR_CLK_N ;
wire MDDR_CS_N ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_ODT ;
wire MDDR_RAS_N ;
wire MDDR_RESET_N ;
wire MDDR_WE_N ;
wire SD_SCLK ;
wire SD_SDO ;
wire SD_SS ;
wire SPI_FLASH_SCLK ;
wire SPI_FLASH_SDO ;
wire SPI_FLASH_SS ;
wire UART_TXD ;
wire [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA;
wire [15:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR;
wire [31:0] m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA;
wire User_Interfaces_0_TIMINT ;
wire GND ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx ;
wire m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE ;
wire m2s_creative_demo_0_FIC_0_CLK ;
wire VCC ;
wire INIT_DONE_int_arst ;
wire m2s_creative_demo_0_ddr_mss_sb_0_CORERESETP_0_INIT_DONE_int ;
wire GPIO_5_TP_IRQ_c ;
wire GPIO_9_SW3_c ;
wire SD_SDI_c ;
wire SPI_FLASH_SDI_c ;
wire UART_RXD_c ;
wire GPIO_0_LED0_c ;
wire GPIO_1_LED1_c ;
wire GPIO_2_SD_CS_c ;
wire GPIO_3_TP_CS_c ;
wire GPIO_4_LCD_CS_c ;
wire GPIO_5_LCD_BL_c ;
wire GPIO_6_LCD_DC_c ;
wire SD_SCLK_c ;
wire SD_SDO_c ;
wire SD_SS_c ;
wire SPI_FLASH_SCLK_c ;
wire SPI_FLASH_SDO_c ;
wire SPI_FLASH_SS_c ;
wire UART_TXD_c ;
wire User_Interfaces_0_N_28_i ;
wire User_Interfaces_0_N_26_i ;
wire N_800 ;
wire N_801 ;
wire N_820 ;
wire N_821 ;
// @42:59
  INBUF GPIO_5_TP_IRQ_ibuf (
	.Y(GPIO_5_TP_IRQ_c),
	.PAD(GPIO_5_TP_IRQ)
);
// @42:60
  INBUF GPIO_9_SW3_ibuf (
	.Y(GPIO_9_SW3_c),
	.PAD(GPIO_9_SW3)
);
// @42:62
  INBUF SD_SDI_ibuf (
	.Y(SD_SDI_c),
	.PAD(SD_SDI)
);
// @42:63
  INBUF SPI_FLASH_SDI_ibuf (
	.Y(SPI_FLASH_SDI_c),
	.PAD(SPI_FLASH_SDI)
);
// @42:64
  INBUF UART_RXD_ibuf (
	.Y(UART_RXD_c),
	.PAD(UART_RXD)
);
// @42:69
  OUTBUF GPIO_0_LED0_obuf (
	.PAD(GPIO_0_LED0),
	.D(GPIO_0_LED0_c)
);
// @42:70
  OUTBUF GPIO_1_LED1_obuf (
	.PAD(GPIO_1_LED1),
	.D(GPIO_1_LED1_c)
);
// @42:71
  OUTBUF GPIO_2_SD_CS_obuf (
	.PAD(GPIO_2_SD_CS),
	.D(GPIO_2_SD_CS_c)
);
// @42:72
  OUTBUF GPIO_3_TP_CS_obuf (
	.PAD(GPIO_3_TP_CS),
	.D(GPIO_3_TP_CS_c)
);
// @42:73
  OUTBUF GPIO_4_LCD_CS_obuf (
	.PAD(GPIO_4_LCD_CS),
	.D(GPIO_4_LCD_CS_c)
);
// @42:74
  OUTBUF GPIO_5_LCD_BL_obuf (
	.PAD(GPIO_5_LCD_BL),
	.D(GPIO_5_LCD_BL_c)
);
// @42:75
  OUTBUF GPIO_6_LCD_DC_obuf (
	.PAD(GPIO_6_LCD_DC),
	.D(GPIO_6_LCD_DC_c)
);
// @42:88
  OUTBUF SD_SCLK_obuf (
	.PAD(SD_SCLK),
	.D(SD_SCLK_c)
);
// @42:89
  OUTBUF SD_SDO_obuf (
	.PAD(SD_SDO),
	.D(SD_SDO_c)
);
// @42:90
  OUTBUF SD_SS_obuf (
	.PAD(SD_SS),
	.D(SD_SS_c)
);
// @42:91
  OUTBUF SPI_FLASH_SCLK_obuf (
	.PAD(SPI_FLASH_SCLK),
	.D(SPI_FLASH_SCLK_c)
);
// @42:92
  OUTBUF SPI_FLASH_SDO_obuf (
	.PAD(SPI_FLASH_SDO),
	.D(SPI_FLASH_SDO_c)
);
// @42:93
  OUTBUF SPI_FLASH_SS_obuf (
	.PAD(SPI_FLASH_SS),
	.D(SPI_FLASH_SS_c)
);
// @42:94
  OUTBUF UART_TXD_obuf (
	.PAD(UART_TXD),
	.D(UART_TXD_c)
);
// @42:268
  ddr_mss m2s_creative_demo_0 (
	.MDDR_DQS(MDDR_DQS[1:0]),
	.MDDR_DQS_N(MDDR_DQS_N[1:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[31:10], N_801, N_800, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7:0]}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[31:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[1]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[7]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[12]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[13]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[14]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[15]),
	.MDDR_ADDR(MDDR_ADDR[15:0]),
	.MDDR_BA(MDDR_BA[2:0]),
	.MDDR_DM_RDQS(MDDR_DM_RDQS[1:0]),
	.MDDR_DQ(MDDR_DQ[15:0]),
	.DEVRST_N(DEVRST_N),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.CLK0_PAD(CLK0_PAD),
	.INIT_DONE_int(m2s_creative_demo_0_ddr_mss_sb_0_CORERESETP_0_INIT_DONE_int),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.MDDR_CLK(MDDR_CLK),
	.MDDR_CLK_N(MDDR_CLK_N),
	.N_26_i(User_Interfaces_0_N_26_i),
	.N_28_i(User_Interfaces_0_N_28_i),
	.User_Interfaces_0_TIMINT(User_Interfaces_0_TIMINT),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.MDDR_CAS_N(MDDR_CAS_N),
	.MDDR_CKE(MDDR_CKE),
	.MDDR_CS_N(MDDR_CS_N),
	.MDDR_DQS_TMATCH_0_IN(MDDR_DQS_TMATCH_0_IN),
	.MDDR_DQS_TMATCH_0_OUT(MDDR_DQS_TMATCH_0_OUT),
	.MDDR_ODT(MDDR_ODT),
	.MDDR_RAS_N(MDDR_RAS_N),
	.MDDR_RESET_N(MDDR_RESET_N),
	.MDDR_WE_N(MDDR_WE_N),
	.XTL(XTL)
);
// @42:306
  User_Interfaces User_Interfaces_0 (
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA({m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[31:10], N_821, N_820, m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7:0]}),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWDATA[31:0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_12(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[12]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_13(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[13]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_14(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[14]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_15(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[15]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_0(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[0]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_1(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[1]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_2(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_3(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_4(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_5(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_6(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[6]),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR_7(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[7]),
	.User_Interfaces_0_TIMINT(User_Interfaces_0_TIMINT),
	.SPI_FLASH_SDI_c(SPI_FLASH_SDI_c),
	.SPI_FLASH_SCLK_c(SPI_FLASH_SCLK_c),
	.SPI_FLASH_SDO_c(SPI_FLASH_SDO_c),
	.SPI_FLASH_SS_c(SPI_FLASH_SS_c),
	.SD_SDI_c(SD_SDI_c),
	.SD_SCLK_c(SD_SCLK_c),
	.SD_SDO_c(SD_SDO_c),
	.INIT_DONE_int(m2s_creative_demo_0_ddr_mss_sb_0_CORERESETP_0_INIT_DONE_int),
	.SD_SS_c(SD_SS_c),
	.UART_TXD_c(UART_TXD_c),
	.UART_RXD_c(UART_RXD_c),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PWRITE),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE),
	.GPIO_9_SW3_c(GPIO_9_SW3_c),
	.GPIO_5_TP_IRQ_c(GPIO_5_TP_IRQ_c),
	.m2s_creative_demo_0_FIC_0_CLK(m2s_creative_demo_0_FIC_0_CLK),
	.INIT_DONE_int_arst(INIT_DONE_int_arst),
	.GPIO_3_TP_CS_c(GPIO_3_TP_CS_c),
	.GPIO_4_LCD_CS_c(GPIO_4_LCD_CS_c),
	.GPIO_6_LCD_DC_c(GPIO_6_LCD_DC_c),
	.GPIO_0_LED0_c(GPIO_0_LED0_c),
	.GPIO_1_LED1_c(GPIO_1_LED1_c),
	.GPIO_2_SD_CS_c(GPIO_2_SD_CS_c),
	.GPIO_5_LCD_BL_c(GPIO_5_LCD_BL_c),
	.N_26_i(User_Interfaces_0_N_26_i),
	.N_28_i(User_Interfaces_0_N_28_i),
	.m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx(m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* m2s_creative_ddr_top */

