{"sha": "b8c53e96add72de918819b4d13308715faeaa7af", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjhjNTNlOTZhZGQ3MmRlOTE4ODE5YjRkMTMzMDg3MTVmYWVhYTdhZg==", "commit": {"author": {"name": "Richard Earnshaw", "email": "rearnsha@arm.com", "date": "2003-02-28T15:31:21Z"}, "committer": {"name": "Richard Earnshaw", "email": "rearnsha@gcc.gnu.org", "date": "2003-02-28T15:31:21Z"}, "message": "arm.md (mulhisi3, [...]): Enable for any ARMv5e processor, not just for XScale.\n\n* arm.md (mulhisi3, mulhisi3addsi, mulhidi3adddi): Enable for any\nARMv5e processor, not just for XScale.  Instructions are predicable.\n(mulhisi3tb, mulhisi3bt, mulhisi3tt): New patterns for ARMv5e.\n\nFrom-SVN: r63562", "tree": {"sha": "a7b4e5bf47a4e181aaeb1d5d2d916d511071d77c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a7b4e5bf47a4e181aaeb1d5d2d916d511071d77c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b8c53e96add72de918819b4d13308715faeaa7af", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b8c53e96add72de918819b4d13308715faeaa7af", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b8c53e96add72de918819b4d13308715faeaa7af", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b8c53e96add72de918819b4d13308715faeaa7af/comments", "author": null, "committer": null, "parents": [{"sha": "b93828f33afe9a08ce7c39f87630ee4b2e88bcae", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b93828f33afe9a08ce7c39f87630ee4b2e88bcae", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b93828f33afe9a08ce7c39f87630ee4b2e88bcae"}], "stats": {"total": 61, "additions": 55, "deletions": 6}, "files": [{"sha": "a059d23e50e7362df30ab77e3039e1756bf9f284", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b8c53e96add72de918819b4d13308715faeaa7af/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b8c53e96add72de918819b4d13308715faeaa7af/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b8c53e96add72de918819b4d13308715faeaa7af", "patch": "@@ -1,3 +1,9 @@\n+2003-02-28  Richard Earnshaw  <rearnsha@arm.com>\n+\n+\t* arm.md (mulhisi3, mulhisi3addsi, mulhidi3adddi): Enable for any \n+\tARMv5e processor, not just for XScale.  Instructions are predicable.\n+\t(mulhisi3tb, mulhisi3bt, mulhisi3tt): New patterns for ARMv5e.\n+\n 2003-02-28  Nick Clifton  <nickc@redhat.com>\n \n \t* config/arm/arm.c (note_invalid_constants): Change parameter type"}, {"sha": "e53a526b96ee8b98aa4e848e790cf3f7219ffd3d", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 49, "deletions": 6, "changes": 55, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b8c53e96add72de918819b4d13308715faeaa7af/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b8c53e96add72de918819b4d13308715faeaa7af/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=b8c53e96add72de918819b4d13308715faeaa7af", "patch": "@@ -1329,9 +1329,50 @@\n \t\t  (match_operand:HI 1 \"s_register_operand\" \"%r\"))\n \t\t (sign_extend:SI\n \t\t  (match_operand:HI 2 \"s_register_operand\" \"r\"))))]\n-  \"TARGET_ARM && arm_is_xscale\"\n+  \"TARGET_ARM && arm_arch5e\"\n   \"smulbb%?\\\\t%0, %1, %2\"\n-  [(set_attr \"type\" \"mult\")]\n+  [(set_attr \"type\" \"mult\")\n+   (set_attr \"predicable\" \"yes\")]\n+)\n+\n+(define_insn \"*mulhisi3tb\"\n+  [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n+\t(mult:SI (ashiftrt:SI\n+\t\t  (match_operand:SI 1 \"s_register_operand\" \"r\")\n+\t\t  (const_int 16))\n+\t\t (sign_extend:SI\n+\t\t  (match_operand:HI 2 \"s_register_operand\" \"r\"))))]\n+  \"TARGET_ARM && arm_arch5e\"\n+  \"smultb%?\\\\t%0, %1, %2\"\n+  [(set_attr \"type\" \"mult\")\n+   (set_attr \"predicable\" \"yes\")]\n+)\n+\n+(define_insn \"*mulhisi3bt\"\n+  [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n+\t(mult:SI (sign_extend:SI\n+\t\t  (match_operand:HI 1 \"s_register_operand\" \"r\"))\n+\t\t (ashiftrt:SI\n+\t\t  (match_operand:SI 2 \"s_register_operand\" \"r\")\n+\t\t  (const_int 16))))]\n+  \"TARGET_ARM && arm_arch5e\"\n+  \"smulbt%?\\\\t%0, %1, %2\"\n+  [(set_attr \"type\" \"mult\")\n+   (set_attr \"predicable\" \"yes\")]\n+)\n+\n+(define_insn \"*mulhisi3tt\"\n+  [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n+\t(mult:SI (ashiftrt:SI\n+\t\t  (match_operand:SI 1 \"s_register_operand\" \"r\")\n+\t\t  (const_int 16))\n+\t\t (ashiftrt:SI\n+\t\t  (match_operand:SI 2 \"s_register_operand\" \"r\")\n+\t\t  (const_int 16))))]\n+  \"TARGET_ARM && arm_arch5e\"\n+  \"smultt%?\\\\t%0, %1, %2\"\n+  [(set_attr \"type\" \"mult\")\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"*mulhisi3addsi\"\n@@ -1341,9 +1382,10 @@\n \t\t\t   (match_operand:HI 2 \"s_register_operand\" \"%r\"))\n \t\t\t  (sign_extend:SI\n \t\t\t   (match_operand:HI 3 \"s_register_operand\" \"r\")))))]\n-  \"TARGET_ARM && arm_is_xscale\"\n+  \"TARGET_ARM && arm_arch5e\"\n   \"smlabb%?\\\\t%0, %2, %3, %1\"\n-  [(set_attr \"type\" \"mult\")]\n+  [(set_attr \"type\" \"mult\")\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"*mulhidi3adddi\"\n@@ -1354,9 +1396,10 @@\n \t \t    (match_operand:HI 2 \"s_register_operand\" \"%r\"))\n \t\t   (sign_extend:DI\n \t\t    (match_operand:HI 3 \"s_register_operand\" \"r\")))))]\n-  \"TARGET_ARM && arm_is_xscale\"\n+  \"TARGET_ARM && arm_arch5e\"\n   \"smlalbb%?\\\\t%Q0, %R0, %2, %3\"\n-[(set_attr \"type\" \"mult\")])\n+  [(set_attr \"type\" \"mult\")\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*arm_mulsf3\"\n   [(set (match_operand:SF 0 \"s_register_operand\" \"=f\")"}]}