$date
	Sat Apr 28 21:28:11 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_in_n_out_tb $end
$var wire 1 ! out_2 $end
$var wire 1 " out_1 $end
$var reg 1 # in_1 $end
$var reg 1 $ in_2 $end
$var reg 1 % in_3 $end
$scope module UUT $end
$var wire 1 # in_1 $end
$var wire 1 $ in_2 $end
$var wire 1 % in_3 $end
$var wire 1 " out_1 $end
$var wire 1 ! out_2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#1
0"
0!
0%
0$
0#
#2
1!
1#
#3
1$
0#
#4
1#
#5
1%
0$
0#
#6
1#
#7
1$
0#
#8
1"
1#
#9
