\subsection*{j}
\begin{tabular}[h]{l r l r}
\hline
\multicolumn{2}{| c }{000010} & \multicolumn{2}{| c |}{jaddr} \\
\hline
31 & 26 & 25 & 0 \\
\end{tabular}
\newline
Jump
\newline
PC $\leftarrow$ PC (31 downto 28) \& jaddr \& "00"






\subsection*{jr}
\begin{tabular}[h]{l r l r l r l r}
\hline
\multicolumn{2}{| c }{000000} & \multicolumn{2}{| c }{rs} & \multicolumn{2}{| c }{000000000000000} & \multicolumn{2}{| c |}{001000} \\
\hline
31 & 26 & 25 & 21 & 20 & 6 & 5 & 0 \\
\end{tabular}
\newline
Jump register
\newline
PC $\leftarrow$ Reg[rs]






\subsection*{lb}
\begin{tabular}[h]{l r l r l r l r}
\hline
\multicolumn{2}{| c }{100000} & \multicolumn{2}{| c}{base} & \multicolumn{2}{| c}{rt} & \multicolumn{2}{| c |}{offset} \\
\hline
31 & 26 & 25 & 21 & 20 & 16 & 15 & 0 \\
\end{tabular}
\newline
Load byte
\newline
Reg[rt] $\leftarrow$ Mem[rs $+$ imm$^\pm$]$^\pm$






\subsection*{lbu}
\begin{tabular}[h]{l r l r l r l r}
\hline
\multicolumn{2}{| c }{100100} & \multicolumn{2}{| c}{base} & \multicolumn{2}{| c}{rt} & \multicolumn{2}{| c |}{offset} \\
\hline
31 & 26 & 25 & 21 & 20 & 16 & 15 & 0 \\
\end{tabular}
\newline
Load byte unsigned
\newline
Reg[rt] $\leftarrow$ Mem[rs $+$ imm$^\pm$]$^\emptyset$






\subsection*{lh}
\begin{tabular}[h]{l r l r l r l r}
\hline
\multicolumn{2}{| c }{100001} & \multicolumn{2}{| c}{base} & \multicolumn{2}{| c}{rt} & \multicolumn{2}{| c |}{offset} \\
\hline
31 & 26 & 25 & 21 & 20 & 16 & 15 & 0 \\
\end{tabular}
\newline
Load halfword
\newline
Reg[rt] $\leftarrow$ Mem[rs $+$ imm$^\pm$]$^\pm$






\subsection*{lhu}
\begin{tabular}[h]{l r l r l r l r}
\hline
\multicolumn{2}{| c }{100101} & \multicolumn{2}{| c}{base} & \multicolumn{2}{| c}{rt} & \multicolumn{2}{| c |}{offset} \\
\hline
31 & 26 & 25 & 21 & 20 & 16 & 15 & 0 \\
\end{tabular}
\newline
Load halfword unsigned
\newline
Reg[rt] $\leftarrow$ Mem[rs $+$ imm$^\pm$]$^\emptyset$






\subsection*{lui}
\begin{tabular}[h]{l r l r l r l r}
\hline
\multicolumn{2}{| c }{001111} & \multicolumn{2}{| c}{00000} & \multicolumn{2}{| c}{rt} & \multicolumn{2}{| c |}{imm} \\
\hline
31 & 26 & 25 & 21 & 20 & 16 & 15 & 0 \\
\end{tabular}
\newline
Load upper immediate
\newline
Reg[rt] $\leftarrow$ imm \& (15 downto 0 => '0')






\subsection*{lw}
\begin{tabular}[h]{l r l r l r l r}
\hline
\multicolumn{2}{| c }{100011} & \multicolumn{2}{| c}{base} & \multicolumn{2}{| c}{rt} & \multicolumn{2}{| c |}{offset} \\
\hline
31 & 26 & 25 & 21 & 20 & 16 & 15 & 0 \\
\end{tabular}
\newline
Load word
\newline
Reg[rt] $\leftarrow$ Mem[Reg[base] $+$ imm$^\pm$]






\subsection*{lwc1}
\begin{tabular}[h]{l r l r l r l r}
\hline
\multicolumn{2}{| c }{100011} & \multicolumn{2}{| c}{base} & \multicolumn{2}{| c}{rt} & \multicolumn{2}{| c |}{offset} \\
\hline
31 & 26 & 25 & 21 & 20 & 16 & 15 & 0 \\
\end{tabular}
\newline
Load word to Coprocessor 1 (FPU)
\newline
FReg[ft] $\leftarrow$ Mem[Reg[base] $+$ imm$^\pm$]