#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560aef942fb0 .scope module, "tb_processor" "tb_processor" 2 557;
 .timescale 0 0;
v0x560aef9b9e90_0 .net "ALUOut_out", 15 0, L_0x560aef9bfac0;  1 drivers
v0x560aef9b9fa0_0 .net "MDR_out", 15 0, L_0x560aef9c0200;  1 drivers
v0x560aef9ba070_0 .net "PC_out", 15 0, L_0x560aef9bfca0;  1 drivers
v0x560aef9ba170_0 .var "PC_rst", 0 0;
v0x560aef9ba260_0 .var "clk", 0 0;
v0x560aef9ba350_0 .net "cont_out", 13 0, L_0x560aef9bf730;  1 drivers
v0x560aef9ba3f0_0 .net "instr_out", 15 0, L_0x560aef9bf100;  1 drivers
v0x560aef9ba490_0 .net "regA_out", 15 0, L_0x560aef9bfe80;  1 drivers
v0x560aef9ba560_0 .net "regB_out", 15 0, L_0x560aef9bff40;  1 drivers
v0x560aef9ba630_0 .net "regC_out", 15 0, L_0x560aef9c00f0;  1 drivers
v0x560aef9ba700_0 .var "rst", 0 0;
S_0x560aef942c30 .scope module, "first_insta" "processor" 2 568, 2 7 0, S_0x560aef942fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "cont_out"
    .port_info 1 /OUTPUT 16 "ALUOut_out"
    .port_info 2 /OUTPUT 16 "regA_out"
    .port_info 3 /OUTPUT 16 "regB_out"
    .port_info 4 /OUTPUT 16 "regC_out"
    .port_info 5 /OUTPUT 16 "PC_out"
    .port_info 6 /OUTPUT 16 "instr_out"
    .port_info 7 /OUTPUT 16 "MDR_out"
    .port_info 8 /INPUT 1 "rst"
    .port_info 9 /INPUT 1 "clk"
    .port_info 10 /INPUT 1 "PC_rst"
L_0x560aef9471b0 .functor OR 1, L_0x560aef9ba8a0, L_0x560aef9bab00, C4<0>, C4<0>;
L_0x560aef9baf60 .functor OR 1, L_0x560aef9471b0, L_0x560aef9badb0, C4<0>, C4<0>;
L_0x560aef9bb2e0 .functor OR 1, L_0x560aef9baf60, L_0x560aef9bb1a0, C4<0>, C4<0>;
L_0x560aef9bb680 .functor OR 1, L_0x560aef9bb2e0, L_0x560aef9bb4e0, C4<0>, C4<0>;
L_0x560aef9bb9c0 .functor OR 1, L_0x560aef9bb680, L_0x560aef9bb810, C4<0>, C4<0>;
L_0x560aef9bb950 .functor OR 1, L_0x560aef9bb9c0, L_0x560aef9bbb70, C4<0>, C4<0>;
L_0x560aef9bc080 .functor OR 1, L_0x560aef9bb950, L_0x560aef9bbeb0, C4<0>, C4<0>;
L_0x560aef9bc650 .functor OR 1, L_0x560aef9bc230, L_0x560aef9bc460, C4<0>, C4<0>;
L_0x560aef9bcf70 .functor NOT 1, L_0x560aef9bcdf0, C4<0>, C4<0>, C4<0>;
L_0x560aef9bdc20 .functor OR 1, L_0x560aef9bd780, L_0x560aef9bdab0, C4<0>, C4<0>;
L_0x560aef9bec20 .functor AND 1, v0x560aef9aeac0_0, v0x560aef9ac6a0_0, C4<1>, C4<1>;
L_0x560aef9bf090 .functor NOT 1, v0x560aef9ac6a0_0, C4<0>, C4<0>, C4<0>;
L_0x560aef9bf170 .functor AND 1, v0x560aef9aeac0_0, L_0x560aef9bf090, C4<1>, C4<1>;
L_0x560aef9bfac0 .functor BUFZ 16, v0x560aef9b3d00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560aef9bf100 .functor BUFZ 16, v0x560aef9b4150_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560aef9bfca0 .functor BUFZ 16, v0x560aef9ad590_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560aef9bfe80 .functor BUFZ 16, v0x560aef9b9a30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560aef9bff40 .functor BUFZ 16, v0x560aef9b9af0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560aef9c00f0 .functor BUFZ 16, v0x560aef9b9b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560aef9c0200 .functor BUFZ 16, v0x560aef9b43e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560aef9b3bd0_0 .net "ALUOp", 2 0, v0x560aef9ae4a0_0;  1 drivers
v0x560aef9b3d00_0 .var "ALUOut", 15 0;
v0x560aef9b3dc0_0 .net "ALUOut_out", 15 0, L_0x560aef9bfac0;  alias, 1 drivers
v0x560aef9b3e60_0 .net "ALUSrcA", 0 0, v0x560aef9ae580_0;  1 drivers
v0x560aef9b3f50_0 .net "ALUSrcB", 1 0, v0x560aef9ae620_0;  1 drivers
v0x560aef9b40b0_0 .net "ALUZero", 0 0, v0x560aef9ac6a0_0;  1 drivers
v0x560aef9b4150_0 .var "IR", 15 0;
v0x560aef9b4210_0 .net "IRWrite", 0 0, v0x560aef9ae6f0_0;  1 drivers
v0x560aef9b42b0_0 .net "IorD", 0 0, v0x560aef9ae790_0;  1 drivers
v0x560aef9b43e0_0 .var "MDR", 15 0;
v0x560aef9b4480_0 .net "MDR_out", 15 0, L_0x560aef9c0200;  alias, 1 drivers
v0x560aef9b4520_0 .net "MUX_Control_To_Read_Reg1", 1 0, L_0x560aef9bc8a0;  1 drivers
v0x560aef9b4610_0 .net "MemRead", 0 0, v0x560aef9ae8a0_0;  1 drivers
v0x560aef9b46b0_0 .net "MemWrite", 0 0, v0x560aef9ae960_0;  1 drivers
v0x560aef9b4750_0 .net "PCControl", 0 0, L_0x560aef9bf320;  1 drivers
v0x560aef9b47f0_0 .net "PCSrc", 0 0, v0x560aef9aea20_0;  1 drivers
v0x560aef9b48e0_0 .net "PCWrite", 0 0, v0x560aef9aeac0_0;  1 drivers
v0x560aef9b4980_0 .net "PC_out", 15 0, L_0x560aef9bfca0;  alias, 1 drivers
v0x560aef9b4a20_0 .net "PC_rst", 0 0, v0x560aef9ba170_0;  1 drivers
v0x560aef9b4af0_0 .net "RegDst", 0 0, v0x560aef9aeb60_0;  1 drivers
v0x560aef9b4b90_0 .net "RegWrite", 0 0, v0x560aef9aec20_0;  1 drivers
v0x560aef9b4c80_0 .net *"_s1", 3 0, L_0x560aef9ba7a0;  1 drivers
v0x560aef9b4d20_0 .net *"_s10", 0 0, L_0x560aef9bab00;  1 drivers
v0x560aef9b4de0_0 .net *"_s107", 3 0, L_0x560aef9bd570;  1 drivers
L_0x7f623f3ef3c0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x560aef9b4ec0_0 .net/2u *"_s108", 3 0, L_0x7f623f3ef3c0;  1 drivers
v0x560aef9b4fa0_0 .net *"_s110", 0 0, L_0x560aef9bd780;  1 drivers
v0x560aef9b5060_0 .net *"_s113", 3 0, L_0x560aef9bd8f0;  1 drivers
L_0x7f623f3ef408 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x560aef9b5140_0 .net/2u *"_s114", 3 0, L_0x7f623f3ef408;  1 drivers
v0x560aef9b5220_0 .net *"_s116", 0 0, L_0x560aef9bdab0;  1 drivers
v0x560aef9b52e0_0 .net *"_s118", 0 0, L_0x560aef9bdc20;  1 drivers
v0x560aef9b53a0_0 .net *"_s12", 0 0, L_0x560aef9471b0;  1 drivers
L_0x7f623f3ef450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560aef9b5460_0 .net/2u *"_s120", 1 0, L_0x7f623f3ef450;  1 drivers
v0x560aef9b5540_0 .net *"_s123", 3 0, L_0x560aef9bdd90;  1 drivers
L_0x7f623f3ef498 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x560aef9b5620_0 .net/2u *"_s124", 3 0, L_0x7f623f3ef498;  1 drivers
v0x560aef9b5700_0 .net *"_s126", 0 0, L_0x560aef9bd990;  1 drivers
L_0x7f623f3ef4e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x560aef9b57c0_0 .net/2u *"_s128", 1 0, L_0x7f623f3ef4e0;  1 drivers
L_0x7f623f3ef528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560aef9b58a0_0 .net/2u *"_s130", 1 0, L_0x7f623f3ef528;  1 drivers
v0x560aef9b5980_0 .net *"_s132", 1 0, L_0x560aef9bdf60;  1 drivers
v0x560aef9b5a60_0 .net *"_s143", 3 0, L_0x560aef9be8d0;  1 drivers
L_0x7f623f3ef570 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x560aef9b5b40_0 .net/2u *"_s144", 3 0, L_0x7f623f3ef570;  1 drivers
v0x560aef9b5c20_0 .net *"_s146", 0 0, L_0x560aef9be970;  1 drivers
v0x560aef9b5ce0_0 .net *"_s148", 0 0, L_0x560aef9bec20;  1 drivers
v0x560aef9b5dc0_0 .net *"_s15", 3 0, L_0x560aef9bad10;  1 drivers
v0x560aef9b5ea0_0 .net *"_s151", 3 0, L_0x560aef9bed30;  1 drivers
L_0x7f623f3ef5b8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x560aef9b5f80_0 .net/2u *"_s152", 3 0, L_0x7f623f3ef5b8;  1 drivers
v0x560aef9b6060_0 .net *"_s154", 0 0, L_0x560aef9bedd0;  1 drivers
v0x560aef9b6120_0 .net *"_s156", 0 0, L_0x560aef9bf090;  1 drivers
v0x560aef9b6200_0 .net *"_s158", 0 0, L_0x560aef9bf170;  1 drivers
L_0x7f623f3ef0a8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x560aef9b62e0_0 .net/2u *"_s16", 3 0, L_0x7f623f3ef0a8;  1 drivers
v0x560aef9b63c0_0 .net *"_s160", 0 0, L_0x560aef9bf230;  1 drivers
v0x560aef9b64a0_0 .net *"_s18", 0 0, L_0x560aef9badb0;  1 drivers
L_0x7f623f3ef018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560aef9b6560_0 .net/2u *"_s2", 3 0, L_0x7f623f3ef018;  1 drivers
v0x560aef9b6640_0 .net *"_s20", 0 0, L_0x560aef9baf60;  1 drivers
v0x560aef9b6700_0 .net *"_s23", 3 0, L_0x560aef9bb070;  1 drivers
L_0x7f623f3ef0f0 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x560aef9b67e0_0 .net/2u *"_s24", 3 0, L_0x7f623f3ef0f0;  1 drivers
v0x560aef9b68c0_0 .net *"_s26", 0 0, L_0x560aef9bb1a0;  1 drivers
v0x560aef9b6980_0 .net *"_s28", 0 0, L_0x560aef9bb2e0;  1 drivers
v0x560aef9b6a40_0 .net *"_s31", 3 0, L_0x560aef9bb3f0;  1 drivers
L_0x7f623f3ef138 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x560aef9b6b20_0 .net/2u *"_s32", 3 0, L_0x7f623f3ef138;  1 drivers
v0x560aef9b6c00_0 .net *"_s34", 0 0, L_0x560aef9bb4e0;  1 drivers
v0x560aef9b6cc0_0 .net *"_s36", 0 0, L_0x560aef9bb680;  1 drivers
v0x560aef9b6d80_0 .net *"_s39", 3 0, L_0x560aef9bb770;  1 drivers
v0x560aef9b6e60_0 .net *"_s4", 0 0, L_0x560aef9ba8a0;  1 drivers
L_0x7f623f3ef180 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x560aef9b6f20_0 .net/2u *"_s40", 3 0, L_0x7f623f3ef180;  1 drivers
v0x560aef9b7000_0 .net *"_s42", 0 0, L_0x560aef9bb810;  1 drivers
v0x560aef9b74d0_0 .net *"_s44", 0 0, L_0x560aef9bb9c0;  1 drivers
v0x560aef9b7590_0 .net *"_s47", 3 0, L_0x560aef9bbad0;  1 drivers
L_0x7f623f3ef1c8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x560aef9b7670_0 .net/2u *"_s48", 3 0, L_0x7f623f3ef1c8;  1 drivers
v0x560aef9b7750_0 .net *"_s50", 0 0, L_0x560aef9bbb70;  1 drivers
v0x560aef9b7810_0 .net *"_s52", 0 0, L_0x560aef9bb950;  1 drivers
v0x560aef9b78d0_0 .net *"_s55", 3 0, L_0x560aef9bbe10;  1 drivers
L_0x7f623f3ef210 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x560aef9b79b0_0 .net/2u *"_s56", 3 0, L_0x7f623f3ef210;  1 drivers
v0x560aef9b7a90_0 .net *"_s58", 0 0, L_0x560aef9bbeb0;  1 drivers
v0x560aef9b7b50_0 .net *"_s60", 0 0, L_0x560aef9bc080;  1 drivers
L_0x7f623f3ef258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560aef9b7c10_0 .net/2u *"_s62", 1 0, L_0x7f623f3ef258;  1 drivers
v0x560aef9b7cf0_0 .net *"_s65", 3 0, L_0x560aef9bc190;  1 drivers
L_0x7f623f3ef2a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x560aef9b7dd0_0 .net/2u *"_s66", 3 0, L_0x7f623f3ef2a0;  1 drivers
v0x560aef9b7eb0_0 .net *"_s68", 0 0, L_0x560aef9bc230;  1 drivers
v0x560aef9b7f70_0 .net *"_s7", 3 0, L_0x560aef9baa10;  1 drivers
v0x560aef9b8050_0 .net *"_s71", 3 0, L_0x560aef9bc3c0;  1 drivers
L_0x7f623f3ef2e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x560aef9b8130_0 .net/2u *"_s72", 3 0, L_0x7f623f3ef2e8;  1 drivers
v0x560aef9b8210_0 .net *"_s74", 0 0, L_0x560aef9bc460;  1 drivers
v0x560aef9b82d0_0 .net *"_s76", 0 0, L_0x560aef9bc650;  1 drivers
L_0x7f623f3ef330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560aef9b8390_0 .net/2u *"_s78", 1 0, L_0x7f623f3ef330;  1 drivers
L_0x7f623f3ef060 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x560aef9b8470_0 .net/2u *"_s8", 3 0, L_0x7f623f3ef060;  1 drivers
L_0x7f623f3ef378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x560aef9b8550_0 .net/2u *"_s80", 1 0, L_0x7f623f3ef378;  1 drivers
v0x560aef9b8630_0 .net *"_s82", 1 0, L_0x560aef9bc320;  1 drivers
v0x560aef9b8710_0 .net *"_s93", 0 0, L_0x560aef9bcdf0;  1 drivers
v0x560aef9b87f0_0 .net "clk", 0 0, v0x560aef9ba260_0;  1 drivers
v0x560aef9b8890_0 .net "cont_out", 13 0, L_0x560aef9bf730;  alias, 1 drivers
v0x560aef9b8970_0 .net "data", 15 0, v0x560aef9af8f0_0;  1 drivers
v0x560aef9b8a30_0 .net "extended_imm_data", 15 0, v0x560aef9b39d0_0;  1 drivers
v0x560aef9b8ad0_0 .net "input_to_ALUSrcA", 15 0, v0x560aef9b3200_0;  1 drivers
v0x560aef9b8be0_0 .net "input_to_ALUSrcB", 15 0, v0x560aef93aa50_0;  1 drivers
v0x560aef9b8cf0_0 .net "input_to_PC_from_ALU", 15 0, v0x560aef9ad110_0;  1 drivers
v0x560aef9b8e00_0 .net "input_to_read_reg1", 3 0, v0x560aef9b0980_0;  1 drivers
v0x560aef9b8f10_0 .net "input_to_read_reg3", 3 0, v0x560aef9b10e0_0;  1 drivers
v0x560aef9b9020_0 .net "input_to_regA", 15 0, v0x560aef9b2410_0;  1 drivers
v0x560aef9b90e0_0 .net "input_to_regB", 15 0, v0x560aef9b24e0_0;  1 drivers
v0x560aef9b9180_0 .net "input_to_regC", 15 0, v0x560aef9b25c0_0;  1 drivers
v0x560aef9b9270_0 .net "input_to_write_data", 15 0, v0x560aef9b1df0_0;  1 drivers
v0x560aef9b9380_0 .net "input_to_write_reg", 3 0, v0x560aef9b1750_0;  1 drivers
v0x560aef9b9490_0 .net "instr_out", 15 0, L_0x560aef9bf100;  alias, 1 drivers
v0x560aef9b9570_0 .net "instruction", 15 0, v0x560aef9b0090_0;  1 drivers
v0x560aef9b9630_0 .net "output_from_ALU", 15 0, v0x560aef945700_0;  1 drivers
v0x560aef9b96d0_0 .net "output_from_PC", 15 0, v0x560aef9ad590_0;  1 drivers
v0x560aef9b9790_0 .net "regA_out", 15 0, L_0x560aef9bfe80;  alias, 1 drivers
v0x560aef9b9870_0 .net "regB_out", 15 0, L_0x560aef9bff40;  alias, 1 drivers
v0x560aef9b9950_0 .net "regC_out", 15 0, L_0x560aef9c00f0;  alias, 1 drivers
v0x560aef9b9a30_0 .var "reg_A", 15 0;
v0x560aef9b9af0_0 .var "reg_B", 15 0;
v0x560aef9b9b90_0 .var "reg_C", 15 0;
v0x560aef9b9c30_0 .net "rst", 0 0, v0x560aef9ba700_0;  1 drivers
v0x560aef9b9cd0_0 .net "select_to_imm_data", 1 0, L_0x560aef9be260;  1 drivers
L_0x560aef9ba7a0 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9ba8a0 .cmp/eq 4, L_0x560aef9ba7a0, L_0x7f623f3ef018;
L_0x560aef9baa10 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bab00 .cmp/eq 4, L_0x560aef9baa10, L_0x7f623f3ef060;
L_0x560aef9bad10 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9badb0 .cmp/eq 4, L_0x560aef9bad10, L_0x7f623f3ef0a8;
L_0x560aef9bb070 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bb1a0 .cmp/eq 4, L_0x560aef9bb070, L_0x7f623f3ef0f0;
L_0x560aef9bb3f0 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bb4e0 .cmp/eq 4, L_0x560aef9bb3f0, L_0x7f623f3ef138;
L_0x560aef9bb770 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bb810 .cmp/eq 4, L_0x560aef9bb770, L_0x7f623f3ef180;
L_0x560aef9bbad0 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bbb70 .cmp/eq 4, L_0x560aef9bbad0, L_0x7f623f3ef1c8;
L_0x560aef9bbe10 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bbeb0 .cmp/eq 4, L_0x560aef9bbe10, L_0x7f623f3ef210;
L_0x560aef9bc190 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bc230 .cmp/eq 4, L_0x560aef9bc190, L_0x7f623f3ef2a0;
L_0x560aef9bc3c0 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bc460 .cmp/eq 4, L_0x560aef9bc3c0, L_0x7f623f3ef2e8;
L_0x560aef9bc320 .functor MUXZ 2, L_0x7f623f3ef378, L_0x7f623f3ef330, L_0x560aef9bc650, C4<>;
L_0x560aef9bc8a0 .functor MUXZ 2, L_0x560aef9bc320, L_0x7f623f3ef258, L_0x560aef9bc080, C4<>;
L_0x560aef9bcb40 .part v0x560aef9b4150_0, 8, 4;
L_0x560aef9bcbe0 .part v0x560aef9b4150_0, 8, 2;
L_0x560aef9bcd50 .part v0x560aef9b4150_0, 4, 4;
L_0x560aef9bcdf0 .part v0x560aef9b4150_0, 14, 1;
L_0x560aef9bd030 .part v0x560aef9b4150_0, 8, 4;
L_0x560aef9bd0d0 .part v0x560aef9b4150_0, 10, 2;
L_0x560aef9bd260 .part v0x560aef9b4150_0, 8, 4;
L_0x560aef9bd300 .part v0x560aef9b4150_0, 10, 2;
L_0x560aef9bd4a0 .part v0x560aef9b4150_0, 0, 4;
L_0x560aef9bd570 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bd780 .cmp/eq 4, L_0x560aef9bd570, L_0x7f623f3ef3c0;
L_0x560aef9bd8f0 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bdab0 .cmp/eq 4, L_0x560aef9bd8f0, L_0x7f623f3ef408;
L_0x560aef9bdd90 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bd990 .cmp/eq 4, L_0x560aef9bdd90, L_0x7f623f3ef498;
L_0x560aef9bdf60 .functor MUXZ 2, L_0x7f623f3ef528, L_0x7f623f3ef4e0, L_0x560aef9bd990, C4<>;
L_0x560aef9be260 .functor MUXZ 2, L_0x560aef9bdf60, L_0x7f623f3ef450, L_0x560aef9bdc20, C4<>;
L_0x560aef9be440 .part v0x560aef9b4150_0, 0, 8;
L_0x560aef9be630 .part v0x560aef9b4150_0, 0, 8;
L_0x560aef9be6d0 .part v0x560aef9b4150_0, 0, 12;
L_0x560aef9be8d0 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9be970 .cmp/eq 4, L_0x560aef9be8d0, L_0x7f623f3ef570;
L_0x560aef9bed30 .part v0x560aef9b4150_0, 12, 4;
L_0x560aef9bedd0 .cmp/eq 4, L_0x560aef9bed30, L_0x7f623f3ef5b8;
L_0x560aef9bf230 .functor MUXZ 1, v0x560aef9aeac0_0, L_0x560aef9bf170, L_0x560aef9bedd0, C4<>;
L_0x560aef9bf320 .functor MUXZ 1, L_0x560aef9bf230, L_0x560aef9bec20, L_0x560aef9be970, C4<>;
L_0x560aef9bf690 .part v0x560aef9b4150_0, 12, 4;
LS_0x560aef9bf730_0_0 .concat [ 1 1 3 2], v0x560aef9aec20_0, v0x560aef9aeb60_0, v0x560aef9ae4a0_0, v0x560aef9ae620_0;
LS_0x560aef9bf730_0_4 .concat [ 1 1 1 1], v0x560aef9ae580_0, v0x560aef9ae6f0_0, v0x560aef9ae960_0, v0x560aef9ae8a0_0;
LS_0x560aef9bf730_0_8 .concat [ 1 1 1 0], v0x560aef9ae790_0, v0x560aef9aea20_0, v0x560aef9aeac0_0;
L_0x560aef9bf730 .concat [ 7 4 3 0], LS_0x560aef9bf730_0_0, LS_0x560aef9bf730_0_4, LS_0x560aef9bf730_0_8;
S_0x560aef9428b0 .scope module, "module10" "mux_4x1" 2 62, 2 182 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
    .port_info 4 /INPUT 16 "d2"
v0x560aef943a50_0 .net "d0", 15 0, v0x560aef9b9af0_0;  1 drivers
v0x560aef9295e0_0 .net "d1", 15 0, v0x560aef9b39d0_0;  alias, 1 drivers
v0x560aef929a90_0 .net "d2", 15 0, v0x560aef9b39d0_0;  alias, 1 drivers
v0x560aef88f330_0 .net "s", 1 0, v0x560aef9ae620_0;  alias, 1 drivers
v0x560aef93aa50_0 .var "y", 15 0;
E_0x560aef8ce1f0 .event edge, v0x560aef88f330_0, v0x560aef943a50_0, v0x560aef9295e0_0, v0x560aef9295e0_0;
S_0x560aef9ac3d0 .scope module, "module11" "alu" 2 63, 2 302 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inA"
    .port_info 1 /INPUT 16 "inB"
    .port_info 2 /INPUT 3 "ALUOp"
    .port_info 3 /OUTPUT 16 "ALUOut"
    .port_info 4 /OUTPUT 1 "Zero"
v0x560aef945660_0 .net "ALUOp", 2 0, v0x560aef9ae4a0_0;  alias, 1 drivers
v0x560aef945700_0 .var "ALUOut", 15 0;
v0x560aef9ac6a0_0 .var "Zero", 0 0;
v0x560aef9ac740_0 .var "func_field", 3 0;
v0x560aef9ac820_0 .var "i", 3 0;
v0x560aef9ac950_0 .net "inA", 15 0, v0x560aef9b3200_0;  alias, 1 drivers
v0x560aef9aca30_0 .net "inB", 15 0, v0x560aef93aa50_0;  alias, 1 drivers
v0x560aef9acaf0_0 .var "shift_amt", 3 0;
v0x560aef9acbb0_0 .var "temp", 15 0;
E_0x560aef8ce0e0/0 .event edge, v0x560aef93aa50_0, v0x560aef945660_0, v0x560aef9ac950_0, v0x560aef9ac740_0;
E_0x560aef8ce0e0/1 .event edge, v0x560aef9ac820_0, v0x560aef9acaf0_0, v0x560aef9acbb0_0;
E_0x560aef8ce0e0 .event/or E_0x560aef8ce0e0/0, E_0x560aef8ce0e0/1;
S_0x560aef9acd30 .scope module, "module12" "mux_2x1" 2 64, 2 90 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x560aef9aced0_0 .net "d0", 15 0, v0x560aef945700_0;  alias, 1 drivers
v0x560aef9acfb0_0 .net "d1", 15 0, v0x560aef9b9b90_0;  1 drivers
v0x560aef9ad070_0 .net "s", 0 0, v0x560aef9aea20_0;  alias, 1 drivers
v0x560aef9ad110_0 .var "y", 15 0;
E_0x560aef8cd820 .event edge, v0x560aef9ad070_0, v0x560aef945700_0, v0x560aef9acfb0_0;
S_0x560aef9ad2a0 .scope module, "module13" "PC" 2 69, 2 352 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "PC_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 1 "PC_Write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
v0x560aef9ad4b0_0 .net "PC_Write", 0 0, L_0x560aef9bf320;  alias, 1 drivers
v0x560aef9ad590_0 .var "PC_out", 15 0;
v0x560aef9ad670_0 .net "address", 15 0, v0x560aef9ad110_0;  alias, 1 drivers
v0x560aef9ad770_0 .net "clk", 0 0, v0x560aef9ba260_0;  alias, 1 drivers
v0x560aef9ad810_0 .net "reset", 0 0, v0x560aef9ba170_0;  alias, 1 drivers
E_0x560aef98e120/0 .event edge, v0x560aef9ad810_0;
E_0x560aef98e120/1 .event negedge, v0x560aef9ad770_0;
E_0x560aef98e120 .event/or E_0x560aef98e120/0, E_0x560aef98e120/1;
S_0x560aef9ad9c0 .scope module, "module14" "control" 2 70, 2 368 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 1 "PCWrite"
    .port_info 4 /OUTPUT 1 "PCSrc"
    .port_info 5 /OUTPUT 1 "IorD"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "IRWrite"
    .port_info 9 /OUTPUT 1 "ALUSrcA"
    .port_info 10 /OUTPUT 2 "ALUSrcB"
    .port_info 11 /OUTPUT 3 "ALUOp"
    .port_info 12 /OUTPUT 1 "RegDst"
    .port_info 13 /OUTPUT 1 "RegWrite"
P_0x560aef907ac0 .param/l "add" 0 2 384, C4<1000>;
P_0x560aef907b00 .param/l "addi_se" 0 2 385, C4<1001>;
P_0x560aef907b40 .param/l "addi_ze" 0 2 386, C4<1010>;
P_0x560aef907b80 .param/l "beq" 0 2 395, C4<0100>;
P_0x560aef907bc0 .param/l "bne" 0 2 396, C4<0101>;
P_0x560aef907c00 .param/l "jump" 0 2 397, C4<0011>;
P_0x560aef907c40 .param/l "lw" 0 2 398, C4<0001>;
P_0x560aef907c80 .param/l "op_nand" 0 2 391, C4<1011>;
P_0x560aef907cc0 .param/l "op_nandi" 0 2 392, C4<0111>;
P_0x560aef907d00 .param/l "op_or" 0 2 393, C4<1111>;
P_0x560aef907d40 .param/l "op_ori" 0 2 394, C4<0110>;
P_0x560aef907d80 .param/l "shift" 0 2 390, C4<0000>;
P_0x560aef907dc0 .param/l "sub" 0 2 387, C4<1100>;
P_0x560aef907e00 .param/l "subi_se" 0 2 388, C4<1101>;
P_0x560aef907e40 .param/l "subi_ze" 0 2 389, C4<1110>;
P_0x560aef907e80 .param/l "sw" 0 2 399, C4<0010>;
v0x560aef9ae4a0_0 .var "ALUOp", 2 0;
v0x560aef9ae580_0 .var "ALUSrcA", 0 0;
v0x560aef9ae620_0 .var "ALUSrcB", 1 0;
v0x560aef9ae6f0_0 .var "IRWrite", 0 0;
v0x560aef9ae790_0 .var "IorD", 0 0;
v0x560aef9ae8a0_0 .var "MemRead", 0 0;
v0x560aef9ae960_0 .var "MemWrite", 0 0;
v0x560aef9aea20_0 .var "PCSrc", 0 0;
v0x560aef9aeac0_0 .var "PCWrite", 0 0;
v0x560aef9aeb60_0 .var "RegDst", 0 0;
v0x560aef9aec20_0 .var "RegWrite", 0 0;
v0x560aef9aece0_0 .net "clk", 0 0, v0x560aef9ba260_0;  alias, 1 drivers
v0x560aef9aedb0_0 .var "next_state", 3 0;
v0x560aef9aee70_0 .net "opcode", 3 0, L_0x560aef9bf690;  1 drivers
v0x560aef9aef50_0 .var "present_state", 3 0;
v0x560aef9af030_0 .net "rst", 0 0, v0x560aef9ba700_0;  alias, 1 drivers
E_0x560aef9918f0 .event edge, v0x560aef9aef50_0, v0x560aef9aee70_0;
E_0x560aef98b480 .event posedge, v0x560aef9ad770_0;
S_0x560aef9af330 .scope module, "module15" "DM" 2 50, 2 249 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 16 "address"
    .port_info 3 /INPUT 1 "wen"
    .port_info 4 /INPUT 1 "ren"
    .port_info 5 /INPUT 1 "clk"
v0x560aef9af610_0 .net "address", 15 0, v0x560aef945700_0;  alias, 1 drivers
v0x560aef9af740_0 .net "clk", 0 0, v0x560aef9ba260_0;  alias, 1 drivers
v0x560aef9af850_0 .net "din", 15 0, v0x560aef9b25c0_0;  alias, 1 drivers
v0x560aef9af8f0_0 .var "dout", 15 0;
v0x560aef9af9d0 .array "mem", 65535 0, 7 0;
v0x560aef9afae0_0 .net "ren", 0 0, v0x560aef9ae8a0_0;  alias, 1 drivers
v0x560aef9afb80_0 .net "wen", 0 0, v0x560aef9ae960_0;  alias, 1 drivers
E_0x560aef9af590 .event negedge, v0x560aef9ad770_0;
S_0x560aef9afce0 .scope module, "module2" "IM" 2 49, 2 230 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 1 "clk"
v0x560aef9afee0_0 .net "address", 15 0, v0x560aef9ad590_0;  alias, 1 drivers
v0x560aef9afff0_0 .net "clk", 0 0, v0x560aef9ba260_0;  alias, 1 drivers
v0x560aef9b0090_0 .var "dout", 15 0;
v0x560aef9b0160 .array "mem", 65535 0, 7 0;
v0x560aef9b0220_0 .net "ren", 0 0, v0x560aef9ae8a0_0;  alias, 1 drivers
S_0x560aef9b03e0 .scope module, "module3" "mux_3x1" 2 54, 2 127 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
    .port_info 4 /INPUT 4 "d2"
v0x560aef9b0600_0 .net "d0", 3 0, L_0x560aef9bcb40;  1 drivers
v0x560aef9b0700_0 .net "d1", 1 0, L_0x560aef9bcbe0;  1 drivers
v0x560aef9b07e0_0 .net "d2", 3 0, L_0x560aef9bcd50;  1 drivers
v0x560aef9b08a0_0 .net "s", 1 0, L_0x560aef9bc8a0;  alias, 1 drivers
v0x560aef9b0980_0 .var "y", 3 0;
E_0x560aef9af4b0 .event edge, v0x560aef9b08a0_0, v0x560aef9b0600_0, v0x560aef9b0700_0, v0x560aef9b07e0_0;
S_0x560aef9b0b50 .scope module, "module4" "mux_2x1_type1" 2 55, 2 110 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
v0x560aef9b0e30_0 .net "d0", 3 0, L_0x560aef9bd030;  1 drivers
v0x560aef9b0f30_0 .net "d1", 1 0, L_0x560aef9bd0d0;  1 drivers
v0x560aef9b1010_0 .net "s", 0 0, L_0x560aef9bcf70;  1 drivers
v0x560aef9b10e0_0 .var "y", 3 0;
E_0x560aef9b0db0 .event edge, v0x560aef9b1010_0, v0x560aef9b0e30_0, v0x560aef9b0f30_0;
S_0x560aef9b1270 .scope module, "module5" "mux_2x1_type1" 2 56, 2 110 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
v0x560aef9b1470_0 .net "d0", 3 0, L_0x560aef9bd260;  1 drivers
v0x560aef9b1570_0 .net "d1", 1 0, L_0x560aef9bd300;  1 drivers
v0x560aef9b1650_0 .net "s", 0 0, v0x560aef9aeb60_0;  alias, 1 drivers
v0x560aef9b1750_0 .var "y", 3 0;
E_0x560aef9b13f0 .event edge, v0x560aef9aeb60_0, v0x560aef9b1470_0, v0x560aef9b1570_0;
S_0x560aef9b18a0 .scope module, "module6" "mux_2x1" 2 57, 2 90 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x560aef9b1af0_0 .net "d0", 15 0, v0x560aef9b3d00_0;  1 drivers
v0x560aef9b1bf0_0 .net "d1", 15 0, v0x560aef9b43e0_0;  1 drivers
v0x560aef9b1cd0_0 .net "s", 0 0, v0x560aef9aeb60_0;  alias, 1 drivers
v0x560aef9b1df0_0 .var "y", 15 0;
E_0x560aef9b1a70 .event edge, v0x560aef9aeb60_0, v0x560aef9b1af0_0, v0x560aef9b1bf0_0;
S_0x560aef9b1f30 .scope module, "module7" "reg_file" 2 58, 2 275 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rd1"
    .port_info 1 /OUTPUT 16 "rd2"
    .port_info 2 /OUTPUT 16 "rd3"
    .port_info 3 /INPUT 4 "read1"
    .port_info 4 /INPUT 4 "read2"
    .port_info 5 /INPUT 4 "read3"
    .port_info 6 /INPUT 4 "rwr"
    .port_info 7 /INPUT 16 "dwr"
    .port_info 8 /INPUT 1 "wen"
    .port_info 9 /INPUT 1 "clk"
v0x560aef9b2200_0 .net "clk", 0 0, v0x560aef9ba260_0;  alias, 1 drivers
v0x560aef9b2350_0 .net "dwr", 15 0, v0x560aef9b1df0_0;  alias, 1 drivers
v0x560aef9b2410_0 .var "rd1", 15 0;
v0x560aef9b24e0_0 .var "rd2", 15 0;
v0x560aef9b25c0_0 .var "rd3", 15 0;
v0x560aef9b2680_0 .net "read1", 3 0, v0x560aef9b0980_0;  alias, 1 drivers
v0x560aef9b2750_0 .net "read2", 3 0, L_0x560aef9bd4a0;  1 drivers
v0x560aef9b2810_0 .net "read3", 3 0, v0x560aef9b10e0_0;  alias, 1 drivers
v0x560aef9b2900 .array "register", 15 0, 15 0;
v0x560aef9b2a30_0 .net "rwr", 3 0, v0x560aef9b1750_0;  alias, 1 drivers
v0x560aef9b2b20_0 .net "wen", 0 0, v0x560aef9aec20_0;  alias, 1 drivers
S_0x560aef9b2cf0 .scope module, "module8" "mux_2x1" 2 59, 2 90 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x560aef9b2f20_0 .net "d0", 15 0, v0x560aef9ad590_0;  alias, 1 drivers
v0x560aef9b3050_0 .net "d1", 15 0, v0x560aef9b9a30_0;  1 drivers
v0x560aef9b3130_0 .net "s", 0 0, v0x560aef9ae580_0;  alias, 1 drivers
v0x560aef9b3200_0 .var "y", 15 0;
E_0x560aef9b2ea0 .event edge, v0x560aef9ae580_0, v0x560aef9ad590_0, v0x560aef9b3050_0;
S_0x560aef9b3340 .scope module, "module9" "imm_data_extend" 2 61, 2 154 0, S_0x560aef942c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 8 "d0"
    .port_info 3 /INPUT 8 "d1"
    .port_info 4 /INPUT 12 "d2"
v0x560aef9b3620_0 .net "d0", 7 0, L_0x560aef9be440;  1 drivers
v0x560aef9b3720_0 .net "d1", 7 0, L_0x560aef9be630;  1 drivers
v0x560aef9b3800_0 .net "d2", 11 0, L_0x560aef9be6d0;  1 drivers
v0x560aef9b38f0_0 .net "s", 1 0, L_0x560aef9be260;  alias, 1 drivers
v0x560aef9b39d0_0 .var "y", 15 0;
E_0x560aef9b3590 .event edge, v0x560aef9b38f0_0, v0x560aef9b3620_0, v0x560aef9b3720_0, v0x560aef9b3800_0;
    .scope S_0x560aef9afce0;
T_0 ;
    %vpi_call 2 239 "$readmemh", "instr_mem.dat", v0x560aef9b0160 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x560aef9afce0;
T_1 ;
    %wait E_0x560aef9af590;
    %load/vec4 v0x560aef9b0220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x560aef9afee0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560aef9b0160, 4;
    %load/vec4 v0x560aef9afee0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x560aef9b0160, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560aef9b0090_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560aef9af330;
T_2 ;
    %vpi_call 2 258 "$readmemh", "data_mem.dat", v0x560aef9af9d0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x560aef9af330;
T_3 ;
    %wait E_0x560aef9af590;
    %load/vec4 v0x560aef9afb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x560aef9af850_0;
    %split/vec4 8;
    %load/vec4 v0x560aef9af610_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560aef9af9d0, 0, 4;
    %load/vec4 v0x560aef9af610_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560aef9af9d0, 0, 4;
    %vpi_call 2 264 "$writememh", "data_mem.dat", v0x560aef9af9d0 {0 0 0};
T_3.0 ;
    %load/vec4 v0x560aef9afae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560aef9af610_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560aef9af9d0, 4;
    %load/vec4 v0x560aef9af610_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x560aef9af9d0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560aef9af8f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 255, 16;
    %assign/vec4 v0x560aef9af8f0_0, 0;
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560aef9b03e0;
T_4 ;
    %wait E_0x560aef9af4b0;
    %load/vec4 v0x560aef9b08a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x560aef9b0600_0;
    %store/vec4 v0x560aef9b0980_0, 0, 4;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x560aef9b0700_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560aef9b0980_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x560aef9b07e0_0;
    %store/vec4 v0x560aef9b0980_0, 0, 4;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560aef9b0b50;
T_5 ;
    %wait E_0x560aef9b0db0;
    %load/vec4 v0x560aef9b1010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x560aef9b0e30_0;
    %store/vec4 v0x560aef9b10e0_0, 0, 4;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x560aef9b0f30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560aef9b10e0_0, 0, 4;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560aef9b1270;
T_6 ;
    %wait E_0x560aef9b13f0;
    %load/vec4 v0x560aef9b1650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x560aef9b1470_0;
    %store/vec4 v0x560aef9b1750_0, 0, 4;
    %jmp T_6.2;
T_6.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x560aef9b1570_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560aef9b1750_0, 0, 4;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560aef9b18a0;
T_7 ;
    %wait E_0x560aef9b1a70;
    %load/vec4 v0x560aef9b1cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x560aef9b1af0_0;
    %store/vec4 v0x560aef9b1df0_0, 0, 16;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x560aef9b1bf0_0;
    %store/vec4 v0x560aef9b1df0_0, 0, 16;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560aef9b1f30;
T_8 ;
    %vpi_call 2 286 "$readmemh", "registers.dat", v0x560aef9b2900 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x560aef9b1f30;
T_9 ;
    %wait E_0x560aef9af590;
    %load/vec4 v0x560aef9b2680_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560aef9b2900, 4;
    %assign/vec4 v0x560aef9b2410_0, 0;
    %load/vec4 v0x560aef9b2750_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560aef9b2900, 4;
    %assign/vec4 v0x560aef9b24e0_0, 0;
    %load/vec4 v0x560aef9b2810_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560aef9b2900, 4;
    %assign/vec4 v0x560aef9b25c0_0, 0;
    %load/vec4 v0x560aef9b2b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x560aef9b2350_0;
    %load/vec4 v0x560aef9b2a30_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x560aef9b2900, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560aef9b1f30;
T_10 ;
    %wait E_0x560aef9af590;
    %load/vec4 v0x560aef9b2b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x560aef9b2350_0;
    %load/vec4 v0x560aef9b2a30_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x560aef9b2900, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560aef9b2cf0;
T_11 ;
    %wait E_0x560aef9b2ea0;
    %load/vec4 v0x560aef9b3130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x560aef9b2f20_0;
    %store/vec4 v0x560aef9b3200_0, 0, 16;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x560aef9b3050_0;
    %store/vec4 v0x560aef9b3200_0, 0, 16;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560aef9b3340;
T_12 ;
    %wait E_0x560aef9b3590;
    %load/vec4 v0x560aef9b38f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x560aef9b3620_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560aef9b39d0_0, 0, 16;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x560aef9b3720_0;
    %parti/s 1, 7, 4;
    %replicate 8;
    %load/vec4 v0x560aef9b3720_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560aef9b39d0_0, 0, 16;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x560aef9b3800_0;
    %parti/s 1, 11, 5;
    %replicate 4;
    %load/vec4 v0x560aef9b3800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560aef9b39d0_0, 0, 16;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x560aef9428b0;
T_13 ;
    %wait E_0x560aef8ce1f0;
    %load/vec4 v0x560aef88f330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x560aef943a50_0;
    %store/vec4 v0x560aef93aa50_0, 0, 16;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x560aef93aa50_0, 0, 16;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x560aef9295e0_0;
    %store/vec4 v0x560aef93aa50_0, 0, 16;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x560aef929a90_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x560aef93aa50_0, 0, 16;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x560aef9ac3d0;
T_14 ;
    %wait E_0x560aef8ce0e0;
    %load/vec4 v0x560aef9aca30_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x560aef9ac740_0, 0, 4;
    %load/vec4 v0x560aef9aca30_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x560aef9acaf0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9ac820_0, 0, 4;
    %load/vec4 v0x560aef945660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x560aef945700_0, 0, 16;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x560aef9ac950_0;
    %load/vec4 v0x560aef9aca30_0;
    %add;
    %store/vec4 v0x560aef945700_0, 0, 16;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x560aef9ac950_0;
    %load/vec4 v0x560aef9aca30_0;
    %sub;
    %store/vec4 v0x560aef945700_0, 0, 16;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x560aef9ac950_0;
    %load/vec4 v0x560aef9aca30_0;
    %and;
    %inv;
    %store/vec4 v0x560aef945700_0, 0, 16;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x560aef9ac950_0;
    %load/vec4 v0x560aef9aca30_0;
    %or;
    %store/vec4 v0x560aef945700_0, 0, 16;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x560aef9ac950_0;
    %store/vec4 v0x560aef9acbb0_0, 0, 16;
    %load/vec4 v0x560aef9ac740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9ac820_0, 0, 4;
T_14.11 ;
    %load/vec4 v0x560aef9ac820_0;
    %load/vec4 v0x560aef9acaf0_0;
    %cmp/u;
    %jmp/0xz T_14.12, 5;
    %load/vec4 v0x560aef9acbb0_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x560aef9acbb0_0, 0, 16;
    %load/vec4 v0x560aef9ac820_0;
    %addi 1, 0, 4;
    %store/vec4 v0x560aef9ac820_0, 0, 4;
    %jmp T_14.11;
T_14.12 ;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9ac820_0, 0, 4;
T_14.13 ;
    %load/vec4 v0x560aef9ac820_0;
    %load/vec4 v0x560aef9acaf0_0;
    %cmp/u;
    %jmp/0xz T_14.14, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560aef9acbb0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560aef9acbb0_0, 0, 16;
    %load/vec4 v0x560aef9ac820_0;
    %addi 1, 0, 4;
    %store/vec4 v0x560aef9ac820_0, 0, 4;
    %jmp T_14.13;
T_14.14 ;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9ac820_0, 0, 4;
T_14.15 ;
    %load/vec4 v0x560aef9ac820_0;
    %load/vec4 v0x560aef9acaf0_0;
    %cmp/u;
    %jmp/0xz T_14.16, 5;
    %load/vec4 v0x560aef9acbb0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x560aef9acbb0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560aef9acbb0_0, 0, 16;
    %load/vec4 v0x560aef9ac820_0;
    %addi 1, 0, 4;
    %store/vec4 v0x560aef9ac820_0, 0, 4;
    %jmp T_14.15;
T_14.16 ;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %load/vec4 v0x560aef9acbb0_0;
    %store/vec4 v0x560aef945700_0, 0, 16;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %load/vec4 v0x560aef9ac950_0;
    %load/vec4 v0x560aef9aca30_0;
    %cmp/e;
    %jmp/0xz  T_14.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ac6a0_0, 0, 1;
    %jmp T_14.18;
T_14.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ac6a0_0, 0, 1;
T_14.18 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x560aef9acd30;
T_15 ;
    %wait E_0x560aef8cd820;
    %load/vec4 v0x560aef9ad070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %load/vec4 v0x560aef9aced0_0;
    %store/vec4 v0x560aef9ad110_0, 0, 16;
    %jmp T_15.2;
T_15.1 ;
    %load/vec4 v0x560aef9acfb0_0;
    %store/vec4 v0x560aef9ad110_0, 0, 16;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560aef9ad2a0;
T_16 ;
    %wait E_0x560aef98e120;
    %load/vec4 v0x560aef9ad810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560aef9ad590_0, 0;
T_16.0 ;
    %load/vec4 v0x560aef9ad4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x560aef9ad670_0;
    %assign/vec4 v0x560aef9ad590_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560aef9ad9c0;
T_17 ;
    %wait E_0x560aef98b480;
    %load/vec4 v0x560aef9af030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560aef9aef50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x560aef9aedb0_0;
    %assign/vec4 v0x560aef9aef50_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560aef9ad9c0;
T_18 ;
    %wait E_0x560aef9918f0;
    %load/vec4 v0x560aef9aef50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.1 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_18.15, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_18.17, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.18;
T_18.17 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_18.19, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.20;
T_18.19 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_18.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.22;
T_18.21 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_18.23, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.24;
T_18.23 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
T_18.24 ;
T_18.22 ;
T_18.20 ;
T_18.18 ;
T_18.16 ;
    %jmp T_18.14;
T_18.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.7 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_18.25, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.26;
T_18.25 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
T_18.26 ;
    %jmp T_18.14;
T_18.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560aef9aedb0_0, 0, 4;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x560aef9ad9c0;
T_19 ;
    %wait E_0x560aef9918f0;
    %load/vec4 v0x560aef9aef50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aeac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae580_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560aef9ae620_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aeb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aec20_0, 0, 1;
    %jmp T_19.14;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aeac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae580_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560aef9ae620_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aeb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aec20_0, 0, 1;
    %jmp T_19.14;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aeac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae6f0_0, 0, 1;
    %jmp T_19.14;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aeac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae580_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560aef9ae620_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.14;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aeac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aea20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560aef9ae620_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.14;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aeac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aea20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560aef9ae620_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.14;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560aef9ae620_0, 0, 2;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_19.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_19.17, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.18;
T_19.17 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_19.19, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.20;
T_19.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
T_19.20 ;
T_19.18 ;
T_19.16 ;
    %jmp T_19.14;
T_19.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aeb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aec20_0, 0, 1;
    %jmp T_19.14;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae580_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560aef9ae620_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.14;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae790_0, 0, 1;
    %jmp T_19.14;
T_19.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae790_0, 0, 1;
    %jmp T_19.14;
T_19.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ae960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aeb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aec20_0, 0, 1;
    %jmp T_19.14;
T_19.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ae580_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560aef9ae620_0, 0, 2;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_19.21, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.22;
T_19.21 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 13, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 14, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_19.23, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.24;
T_19.23 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_19.25, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x560aef9aee70_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_19.27, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
    %jmp T_19.28;
T_19.27 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560aef9ae4a0_0, 0, 3;
T_19.28 ;
T_19.26 ;
T_19.24 ;
T_19.22 ;
    %jmp T_19.14;
T_19.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9aeb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9aec20_0, 0, 1;
    %jmp T_19.14;
T_19.14 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x560aef942c30;
T_20 ;
    %wait E_0x560aef9af590;
    %load/vec4 v0x560aef9b4210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x560aef9b9570_0;
    %assign/vec4 v0x560aef9b4150_0, 0;
T_20.0 ;
    %load/vec4 v0x560aef9b8970_0;
    %assign/vec4 v0x560aef9b43e0_0, 0;
    %load/vec4 v0x560aef9b9630_0;
    %assign/vec4 v0x560aef9b3d00_0, 0;
    %load/vec4 v0x560aef9b9020_0;
    %assign/vec4 v0x560aef9b9a30_0, 0;
    %load/vec4 v0x560aef9b90e0_0;
    %assign/vec4 v0x560aef9b9af0_0, 0;
    %load/vec4 v0x560aef9b9180_0;
    %assign/vec4 v0x560aef9b9b90_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560aef942fb0;
T_21 ;
    %vpi_call 2 564 "$dumpfile", "tb_processor.vcd" {0 0 0};
    %vpi_call 2 565 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560aef942fb0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x560aef942fb0;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ba170_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ba170_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x560aef942fb0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ba260_0, 0, 1;
T_23.0 ;
    %delay 5, 0;
    %load/vec4 v0x560aef9ba260_0;
    %inv;
    %store/vec4 v0x560aef9ba260_0, 0, 1;
    %jmp T_23.0;
    %end;
    .thread T_23;
    .scope S_0x560aef942fb0;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560aef9ba700_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560aef9ba700_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x560aef942fb0;
T_25 ;
    %vpi_call 2 595 "$display", "-----------------------------------------------------------" {0 0 0};
    %delay 120, 0;
    %vpi_call 2 617 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 618 "$display", "Addition: register addressing: RD = RS1 + RS2" {0 0 0};
    %delay 14, 0;
    %vpi_call 2 619 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 620 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011ontrol = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 621 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 622 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 626 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 627 "$display", "Addition: immediate addressing: RD = RD + Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 628 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 629 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 630 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 631 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 635 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 636 "$display", "Addition: immediate addressing: RD = RD + Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 637 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 638 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 639 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 640 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 644 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 645 "$display", "Subtraction: register addressing: RD = RS1 - RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 646 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 647 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 648 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 649 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 653 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 654 "$display", "Subtraction: immediate addressing:RD = RD - Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 655 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 656 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 657 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 658 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 662 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 663 "$display", "Subtraction: immediate addressing: RD = RD - Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 664 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 665 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 666 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 667 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 671 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 672 "$display", "Shift: Left Logical: RD = shift logical left" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 673 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 674 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 675 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 676 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 680 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 681 "$display", "Shift: Right Logical:RD = shift logical right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 682 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 683 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 684 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 685 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 689 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 690 "$display", "Shift: Right Arithmetic: RD = shift right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 691 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 692 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 693 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 694 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 697 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 698 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 699 "$display", "NAND: register addressing: RD = RS1 nand RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 700 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 701 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 702 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 703 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 705 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 706 "$display", "OR: register addressing: RD = RS1 or RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 707 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 708 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 709 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 710 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 713 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 714 "$display", "NAND: immediate addressing: RD = RD nand (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 715 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 716 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 717 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 718 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 721 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 722 "$display", "OR: immediate addressing: RD = RD or (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 723 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 724 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 725 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 726 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 728 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 729 "$display", "Store" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 730 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 731 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 732 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 733 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 737 "$display", "Load" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 738 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 739 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 740 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 741 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 742 "$display", "Cycle No: 5\011Cycle Name: WB\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011MDR = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9b9fa0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 744 "$display", "Jump: Jump to PC + sign extended immediate data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 745 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 746 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 747 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 751 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 752 "$display", "Jump: Jump to PC + sign extended immediate data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 753 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 754 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 755 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 758 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 759 "$display", "Branch not Equal: branch to the address in register RT when RA and RB are unequal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 760 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 761 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 762 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %vpi_call 2 764 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 765 "$display", "Branch Equal: branch to the address in register RT when RA and RB are equal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 766 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 767 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 768 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x560aef9ba070_0, v0x560aef9ba490_0, v0x560aef9ba560_0, v0x560aef9ba630_0, v0x560aef9b9e90_0, v0x560aef9ba3f0_0, v0x560aef9ba350_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 944 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor.v";
