INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA_2025/logtel/lab17_FIFO/lab17_FIFO.srcs/sim_1/new/fifo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_tb'
