{
  "module_name": "tegra210_sfc.c",
  "hash_id": "e017357b7c88eda142e737c8b76f384b69ad3eb10bdcc6207aa7e585a90808ee",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra210_sfc.c",
  "human_readable_source": "\n\n\n\n\n\n#include <linux/clk.h>\n#include <linux/device.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_device.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n\n#include \"tegra210_sfc.h\"\n#include \"tegra_cif.h\"\n\n#define UNSUPP_CONV ((void *)(-EOPNOTSUPP))\n#define BYPASS_CONV NULL\n\nstatic const struct reg_default tegra210_sfc_reg_defaults[] = {\n\t{ TEGRA210_SFC_RX_INT_MASK, 0x00000001},\n\t{ TEGRA210_SFC_RX_CIF_CTRL, 0x00007700},\n\t{ TEGRA210_SFC_TX_INT_MASK, 0x00000001},\n\t{ TEGRA210_SFC_TX_CIF_CTRL, 0x00007700},\n\t{ TEGRA210_SFC_CG, 0x1},\n\t{ TEGRA210_SFC_CFG_RAM_CTRL, 0x00004000},\n};\n\nstatic const int tegra210_sfc_rates[TEGRA210_SFC_NUM_RATES] = {\n\t8000,\n\t11025,\n\t16000,\n\t22050,\n\t24000,\n\t32000,\n\t44100,\n\t48000,\n\t64000,\n\t88200,\n\t96000,\n\t176400,\n\t192000,\n};\n\n \nstatic u32 coef_8to11[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x0018a102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000003,\n\t0x00235204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0000015f,\n\t0x00a7909c, 0xff241c71, 0x005f5e00,\n\t0xffca77f4, 0xff20dd50, 0x006855eb,\n\t0xff86c552, 0xff18137a, 0x00773648,\n\t0x00000001\n};\n\nstatic u32 coef_8to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00006102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002\n};\n\nstatic u32 coef_8to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x0018a102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000003,\n\t0x00230204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x000005f3,\n\t0x00d816d6, 0xff385383, 0x004fe566,\n\t0x003c548d, 0xff38c23d, 0x005d0b1c,\n\t0xfff02f7d, 0xff31e983, 0x0072d65d,\n\t0x00000001\n};\n\nstatic u32 coef_8to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x0000a105,\n\t0x000005e1,\n\t0x00dca92f, 0xff45647a, 0x0046b59c,\n\t0x00429d1e, 0xff4fec62, 0x00516d30,\n\t0xffdea779, 0xff5e08ba, 0x0060185e,\n\t0xffafbab2, 0xff698d5a, 0x006ce3ae,\n\t0xff9a82d2, 0xff704674, 0x007633c5,\n\t0xff923433, 0xff721128, 0x007cff42,\n\t0x00000003\n};\n\nstatic u32 coef_8to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00006102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002\n};\n\nstatic u32 coef_8to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x0156105,\n\t0x0000d649,\n\t0x00e87afb, 0xff5f69d0, 0x003df3cf,\n\t0x007ce488, 0xff99a5c8, 0x0056a6a0,\n\t0x00344928, 0xffcba3e5, 0x006be470,\n\t0x00137aa7, 0xffe60276, 0x00773410,\n\t0x0005fa2a, 0xfff1ac11, 0x007c795b,\n\t0x00012d36, 0xfff5eca2, 0x007f10ef,\n\t0x00000002,\n\t0x0021a102,\n\t0x00000e00,\n\t0x00e2e000, 0xff6e1a00, 0x002aaa00,\n\t0x00610a00, 0xff5dda00, 0x003ccc00,\n\t0x00163a00, 0xff3c0400, 0x00633200,\n\t0x00000003,\n\t0x00000204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_8to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00156105,\n\t0x0000d649,\n\t0x00e87afb, 0xff5f69d0, 0x003df3cf,\n\t0x007ce488, 0xff99a5c8, 0x0056a6a0,\n\t0x00344928, 0xffcba3e5, 0x006be470,\n\t0x00137aa7, 0xffe60276, 0x00773410,\n\t0x0005fa2a, 0xfff1ac11, 0x007c795b,\n\t0x00012d36, 0xfff5eca2, 0x007f10ef,\n\t0x00000002,\n\t0x0000a102,\n\t0x00000e00,\n\t0x00e2e000, 0xff6e1a00, 0x002aaa00,\n\t0x00610a00, 0xff5dda00, 0x003ccc00,\n\t0x00163a00, 0xff3c0400, 0x00633200,\n\t0x00000003\n};\n\nstatic u32 coef_8to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x0024a102,\n\t0x0000007d,\n\t0x007d1f20, 0xff1a540e, 0x00678bf9,\n\t0xff916625, 0xff16b0ff, 0x006e433a,\n\t0xff5af660, 0xff0eb91f, 0x00797356,\n\t0x00000003,\n\t0x00000204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_8to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x0000a102,\n\t0x0000007d,\n\t0x007d1f20, 0xff1a540e, 0x00678bf9,\n\t0xff916625, 0xff16b0ff, 0x006e433a,\n\t0xff5af660, 0xff0eb91f, 0x00797356,\n\t0x00000003\n};\n\nstatic u32 coef_11to8[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0000015f,\n\t0x00a7909c, 0xff241c71, 0x005f5e00,\n\t0xffca77f4, 0xff20dd50, 0x006855eb,\n\t0xff86c552, 0xff18137a, 0x00773648,\n\t0x00000002,\n\t0x00186102,\n\t0x000005f3,\n\t0x00d816d6, 0xff385383, 0x004fe566,\n\t0x003c548d, 0xff38c23d, 0x005d0b1c,\n\t0xfff02f7d, 0xff31e983, 0x0072d65d,\n\t0x00000002,\n\t0x00239204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_11to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00009204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_11to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00006102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002\n};\n\nstatic u32 coef_11to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00005204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_11to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00246102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00009204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_11to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00006102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002\n};\n\nstatic u32 coef_11to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00246102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00005204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_11to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00006102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002\n};\n\nstatic u32 coef_11to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00246102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00000204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_16to8[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_16to11[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000fa103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000003,\n\t0x001a5204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_16to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x0018a102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000003,\n\t0x00235204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0000015f,\n\t0x00a7909c, 0xff241c71, 0x005f5e00,\n\t0xffca77f4, 0xff20dd50, 0x006855eb,\n\t0xff86c552, 0xff18137a, 0x00773648,\n\t0x00000001\n};\n\nstatic u32 coef_16to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x0015a105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000003,\n\t0x00005105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000001\n};\n\nstatic u32 coef_16to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00006102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002\n};\n\nstatic u32 coef_16to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00156105,\n\t0x0000d649,\n\t0x00e87afb, 0xff5f69d0, 0x003df3cf,\n\t0x007ce488, 0xff99a5c8, 0x0056a6a0,\n\t0x00344928, 0xffcba3e5, 0x006be470,\n\t0x00137aa7, 0xffe60276, 0x00773410,\n\t0x0005fa2a, 0xfff1ac11, 0x007c795b,\n\t0x00012d36, 0xfff5eca2, 0x007f10ef,\n\t0x00000002,\n\t0x0021a102,\n\t0x00000e00,\n\t0x00e2e000, 0xff6e1a00, 0x002aaa00,\n\t0x00610a00, 0xff5dda00, 0x003ccc00,\n\t0x00163a00, 0xff3c0400, 0x00633200,\n\t0x00000003,\n\t0x002c0204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005101,\n\t0x0000203c,\n\t0x00f52d35, 0xff2e2162, 0x005a21e0,\n\t0x00c6f0f0, 0xff2ecd69, 0x006fa78d,\n\t0x00000001\n};\n\nstatic u32 coef_16to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x0000a105,\n\t0x00000784,\n\t0x00cc516e, 0xff2c9639, 0x005ad5b3,\n\t0x0013ad0d, 0xff3d4799, 0x0063ce75,\n\t0xffb6f398, 0xff5138d1, 0x006e9e1f,\n\t0xff9186e5, 0xff5f96a4, 0x0076a86e,\n\t0xff82089c, 0xff676b81, 0x007b9f8a,\n\t0xff7c48a5, 0xff6a31e7, 0x007ebb7b,\n\t0x00000003\n};\n\nstatic u32 coef_16to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x0018a102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000003,\n\t0x00000204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_16to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x0000a102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000003\n};\n\nstatic u32 coef_16to176[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x0024a102,\n\t0x0000007d,\n\t0x007d1f20, 0xff1a540e, 0x00678bf9,\n\t0xff916625, 0xff16b0ff, 0x006e433a,\n\t0xff5af660, 0xff0eb91f, 0x00797356,\n\t0x00000003,\n\t0x00000204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_16to192[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x0000a102,\n\t0x0000007d,\n\t0x007d1f20, 0xff1a540e, 0x00678bf9,\n\t0xff916625, 0xff16b0ff, 0x006e433a,\n\t0xff5af660, 0xff0eb91f, 0x00797356,\n\t0x00000003\n};\n\nstatic u32 coef_22to8[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x000005f3,\n\t0x00d816d6, 0xff385383, 0x004fe566,\n\t0x003c548d, 0xff38c23d, 0x005d0b1c,\n\t0xfff02f7d, 0xff31e983, 0x0072d65d,\n\t0x00000002,\n\t0x00179204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_22to11[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_22to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0000015f,\n\t0x00a7909c, 0xff241c71, 0x005f5e00,\n\t0xffca77f4, 0xff20dd50, 0x006855eb,\n\t0xff86c552, 0xff18137a, 0x00773648,\n\t0x00000002,\n\t0x00186102,\n\t0x000005f3,\n\t0x00d816d6, 0xff385383, 0x004fe566,\n\t0x003c548d, 0xff38c23d, 0x005d0b1c,\n\t0xfff02f7d, 0xff31e983, 0x0072d65d,\n\t0x00000002,\n\t0x00239204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_22to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00235204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d029,\n\t0x00f2a98b, 0xff92aa71, 0x001fcd16,\n\t0x00ae9004, 0xffb85140, 0x0041813a,\n\t0x007f8ed1, 0xffd585fc, 0x006a69e6,\n\t0x00000001\n};\n\nstatic u32 coef_22to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00009204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_22to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00006102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002\n};\n\nstatic u32 coef_22to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00005204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_22to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00006102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002\n};\n\nstatic u32 coef_22to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00246102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00005204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_22to176[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00006102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002\n};\n\nstatic u32 coef_22to192[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00246102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00000204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_24to8[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00009105,\n\t0x000005e1,\n\t0x00dca92f, 0xff45647a, 0x0046b59c,\n\t0x00429d1e, 0xff4fec62, 0x00516d30,\n\t0xffdea779, 0xff5e08ba, 0x0060185e,\n\t0xffafbab2, 0xff698d5a, 0x006ce3ae,\n\t0xff9a82d2, 0xff704674, 0x007633c5,\n\t0xff923433, 0xff721128, 0x007cff42,\n\t0x00000001\n};\n\nstatic u32 coef_24to11[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000f6103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000002,\n\t0x001a5204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_24to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00156105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000002,\n\t0x00009105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000001\n};\n\nstatic u32 coef_24to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d029,\n\t0x00f2a98b, 0xff92aa71, 0x001fcd16,\n\t0x00ae9004, 0xffb85140, 0x0041813a,\n\t0x007f8ed1, 0xffd585fc, 0x006a69e6,\n\t0x00000002,\n\t0x001b6103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000002,\n\t0x00265204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_24to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00009102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001\n};\n\nstatic u32 coef_24to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00230204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x00001685,\n\t0x00f53ae9, 0xff52f196, 0x003e3e08,\n\t0x00b9f857, 0xff5d8985, 0x0050070a,\n\t0x008c3e86, 0xff6053f0, 0x006d98ef,\n\t0x00000001\n};\n\nstatic u32 coef_24to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00006102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002\n};\n\nstatic u32 coef_24to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00246102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x002f0204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x00000138,\n\t0x00d5d232, 0xff2a3bf8, 0x005a785c,\n\t0x0034001b, 0xff283109, 0x006462a6,\n\t0xffe6746a, 0xff1fb09c, 0x00758a91,\n\t0x00000001\n};\n\nstatic u32 coef_24to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00006102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002\n};\n\nstatic u32 coef_24to176[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00246102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00000204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_24to192[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00006102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002\n};\n\nstatic u32 coef_32to8[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c5102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_32to11[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000ca102,\n\t0x000000af,\n\t0x00c65663, 0xff23d2ce, 0x005f97d6,\n\t0x00086ad6, 0xff20ec4f, 0x00683201,\n\t0xffbbbef6, 0xff184447, 0x00770963,\n\t0x00000003,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x0000d102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001\n};\n\nstatic u32 coef_32to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_32to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000fa103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000003,\n\t0x001a5204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_32to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000ca102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000003,\n\t0x0000d102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001\n};\n\nstatic u32 coef_32to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x0018a102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000003,\n\t0x00235204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0000015f,\n\t0x00a7909c, 0xff241c71, 0x005f5e00,\n\t0xffca77f4, 0xff20dd50, 0x006855eb,\n\t0xff86c552, 0xff18137a, 0x00773648,\n\t0x00000001\n};\n\nstatic u32 coef_32to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x0015a105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000003,\n\t0x00005105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000001\n};\n\nstatic u32 coef_32to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x0018a102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000003,\n\t0x00230204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x000005f3,\n\t0x00d816d6, 0xff385383, 0x004fe566,\n\t0x003c548d, 0xff38c23d, 0x005d0b1c,\n\t0xfff02f7d, 0xff31e983, 0x0072d65d,\n\t0x00000001\n};\n\nstatic u32 coef_32to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x0000a105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000003\n};\n\nstatic u32 coef_32to176[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x0018a102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000003,\n\t0x00000204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_32to192[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x0000a102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000003\n};\n\nstatic u32 coef_44to8[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00120104,\n\t0x00000af2,\n\t0x0057eebe, 0xff1e9863, 0x00652604,\n\t0xff7206ea, 0xff22ad7e, 0x006d47e1,\n\t0xff42a4d7, 0xff26e722, 0x0075fd83,\n\t0xff352f66, 0xff29312b, 0x007b986b,\n\t0xff310a07, 0xff296f51, 0x007eca7c,\n\t0x00000001,\n\t0x001d9204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005105,\n\t0x0000d649,\n\t0x00e87afb, 0xff5f69d0, 0x003df3cf,\n\t0x007ce488, 0xff99a5c8, 0x0056a6a0,\n\t0x00344928, 0xffcba3e5, 0x006be470,\n\t0x00137aa7, 0xffe60276, 0x00773410,\n\t0x0005fa2a, 0xfff1ac11, 0x007c795b,\n\t0x00012d36, 0xfff5eca2, 0x007f10ef,\n\t0x00000001\n};\n\nstatic u32 coef_44to11[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c5102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_44to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00126104,\n\t0x00000af2,\n\t0x0057eebe, 0xff1e9863, 0x00652604,\n\t0xff7206ea, 0xff22ad7e, 0x006d47e1,\n\t0xff42a4d7, 0xff26e722, 0x0075fd83,\n\t0xff352f66, 0xff29312b, 0x007b986b,\n\t0xff310a07, 0xff296f51, 0x007eca7c,\n\t0x00000002,\n\t0x001d9204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005105,\n\t0x0000d649,\n\t0x00e87afb, 0xff5f69d0, 0x003df3cf,\n\t0x007ce488, 0xff99a5c8, 0x0056a6a0,\n\t0x00344928, 0xffcba3e5, 0x006be470,\n\t0x00137aa7, 0xffe60276, 0x00773410,\n\t0x0005fa2a, 0xfff1ac11, 0x007c795b,\n\t0x00012d36, 0xfff5eca2, 0x007f10ef,\n\t0x00000001\n};\n\nstatic u32 coef_44to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_44to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x00001685,\n\t0x00f53ae9, 0xff52f196, 0x003e3e08,\n\t0x00b9f857, 0xff5d8985, 0x0050070a,\n\t0x008c3e86, 0xff6053f0, 0x006d98ef,\n\t0x00000002,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_44to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0000015f,\n\t0x00a7909c, 0xff241c71, 0x005f5e00,\n\t0xffca77f4, 0xff20dd50, 0x006855eb,\n\t0xff86c552, 0xff18137a, 0x00773648,\n\t0x00000002,\n\t0x00186102,\n\t0x000005f3,\n\t0x00d816d6, 0xff385383, 0x004fe566,\n\t0x003c548d, 0xff38c23d, 0x005d0b1c,\n\t0xfff02f7d, 0xff31e983, 0x0072d65d,\n\t0x00000002,\n\t0x00239204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_44to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00235204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d029,\n\t0x00f2a98b, 0xff92aa71, 0x001fcd16,\n\t0x00ae9004, 0xffb85140, 0x0041813a,\n\t0x007f8ed1, 0xffd585fc, 0x006a69e6,\n\t0x00000001\n};\n\nstatic u32 coef_44to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00006102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002\n};\n\nstatic u32 coef_44to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00005204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_44to176[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00006102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002\n};\n\nstatic u32 coef_44to192[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00246102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00005204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_48to8[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c9102,\n\t0x00000e00,\n\t0x00e2e000, 0xff6e1a00, 0x002aaa00,\n\t0x00610a00, 0xff5dda00, 0x003ccc00,\n\t0x00163a00, 0xff3c0400, 0x00633200,\n\t0x00000001,\n\t0x00005105,\n\t0x0000d649,\n\t0x00e87afb, 0xff5f69d0, 0x003df3cf,\n\t0x007ce488, 0xff99a5c8, 0x0056a6a0,\n\t0x00344928, 0xffcba3e5, 0x006be470,\n\t0x00137aa7, 0xffe60276, 0x00773410,\n\t0x0005fa2a, 0xfff1ac11, 0x007c795b,\n\t0x00012d36, 0xfff5eca2, 0x007f10ef,\n\t0x00000001\n};\n\nstatic u32 coef_48to11[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x000000af,\n\t0x00c65663, 0xff23d2ce, 0x005f97d6,\n\t0x00086ad6, 0xff20ec4f, 0x00683201,\n\t0xffbbbef6, 0xff184447, 0x00770963,\n\t0x00000002,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00235102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_48to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00009105,\n\t0x00000784,\n\t0x00cc516e, 0xff2c9639, 0x005ad5b3,\n\t0x0013ad0d, 0xff3d4799, 0x0063ce75,\n\t0xffb6f398, 0xff5138d1, 0x006e9e1f,\n\t0xff9186e5, 0xff5f96a4, 0x0076a86e,\n\t0xff82089c, 0xff676b81, 0x007b9f8a,\n\t0xff7c48a5, 0xff6a31e7, 0x007ebb7b,\n\t0x00000001\n};\n\nstatic u32 coef_48to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000f6103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000002,\n\t0x001a5204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_48to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_48to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00156105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000002,\n\t0x00009105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000001\n};\n\nstatic u32 coef_48to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d029,\n\t0x00f2a98b, 0xff92aa71, 0x001fcd16,\n\t0x00ae9004, 0xffb85140, 0x0041813a,\n\t0x007f8ed1, 0xffd585fc, 0x006a69e6,\n\t0x00000002,\n\t0x001b6103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000002,\n\t0x00265204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_48to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00230204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x00001685,\n\t0x00f53ae9, 0xff52f196, 0x003e3e08,\n\t0x00b9f857, 0xff5d8985, 0x0050070a,\n\t0x008c3e86, 0xff6053f0, 0x006d98ef,\n\t0x00000001\n};\n\nstatic u32 coef_48to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00006102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002\n};\n\nstatic u32 coef_48to176[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00186102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00246102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x002f0204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x00000138,\n\t0x00d5d232, 0xff2a3bf8, 0x005a785c,\n\t0x0034001b, 0xff283109, 0x006462a6,\n\t0xffe6746a, 0xff1fb09c, 0x00758a91,\n\t0x00000001\n};\n\nstatic u32 coef_48to192[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000002,\n\t0x00006102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002\n};\n\nstatic u32 coef_88to8[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c0102,\n\t0x00000057,\n\t0x00a8e717, 0xff1c748d, 0x0065b976,\n\t0xffcbccab, 0xff190aff, 0x006cc1cf,\n\t0xff871ce1, 0xff10d878, 0x0078cfc5,\n\t0x00000001,\n\t0x00179204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00235102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_88to11[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c5102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000001,\n\t0x00185102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_88to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c0102,\n\t0x000005f3,\n\t0x00d816d6, 0xff385383, 0x004fe566,\n\t0x003c548d, 0xff38c23d, 0x005d0b1c,\n\t0xfff02f7d, 0xff31e983, 0x0072d65d,\n\t0x00000001,\n\t0x00179204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_88to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c5102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_88to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c0102,\n\t0x00001685,\n\t0x00f53ae9, 0xff52f196, 0x003e3e08,\n\t0x00b9f857, 0xff5d8985, 0x0050070a,\n\t0x008c3e86, 0xff6053f0, 0x006d98ef,\n\t0x00000001,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_88to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x000005f3,\n\t0x00d816d6, 0xff385383, 0x004fe566,\n\t0x003c548d, 0xff38c23d, 0x005d0b1c,\n\t0xfff02f7d, 0xff31e983, 0x0072d65d,\n\t0x00000002,\n\t0x00179204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_88to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_88to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x00001685,\n\t0x00f53ae9, 0xff52f196, 0x003e3e08,\n\t0x00b9f857, 0xff5d8985, 0x0050070a,\n\t0x008c3e86, 0xff6053f0, 0x006d98ef,\n\t0x00000002,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_88to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00005204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_88to176[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00006102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002\n};\n\nstatic u32 coef_88to192[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000002,\n\t0x00186102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00005204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_96to8[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c9102,\n\t0x0000007d,\n\t0x007d1f20, 0xff1a540e, 0x00678bf9,\n\t0xff916625, 0xff16b0ff, 0x006e433a,\n\t0xff5af660, 0xff0eb91f, 0x00797356,\n\t0x00000001,\n\t0x00185102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_96to11[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c0102,\n\t0x000000af,\n\t0x00c65663, 0xff23d2ce, 0x005f97d6,\n\t0x00086ad6, 0xff20ec4f, 0x00683201,\n\t0xffbbbef6, 0xff184447, 0x00770963,\n\t0x00000001,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00235102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_96to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c9102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_96to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x000000af,\n\t0x00c65663, 0xff23d2ce, 0x005f97d6,\n\t0x00086ad6, 0xff20ec4f, 0x00683201,\n\t0xffbbbef6, 0xff184447, 0x00770963,\n\t0x00000002,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00235102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_96to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c5102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_96to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00009105,\n\t0x00000292,\n\t0x00e4320a, 0xff41d2d9, 0x004911ac,\n\t0x005dd9e3, 0xff4c7d80, 0x0052103e,\n\t0xfff8ebef, 0xff5b6fab, 0x005f0a0d,\n\t0xffc4b414, 0xff68582c, 0x006b38e5,\n\t0xffabb861, 0xff704bec, 0x0074de52,\n\t0xffa19f4c, 0xff729059, 0x007c7e90,\n\t0x00000001\n};\n\nstatic u32 coef_96to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000f6103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000002,\n\t0x001a5204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_96to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_96to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000f6103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000002,\n\t0x001a0204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001\n};\n\nstatic u32 coef_96to176[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000f6103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000002,\n\t0x001b6102,\n\t0x000000af,\n\t0x00c65663, 0xff23d2ce, 0x005f97d6,\n\t0x00086ad6, 0xff20ec4f, 0x00683201,\n\t0xffbbbef6, 0xff184447, 0x00770963,\n\t0x00000002,\n\t0x00260204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000001\n};\n\nstatic u32 coef_96to192[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00006103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000002\n};\n\nstatic u32 coef_176to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c0102,\n\t0x00000057,\n\t0x00a8e717, 0xff1c748d, 0x0065b976,\n\t0xffcbccab, 0xff190aff, 0x006cc1cf,\n\t0xff871ce1, 0xff10d878, 0x0078cfc5,\n\t0x00000001,\n\t0x00179204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00235102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_176to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c5102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000001,\n\t0x00185102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_176to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c0102,\n\t0x00000138,\n\t0x00d5d232, 0xff2a3bf8, 0x005a785c,\n\t0x0034001b, 0xff283109, 0x006462a6,\n\t0xffe6746a, 0xff1fb09c, 0x00758a91,\n\t0x00000001,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00235102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_176to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c0102,\n\t0x000005f3,\n\t0x00d816d6, 0xff385383, 0x004fe566,\n\t0x003c548d, 0xff38c23d, 0x005d0b1c,\n\t0xfff02f7d, 0xff31e983, 0x0072d65d,\n\t0x00000001,\n\t0x00179204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_176to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c5102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_176to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c0102,\n\t0x00001685,\n\t0x00f53ae9, 0xff52f196, 0x003e3e08,\n\t0x00b9f857, 0xff5d8985, 0x0050070a,\n\t0x008c3e86, 0xff6053f0, 0x006d98ef,\n\t0x00000001,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_176to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00005102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001\n};\n\nstatic u32 coef_176to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000001\n};\n\nstatic u32 coef_176to192[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000002,\n\t0x00005204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000\n};\n\nstatic u32 coef_192to16[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c9102,\n\t0x0000007d,\n\t0x007d1f20, 0xff1a540e, 0x00678bf9,\n\t0xff916625, 0xff16b0ff, 0x006e433a,\n\t0xff5af660, 0xff0eb91f, 0x00797356,\n\t0x00000001,\n\t0x00185102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_192to22[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c0102,\n\t0x000000af,\n\t0x00c65663, 0xff23d2ce, 0x005f97d6,\n\t0x00086ad6, 0xff20ec4f, 0x00683201,\n\t0xffbbbef6, 0xff184447, 0x00770963,\n\t0x00000001,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00235102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_192to24[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c5102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000001,\n\t0x00185102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_192to32[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c9102,\n\t0x000005d6,\n\t0x00c6543e, 0xff342935, 0x0052f116,\n\t0x000a1d78, 0xff3330c0, 0x005f88a3,\n\t0xffbee7c0, 0xff2b5ba5, 0x0073eb26,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_192to44[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x000000af,\n\t0x00c65663, 0xff23d2ce, 0x005f97d6,\n\t0x00086ad6, 0xff20ec4f, 0x00683201,\n\t0xffbbbef6, 0xff184447, 0x00770963,\n\t0x00000002,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00235102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_192to48[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c5102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001,\n\t0x00005102,\n\t0x0001d727,\n\t0x00fc2fc7, 0xff9bb27b, 0x001c564c,\n\t0x00e55557, 0xffcadd5b, 0x003d80ba,\n\t0x00d13397, 0xfff232f8, 0x00683337,\n\t0x00000001\n};\n\nstatic u32 coef_192to88[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x000000af,\n\t0x00c65663, 0xff23d2ce, 0x005f97d6,\n\t0x00086ad6, 0xff20ec4f, 0x00683201,\n\t0xffbbbef6, 0xff184447, 0x00770963,\n\t0x00000002,\n\t0x00175204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x000013d9,\n\t0x00ebd477, 0xff4ce383, 0x0042049d,\n\t0x0089c278, 0xff54414d, 0x00531ded,\n\t0x004a5e07, 0xff53cf41, 0x006efbdc,\n\t0x00000001\n};\n\nstatic u32 coef_192to96[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x00005103,\n\t0x000001e0,\n\t0x00de44c0, 0xff380b7f, 0x004ffc73,\n\t0x00494b44, 0xff3d493a, 0x005908bf,\n\t0xffe9a3c8, 0xff425647, 0x006745f7,\n\t0xffc42d61, 0xff40a6c7, 0x00776709,\n\t0x00000001\n};\n\nstatic u32 coef_192to176[TEGRA210_SFC_COEF_RAM_DEPTH] = {\n\t0x000c6102,\n\t0x000000af,\n\t0x00c65663, 0xff23d2ce, 0x005f97d6,\n\t0x00086ad6, 0xff20ec4f, 0x00683201,\n\t0xffbbbef6, 0xff184447, 0x00770963,\n\t0x00000002,\n\t0x00170204,\n\t0x000aaaab,\n\t0xffaaaaab,\n\t0xfffaaaab,\n\t0x00555555,\n\t0xff600000,\n\t0xfff55555,\n\t0x00155555,\n\t0x00055555,\n\t0xffeaaaab,\n\t0x00200000,\n\t0x00005102,\n\t0x0000010a,\n\t0x00c93dc4, 0xff26f5f6, 0x005d1041,\n\t0x001002c4, 0xff245b76, 0x00666002,\n\t0xffc30a45, 0xff1baecd, 0x00765921,\n\t0x00000001\n};\n\n \nstatic s32 *coef_addr_table[TEGRA210_SFC_NUM_RATES][TEGRA210_SFC_NUM_RATES] = {\n\t \n\t{\n\t\tBYPASS_CONV,\n\t\tcoef_8to11,\n\t\tcoef_8to16,\n\t\tcoef_8to22,\n\t\tcoef_8to24,\n\t\tcoef_8to32,\n\t\tcoef_8to44,\n\t\tcoef_8to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_8to88,\n\t\tcoef_8to96,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t},\n\t \n\t{\n\t\tcoef_11to8,\n\t\tBYPASS_CONV,\n\t\tcoef_11to16,\n\t\tcoef_11to22,\n\t\tcoef_11to24,\n\t\tcoef_11to32,\n\t\tcoef_11to44,\n\t\tcoef_11to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_11to88,\n\t\tcoef_11to96,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t},\n\t \n\t{\n\t\tcoef_16to8,\n\t\tcoef_16to11,\n\t\tBYPASS_CONV,\n\t\tcoef_16to22,\n\t\tcoef_16to24,\n\t\tcoef_16to32,\n\t\tcoef_16to44,\n\t\tcoef_16to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_16to88,\n\t\tcoef_16to96,\n\t\tcoef_16to176,\n\t\tcoef_16to192,\n\t},\n\t \n\t{\n\t\tcoef_22to8,\n\t\tcoef_22to11,\n\t\tcoef_22to16,\n\t\tBYPASS_CONV,\n\t\tcoef_22to24,\n\t\tcoef_22to32,\n\t\tcoef_22to44,\n\t\tcoef_22to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_22to88,\n\t\tcoef_22to96,\n\t\tcoef_22to176,\n\t\tcoef_22to192,\n\t},\n\t \n\t{\n\t\tcoef_24to8,\n\t\tcoef_24to11,\n\t\tcoef_24to16,\n\t\tcoef_24to22,\n\t\tBYPASS_CONV,\n\t\tcoef_24to32,\n\t\tcoef_24to44,\n\t\tcoef_24to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_24to88,\n\t\tcoef_24to96,\n\t\tcoef_24to176,\n\t\tcoef_24to192,\n\t},\n\t \n\t{\n\t\tcoef_32to8,\n\t\tcoef_32to11,\n\t\tcoef_32to16,\n\t\tcoef_32to22,\n\t\tcoef_32to24,\n\t\tBYPASS_CONV,\n\t\tcoef_32to44,\n\t\tcoef_32to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_32to88,\n\t\tcoef_32to96,\n\t\tcoef_32to176,\n\t\tcoef_32to192,\n\t},\n\t \n\t{\n\t\tcoef_44to8,\n\t\tcoef_44to11,\n\t\tcoef_44to16,\n\t\tcoef_44to22,\n\t\tcoef_44to24,\n\t\tcoef_44to32,\n\t\tBYPASS_CONV,\n\t\tcoef_44to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_44to88,\n\t\tcoef_44to96,\n\t\tcoef_44to176,\n\t\tcoef_44to192,\n\t},\n\t \n\t{\n\t\tcoef_48to8,\n\t\tcoef_48to11,\n\t\tcoef_48to16,\n\t\tcoef_48to22,\n\t\tcoef_48to24,\n\t\tcoef_48to32,\n\t\tcoef_48to44,\n\t\tBYPASS_CONV,\n\t\tUNSUPP_CONV,\n\t\tcoef_48to88,\n\t\tcoef_48to96,\n\t\tcoef_48to176,\n\t\tcoef_48to192,\n\t},\n\t \n\t{\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t},\n\t \n\t{\n\t\tcoef_88to8,\n\t\tcoef_88to11,\n\t\tcoef_88to16,\n\t\tcoef_88to22,\n\t\tcoef_88to24,\n\t\tcoef_88to32,\n\t\tcoef_88to44,\n\t\tcoef_88to48,\n\t\tUNSUPP_CONV,\n\t\tBYPASS_CONV,\n\t\tcoef_88to96,\n\t\tcoef_88to176,\n\t\tcoef_88to192,\n\t},\n\t \n\t{\tcoef_96to8,\n\t\tcoef_96to11,\n\t\tcoef_96to16,\n\t\tcoef_96to22,\n\t\tcoef_96to24,\n\t\tcoef_96to32,\n\t\tcoef_96to44,\n\t\tcoef_96to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_96to88,\n\t\tBYPASS_CONV,\n\t\tcoef_96to176,\n\t\tcoef_96to192,\n\t},\n\t \n\t{\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tcoef_176to16,\n\t\tcoef_176to22,\n\t\tcoef_176to24,\n\t\tcoef_176to32,\n\t\tcoef_176to44,\n\t\tcoef_176to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_176to88,\n\t\tcoef_176to96,\n\t\tBYPASS_CONV,\n\t\tcoef_176to192,\n\t},\n\t \n\t{\n\t\tUNSUPP_CONV,\n\t\tUNSUPP_CONV,\n\t\tcoef_192to16,\n\t\tcoef_192to22,\n\t\tcoef_192to24,\n\t\tcoef_192to32,\n\t\tcoef_192to44,\n\t\tcoef_192to48,\n\t\tUNSUPP_CONV,\n\t\tcoef_192to88,\n\t\tcoef_192to96,\n\t\tcoef_192to176,\n\t\tBYPASS_CONV,\n\t},\n};\n\nstatic int __maybe_unused tegra210_sfc_runtime_suspend(struct device *dev)\n{\n\tstruct tegra210_sfc *sfc = dev_get_drvdata(dev);\n\n\tregcache_cache_only(sfc->regmap, true);\n\tregcache_mark_dirty(sfc->regmap);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused tegra210_sfc_runtime_resume(struct device *dev)\n{\n\tstruct tegra210_sfc *sfc = dev_get_drvdata(dev);\n\n\tregcache_cache_only(sfc->regmap, false);\n\tregcache_sync(sfc->regmap);\n\n\treturn 0;\n}\n\nstatic inline void tegra210_sfc_write_ram(struct regmap *regmap,\n\t\t\t\t\t  s32 *data)\n{\n\tint i;\n\n\tregmap_write(regmap, TEGRA210_SFC_CFG_RAM_CTRL,\n\t\t     TEGRA210_SFC_RAM_CTRL_SEQ_ACCESS_EN |\n\t\t     TEGRA210_SFC_RAM_CTRL_ADDR_INIT_EN |\n\t\t     TEGRA210_SFC_RAM_CTRL_RW_WRITE);\n\n\tfor (i = 0; i < TEGRA210_SFC_COEF_RAM_DEPTH; i++)\n\t\tregmap_write(regmap, TEGRA210_SFC_CFG_RAM_DATA, data[i]);\n}\n\nstatic int tegra210_sfc_write_coeff_ram(struct snd_soc_component *cmpnt)\n{\n\tstruct tegra210_sfc *sfc = dev_get_drvdata(cmpnt->dev);\n\ts32 *coeff_ram;\n\n\t \n\tif (sfc->srate_in == sfc->srate_out)\n\t\treturn 0;\n\n\tcoeff_ram = coef_addr_table[sfc->srate_in][sfc->srate_out];\n\tif (IS_ERR_OR_NULL(coeff_ram)) {\n\t\tdev_err(cmpnt->dev,\n\t\t\t\"Conversion from %d to %d Hz is not supported\\n\",\n\t\t\tsfc->srate_in, sfc->srate_out);\n\n\t\treturn PTR_ERR_OR_ZERO(coeff_ram);\n\t}\n\n\ttegra210_sfc_write_ram(sfc->regmap, coeff_ram);\n\n\tregmap_update_bits(sfc->regmap,\n\t\t\t   TEGRA210_SFC_COEF_RAM,\n\t\t\t   TEGRA210_SFC_COEF_RAM_EN,\n\t\t\t   TEGRA210_SFC_COEF_RAM_EN);\n\n\treturn 0;\n}\n\nstatic int tegra210_sfc_set_audio_cif(struct tegra210_sfc *sfc,\n\t\t\t\t      struct snd_pcm_hw_params *params,\n\t\t\t\t      unsigned int reg)\n{\n\tunsigned int channels, audio_bits, path;\n\tstruct tegra_cif_conf cif_conf;\n\n\tmemset(&cif_conf, 0, sizeof(struct tegra_cif_conf));\n\n\tchannels = params_channels(params);\n\n\tswitch (params_format(params)) {\n\tcase SNDRV_PCM_FORMAT_S16_LE:\n\t\taudio_bits = TEGRA_ACIF_BITS_16;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S32_LE:\n\t\taudio_bits = TEGRA_ACIF_BITS_32;\n\t\tbreak;\n\tdefault:\n\t\treturn -EOPNOTSUPP;\n\t}\n\n\tcif_conf.audio_ch = channels;\n\tcif_conf.client_ch = channels;\n\tcif_conf.audio_bits = audio_bits;\n\tcif_conf.client_bits = TEGRA_ACIF_BITS_32;\n\n\tif (reg == TEGRA210_SFC_RX_CIF_CTRL)\n\t\tpath = SFC_RX_PATH;\n\telse\n\t\tpath = SFC_TX_PATH;\n\n\tcif_conf.stereo_conv = sfc->stereo_to_mono[path];\n\tcif_conf.mono_conv = sfc->mono_to_stereo[path];\n\n\ttegra_set_cif(sfc->regmap, reg, &cif_conf);\n\n\treturn 0;\n}\n\nstatic int tegra210_sfc_soft_reset(struct tegra210_sfc *sfc)\n{\n\tu32 val;\n\n\t \n\tregmap_update_bits(sfc->regmap, TEGRA210_SFC_SOFT_RESET,\n\t\t\t   TEGRA210_SFC_SOFT_RESET_EN, 1);\n\n\treturn regmap_read_poll_timeout(sfc->regmap,\n\t\t\t\t\tTEGRA210_SFC_SOFT_RESET,\n\t\t\t\t\tval,\n\t\t\t\t\t!(val & TEGRA210_SFC_SOFT_RESET_EN),\n\t\t\t\t\t10, 10000);\n}\n\nstatic int tegra210_sfc_rate_to_idx(struct device *dev, int rate,\n\t\t\t\t    int *rate_idx)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(tegra210_sfc_rates); i++) {\n\t\tif (rate == tegra210_sfc_rates[i]) {\n\t\t\t*rate_idx = i;\n\n\t\t\treturn 0;\n\t\t}\n\t}\n\n\tdev_err(dev, \"Sample rate %d Hz is not supported\\n\", rate);\n\n\treturn -EOPNOTSUPP;\n}\n\nstatic int tegra210_sfc_startup(struct snd_pcm_substream *substream,\n\t\t\t\tstruct snd_soc_dai *dai)\n{\n\tstruct tegra210_sfc *sfc = snd_soc_dai_get_drvdata(dai);\n\tint err;\n\n\tregmap_update_bits(sfc->regmap, TEGRA210_SFC_COEF_RAM,\n\t\t\t   TEGRA210_SFC_COEF_RAM_EN, 0);\n\n\terr = tegra210_sfc_soft_reset(sfc);\n\tif (err < 0) {\n\t\tdev_err(dai->dev, \"Failed to reset SFC in %s, err = %d\\n\",\n\t\t\t__func__, err);\n\n\t\treturn err;\n\t}\n\n\treturn 0;\n}\n\nstatic int tegra210_sfc_in_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t     struct snd_pcm_hw_params *params,\n\t\t\t\t     struct snd_soc_dai *dai)\n{\n\tstruct tegra210_sfc *sfc = snd_soc_dai_get_drvdata(dai);\n\tstruct device *dev = dai->dev;\n\tint err;\n\n\terr = tegra210_sfc_rate_to_idx(dev, params_rate(params),\n\t\t\t\t       &sfc->srate_in);\n\tif (err < 0)\n\t\treturn err;\n\n\terr = tegra210_sfc_set_audio_cif(sfc, params, TEGRA210_SFC_RX_CIF_CTRL);\n\tif (err < 0) {\n\t\tdev_err(dev, \"Can't set SFC RX CIF: %d\\n\", err);\n\t\treturn err;\n\t}\n\n\tregmap_write(sfc->regmap, TEGRA210_SFC_RX_FREQ, sfc->srate_in);\n\n\treturn err;\n}\n\nstatic int tegra210_sfc_out_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t      struct snd_pcm_hw_params *params,\n\t\t\t\t      struct snd_soc_dai *dai)\n{\n\tstruct tegra210_sfc *sfc = snd_soc_dai_get_drvdata(dai);\n\tstruct device *dev = dai->dev;\n\tint err;\n\n\terr = tegra210_sfc_rate_to_idx(dev, params_rate(params),\n\t\t\t\t       &sfc->srate_out);\n\tif (err < 0)\n\t\treturn err;\n\n\terr = tegra210_sfc_set_audio_cif(sfc, params, TEGRA210_SFC_TX_CIF_CTRL);\n\tif (err < 0) {\n\t\tdev_err(dev, \"Can't set SFC TX CIF: %d\\n\", err);\n\t\treturn err;\n\t}\n\n\tregmap_write(sfc->regmap, TEGRA210_SFC_TX_FREQ, sfc->srate_out);\n\n\treturn 0;\n}\n\nstatic int tegra210_sfc_init(struct snd_soc_dapm_widget *w,\n\t\t\t     struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\n\treturn tegra210_sfc_write_coeff_ram(cmpnt);\n}\n\nstatic int tegra210_sfc_iget_stereo_to_mono(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt);\n\n\tucontrol->value.enumerated.item[0] = sfc->stereo_to_mono[SFC_RX_PATH];\n\n\treturn 0;\n}\n\nstatic int tegra210_sfc_iput_stereo_to_mono(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt);\n\tunsigned int value = ucontrol->value.enumerated.item[0];\n\n\tif (value == sfc->stereo_to_mono[SFC_RX_PATH])\n\t\treturn 0;\n\n\tsfc->stereo_to_mono[SFC_RX_PATH] = value;\n\n\treturn 1;\n}\n\nstatic int tegra210_sfc_iget_mono_to_stereo(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt);\n\n\tucontrol->value.enumerated.item[0] = sfc->mono_to_stereo[SFC_RX_PATH];\n\n\treturn 0;\n}\n\nstatic int tegra210_sfc_iput_mono_to_stereo(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt);\n\tunsigned int value = ucontrol->value.enumerated.item[0];\n\n\tif (value == sfc->mono_to_stereo[SFC_RX_PATH])\n\t\treturn 0;\n\n\tsfc->mono_to_stereo[SFC_RX_PATH] = value;\n\n\treturn 1;\n}\n\nstatic int tegra210_sfc_oget_stereo_to_mono(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt);\n\n\tucontrol->value.enumerated.item[0] = sfc->stereo_to_mono[SFC_TX_PATH];\n\n\treturn 0;\n}\n\nstatic int tegra210_sfc_oput_stereo_to_mono(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt);\n\tunsigned int value = ucontrol->value.enumerated.item[0];\n\n\tif (value == sfc->stereo_to_mono[SFC_TX_PATH])\n\t\treturn 0;\n\n\tsfc->stereo_to_mono[SFC_TX_PATH] = value;\n\n\treturn 1;\n}\n\nstatic int tegra210_sfc_oget_mono_to_stereo(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt);\n\n\tucontrol->value.enumerated.item[0] = sfc->mono_to_stereo[SFC_TX_PATH];\n\n\treturn 0;\n}\n\nstatic int tegra210_sfc_oput_mono_to_stereo(struct snd_kcontrol *kcontrol,\n\t\t\t\t    struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct tegra210_sfc *sfc = snd_soc_component_get_drvdata(cmpnt);\n\tunsigned int value = ucontrol->value.enumerated.item[0];\n\n\tif (value == sfc->mono_to_stereo[SFC_TX_PATH])\n\t\treturn 0;\n\n\tsfc->mono_to_stereo[SFC_TX_PATH] = value;\n\n\treturn 1;\n}\n\nstatic const struct snd_soc_dai_ops tegra210_sfc_in_dai_ops = {\n\t.hw_params\t= tegra210_sfc_in_hw_params,\n\t.startup\t= tegra210_sfc_startup,\n};\n\nstatic const struct snd_soc_dai_ops tegra210_sfc_out_dai_ops = {\n\t.hw_params\t= tegra210_sfc_out_hw_params,\n};\n\nstatic struct snd_soc_dai_driver tegra210_sfc_dais[] = {\n\t{\n\t\t.name = \"SFC-RX-CIF\",\n\t\t.playback = {\n\t\t\t.stream_name = \"RX-CIF-Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = SNDRV_PCM_FMTBIT_S8 |\n\t\t\t\tSNDRV_PCM_FMTBIT_S16_LE |\n\t\t\t\tSNDRV_PCM_FMTBIT_S32_LE,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"RX-CIF-Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = SNDRV_PCM_FMTBIT_S8 |\n\t\t\t\tSNDRV_PCM_FMTBIT_S16_LE |\n\t\t\t\tSNDRV_PCM_FMTBIT_S32_LE,\n\t\t},\n\t\t.ops = &tegra210_sfc_in_dai_ops,\n\t},\n\t{\n\t\t.name = \"SFC-TX-CIF\",\n\t\t.playback = {\n\t\t\t.stream_name = \"TX-CIF-Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = SNDRV_PCM_FMTBIT_S8 |\n\t\t\t\tSNDRV_PCM_FMTBIT_S16_LE |\n\t\t\t\tSNDRV_PCM_FMTBIT_S32_LE,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"TX-CIF-Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = SNDRV_PCM_FMTBIT_S8 |\n\t\t\t\tSNDRV_PCM_FMTBIT_S16_LE |\n\t\t\t\tSNDRV_PCM_FMTBIT_S32_LE,\n\t\t},\n\t\t.ops = &tegra210_sfc_out_dai_ops,\n\t},\n};\n\nstatic const struct snd_soc_dapm_widget tegra210_sfc_widgets[] = {\n\tSND_SOC_DAPM_AIF_IN(\"RX\", NULL, 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT_E(\"TX\", NULL, 0, TEGRA210_SFC_ENABLE,\n\t\t\t       TEGRA210_SFC_EN_SHIFT, 0,\n\t\t\t       tegra210_sfc_init, SND_SOC_DAPM_PRE_PMU),\n};\n\n#define RESAMPLE_ROUTE(sname)\t\t\t\t\t\\\n\t{ \"RX XBAR-\" sname,\tNULL,\t\"XBAR-TX\" },\t\t\\\n\t{ \"RX-CIF-\" sname,\tNULL,\t\"RX XBAR-\" sname },\t\\\n\t{ \"RX\",\t\t\tNULL,\t\"RX-CIF-\" sname },\t\\\n\t{ \"TX-CIF-\" sname,\tNULL,\t\"TX\" },\t\t\t\\\n\t{ \"TX XBAR-\" sname,\tNULL,\t\"TX-CIF-\" sname },\t\\\n\t{ \"XBAR-RX\",\t\tNULL,\t\"TX XBAR-\" sname }\n\nstatic const struct snd_soc_dapm_route tegra210_sfc_routes[] = {\n\t{ \"TX\", NULL, \"RX\" },\n\tRESAMPLE_ROUTE(\"Playback\"),\n\tRESAMPLE_ROUTE(\"Capture\"),\n};\n\nstatic const char * const tegra210_sfc_stereo_conv_text[] = {\n\t\"CH0\", \"CH1\", \"AVG\",\n};\n\nstatic const char * const tegra210_sfc_mono_conv_text[] = {\n\t\"Zero\", \"Copy\",\n};\n\nstatic const struct soc_enum tegra210_sfc_stereo_conv_enum =\n\tSOC_ENUM_SINGLE(SND_SOC_NOPM, 0,\n\t\t\tARRAY_SIZE(tegra210_sfc_stereo_conv_text),\n\t\t\ttegra210_sfc_stereo_conv_text);\n\nstatic const struct soc_enum tegra210_sfc_mono_conv_enum =\n\tSOC_ENUM_SINGLE(SND_SOC_NOPM, 0,\n\t\t\tARRAY_SIZE(tegra210_sfc_mono_conv_text),\n\t\t\ttegra210_sfc_mono_conv_text);\n\nstatic const struct snd_kcontrol_new tegra210_sfc_controls[] = {\n\tSOC_ENUM_EXT(\"Input Stereo To Mono\", tegra210_sfc_stereo_conv_enum,\n\t\t     tegra210_sfc_iget_stereo_to_mono,\n\t\t     tegra210_sfc_iput_stereo_to_mono),\n\tSOC_ENUM_EXT(\"Input Mono To Stereo\", tegra210_sfc_mono_conv_enum,\n\t\t     tegra210_sfc_iget_mono_to_stereo,\n\t\t     tegra210_sfc_iput_mono_to_stereo),\n\tSOC_ENUM_EXT(\"Output Stereo To Mono\", tegra210_sfc_stereo_conv_enum,\n\t\t     tegra210_sfc_oget_stereo_to_mono,\n\t\t     tegra210_sfc_oput_stereo_to_mono),\n\tSOC_ENUM_EXT(\"Output Mono To Stereo\", tegra210_sfc_mono_conv_enum,\n\t\t     tegra210_sfc_oget_mono_to_stereo,\n\t\t     tegra210_sfc_oput_mono_to_stereo),\n};\n\nstatic const struct snd_soc_component_driver tegra210_sfc_cmpnt = {\n\t.dapm_widgets\t\t= tegra210_sfc_widgets,\n\t.num_dapm_widgets\t= ARRAY_SIZE(tegra210_sfc_widgets),\n\t.dapm_routes\t\t= tegra210_sfc_routes,\n\t.num_dapm_routes\t= ARRAY_SIZE(tegra210_sfc_routes),\n\t.controls\t\t= tegra210_sfc_controls,\n\t.num_controls\t\t= ARRAY_SIZE(tegra210_sfc_controls),\n};\n\nstatic bool tegra210_sfc_wr_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA210_SFC_RX_INT_MASK ... TEGRA210_SFC_RX_FREQ:\n\tcase TEGRA210_SFC_TX_INT_MASK ... TEGRA210_SFC_TX_FREQ:\n\tcase TEGRA210_SFC_ENABLE ... TEGRA210_SFC_CG:\n\tcase TEGRA210_SFC_COEF_RAM ... TEGRA210_SFC_CFG_RAM_DATA:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra210_sfc_rd_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA210_SFC_RX_STATUS ... TEGRA210_SFC_RX_FREQ:\n\tcase TEGRA210_SFC_TX_STATUS ... TEGRA210_SFC_TX_FREQ:\n\tcase TEGRA210_SFC_ENABLE ... TEGRA210_SFC_INT_STATUS:\n\tcase TEGRA210_SFC_COEF_RAM ... TEGRA210_SFC_CFG_RAM_DATA:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra210_sfc_volatile_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA210_SFC_RX_STATUS:\n\tcase TEGRA210_SFC_RX_INT_STATUS:\n\tcase TEGRA210_SFC_RX_INT_SET:\n\n\tcase TEGRA210_SFC_TX_STATUS:\n\tcase TEGRA210_SFC_TX_INT_STATUS:\n\tcase TEGRA210_SFC_TX_INT_SET:\n\n\tcase TEGRA210_SFC_SOFT_RESET:\n\tcase TEGRA210_SFC_STATUS:\n\tcase TEGRA210_SFC_INT_STATUS:\n\tcase TEGRA210_SFC_CFG_RAM_CTRL:\n\tcase TEGRA210_SFC_CFG_RAM_DATA:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra210_sfc_precious_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA210_SFC_CFG_RAM_DATA:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const struct regmap_config tegra210_sfc_regmap_config = {\n\t.reg_bits\t\t= 32,\n\t.reg_stride\t\t= 4,\n\t.val_bits\t\t= 32,\n\t.max_register\t\t= TEGRA210_SFC_CFG_RAM_DATA,\n\t.writeable_reg\t\t= tegra210_sfc_wr_reg,\n\t.readable_reg\t\t= tegra210_sfc_rd_reg,\n\t.volatile_reg\t\t= tegra210_sfc_volatile_reg,\n\t.precious_reg\t\t= tegra210_sfc_precious_reg,\n\t.reg_defaults\t\t= tegra210_sfc_reg_defaults,\n\t.num_reg_defaults\t= ARRAY_SIZE(tegra210_sfc_reg_defaults),\n\t.cache_type\t\t= REGCACHE_FLAT,\n};\n\nstatic const struct of_device_id tegra210_sfc_of_match[] = {\n\t{ .compatible = \"nvidia,tegra210-sfc\" },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, tegra210_sfc_of_match);\n\nstatic int tegra210_sfc_platform_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct tegra210_sfc *sfc;\n\tvoid __iomem *regs;\n\tint err;\n\n\tsfc = devm_kzalloc(dev, sizeof(*sfc), GFP_KERNEL);\n\tif (!sfc)\n\t\treturn -ENOMEM;\n\n\tdev_set_drvdata(dev, sfc);\n\n\tregs = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(regs))\n\t\treturn PTR_ERR(regs);\n\n\tsfc->regmap = devm_regmap_init_mmio(dev, regs,\n\t\t\t\t\t    &tegra210_sfc_regmap_config);\n\tif (IS_ERR(sfc->regmap)) {\n\t\tdev_err(dev, \"regmap init failed\\n\");\n\t\treturn PTR_ERR(sfc->regmap);\n\t}\n\n\tregcache_cache_only(sfc->regmap, true);\n\n\terr = devm_snd_soc_register_component(dev, &tegra210_sfc_cmpnt,\n\t\t\t\t\t      tegra210_sfc_dais,\n\t\t\t\t\t      ARRAY_SIZE(tegra210_sfc_dais));\n\tif (err) {\n\t\tdev_err(dev, \"can't register SFC component, err: %d\\n\", err);\n\t\treturn err;\n\t}\n\n\tpm_runtime_enable(&pdev->dev);\n\n\treturn 0;\n}\n\nstatic void tegra210_sfc_platform_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n}\n\nstatic const struct dev_pm_ops tegra210_sfc_pm_ops = {\n\tSET_RUNTIME_PM_OPS(tegra210_sfc_runtime_suspend,\n\t\t\t   tegra210_sfc_runtime_resume, NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\tpm_runtime_force_resume)\n};\n\nstatic struct platform_driver tegra210_sfc_driver = {\n\t.driver = {\n\t\t.name = \"tegra210-sfc\",\n\t\t.of_match_table = tegra210_sfc_of_match,\n\t\t.pm = &tegra210_sfc_pm_ops,\n\t},\n\t.probe = tegra210_sfc_platform_probe,\n\t.remove_new = tegra210_sfc_platform_remove,\n};\nmodule_platform_driver(tegra210_sfc_driver)\n\nMODULE_AUTHOR(\"Arun Shamanna Lakshmi <aruns@nvidia.com>\");\nMODULE_DESCRIPTION(\"Tegra210 SFC ASoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}