

================================================================
== Vitis HLS Report for 'svd_4_1_Pipeline_VITIS_LOOP_629_52'
================================================================
* Date:           Sun Feb  5 16:54:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  8.309 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_629_52  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2296|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     4|        0|      26|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       67|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     4|       67|    2367|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+---+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |mul_36ns_38ns_72_1_1_U1106  |mul_36ns_38ns_72_1_1  |        0|   4|  0|  26|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |Total                       |                      |        0|   4|  0|  26|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln629_fu_103_p2    |         +|   0|  0|    39|          32|           1|
    |add_ln630_3_fu_207_p2  |         +|   0|  0|    44|          37|          37|
    |add_ln630_4_fu_213_p2  |         +|   0|  0|    37|          37|          12|
    |add_ln630_5_fu_219_p2  |         +|   0|  0|    37|          37|          37|
    |add_ln630_fu_134_p2    |         +|   0|  0|    43|          36|          12|
    |sub_ln630_fu_201_p2    |         -|   0|  0|    44|          37|          37|
    |icmp_ln629_fu_97_p2    |      icmp|   0|  0|    20|          32|          32|
    |epnp_d0                |       shl|   0|  0|  1865|         448|         448|
    |shl_ln630_fu_229_p2    |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  2296|         705|         674|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   32|         64|
    |epnp_we0                 |   9|          2|   56|        112|
    |i_64_fu_54               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  122|        244|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_64_fu_54               |  32|   0|   32|          0|
    |i_reg_266                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_629_52|  return value|
|lshr_ln629_cast  |   in|   32|     ap_none|                     lshr_ln629_cast|        scalar|
|w_address0       |  out|    4|   ap_memory|                                   w|         array|
|w_ce0            |  out|    1|   ap_memory|                                   w|         array|
|w_q0             |   in|   64|   ap_memory|                                   w|         array|
|epnp_address0    |  out|    8|   ap_memory|                                epnp|         array|
|epnp_ce0         |  out|    1|   ap_memory|                                epnp|         array|
|epnp_we0         |  out|   56|   ap_memory|                                epnp|         array|
|epnp_d0          |  out|  448|   ap_memory|                                epnp|         array|
+-----------------+-----+-----+------------+------------------------------------+--------------+

