titlescreen_320_240_rom.v,verilog,xil_defaultlib,../../../../finalproj_try1.gen/sources_1/ip/titlescreen_320_240_rom_1/sim/titlescreen_320_240_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
