// Seed: 3969554883
macromodule module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
);
  assign id_3 = -1;
  assign id_4 = id_4 & id_0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  initial id_3 <= -1 == id_4;
  assign id_3 = -1 !== id_3;
endmodule
module module_2 (
    output wor id_0
);
  assign id_0 = -1 * id_2 + id_2;
  assign module_3.type_0 = 0;
  wire id_3;
endmodule
module module_3 (
    output tri   id_0,
    output logic id_1
);
  always id_1 <= -1 & id_3;
  module_2 modCall_1 (id_0);
endmodule
