$version Generated by VerilatedVcd $end
$date Sun Oct 13 17:19:04 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 % io_a $end
  $var wire  1 & io_b $end
  $var wire  1 ' io_cin $end
  $var wire  1 ) io_cout $end
  $var wire  1 ( io_sum $end
  $var wire  1 $ reset $end
  $scope module Adder $end
   $var wire  1 # clock $end
   $var wire  1 % io_a $end
   $var wire  1 & io_b $end
   $var wire  1 ' io_cin $end
   $var wire  1 ) io_cout $end
   $var wire  1 ( io_sum $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
0'
0(
0)
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
1%
1'
1)
#11
1#
