{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582756662763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582756662772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 16:37:42 2020 " "Processing started: Wed Feb 26 16:37:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582756662772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756662772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756662773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582756663457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582756663458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/ripple_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678253 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_adder " "Found entity 2: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/ripple_adder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678253 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582756678257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_module " "Found entity 1: IR_module" {  } { { "IR_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/IR_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_module " "Found entity 1: PC_module" {  } { { "PC_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/PC_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678270 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux3 " "Found entity 2: mux3" {  } { { "PC_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/PC_module.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file mdr_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_module " "Found entity 1: MDR_module" {  } { { "MDR_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/MDR_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/test_memory.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/SLC3_2.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr slc3.sv(31) " "Verilog HDL Declaration information at slc3.sv(31): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582756678308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc slc3.sv(8) " "Verilog HDL Declaration information at slc3.sv(8): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582756678309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir slc3.sv(8) " "Verilog HDL Declaration information at slc3.sv(8): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582756678309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar slc3.sv(8) " "Verilog HDL Declaration information at slc3.sv(8): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582756678309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/memory_contents.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/Mem2IO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/ISDU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678332 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(16) " "Verilog HDL warning at datapath.sv(16): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/datapath.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582756678336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file mar_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_module " "Found entity 1: MAR_module" {  } { { "MAR_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/MAR_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRMUX drmux RegFile.sv(2) " "Verilog HDL Declaration information at RegFile.sv(2): object \"DRMUX\" differs only in case from object \"drmux\" in the same scope" {  } { { "RegFile.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/RegFile.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582756678353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_module " "Found entity 1: RegFile_module" {  } { { "RegFile.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/RegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_3bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_3bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_3bit " "Found entity 1: mux2_3bit" {  } { { "mux2_3bit.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/mux2_3bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file nzp_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nzp_module " "Found entity 1: nzp_module" {  } { { "nzp_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/nzp_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr2mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr2mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr2mux_module " "Found entity 1: addr2mux_module" {  } { { "addr2mux_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/addr2mux_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module " "Found entity 1: alu_module" {  } { { "alu_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/alu_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582756678378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756678378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GateMDR slc3.sv(69) " "Verilog HDL Implicit Net warning at slc3.sv(69): created implicit net for \"GateMDR\"" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_MUX slc3.sv(73) " "Verilog HDL Implicit Net warning at slc3.sv(73): created implicit net for \"PC_MUX\"" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR1OUt slc3.sv(90) " "Verilog HDL Implicit Net warning at slc3.sv(90): created implicit net for \"SR1OUt\"" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582756678451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678474 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(4) " "Output port \"LED\" at slc3.sv(4) has no driver" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582756678479 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Gate_MDR slc3.sv(9) " "Output port \"Gate_MDR\" at slc3.sv(9) has no driver" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582756678479 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_module slc3:my_slc\|MDR_module:mdr " "Elaborating entity \"MDR_module\" for hierarchy \"slc3:my_slc\|MDR_module:mdr\"" {  } { { "slc3.sv" "mdr" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 slc3:my_slc\|MDR_module:mdr\|mux2:miomux " "Elaborating entity \"mux2\" for hierarchy \"slc3:my_slc\|MDR_module:mdr\|mux2:miomux\"" {  } { { "MDR_module.sv" "miomux" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/MDR_module.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_module slc3:my_slc\|PC_module:pc " "Elaborating entity \"PC_module\" for hierarchy \"slc3:my_slc\|PC_module:pc\"" {  } { { "slc3.sv" "pc" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 slc3:my_slc\|PC_module:pc\|mux3:pcmux " "Elaborating entity \"mux3\" for hierarchy \"slc3:my_slc\|PC_module:pc\|mux3:pcmux\"" {  } { { "PC_module.sv" "pcmux" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/PC_module.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_module slc3:my_slc\|IR_module:ir " "Elaborating entity \"IR_module\" for hierarchy \"slc3:my_slc\|IR_module:ir\"" {  } { { "slc3.sv" "ir" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_module slc3:my_slc\|MAR_module:mar " "Elaborating entity \"MAR_module\" for hierarchy \"slc3:my_slc\|MAR_module:mar\"" {  } { { "slc3.sv" "mar" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_module slc3:my_slc\|RegFile_module:regfile " "Elaborating entity \"RegFile_module\" for hierarchy \"slc3:my_slc\|RegFile_module:regfile\"" {  } { { "slc3.sv" "regfile" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_3bit slc3:my_slc\|RegFile_module:regfile\|mux2_3bit:drmux " "Elaborating entity \"mux2_3bit\" for hierarchy \"slc3:my_slc\|RegFile_module:regfile\|mux2_3bit:drmux\"" {  } { { "RegFile.sv" "drmux" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/RegFile.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nzp_module slc3:my_slc\|nzp_module:nzpmod " "Elaborating entity \"nzp_module\" for hierarchy \"slc3:my_slc\|nzp_module:nzpmod\"" {  } { { "slc3.sv" "nzpmod" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr2mux_module slc3:my_slc\|addr2mux_module:muxaddr2 " "Elaborating entity \"addr2mux_module\" for hierarchy \"slc3:my_slc\|addr2mux_module:muxaddr2\"" {  } { { "slc3.sv" "muxaddr2" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder slc3:my_slc\|ripple_adder:addradder " "Elaborating entity \"ripple_adder\" for hierarchy \"slc3:my_slc\|ripple_adder:addradder\"" {  } { { "slc3.sv" "addradder" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder slc3:my_slc\|ripple_adder:addradder\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"slc3:my_slc\|ripple_adder:addradder\|full_adder:FA0\"" {  } { { "ripple_adder.sv" "FA0" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/ripple_adder.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_module slc3:my_slc\|alu_module:alu " "Elaborating entity \"alu_module\" for hierarchy \"slc3:my_slc\|alu_module:alu\"" {  } { { "slc3.sv" "alu" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678607 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out alu_module.sv(1) " "Output port \"out\" at alu_module.sv(1) has no driver" {  } { { "alu_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/alu_module.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582756678607 "|lab6_toplevel|slc3:my_slc|alu_module:alu"}
{ "Warning" "WSGN_EMPTY_SHELL" "alu_module " "Entity \"alu_module\" contains only dangling pins" {  } { { "slc3.sv" "alu" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 90 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1582756678608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(27) " "Verilog HDL or VHDL warning at test_memory.sv(27): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/test_memory.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582756678644 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/test_memory.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756678645 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[15\] " "Net \"slc3:my_slc\|SR2MUXOUT\[15\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[15\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[14\] " "Net \"slc3:my_slc\|SR2MUXOUT\[14\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[14\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[13\] " "Net \"slc3:my_slc\|SR2MUXOUT\[13\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[13\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[12\] " "Net \"slc3:my_slc\|SR2MUXOUT\[12\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[12\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[11\] " "Net \"slc3:my_slc\|SR2MUXOUT\[11\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[11\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[10\] " "Net \"slc3:my_slc\|SR2MUXOUT\[10\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[10\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[9\] " "Net \"slc3:my_slc\|SR2MUXOUT\[9\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[9\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[8\] " "Net \"slc3:my_slc\|SR2MUXOUT\[8\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[8\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[7\] " "Net \"slc3:my_slc\|SR2MUXOUT\[7\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[7\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[6\] " "Net \"slc3:my_slc\|SR2MUXOUT\[6\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[6\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[5\] " "Net \"slc3:my_slc\|SR2MUXOUT\[5\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[5\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[4\] " "Net \"slc3:my_slc\|SR2MUXOUT\[4\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[4\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[3\] " "Net \"slc3:my_slc\|SR2MUXOUT\[3\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[3\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[2\] " "Net \"slc3:my_slc\|SR2MUXOUT\[2\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[2\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[1\] " "Net \"slc3:my_slc\|SR2MUXOUT\[1\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[1\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|SR2MUXOUT\[0\] " "Net \"slc3:my_slc\|SR2MUXOUT\[0\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "SR2MUXOUT\[0\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582756678756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582756678756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582756679444 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582756679466 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1582756679466 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gate_MDR GND " "Pin \"Gate_MDR\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|Gate_MDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCMUX\[0\] GND " "Pin \"PCMUX\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|PCMUX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCMUX\[1\] GND " "Pin \"PCMUX\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582756679523 "|lab6_toplevel|PCMUX[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582756679523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582756679627 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582756680084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/output_files/Microprocessor.map.smsg " "Generated suppressed messages file C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756680148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582756680342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582756680342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582756680469 ""} { "Info" "ICUT_CUT_TM_OPINS" "149 " "Implemented 149 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582756680469 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1582756680469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582756680469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582756680469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582756680525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 16:38:00 2020 " "Processing ended: Wed Feb 26 16:38:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582756680525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582756680525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582756680525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582756680525 ""}
