=====
SETUP
-2.943
7.208
4.264
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0
3.936
4.319
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0
7.208
=====
SETUP
-2.779
7.049
4.269
DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0
3.915
4.298
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
7.049
=====
SETUP
-2.634
6.884
4.250
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0
3.927
4.309
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0
6.884
=====
SETUP
-2.327
6.586
4.259
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0
3.936
4.319
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0
6.586
=====
SETUP
-2.190
6.414
4.224
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0
3.900
4.283
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0
6.414
=====
SETUP
-2.071
6.301
4.230
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0
3.900
4.283
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0
6.301
=====
SETUP
-2.011
6.261
4.250
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0
3.936
4.319
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0
6.261
=====
SETUP
-1.927
6.166
4.239
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0
3.934
4.316
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0
6.166
=====
SETUP
-1.924
6.154
4.230
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0
3.889
4.271
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0
6.154
=====
SETUP
-1.783
6.016
4.233
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0
3.934
4.316
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0
6.016
=====
SETUP
-1.739
5.979
4.239
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0
3.934
4.316
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0
5.979
=====
SETUP
-1.738
5.977
4.239
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0
3.934
4.316
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0
5.978
=====
SETUP
-1.738
5.977
4.239
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0
3.934
4.316
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0
5.978
=====
SETUP
-1.729
5.959
4.230
DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0
3.915
4.298
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0
5.959
=====
SETUP
-0.078
4.338
4.259
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0
4.338
=====
SETUP
2.650
14.691
17.341
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0
3.927
4.309
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s5
7.962
8.418
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s4
8.421
8.877
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s0
8.879
9.458
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21
9.631
10.087
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19
11.007
11.514
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5
11.689
12.008
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25
12.433
13.012
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23
14.183
14.691
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
14.691
=====
SETUP
2.996
14.307
17.302
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0
3.927
4.309
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s5
7.962
8.418
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s4
8.421
8.877
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s0
8.879
9.458
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21
9.631
10.087
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22
11.007
11.514
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19
11.514
11.664
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s53
12.406
12.694
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s26
12.867
13.446
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22
13.448
14.016
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21
14.018
14.307
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
14.307
=====
SETUP
3.028
13.988
17.016
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.924
4.307
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
5.063
5.631
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
6.666
7.244
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5
8.623
9.131
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_196_s4
12.622
13.189
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_196_s0
13.988
=====
SETUP
3.075
13.974
17.049
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.924
4.307
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
5.063
5.631
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
6.666
7.244
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5
8.623
9.131
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_44_s4
12.668
13.176
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_44_s0
13.974
=====
SETUP
3.331
13.953
17.284
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0
3.927
4.309
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s5
7.962
8.418
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s4
8.421
8.877
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s0
8.879
9.458
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21
9.631
10.087
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19
11.007
11.514
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5
11.689
12.008
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25
12.433
13.012
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21
13.374
13.953
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1
13.953
=====
SETUP
3.464
13.568
17.032
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.924
4.307
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
5.063
5.631
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
6.666
7.244
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5
8.623
9.131
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_172_s4
12.202
12.769
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_172_s0
13.568
=====
SETUP
3.534
13.488
17.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.924
4.307
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
5.063
5.631
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
6.666
7.244
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s12
8.623
9.171
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_199_s4
12.122
12.689
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_199_s0
13.488
=====
SETUP
3.601
10.595
14.196
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_windows_num_6_s0
5.395
5.778
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11
7.393
7.971
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s9
8.154
8.610
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8
9.368
9.915
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7
10.088
10.595
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0
10.595
=====
SETUP
3.604
13.437
17.041
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.924
4.307
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
5.063
5.631
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
6.666
7.244
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s12
8.623
9.171
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s4
11.911
12.489
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0
13.437
=====
SETUP
3.620
10.563
14.183
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_windows_num_4_s0
5.372
5.754
gw_gao_inst_0/u_la0_top/n1334_s24
7.124
7.719
gw_gao_inst_0/u_la0_top/n1334_s25
7.719
7.769
gw_gao_inst_0/u_la0_top/n1334_s26
7.769
7.819
gw_gao_inst_0/u_la0_top/n1334_s27
7.819
7.869
gw_gao_inst_0/u_la0_top/n1334_s28
7.869
7.919
gw_gao_inst_0/u_la0_top/start_reg1_s1
8.756
9.303
gw_gao_inst_0/u_la0_top/start_reg1_s0
9.984
10.563
gw_gao_inst_0/u_la0_top/start_reg_s0
10.563
=====
HOLD
-0.543
2.555
3.098
I_clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
2.161
2.306
gw_gao_inst_0/u_la0_top/n1396_s1
2.401
2.555
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
2.555
=====
HOLD
-0.526
1.673
2.199
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0
1.673
=====
HOLD
0.160
2.346
2.186
DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0
1.462
1.606
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0
2.346
=====
HOLD
0.164
2.354
2.190
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0
1.470
1.614
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0
2.354
=====
HOLD
0.164
2.354
2.190
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0
1.470
1.614
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0
2.354
=====
HOLD
0.164
2.354
2.190
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0
1.470
1.614
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0
2.354
=====
HOLD
0.174
2.360
2.186
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0
1.470
1.614
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0
2.360
=====
HOLD
0.254
2.444
2.190
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0
1.470
1.614
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0
2.444
=====
HOLD
0.275
2.472
2.197
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1
2.172
2.313
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1258_s1
2.319
2.472
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1
2.472
=====
HOLD
0.275
2.454
2.179
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0
2.154
2.295
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s43
2.301
2.454
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0
2.454
=====
HOLD
0.275
2.454
2.178
I_clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1
2.153
2.294
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n199_s2
2.300
2.453
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1
2.453
=====
HOLD
0.275
3.338
3.063
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/bit_count_4_s1
3.038
3.179
gw_gao_inst_0/u_la0_top/n491_s2
3.185
3.338
gw_gao_inst_0/u_la0_top/bit_count_4_s1
3.338
=====
HOLD
0.275
1.745
1.469
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3
1.444
1.586
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3627_s4
1.592
1.745
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3
1.745
=====
HOLD
0.275
1.730
1.455
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1
1.430
1.571
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3578_s1
1.577
1.730
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1
1.730
=====
HOLD
0.275
1.768
1.493
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0
1.468
1.609
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3427_s1
1.615
1.768
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0
1.768
=====
HOLD
0.275
1.766
1.491
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0
1.466
1.607
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3418_s1
1.613
1.766
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0
1.766
=====
HOLD
0.275
1.766
1.491
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0
1.466
1.607
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3406_s1
1.613
1.766
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0
1.766
=====
HOLD
0.275
1.746
1.471
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0
1.446
1.587
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3400_s1
1.593
1.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0
1.746
=====
HOLD
0.275
1.750
1.475
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0
1.450
1.591
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2883_s1
1.597
1.750
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0
1.750
=====
HOLD
0.275
1.755
1.480
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0
1.455
1.596
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2869_s1
1.602
1.755
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0
1.755
=====
HOLD
0.275
1.738
1.463
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0
1.438
1.579
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2862_s1
1.585
1.738
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0
1.738
=====
HOLD
0.275
1.749
1.474
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0
1.449
1.590
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2861_s1
1.596
1.749
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0
1.749
=====
HOLD
0.275
1.738
1.463
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0
1.438
1.579
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2860_s1
1.585
1.738
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0
1.738
=====
HOLD
0.275
1.734
1.459
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0
1.434
1.575
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2855_s1
1.581
1.734
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0
1.734
=====
HOLD
0.275
2.463
2.188
I_clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1
2.162
2.303
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n192_s0
2.309
2.463
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1
2.463
