# memory
gdsMacroCell CAM_4R4W SRAM_1R1W SRAM_2R1W_HY SRAM_4R4W SRAM_4R4W_AMT SRAM_4R4W_FREELIST SRAM_4R4W_PAYLOAD SRAM_8R4W_PIPE SRAM_8R4W_PIPE_NEXT SRAM_8R4W_RMT SRAM_8R8W 


*SRAM 4x16*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM%204x16.png">

*CAM_4R4W*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/CAM_4R4W.png">

*SRAM_1R1W*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM_1R1W.png">

*SRAM_2R1W_HY*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM_2R1W._HY.png">

*SRAM_4R4W*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM_4R4W.png">

*SRAM_4R4W_AMT*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM_4R4W_AMT.png">

*SRAM_4R4W_FREELIST*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM_4R4W_FREELIST.png">

*SRAM_4R4W_PAYLOAD*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM_4R4W_PAYLOAD.png">

*SRAM_8R4W_PIPE*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM_8R4W_PIPE.png">

*SRAM_8R4W_PIPE_NEXT*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM_8R4W_PIPE_NEXT.png">

*SRAM_8R4W_RMT*
<img src= "https://github.com/abdelazeem201/memory/blob/main/PICs/SRAM_8R4W_RMT.png">
