<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1963" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1963{left:96px;bottom:48px;}
#t2_1963{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t3_1963{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t4_1963{left:96px;bottom:1038px;letter-spacing:0.95px;word-spacing:-0.02px;}
#t5_1963{left:96px;bottom:1017px;letter-spacing:0.35px;word-spacing:0.02px;}
#t6_1963{left:96px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t7_1963{left:96px;bottom:962px;letter-spacing:0.11px;word-spacing:-0.18px;}
#t8_1963{left:96px;bottom:941px;letter-spacing:0.3px;word-spacing:-0.03px;}
#t9_1963{left:96px;bottom:919px;letter-spacing:0.51px;word-spacing:0.01px;}
#ta_1963{left:96px;bottom:898px;letter-spacing:0.27px;word-spacing:-0.02px;}
#tb_1963{left:96px;bottom:876px;letter-spacing:0.26px;word-spacing:-0.03px;}
#tc_1963{left:96px;bottom:855px;letter-spacing:0.13px;}
#td_1963{left:96px;bottom:821px;letter-spacing:0.11px;word-spacing:-0.96px;}
#te_1963{left:96px;bottom:800px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tf_1963{left:96px;bottom:779px;letter-spacing:0.14px;word-spacing:-0.57px;}
#tg_1963{left:96px;bottom:757px;letter-spacing:0.14px;word-spacing:-0.5px;}
#th_1963{left:96px;bottom:736px;letter-spacing:0.12px;word-spacing:-0.49px;}
#ti_1963{left:96px;bottom:702px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tj_1963{left:96px;bottom:681px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tk_1963{left:96px;bottom:647px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_1963{left:96px;bottom:617px;}
#tm_1963{left:124px;bottom:617px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tn_1963{left:96px;bottom:589px;}
#to_1963{left:124px;bottom:589px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tp_1963{left:96px;bottom:562px;}
#tq_1963{left:124px;bottom:562px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_1963{left:96px;bottom:528px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ts_1963{left:96px;bottom:507px;letter-spacing:0.1px;word-spacing:-0.51px;}
#tt_1963{left:96px;bottom:485px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tu_1963{left:96px;bottom:464px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tv_1963{left:96px;bottom:442px;letter-spacing:0.07px;word-spacing:-0.44px;}
#tw_1963{left:96px;bottom:409px;letter-spacing:0.12px;word-spacing:-0.4px;}
#tx_1963{left:96px;bottom:387px;letter-spacing:0.1px;word-spacing:-0.48px;}
#ty_1963{left:96px;bottom:366px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tz_1963{left:96px;bottom:345px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t10_1963{left:96px;bottom:323px;letter-spacing:0.07px;word-spacing:-0.48px;}
#t11_1963{left:96px;bottom:302px;letter-spacing:0.11px;word-spacing:-0.93px;}
#t12_1963{left:96px;bottom:281px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t13_1963{left:449px;bottom:281px;}
#t14_1963{left:460px;bottom:281px;}
#t15_1963{left:96px;bottom:222px;letter-spacing:0.2px;}
#t16_1963{left:151px;bottom:222px;letter-spacing:0.22px;word-spacing:-0.02px;}
#t17_1963{left:96px;bottom:187px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_1963{left:96px;bottom:166px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t19_1963{left:189px;bottom:166px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t1a_1963{left:570px;bottom:166px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1b_1963{left:96px;bottom:144px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_1963{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_1963{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_1963{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_1963{font-size:18px;font-family:sub_TimesNewRoman-Bold_lfb;color:#000;}
.s4_1963{font-size:18px;font-family:sub_TimesNewRoman-Italic_lfi;color:#000;}
.s5_1963{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s6_1963{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1963" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Bold_lfb;
	src: url("fonts/sub_TimesNewRoman-Bold_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Italic_lfi;
	src: url("fonts/sub_TimesNewRoman-Italic_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1963Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1963" style="-webkit-user-select: none;"><object width="935" height="1210" data="1963/1963.svg" type="image/svg+xml" id="pdf1963" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1963" class="t s1_1963">2 </span>
<span id="t2_1963" class="t s1_1963">AMD64 Technology </span><span id="t3_1963" class="t s1_1963">26568—Rev. 3.25—November 2021 </span>
<span id="t4_1963" class="t s2_1963">Legacy SSE architecture supports operations involving 128-bit vectors and defines the base </span>
<span id="t5_1963" class="t s2_1963">programming model including the SSE registers, the Media eXtension Control and Status Register </span>
<span id="t6_1963" class="t s2_1963">(MXCSR), and the instruction exception behavior. </span>
<span id="t7_1963" class="t s2_1963">The Streaming SIMD Extensions (SSE) instruction set is extended to include the AVX, FMA, FMA4, </span>
<span id="t8_1963" class="t s2_1963">and XOP instruction sets. The AVX instruction set provides an extended form for most legacy SSE </span>
<span id="t9_1963" class="t s2_1963">instructions and several new instructions. Extensions include providing for the specification of a </span>
<span id="ta_1963" class="t s2_1963">unique destination register for operations with two or more source operands and support for 256-bit </span>
<span id="tb_1963" class="t s2_1963">wide vectors. Some AVX instructions also provide enhanced functionality compared to their legacy </span>
<span id="tc_1963" class="t s2_1963">counterparts. </span>
<span id="td_1963" class="t s2_1963">A significant feature of the extended SSE instruction set architecture is the doubling of the width of the </span>
<span id="te_1963" class="t s2_1963">XMM registers. These registers are referred to as the YMM registers. The XMM registers overlay the </span>
<span id="tf_1963" class="t s2_1963">lower octword (128 bits) of the YMM registers. Registers YMM/XMM0–7 are accessible in legacy </span>
<span id="tg_1963" class="t s2_1963">and compatibility mode. Registers YMM/XMM8–15 are available in 64-bit mode (a subset of long </span>
<span id="th_1963" class="t s2_1963">mode). VEX/XOP instruction prefixes allow instruction encodings to address the additional registers. </span>
<span id="ti_1963" class="t s2_1963">The SSE instructions can be used in processor legacy mode or long (64-bit) mode. CPUID </span>
<span id="tj_1963" class="t s2_1963">Fn8000_0001_EDX[LM] indicates the availability of long mode. </span>
<span id="tk_1963" class="t s2_1963">Compilation for execution in 64-bit mode offers the following advantages: </span>
<span id="tl_1963" class="t s3_1963">• </span><span id="tm_1963" class="t s2_1963">Access to an additional eight YMM/XMM registers for a total of 16 </span>
<span id="tn_1963" class="t s3_1963">• </span><span id="to_1963" class="t s2_1963">Access to an additional eight 64-bit general-purpose registers for a total of 16 </span>
<span id="tp_1963" class="t s3_1963">• </span><span id="tq_1963" class="t s2_1963">Access to the 64-bit virtual address space and the RIP-relative addressing mode </span>
<span id="tr_1963" class="t s2_1963">Hardware support for each of the subsets of SSE instructions listed above is indicated by CPUID </span>
<span id="ts_1963" class="t s2_1963">feature flags. Refer to Volume 3, Appendix D, “Instruction Subsets and CPUID Feature Flags,” for a </span>
<span id="tt_1963" class="t s2_1963">complete list of instruction-related feature flags. The CPUID feature flags that pertain to each </span>
<span id="tu_1963" class="t s2_1963">instruction are also given in the instruction descriptions below. For information on using the CPUID </span>
<span id="tv_1963" class="t s2_1963">instruction, see the instruction description in Volume 3. </span>
<span id="tw_1963" class="t s2_1963">Chapter 2, “Instruction Reference” contains detailed descriptions of each instruction, organized in </span>
<span id="tx_1963" class="t s2_1963">alphabetic order by mnemonic. For those legacy SSE instructions that have an AVX form, the </span>
<span id="ty_1963" class="t s2_1963">extended form of the instruction is described together with the legacy instruction in one entry. For </span>
<span id="tz_1963" class="t s2_1963">these instructions, the instruction reference page is located based on the instruction mnemonic of the </span>
<span id="t10_1963" class="t s2_1963">legacy SSE and not the extended (AVX) form. Those AVX instructions without a legacy form are </span>
<span id="t11_1963" class="t s2_1963">listed in order by their AVX mnemonic. The mnemonic for all extended SSE instructions including the </span>
<span id="t12_1963" class="t s2_1963">FMA and XOP instructions begin with the letter </span><span id="t13_1963" class="t s4_1963">V</span><span id="t14_1963" class="t s2_1963">. </span>
<span id="t15_1963" class="t s5_1963">1.1 </span><span id="t16_1963" class="t s5_1963">Syntax and Notation </span>
<span id="t17_1963" class="t s2_1963">The descriptive synopsis of opcode syntax for legacy SSE instructions follows the conventions </span>
<span id="t18_1963" class="t s2_1963">described in </span><span id="t19_1963" class="t s4_1963">Volume 3: General Purpose and System Instructions</span><span id="t1a_1963" class="t s2_1963">. See Chapter 2 and the section </span>
<span id="t1b_1963" class="t s2_1963">entitled “Notation.” </span>
<span id="t1c_1963" class="t s6_1963">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
