Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto c9be953bc0de46dfa7f579575bab88e9 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_time_synth.sdf", for root module "tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_time_synth.sdf", for root module "tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_0
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.flop_r
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD127
Compiling module xil_defaultlib.RAM32M_HD128
Compiling module xil_defaultlib.RAM32M_HD129
Compiling module xil_defaultlib.RAM32M_HD130
Compiling module xil_defaultlib.RAM32M_HD131
Compiling module xil_defaultlib.RAM32M_HD132
Compiling module xil_defaultlib.RAM32M_HD133
Compiling module xil_defaultlib.RAM32M_HD134
Compiling module xil_defaultlib.RAM32M_HD135
Compiling module xil_defaultlib.RAM32M_HD136
Compiling module xil_defaultlib.RAM32M_HD137
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.MIPS
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD138
Compiling module xil_defaultlib.RAM64X1S_HD139
Compiling module xil_defaultlib.RAM64X1S_HD140
Compiling module xil_defaultlib.RAM64X1S_HD141
Compiling module xil_defaultlib.RAM64X1S_HD142
Compiling module xil_defaultlib.RAM64X1S_HD143
Compiling module xil_defaultlib.RAM64X1S_HD144
Compiling module xil_defaultlib.RAM64X1S_HD145
Compiling module xil_defaultlib.RAM64X1S_HD146
Compiling module xil_defaultlib.RAM64X1S_HD147
Compiling module xil_defaultlib.RAM64X1S_HD148
Compiling module xil_defaultlib.RAM64X1S_HD149
Compiling module xil_defaultlib.RAM64X1S_HD150
Compiling module xil_defaultlib.RAM64X1S_HD151
Compiling module xil_defaultlib.RAM64X1S_HD152
Compiling module xil_defaultlib.RAM64X1S_HD153
Compiling module xil_defaultlib.RAM64X1S_HD154
Compiling module xil_defaultlib.RAM64X1S_HD155
Compiling module xil_defaultlib.RAM64X1S_HD156
Compiling module xil_defaultlib.RAM64X1S_HD157
Compiling module xil_defaultlib.RAM64X1S_HD158
Compiling module xil_defaultlib.RAM64X1S_HD159
Compiling module xil_defaultlib.RAM64X1S_HD160
Compiling module xil_defaultlib.RAM64X1S_HD161
Compiling module xil_defaultlib.RAM64X1S_HD162
Compiling module xil_defaultlib.RAM64X1S_HD163
Compiling module xil_defaultlib.RAM64X1S_HD164
Compiling module xil_defaultlib.RAM64X1S_HD165
Compiling module xil_defaultlib.RAM64X1S_HD166
Compiling module xil_defaultlib.RAM64X1S_HD167
Compiling module xil_defaultlib.RAM64X1S_HD168
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_synth
