
INPUT_CAPTURE_BARMETAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000368  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800052c  0800052c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800052c  0800052c  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  0800052c  0800052c  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800052c  0800052c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800052c  0800052c  0000152c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000530  08000530  00001530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000534  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000004  08000538  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  08000538  00002028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001466  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000004a7  00000000  00000000  0000349a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001d0  00000000  00000000  00003948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000146  00000000  00000000  00003b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b02  00000000  00000000  00003c5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001de9  00000000  00000000  0001d760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4b0d  00000000  00000000  0001f549  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4056  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000568  00000000  00000000  000e409c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000e4604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000514 	.word	0x08000514

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08000514 	.word	0x08000514

08000204 <Output_Compare>:

//INPUT CAPTURE REGISTER
#define SR_CCIF_EN		(1U<<1) //Capture/compare 1 interrupt flag SET CAPTURE
//#define CCER_CAPT_EN	(1U<<0)
void Output_Compare()
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	RCC->APB1ENR |=TIM2_EN;
 8000208:	4b20      	ldr	r3, [pc, #128]	@ (800028c <Output_Compare+0x88>)
 800020a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800020c:	4a1f      	ldr	r2, [pc, #124]	@ (800028c <Output_Compare+0x88>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6413      	str	r3, [r2, #64]	@ 0x40

	TIM2->PSC = 16000 - 1; //SET PRESCALER VLAUE
 8000214:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000218:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800021c:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = 1000 - 1;  //SET AUTO RELOAD REGISTER
 800021e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000222:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000226:	62da      	str	r2, [r3, #44]	@ 0x2c

	//CONFIGURE THE OUTPUT COMPARE MODE
	TIM2->CCMR1 &=~(1U<<0);
 8000228:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800022c:	699b      	ldr	r3, [r3, #24]
 800022e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000232:	f023 0301 	bic.w	r3, r3, #1
 8000236:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 &=~(1U<<1);
 8000238:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800023c:	699b      	ldr	r3, [r3, #24]
 800023e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000242:	f023 0302 	bic.w	r3, r3, #2
 8000246:	6193      	str	r3, [r2, #24]

	//SET TOGGLE MODE ON CCMR1 001 IS TOGGLE
	TIM2->CCMR1 |=SET_TOGGLE;
 8000248:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800024c:	699b      	ldr	r3, [r3, #24]
 800024e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000252:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000256:	6193      	str	r3, [r2, #24]
/*	TIM2->CCMR1 &=~(1U<<6);
	TIM2->CCMR1 |=(1U<<5);
	TIM2->CCMR1 |=(1U<<4);  */

	TIM2->CCER |=CCER_COMP_EN;
 8000258:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800025c:	6a1b      	ldr	r3, [r3, #32]
 800025e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000262:	f043 0301 	orr.w	r3, r3, #1
 8000266:	6213      	str	r3, [r2, #32]

	TIM2->CNT =0;
 8000268:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800026c:	2200      	movs	r2, #0
 800026e:	625a      	str	r2, [r3, #36]	@ 0x24

	TIM2->CR1 |=CNT_EN;
 8000270:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	6013      	str	r3, [r2, #0]
}
 8000280:	bf00      	nop
 8000282:	46bd      	mov	sp, r7
 8000284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop
 800028c:	40023800 	.word	0x40023800

08000290 <Input_Capture>:
void Input_Capture()
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
	RCC->APB1ENR |=TIM3_EN;
 8000294:	4b13      	ldr	r3, [pc, #76]	@ (80002e4 <Input_Capture+0x54>)
 8000296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000298:	4a12      	ldr	r2, [pc, #72]	@ (80002e4 <Input_Capture+0x54>)
 800029a:	f043 0302 	orr.w	r3, r3, #2
 800029e:	6413      	str	r3, [r2, #64]	@ 0x40

	TIM3->PSC =16000 - 1;
 80002a0:	4b11      	ldr	r3, [pc, #68]	@ (80002e8 <Input_Capture+0x58>)
 80002a2:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80002a6:	629a      	str	r2, [r3, #40]	@ 0x28

	//SET CAPTURE MODE
	TIM3->CCMR1 |=(1U<<0);
 80002a8:	4b0f      	ldr	r3, [pc, #60]	@ (80002e8 <Input_Capture+0x58>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	4a0e      	ldr	r2, [pc, #56]	@ (80002e8 <Input_Capture+0x58>)
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 &=~(1U<<1);
 80002b4:	4b0c      	ldr	r3, [pc, #48]	@ (80002e8 <Input_Capture+0x58>)
 80002b6:	699b      	ldr	r3, [r3, #24]
 80002b8:	4a0b      	ldr	r2, [pc, #44]	@ (80002e8 <Input_Capture+0x58>)
 80002ba:	f023 0302 	bic.w	r3, r3, #2
 80002be:	6193      	str	r3, [r2, #24]

	TIM3->CCER |=CCER_COMP_EN;
 80002c0:	4b09      	ldr	r3, [pc, #36]	@ (80002e8 <Input_Capture+0x58>)
 80002c2:	6a1b      	ldr	r3, [r3, #32]
 80002c4:	4a08      	ldr	r2, [pc, #32]	@ (80002e8 <Input_Capture+0x58>)
 80002c6:	f043 0301 	orr.w	r3, r3, #1
 80002ca:	6213      	str	r3, [r2, #32]
	//Capture/Compare 1 output Polarity FOR CCER REFISTER
	//TIM3->CCER &=~(1U<<1);
	//TIM3->CCER &=~(1U<<3);

	TIM3->CR1 |=CNT_EN;
 80002cc:	4b06      	ldr	r3, [pc, #24]	@ (80002e8 <Input_Capture+0x58>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a05      	ldr	r2, [pc, #20]	@ (80002e8 <Input_Capture+0x58>)
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6013      	str	r3, [r2, #0]
}
 80002d8:	bf00      	nop
 80002da:	46bd      	mov	sp, r7
 80002dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	40023800 	.word	0x40023800
 80002e8:	40000400 	.word	0x40000400

080002ec <main>:
int timestamp=0;

int main()
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |=GPIOAEN;
 80002f0:	4b32      	ldr	r3, [pc, #200]	@ (80003bc <main+0xd0>)
 80002f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002f4:	4a31      	ldr	r2, [pc, #196]	@ (80003bc <main+0xd0>)
 80002f6:	f043 0301 	orr.w	r3, r3, #1
 80002fa:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA->MODER &=~(1U<<10);
 80002fc:	4b30      	ldr	r3, [pc, #192]	@ (80003c0 <main+0xd4>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a2f      	ldr	r2, [pc, #188]	@ (80003c0 <main+0xd4>)
 8000302:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000306:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<11);
 8000308:	4b2d      	ldr	r3, [pc, #180]	@ (80003c0 <main+0xd4>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a2c      	ldr	r2, [pc, #176]	@ (80003c0 <main+0xd4>)
 800030e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000312:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] |=(1U<<20);
 8000314:	4b2a      	ldr	r3, [pc, #168]	@ (80003c0 <main+0xd4>)
 8000316:	6a1b      	ldr	r3, [r3, #32]
 8000318:	4a29      	ldr	r2, [pc, #164]	@ (80003c0 <main+0xd4>)
 800031a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800031e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<21);
 8000320:	4b27      	ldr	r3, [pc, #156]	@ (80003c0 <main+0xd4>)
 8000322:	6a1b      	ldr	r3, [r3, #32]
 8000324:	4a26      	ldr	r2, [pc, #152]	@ (80003c0 <main+0xd4>)
 8000326:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800032a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<22);
 800032c:	4b24      	ldr	r3, [pc, #144]	@ (80003c0 <main+0xd4>)
 800032e:	6a1b      	ldr	r3, [r3, #32]
 8000330:	4a23      	ldr	r2, [pc, #140]	@ (80003c0 <main+0xd4>)
 8000332:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000336:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<23);
 8000338:	4b21      	ldr	r3, [pc, #132]	@ (80003c0 <main+0xd4>)
 800033a:	6a1b      	ldr	r3, [r3, #32]
 800033c:	4a20      	ldr	r2, [pc, #128]	@ (80003c0 <main+0xd4>)
 800033e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000342:	6213      	str	r3, [r2, #32]
	Output_Compare();
 8000344:	f7ff ff5e 	bl	8000204 <Output_Compare>
	//PA6 IS INPUT CAPTURE
	RCC->AHB1ENR |=GPIOAEN;
 8000348:	4b1c      	ldr	r3, [pc, #112]	@ (80003bc <main+0xd0>)
 800034a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800034c:	4a1b      	ldr	r2, [pc, #108]	@ (80003bc <main+0xd0>)
 800034e:	f043 0301 	orr.w	r3, r3, #1
 8000352:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA->MODER &=~(1U<<12);
 8000354:	4b1a      	ldr	r3, [pc, #104]	@ (80003c0 <main+0xd4>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a19      	ldr	r2, [pc, #100]	@ (80003c0 <main+0xd4>)
 800035a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800035e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<13);
 8000360:	4b17      	ldr	r3, [pc, #92]	@ (80003c0 <main+0xd4>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	4a16      	ldr	r2, [pc, #88]	@ (80003c0 <main+0xd4>)
 8000366:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800036a:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] &=~(1U<<27);
 800036c:	4b14      	ldr	r3, [pc, #80]	@ (80003c0 <main+0xd4>)
 800036e:	6a1b      	ldr	r3, [r3, #32]
 8000370:	4a13      	ldr	r2, [pc, #76]	@ (80003c0 <main+0xd4>)
 8000372:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000376:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<26);
 8000378:	4b11      	ldr	r3, [pc, #68]	@ (80003c0 <main+0xd4>)
 800037a:	6a1b      	ldr	r3, [r3, #32]
 800037c:	4a10      	ldr	r2, [pc, #64]	@ (80003c0 <main+0xd4>)
 800037e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8000382:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<25);
 8000384:	4b0e      	ldr	r3, [pc, #56]	@ (80003c0 <main+0xd4>)
 8000386:	6a1b      	ldr	r3, [r3, #32]
 8000388:	4a0d      	ldr	r2, [pc, #52]	@ (80003c0 <main+0xd4>)
 800038a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800038e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<24);
 8000390:	4b0b      	ldr	r3, [pc, #44]	@ (80003c0 <main+0xd4>)
 8000392:	6a1b      	ldr	r3, [r3, #32]
 8000394:	4a0a      	ldr	r2, [pc, #40]	@ (80003c0 <main+0xd4>)
 8000396:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800039a:	6213      	str	r3, [r2, #32]
	Input_Capture();
 800039c:	f7ff ff78 	bl	8000290 <Input_Capture>
	while(1)
	{
		while(!(TIM3->SR & SR_CCIF_EN)){}
 80003a0:	bf00      	nop
 80003a2:	4b08      	ldr	r3, [pc, #32]	@ (80003c4 <main+0xd8>)
 80003a4:	691b      	ldr	r3, [r3, #16]
 80003a6:	f003 0302 	and.w	r3, r3, #2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d0f9      	beq.n	80003a2 <main+0xb6>

		timestamp = TIM3->CCR1; // CAPTURED VALUE
 80003ae:	4b05      	ldr	r3, [pc, #20]	@ (80003c4 <main+0xd8>)
 80003b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003b2:	461a      	mov	r2, r3
 80003b4:	4b04      	ldr	r3, [pc, #16]	@ (80003c8 <main+0xdc>)
 80003b6:	601a      	str	r2, [r3, #0]
		while(!(TIM3->SR & SR_CCIF_EN)){}
 80003b8:	e7f2      	b.n	80003a0 <main+0xb4>
 80003ba:	bf00      	nop
 80003bc:	40023800 	.word	0x40023800
 80003c0:	40020000 	.word	0x40020000
 80003c4:	40000400 	.word	0x40000400
 80003c8:	20000020 	.word	0x20000020

080003cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003d0:	bf00      	nop
 80003d2:	e7fd      	b.n	80003d0 <NMI_Handler+0x4>

080003d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003d8:	bf00      	nop
 80003da:	e7fd      	b.n	80003d8 <HardFault_Handler+0x4>

080003dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003e0:	bf00      	nop
 80003e2:	e7fd      	b.n	80003e0 <MemManage_Handler+0x4>

080003e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003e8:	bf00      	nop
 80003ea:	e7fd      	b.n	80003e8 <BusFault_Handler+0x4>

080003ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003f0:	bf00      	nop
 80003f2:	e7fd      	b.n	80003f0 <UsageFault_Handler+0x4>

080003f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr

08000402 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000402:	b480      	push	{r7}
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000406:	bf00      	nop
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr

08000410 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000414:	bf00      	nop
 8000416:	46bd      	mov	sp, r7
 8000418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041c:	4770      	bx	lr

0800041e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800041e:	b580      	push	{r7, lr}
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000422:	f000 f83f 	bl	80004a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000426:	bf00      	nop
 8000428:	bd80      	pop	{r7, pc}
	...

0800042c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000430:	4b06      	ldr	r3, [pc, #24]	@ (800044c <SystemInit+0x20>)
 8000432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000436:	4a05      	ldr	r2, [pc, #20]	@ (800044c <SystemInit+0x20>)
 8000438:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800043c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000440:	bf00      	nop
 8000442:	46bd      	mov	sp, r7
 8000444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop
 800044c:	e000ed00 	.word	0xe000ed00

08000450 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000450:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000488 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000454:	f7ff ffea 	bl	800042c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000458:	480c      	ldr	r0, [pc, #48]	@ (800048c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800045a:	490d      	ldr	r1, [pc, #52]	@ (8000490 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800045c:	4a0d      	ldr	r2, [pc, #52]	@ (8000494 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800045e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000460:	e002      	b.n	8000468 <LoopCopyDataInit>

08000462 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000462:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000464:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000466:	3304      	adds	r3, #4

08000468 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000468:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800046a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800046c:	d3f9      	bcc.n	8000462 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800046e:	4a0a      	ldr	r2, [pc, #40]	@ (8000498 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000470:	4c0a      	ldr	r4, [pc, #40]	@ (800049c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000472:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000474:	e001      	b.n	800047a <LoopFillZerobss>

08000476 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000476:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000478:	3204      	adds	r2, #4

0800047a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800047a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800047c:	d3fb      	bcc.n	8000476 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800047e:	f000 f825 	bl	80004cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000482:	f7ff ff33 	bl	80002ec <main>
  bx  lr    
 8000486:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000488:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800048c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000490:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000494:	08000534 	.word	0x08000534
  ldr r2, =_sbss
 8000498:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800049c:	20000028 	.word	0x20000028

080004a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004a0:	e7fe      	b.n	80004a0 <ADC_IRQHandler>
	...

080004a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004a8:	4b06      	ldr	r3, [pc, #24]	@ (80004c4 <HAL_IncTick+0x20>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	461a      	mov	r2, r3
 80004ae:	4b06      	ldr	r3, [pc, #24]	@ (80004c8 <HAL_IncTick+0x24>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	4413      	add	r3, r2
 80004b4:	4a04      	ldr	r2, [pc, #16]	@ (80004c8 <HAL_IncTick+0x24>)
 80004b6:	6013      	str	r3, [r2, #0]
}
 80004b8:	bf00      	nop
 80004ba:	46bd      	mov	sp, r7
 80004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop
 80004c4:	20000000 	.word	0x20000000
 80004c8:	20000024 	.word	0x20000024

080004cc <__libc_init_array>:
 80004cc:	b570      	push	{r4, r5, r6, lr}
 80004ce:	4d0d      	ldr	r5, [pc, #52]	@ (8000504 <__libc_init_array+0x38>)
 80004d0:	4c0d      	ldr	r4, [pc, #52]	@ (8000508 <__libc_init_array+0x3c>)
 80004d2:	1b64      	subs	r4, r4, r5
 80004d4:	10a4      	asrs	r4, r4, #2
 80004d6:	2600      	movs	r6, #0
 80004d8:	42a6      	cmp	r6, r4
 80004da:	d109      	bne.n	80004f0 <__libc_init_array+0x24>
 80004dc:	4d0b      	ldr	r5, [pc, #44]	@ (800050c <__libc_init_array+0x40>)
 80004de:	4c0c      	ldr	r4, [pc, #48]	@ (8000510 <__libc_init_array+0x44>)
 80004e0:	f000 f818 	bl	8000514 <_init>
 80004e4:	1b64      	subs	r4, r4, r5
 80004e6:	10a4      	asrs	r4, r4, #2
 80004e8:	2600      	movs	r6, #0
 80004ea:	42a6      	cmp	r6, r4
 80004ec:	d105      	bne.n	80004fa <__libc_init_array+0x2e>
 80004ee:	bd70      	pop	{r4, r5, r6, pc}
 80004f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004f4:	4798      	blx	r3
 80004f6:	3601      	adds	r6, #1
 80004f8:	e7ee      	b.n	80004d8 <__libc_init_array+0xc>
 80004fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80004fe:	4798      	blx	r3
 8000500:	3601      	adds	r6, #1
 8000502:	e7f2      	b.n	80004ea <__libc_init_array+0x1e>
 8000504:	0800052c 	.word	0x0800052c
 8000508:	0800052c 	.word	0x0800052c
 800050c:	0800052c 	.word	0x0800052c
 8000510:	08000530 	.word	0x08000530

08000514 <_init>:
 8000514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000516:	bf00      	nop
 8000518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800051a:	bc08      	pop	{r3}
 800051c:	469e      	mov	lr, r3
 800051e:	4770      	bx	lr

08000520 <_fini>:
 8000520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000522:	bf00      	nop
 8000524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000526:	bc08      	pop	{r3}
 8000528:	469e      	mov	lr, r3
 800052a:	4770      	bx	lr
