;redcode
;assert 1
	MOV 97, <10
	DJN -1, <-2812
	DJN -1, <-3164
	DJN -1, <-3164
	JMZ -3138, 103
	SUB <1000, @-1108
	JMZ -3131, 103
	JMZ @9024, #-4004
	SPL <-1000, @1030
	DJN -8, <-3104
	MOV -1, <-20
	JMZ 4114, @9014
	SPL <-1000, @1030
	JMZ -3131, 103
	SUB @121, 106
	ADD #-1110, 1030
	JMZ -3138, 103
	DJN -8, <-3104
	SUB @121, 106
	JMZ -3138, 103
	DJN -8, <-3104
	SUB @121, 106
	DJN -1, <-3164
	DJN -1, <-3104
	MOV 7, <10
	JMZ -3138, 103
	SUB #27, 6
	MOV -61, <-60
	JMZ -3138, 103
	SUB <1000, @-1108
	JMN -241, #40
	ADD #-1310, 1030
	SUB <1020, 1129
	SUB @121, 106
	SUB <1000, @-1108
	JMZ -3131, 103
	DJN -1, <-3164
	DJN -1, <-3164
	DJN -1, <-3104
	SUB @121, 106
	JMN @13, #-1000
	DJN -1, <-3164
	JMZ -3138, 103
	JMZ -3138, 103
	SUB <1000, @-1108
	SUB <1000, @-1108
	JMZ -3131, 103
	DJN -1, <-3164
	DJN -1, <-3164
	DJN -1, <-3104
	SUB @121, 106
	JMN @13, #-1000
	DJN -1, <-3164
	DJN -1, <-3164
	JMZ @9024, #-4004
	SUB @121, 106
