README.md
setup.cfg
setup.py
lake/__init__.py
lake/attributes/__init__.py
lake/attributes/config_reg_attr.py
lake/attributes/control_signal_attr.py
lake/attributes/formal_attr.py
lake/attributes/range_group.py
lake/attributes/sram_port_attr.py
lake/dsl/edge.py
lake/dsl/helper.py
lake/dsl/hw_top_lake.py
lake/dsl/lake_imports.py
lake/dsl/mem_port.py
lake/dsl/memory.py
lake/dsl/top_lake.py
lake/dsl/dsl_examples/memtile.py
lake/dsl/dsl_examples/pond.py
lake/dsl/dsl_examples/simba.py
lake/models/__init__.py
lake/models/addr_gen_model.py
lake/models/agg_aligner_model.py
lake/models/agg_buff_model.py
lake/models/agg_model.py
lake/models/app_ctrl_model.py
lake/models/chain_model.py
lake/models/demux_reads_model.py
lake/models/input_addr_ctrl_model.py
lake/models/lake_top_model.py
lake/models/model.py
lake/models/output_addr_ctrl_model.py
lake/models/passthru_model.py
lake/models/pipe_reg_model.py
lake/models/prefetcher_model.py
lake/models/reg_fifo_model.py
lake/models/register_file_model.py
lake/models/rw_arbiter_model.py
lake/models/sram_model.py
lake/models/sram_wrapper_model.py
lake/models/sync_groups_model.py
lake/models/tb_model.py
lake/models/tba_model.py
lake/modules/__init__.py
lake/modules/addr_gen.py
lake/modules/agg_aligner.py
lake/modules/agg_only.py
lake/modules/agg_sram_shared.py
lake/modules/aggregation_buffer.py
lake/modules/aggregator.py
lake/modules/app_ctrl.py
lake/modules/cfg_reg_wrapper.py
lake/modules/chain.py
lake/modules/chain_accessor.py
lake/modules/config_reg.py
lake/modules/demux_reads.py
lake/modules/doublebuffer_control.py
lake/modules/fifo_control.py
lake/modules/for_loop.py
lake/modules/input_addr_ctrl.py
lake/modules/linebuffer_control.py
lake/modules/output_addr_ctrl.py
lake/modules/passthru.py
lake/modules/pipe_reg.py
lake/modules/prefetcher.py
lake/modules/reg_fifo.py
lake/modules/register_file.py
lake/modules/rw_arbiter.py
lake/modules/single_port_memory.py
lake/modules/sram.py
lake/modules/sram_control.py
lake/modules/sram_only.py
lake/modules/sram_stub.py
lake/modules/sram_stub_generator.py
lake/modules/sram_tb_shared.py
lake/modules/sram_wrapper.py
lake/modules/storage_config_seq.py
lake/modules/strg_RAM.py
lake/modules/strg_fifo.py
lake/modules/strg_ub.py
lake/modules/strg_ub_new.py
lake/modules/strg_ub_thin.py
lake/modules/strg_ub_vec.py
lake/modules/sw_net.py
lake/modules/sync_groups.py
lake/modules/tb_only.py
lake/modules/transpose_buffer.py
lake/modules/transpose_buffer_aggregation.py
lake/modules/two_port_memory.py
lake/modules/two_port_sram_stub.py
lake/modules/virtual_remap_table.py
lake/modules/spec/agg_formal.py
lake/modules/spec/aggsramtb_lake.py
lake/modules/spec/lake_new.py
lake/modules/spec/sched_gen.py
lake/modules/spec/sram_formal.py
lake/modules/spec/sram_lake.py
lake/modules/spec/tb_formal.py
lake/passes/__init__.py
lake/passes/cut_generator.py
lake/passes/passes.py
lake/spec/accessor.py
lake/spec/ir.py
lake/spec/test_DB.py
lake/spec/test_LB.py
lake/spec/test_accessor.py
lake/top/__init__.py
lake/top/extract_tile_info.py
lake/top/lake_chain.py
lake/top/lake_top.py
lake/top/pond.py
lake/utils/asplos_gens.py
lake/utils/flattenND.py
lake/utils/iterator.py
lake/utils/parse_clkwork_config.py
lake/utils/parse_clkwork_csv.py
lake/utils/reverse_flatten.py
lake/utils/sram_macro.py
lake/utils/test_infra.py
lake/utils/util.py
lake_aha.egg-info/PKG-INFO
lake_aha.egg-info/SOURCES.txt
lake_aha.egg-info/dependency_links.txt
lake_aha.egg-info/requires.txt
lake_aha.egg-info/top_level.txt