<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_3mm</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>160028979</Best-caseLatency>
            <Average-caseLatency>160028979</Average-caseLatency>
            <Worst-caseLatency>160028979</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.640 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.640 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.640 sec</Worst-caseRealTimeLatency>
            <Interval-min>160028980</Interval-min>
            <Interval-max>160028980</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL34>
                <Slack>2.92</Slack>
                <TripCount>30</TripCount>
                <Latency>47976030</Latency>
                <AbsoluteTimeLatency>191904120</AbsoluteTimeLatency>
                <IterationLatency>1599201</IterationLatency>
                <InstanceList/>
                <merlinL33>
                    <Slack>2.92</Slack>
                    <TripCount>6</TripCount>
                    <Latency>1602</Latency>
                    <AbsoluteTimeLatency>6408</AbsoluteTimeLatency>
                    <IterationLatency>267</IterationLatency>
                    <InstanceList/>
                </merlinL33>
                <merlinL27>
                    <Slack>2.92</Slack>
                    <TripCount>6</TripCount>
                    <Latency>1584</Latency>
                    <AbsoluteTimeLatency>6336</AbsoluteTimeLatency>
                    <IterationLatency>264</IterationLatency>
                    <InstanceList/>
                </merlinL27>
            </merlinL34>
            <merlinL26>
                <Slack>2.92</Slack>
                <TripCount>38</TripCount>
                <Latency>61555098</Latency>
                <AbsoluteTimeLatency>246220392</AbsoluteTimeLatency>
                <IterationLatency>1619871</IterationLatency>
                <InstanceList/>
                <merlinL25>
                    <Slack>2.92</Slack>
                    <TripCount>5</TripCount>
                    <Latency>1435</Latency>
                    <AbsoluteTimeLatency>5740</AbsoluteTimeLatency>
                    <IterationLatency>287</IterationLatency>
                    <InstanceList/>
                </merlinL25>
                <merlinL19>
                    <Slack>2.92</Slack>
                    <TripCount>5</TripCount>
                    <Latency>1420</Latency>
                    <AbsoluteTimeLatency>5680</AbsoluteTimeLatency>
                    <IterationLatency>284</IterationLatency>
                    <InstanceList/>
                </merlinL19>
            </merlinL26>
            <merlinL18>
                <Slack>2.92</Slack>
                <TripCount>30</TripCount>
                <Latency>50377800</Latency>
                <AbsoluteTimeLatency>201511200</AbsoluteTimeLatency>
                <IterationLatency>1679260</IterationLatency>
                <InstanceList/>
                <merlinL17>
                    <Slack>2.92</Slack>
                    <TripCount>6</TripCount>
                    <Latency>1728</Latency>
                    <AbsoluteTimeLatency>6912</AbsoluteTimeLatency>
                    <IterationLatency>288</IterationLatency>
                    <InstanceList/>
                </merlinL17>
                <merlinL11>
                    <Slack>2.92</Slack>
                    <TripCount>6</TripCount>
                    <Latency>1716</Latency>
                    <AbsoluteTimeLatency>6864</AbsoluteTimeLatency>
                    <IterationLatency>286</IterationLatency>
                    <InstanceList/>
                </merlinL11>
            </merlinL18>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:279</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL34>
                    <Name>merlinL34</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:368</SourceLocation>
                    <merlinL33>
                        <Name>merlinL33</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:317</SourceLocation>
                    </merlinL33>
                    <merlinL27>
                        <Name>merlinL27</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:367</SourceLocation>
                    </merlinL27>
                </merlinL34>
                <merlinL26>
                    <Name>merlinL26</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:437</SourceLocation>
                    <merlinL25>
                        <Name>merlinL25</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:386</SourceLocation>
                    </merlinL25>
                    <merlinL19>
                        <Name>merlinL19</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:436</SourceLocation>
                    </merlinL19>
                </merlinL26>
                <merlinL18>
                    <Name>merlinL18</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:506</SourceLocation>
                    <merlinL17>
                        <Name>merlinL17</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:455</SourceLocation>
                    </merlinL17>
                    <merlinL11>
                        <Name>merlinL11</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:505</SourceLocation>
                    </merlinL11>
                </merlinL18>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>690</BRAM_18K>
            <DSP>18</DSP>
            <FF>31472</FF>
            <LUT>33124</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_WID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_RID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_BID</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_1_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_WID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_RID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_BID</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_F_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_WID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_RID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_BID</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_2_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_WID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_RID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_BID</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_G_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_3mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_merlin_memcpy_0_1_fu_583</InstName>
                    <ModuleName>merlin_memcpy_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>583</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_59</InstName>
                            <ModuleName>merlin_memcpy_0_1_Pipeline_merlinL0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>59</ID>
                            <BindInstances>i_15_fu_269_p2 add_ln37_3_fu_288_p2 add_ln37_4_fu_352_p2 add_ln37_5_fu_388_p2 sub_ln37_fu_428_p2 add_ln37_fu_442_p2 add_ln28_fu_314_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_1_1_fu_595</InstName>
                    <ModuleName>merlin_memcpy_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>595</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_1_1_Pipeline_merlinL1_fu_59</InstName>
                            <ModuleName>merlin_memcpy_1_1_Pipeline_merlinL1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>59</ID>
                            <BindInstances>i_14_fu_260_p2 add_ln56_3_fu_282_p2 add_ln56_4_fu_298_p2 add_ln56_5_fu_348_p2 mac_muladd_6ns_6ns_11ns_11_4_1_U21 mac_muladd_6ns_6ns_11ns_11_4_1_U21 add_ln47_fu_455_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_2_1_fu_607</InstName>
                    <ModuleName>merlin_memcpy_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>607</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_2_1_Pipeline_merlinL2_fu_62</InstName>
                            <ModuleName>merlin_memcpy_2_1_Pipeline_merlinL2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>i_12_fu_169_p2 add_ln72_fu_234_p2 add_ln75_5_fu_279_p2 add_ln75_2_fu_299_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_7ns_9_1_1_U44</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL32_merlinL31_merlinL30_merlinL29_fu_618</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL32_merlinL31_merlinL30_merlinL29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>618</ID>
                    <BindInstances>add_ln322_1_fu_347_p2 add_ln322_fu_359_p2 add_ln328_fu_519_p2 add_ln333_fu_544_p2 add_ln359_fu_457_p2 mac_muladd_3ns_6ns_6ns_9_4_1_U54 mac_muladd_3ns_6ns_6ns_9_4_1_U54 mac_muladd_6ns_6ns_6ns_12_4_1_U53 mac_muladd_6ns_6ns_6ns_12_4_1_U53 add_ln340_fu_561_p2 add_ln333_1_fu_572_p2 add_ln328_1_fu_690_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_3_1_fu_634</InstName>
                    <ModuleName>merlin_memcpy_3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>634</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_3_1_Pipeline_merlinL3_fu_62</InstName>
                            <ModuleName>merlin_memcpy_3_1_Pipeline_merlinL3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>i_11_fu_176_p2 add_ln91_fu_188_p2 add_ln94_5_fu_208_p2 add_ln94_2_fu_228_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_7ns_9_1_1_U74</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_4_1_fu_645</InstName>
                    <ModuleName>merlin_memcpy_4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>645</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_4_1_Pipeline_merlinL4_fu_59</InstName>
                            <ModuleName>merlin_memcpy_4_1_Pipeline_merlinL4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>59</ID>
                            <BindInstances>i_10_fu_261_p2 add_ln113_3_fu_280_p2 add_ln113_4_fu_344_p2 add_ln113_5_fu_374_p2 add_ln113_fu_406_p2 ama_addmuladd_9ns_4ns_6ns_7s_14_4_1_U82 ama_addmuladd_9ns_4ns_6ns_7s_14_4_1_U82 ama_addmuladd_9ns_4ns_6ns_7s_14_4_1_U82 add_ln104_fu_306_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L2_fu_657</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>657</ID>
                    <BindInstances>i_16_fu_334_p2 mac_muladd_13s_6ns_13ns_13_4_1_U99 mac_muladd_13s_6ns_13ns_13_4_1_U99 index1_4_fu_376_p2 index4_1_fu_388_p2 index3_5_fu_394_p2 index2_4_fu_416_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_5_1_fu_674</InstName>
                    <ModuleName>merlin_memcpy_5_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>674</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_5_1_Pipeline_merlinL5_fu_62</InstName>
                            <ModuleName>merlin_memcpy_5_1_Pipeline_merlinL5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>i_8_fu_177_p2 add_ln129_fu_242_p2 add_ln132_4_fu_287_p2 add_ln132_2_fu_307_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_7ns_8_1_1_U118</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL24_merlinL23_merlinL22_merlinL21_fu_685</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL24_merlinL23_merlinL22_merlinL21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>685</ID>
                    <BindInstances>add_ln391_1_fu_422_p2 add_ln391_fu_434_p2 add_ln397_fu_542_p2 add_ln402_fu_567_p2 ama_addmuladd_9ns_3ns_6ns_6ns_14_4_1_U128 ama_addmuladd_9ns_3ns_6ns_6ns_14_4_1_U128 mac_muladd_3ns_6ns_6ns_9_4_1_U129 mac_muladd_3ns_6ns_6ns_9_4_1_U129 mac_muladd_6ns_6ns_6ns_12_4_1_U127 mac_muladd_6ns_6ns_6ns_12_4_1_U127 ama_addmuladd_9ns_3ns_6ns_6ns_14_4_1_U128 add_ln409_fu_598_p2 add_ln402_1_fu_609_p2 add_ln397_1_fu_790_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_6_1_fu_706</InstName>
                    <ModuleName>merlin_memcpy_6_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>706</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_6_1_Pipeline_merlinL6_fu_62</InstName>
                            <ModuleName>merlin_memcpy_6_1_Pipeline_merlinL6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>i_7_fu_184_p2 add_ln148_fu_196_p2 add_ln151_4_fu_216_p2 add_ln151_2_fu_236_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_7ns_8_1_1_U153</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_7_1_fu_717</InstName>
                    <ModuleName>merlin_memcpy_7_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>717</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_7_1_Pipeline_merlinL7_fu_59</InstName>
                            <ModuleName>merlin_memcpy_7_1_Pipeline_merlinL7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>59</ID>
                            <BindInstances>i_6_fu_261_p2 add_ln170_2_fu_280_p2 add_ln170_3_fu_344_p2 add_ln170_4_fu_374_p2 sub_ln170_fu_414_p2 add_ln170_fu_427_p2 mac_muladd_10s_6ns_7s_13_4_1_U161 mac_muladd_10s_6ns_7s_13_4_1_U161 add_ln161_fu_306_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_8_1_fu_729</InstName>
                    <ModuleName>merlin_memcpy_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>729</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_8_1_Pipeline_merlinL8_fu_59</InstName>
                            <ModuleName>merlin_memcpy_8_1_Pipeline_merlinL8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>59</ID>
                            <BindInstances>i_4_fu_260_p2 add_ln189_3_fu_282_p2 add_ln189_4_fu_298_p2 add_ln189_5_fu_348_p2 mac_muladd_6ns_6ns_11ns_11_4_1_U179 mac_muladd_6ns_6ns_11ns_11_4_1_U179 add_ln180_fu_455_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_9_1_fu_741</InstName>
                    <ModuleName>merlin_memcpy_9_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>741</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_9_1_Pipeline_merlinL9_fu_79</InstName>
                            <ModuleName>merlin_memcpy_9_1_Pipeline_merlinL9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>79</ID>
                            <BindInstances>i_2_fu_138_p2 add_ln205_fu_161_p2 add_ln208_3_fu_185_p2 add_ln208_fu_205_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_7ns_9_1_1_U198 add_ln203_fu_101_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL16_merlinL15_merlinL14_merlinL13_fu_752</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL16_merlinL15_merlinL14_merlinL13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>752</ID>
                    <BindInstances>add_ln460_1_fu_343_p2 add_ln460_fu_433_p2 add_ln466_fu_472_p2 add_ln471_fu_497_p2 add_ln497_fu_450_p2 mac_muladd_10s_6ns_6ns_13_4_1_U207 mac_muladd_3ns_6ns_6ns_9_4_1_U208 mac_muladd_3ns_6ns_6ns_9_4_1_U208 mac_muladd_6ns_6ns_6ns_12_4_1_U206 mac_muladd_6ns_6ns_6ns_12_4_1_U206 mac_muladd_10s_6ns_6ns_13_4_1_U207 add_ln478_fu_517_p2 add_ln471_1_fu_528_p2 add_ln466_1_fu_657_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_10_1_fu_768</InstName>
                    <ModuleName>merlin_memcpy_10_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>768</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_10_1_Pipeline_merlinL10_fu_82</InstName>
                            <ModuleName>merlin_memcpy_10_1_Pipeline_merlinL10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>i_13_fu_143_p2 add_ln224_fu_155_p2 add_ln227_3_fu_175_p2 add_ln227_fu_195_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_7ns_9_1_1_U226 add_ln222_fu_104_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>B_17_0_buf_U B_17_0_buf_1_U B_17_0_buf_2_U B_17_0_buf_3_U B_17_0_buf_4_U A_17_0_buf_U A_17_0_buf_1_U A_17_0_buf_2_U A_17_0_buf_3_U A_17_0_buf_4_U D_18_0_buf_U D_18_0_buf_10_U D_18_0_buf_11_U D_18_0_buf_12_U D_18_0_buf_13_U D_18_0_buf_14_U D_18_0_buf_15_U D_18_0_buf_16_U D_18_0_buf_17_U D_18_0_buf_18_U C_18_0_buf_U C_18_0_buf_1_U C_18_0_buf_2_U C_18_0_buf_3_U C_18_0_buf_4_U F_19_0_buf_U F_19_0_buf_1_U F_19_0_buf_2_U F_19_0_buf_3_U F_19_0_buf_4_U E_19_0_buf_U E_19_0_buf_1_U E_19_0_buf_2_U E_19_0_buf_3_U E_19_0_buf_4_U E_buf_U F_buf_U G_buf_U add_ln310_1_fu_795_p2 add_ln310_fu_807_p2 sub_ln359_fu_837_p2 fadd_32ns_32ns_32_7_full_dsp_1_U232 fmul_32ns_32ns_32_4_max_dsp_1_U233 fmul_32ns_32ns_32_4_max_dsp_1_U233 add_ln367_fu_896_p2 add_ln368_1_fu_902_p2 add_ln368_fu_912_p2 add_ln379_1_fu_942_p2 add_ln379_fu_954_p2 add_ln428_fu_976_p2 add_ln386_fu_988_p2 add_ln387_1_fu_994_p2 add_ln387_fu_1004_p2 add_ln436_fu_1016_p2 add_ln437_1_fu_1022_p2 add_ln437_fu_1032_p2 add_ln448_1_fu_1062_p2 add_ln448_fu_1074_p2 sub_ln497_fu_1104_p2 add_ln455_fu_1116_p2 add_ln456_1_fu_1122_p2 add_ln456_fu_1132_p2 add_ln505_fu_1144_p2 add_ln506_1_fu_1150_p2 add_ln506_fu_1160_p2 control_s_axi_U merlin_gmem_kernel_3mm_32_0_m_axi_U merlin_gmem_kernel_3mm_32_1_m_axi_U merlin_gmem_kernel_3mm_32_2_m_axi_U merlin_gmem_kernel_3mm_32_E_m_axi_U merlin_gmem_kernel_3mm_32_F_m_axi_U merlin_gmem_kernel_3mm_32_G_m_axi_U merlin_gmem_kernel_3mm_64_0_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>merlin_memcpy_0_1_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36018</Best-caseLatency>
                    <Average-caseLatency>36018</Average-caseLatency>
                    <Worst-caseLatency>36018</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36018</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36000</TripCount>
                        <Latency>36016</Latency>
                        <AbsoluteTimeLatency>0.144 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2013</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>943</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_269_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:32" STORAGESUBTYPE="" URAM="0" VARIABLE="i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_3_fu_288_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_4_fu_352_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_5_fu_388_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_fu_428_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_442_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_314_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36090</Best-caseLatency>
                    <Average-caseLatency>36090</Average-caseLatency>
                    <Worst-caseLatency>36090</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36090</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:32</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2145</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1422</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38018</Best-caseLatency>
                    <Average-caseLatency>38018</Average-caseLatency>
                    <Worst-caseLatency>38018</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.152 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.152 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38018</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>38000</TripCount>
                        <Latency>38016</Latency>
                        <AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:51</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2000</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>910</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_260_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:51" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_3_fu_282_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_4_fu_298_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_5_fu_348_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_11ns_11_4_1_U21" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:56" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_11ns_11_4_1_U21" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_455_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38090</Best-caseLatency>
                    <Average-caseLatency>38090</Average-caseLatency>
                    <Worst-caseLatency>38090</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.152 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.152 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38090</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:51</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2132</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1389</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1_Pipeline_merlinL2</Name>
            <Loops>
                <merlinL2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>264</Best-caseLatency>
                    <Average-caseLatency>264</Average-caseLatency>
                    <Worst-caseLatency>264</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.056 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.056 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.056 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>264</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>190</TripCount>
                        <Latency>262</Latency>
                        <AbsoluteTimeLatency>1.048 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:66</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:70</SourceLocation>
                        </merlinL2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>564</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1328</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_169_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:70" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_234_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_279_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_299_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>592</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1393</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_7ns_9_1_1_U44" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL32_merlinL31_merlinL30_merlinL29</Name>
            <Loops>
                <merlinL32_merlinL31_merlinL30_merlinL29/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.860</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1596011</Best-caseLatency>
                    <Average-caseLatency>1596011</Average-caseLatency>
                    <Worst-caseLatency>1596011</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.384 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.384 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.384 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1596011</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL32_merlinL31_merlinL30_merlinL29>
                        <Name>merlinL32_merlinL31_merlinL30_merlinL29</Name>
                        <Slack>2.92</Slack>
                        <TripCount>45600</TripCount>
                        <Latency>1596009</Latency>
                        <AbsoluteTimeLatency>6.384 ms</AbsoluteTimeLatency>
                        <PipelineII>35</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL32_merlinL31_merlinL30_merlinL29>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:281</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL32_merlinL31_merlinL30_merlinL29>
                            <Name>merlinL32_merlinL31_merlinL30_merlinL29</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:333</SourceLocation>
                        </merlinL32_merlinL31_merlinL30_merlinL29>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>746</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>790</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_1_fu_347_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:322" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln322_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_359_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:322" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_519_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_544_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:333" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_fu_457_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:359" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U54" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:338" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U54" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U53" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:359" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U53" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:359" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln359_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_561_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:340" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_1_fu_572_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:333" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln333_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL32_merlinL31_merlinL30_merlinL29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_1_fu_690_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_3_1_Pipeline_merlinL3</Name>
            <Loops>
                <merlinL3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>261</Best-caseLatency>
                    <Average-caseLatency>261</Average-caseLatency>
                    <Worst-caseLatency>261</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.044 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.044 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.044 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>261</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL3>
                        <Name>merlinL3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>190</TripCount>
                        <Latency>259</Latency>
                        <AbsoluteTimeLatency>1.036 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:85</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL3>
                            <Name>merlinL3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:89</SourceLocation>
                        </merlinL3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>545</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1399</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_176_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:89" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_188_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_5_fu_208_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_2_fu_228_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_3_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>262</Best-caseLatency>
                    <Average-caseLatency>262</Average-caseLatency>
                    <Worst-caseLatency>262</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.048 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.048 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.048 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>262</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:94</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>573</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1473</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_7ns_9_1_1_U74" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:94" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_4_1_Pipeline_merlinL4</Name>
            <Loops>
                <merlinL4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41819</Best-caseLatency>
                    <Average-caseLatency>41819</Average-caseLatency>
                    <Worst-caseLatency>41819</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41819</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL4>
                        <Name>merlinL4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>41800</TripCount>
                        <Latency>41817</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:104</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL4>
                            <Name>merlinL4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:113</SourceLocation>
                        </merlinL4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1568</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>936</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_261_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:108" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_3_fu_280_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_4_fu_344_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_5_fu_374_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_406_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_4ns_6ns_7s_14_4_1_U82" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_4ns_6ns_7s_14_4_1_U82" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_4ns_6ns_7s_14_4_1_U82" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_306_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_4_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41891</Best-caseLatency>
                    <Average-caseLatency>41891</Average-caseLatency>
                    <Worst-caseLatency>41891</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41891</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:108</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1701</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1415</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23104</Best-caseLatency>
                    <Average-caseLatency>23104</Average-caseLatency>
                    <Worst-caseLatency>23104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.416 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.416 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.416 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>23100</TripCount>
                        <Latency>23102</Latency>
                        <AbsoluteTimeLatency>92.408 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2027~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:376</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:376</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>925</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>914</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_334_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_6ns_13ns_13_4_1_U99" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln2078"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_6ns_13ns_13_4_1_U99" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2093" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln2093"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_4_fu_376_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index4_1_fu_388_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_5_fu_394_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_4_fu_416_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_5_1_Pipeline_merlinL5</Name>
            <Loops>
                <merlinL5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>284</Best-caseLatency>
                    <Average-caseLatency>284</Average-caseLatency>
                    <Worst-caseLatency>284</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.136 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.136 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>284</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL5>
                        <Name>merlinL5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>210</TripCount>
                        <Latency>282</Latency>
                        <AbsoluteTimeLatency>1.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:123</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL5>
                            <Name>merlinL5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:127</SourceLocation>
                        </merlinL5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>801</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_177_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_242_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_4_fu_287_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_2_fu_307_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_5_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>285</Best-caseLatency>
                    <Average-caseLatency>285</Average-caseLatency>
                    <Worst-caseLatency>285</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>285</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:132</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>471</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>866</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_7ns_8_1_1_U118" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:132" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln132"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL24_merlinL23_merlinL22_merlinL21</Name>
            <Loops>
                <merlinL24_merlinL23_merlinL22_merlinL21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.860</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1617012</Best-caseLatency>
                    <Average-caseLatency>1617012</Average-caseLatency>
                    <Worst-caseLatency>1617012</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.468 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.468 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.468 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1617012</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL24_merlinL23_merlinL22_merlinL21>
                        <Name>merlinL24_merlinL23_merlinL22_merlinL21</Name>
                        <Slack>2.92</Slack>
                        <TripCount>46200</TripCount>
                        <Latency>1617010</Latency>
                        <AbsoluteTimeLatency>6.468 ms</AbsoluteTimeLatency>
                        <PipelineII>35</PipelineII>
                        <PipelineDepth>46</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL24_merlinL23_merlinL22_merlinL21>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:281</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL24_merlinL23_merlinL22_merlinL21>
                            <Name>merlinL24_merlinL23_merlinL22_merlinL21</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:402</SourceLocation>
                        </merlinL24_merlinL23_merlinL22_merlinL21>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>744</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>902</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln391_1_fu_422_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln391_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln391_fu_434_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_542_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:397" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_567_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_3ns_6ns_6ns_14_4_1_U128" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:428" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln428_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_3ns_6ns_6ns_14_4_1_U128" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:407" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln407_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U129" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:407" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U129" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:407" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U127" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:428" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U127" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:428" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln428_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_3ns_6ns_6ns_14_4_1_U128" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:428" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln428_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln409_fu_598_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:409" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_1_fu_609_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln402_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL24_merlinL23_merlinL22_merlinL21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_1_fu_790_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:397" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln397_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_6_1_Pipeline_merlinL6</Name>
            <Loops>
                <merlinL6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>281</Best-caseLatency>
                    <Average-caseLatency>281</Average-caseLatency>
                    <Worst-caseLatency>281</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.124 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.124 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.124 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>281</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <Slack>2.92</Slack>
                        <TripCount>210</TripCount>
                        <Latency>279</Latency>
                        <AbsoluteTimeLatency>1.116 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:142</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:146</SourceLocation>
                        </merlinL6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>409</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>815</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_184_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:146" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_196_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_4_fu_216_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_2_fu_236_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_6_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>282</Best-caseLatency>
                    <Average-caseLatency>282</Average-caseLatency>
                    <Worst-caseLatency>282</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.128 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>282</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:151</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>436</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>889</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_7ns_8_1_1_U153" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:151" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln151"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_7_1_Pipeline_merlinL7</Name>
            <Loops>
                <merlinL7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34218</Best-caseLatency>
                    <Average-caseLatency>34218</Average-caseLatency>
                    <Worst-caseLatency>34218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.137 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.137 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.137 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL7>
                        <Name>merlinL7</Name>
                        <Slack>2.92</Slack>
                        <TripCount>34200</TripCount>
                        <Latency>34216</Latency>
                        <AbsoluteTimeLatency>0.137 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL7>
                            <Name>merlinL7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:170</SourceLocation>
                        </merlinL7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1496</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>907</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_261_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:165" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_2_fu_280_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_3_fu_344_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_4_fu_374_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln170_fu_414_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_427_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_6ns_7s_13_4_1_U161" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_6ns_7s_13_4_1_U161" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_306_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_7_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34290</Best-caseLatency>
                    <Average-caseLatency>34290</Average-caseLatency>
                    <Worst-caseLatency>34290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.137 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.137 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.137 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34290</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:165</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1629</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1386</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_8_1_Pipeline_merlinL8</Name>
            <Loops>
                <merlinL8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39918</Best-caseLatency>
                    <Average-caseLatency>39918</Average-caseLatency>
                    <Worst-caseLatency>39918</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39918</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL8>
                        <Name>merlinL8</Name>
                        <Slack>2.92</Slack>
                        <TripCount>39900</TripCount>
                        <Latency>39916</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:180</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL8>
                            <Name>merlinL8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184</SourceLocation>
                        </merlinL8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1233</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>908</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_260_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_3_fu_282_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_4_fu_298_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_5_fu_348_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_11ns_11_4_1_U179" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_11ns_11_4_1_U179" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_455_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_8_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39990</Best-caseLatency>
                    <Average-caseLatency>39990</Average-caseLatency>
                    <Worst-caseLatency>39990</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39990</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1367</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1387</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_9_1_Pipeline_merlinL9</Name>
            <Loops>
                <merlinL9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>213</Best-caseLatency>
                    <Average-caseLatency>213</Average-caseLatency>
                    <Worst-caseLatency>213</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.852 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.852 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.852 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>213</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL9>
                        <Name>merlinL9</Name>
                        <Slack>2.92</Slack>
                        <TripCount>210</TripCount>
                        <Latency>211</Latency>
                        <AbsoluteTimeLatency>0.844 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:199</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL9>
                            <Name>merlinL9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:203</SourceLocation>
                        </merlinL9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>209</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_138_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:203" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_161_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_3_fu_185_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:208" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln208_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_205_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:208" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln208"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_9_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>286</Best-caseLatency>
                    <Average-caseLatency>286</Average-caseLatency>
                    <Worst-caseLatency>286</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.144 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.144 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.144 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>286</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:208</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>216</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>798</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_7ns_9_1_1_U198" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:208" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_101_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:203" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln203"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL16_merlinL15_merlinL14_merlinL13</Name>
            <Loops>
                <merlinL16_merlinL15_merlinL14_merlinL13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.860</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1675812</Best-caseLatency>
                    <Average-caseLatency>1675812</Average-caseLatency>
                    <Worst-caseLatency>1675812</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.703 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.703 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.703 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1675812</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL16_merlinL15_merlinL14_merlinL13>
                        <Name>merlinL16_merlinL15_merlinL14_merlinL13</Name>
                        <Slack>2.92</Slack>
                        <TripCount>47880</TripCount>
                        <Latency>1675810</Latency>
                        <AbsoluteTimeLatency>6.703 ms</AbsoluteTimeLatency>
                        <PipelineII>35</PipelineII>
                        <PipelineDepth>46</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL16_merlinL15_merlinL14_merlinL13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:281</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL16_merlinL15_merlinL14_merlinL13>
                            <Name>merlinL16_merlinL15_merlinL14_merlinL13</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:471</SourceLocation>
                        </merlinL16_merlinL15_merlinL14_merlinL13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>746</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>756</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln460_1_fu_343_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:460" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln460_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln460_fu_433_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:460" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln466_fu_472_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:466" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln471_fu_497_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:471" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln497_fu_450_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_6ns_6ns_13_4_1_U207" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:476" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln476_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U208" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:476" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U208" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:476" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U206" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:497" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U206" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_6ns_6ns_13_4_1_U207" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln478_fu_517_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:478" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln471_1_fu_528_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:471" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln471_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15_merlinL14_merlinL13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln466_1_fu_657_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:466" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln466_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_10_1_Pipeline_merlinL10</Name>
            <Loops>
                <merlinL10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>213</Best-caseLatency>
                    <Average-caseLatency>213</Average-caseLatency>
                    <Worst-caseLatency>213</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.852 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.852 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.852 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>213</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL10>
                        <Name>merlinL10</Name>
                        <Slack>2.92</Slack>
                        <TripCount>210</TripCount>
                        <Latency>211</Latency>
                        <AbsoluteTimeLatency>0.844 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:218</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL10>
                            <Name>merlinL10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:222</SourceLocation>
                        </merlinL10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>209</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_143_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:222" STORAGESUBTYPE="" URAM="0" VARIABLE="i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_155_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_3_fu_175_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln227_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_195_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_10_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>284</Best-caseLatency>
                    <Average-caseLatency>284</Average-caseLatency>
                    <Worst-caseLatency>284</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.136 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.136 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>284</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:227</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>215</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>808</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_7ns_9_1_1_U226" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_104_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:222" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln222"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm</Name>
            <Loops>
                <merlinL34>
                    <merlinL33/>
                    <merlinL27/>
                </merlinL34>
                <merlinL26>
                    <merlinL25/>
                    <merlinL19/>
                </merlinL26>
                <merlinL18>
                    <merlinL17/>
                    <merlinL11/>
                </merlinL18>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160028979</Best-caseLatency>
                    <Average-caseLatency>160028979</Average-caseLatency>
                    <Worst-caseLatency>160028979</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160028980</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL34>
                        <Name>merlinL34</Name>
                        <Slack>2.92</Slack>
                        <TripCount>30</TripCount>
                        <Latency>47976030</Latency>
                        <AbsoluteTimeLatency>0.192 sec</AbsoluteTimeLatency>
                        <IterationLatency>1599201</IterationLatency>
                        <PipelineDepth>1599201</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL32_merlinL31_merlinL30_merlinL29_fu_618</Instance>
                        </InstanceList>
                        <merlinL33>
                            <Name>merlinL33</Name>
                            <Slack>2.92</Slack>
                            <TripCount>6</TripCount>
                            <Latency>1602</Latency>
                            <AbsoluteTimeLatency>6.408 us</AbsoluteTimeLatency>
                            <IterationLatency>267</IterationLatency>
                            <PipelineDepth>267</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_2_1_fu_607</Instance>
                            </InstanceList>
                        </merlinL33>
                        <merlinL27>
                            <Name>merlinL27</Name>
                            <Slack>2.92</Slack>
                            <TripCount>6</TripCount>
                            <Latency>1584</Latency>
                            <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                            <IterationLatency>264</IterationLatency>
                            <PipelineDepth>264</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_3_1_fu_634</Instance>
                            </InstanceList>
                        </merlinL27>
                    </merlinL34>
                    <merlinL26>
                        <Name>merlinL26</Name>
                        <Slack>2.92</Slack>
                        <TripCount>38</TripCount>
                        <Latency>61555098</Latency>
                        <AbsoluteTimeLatency>0.246 sec</AbsoluteTimeLatency>
                        <IterationLatency>1619871</IterationLatency>
                        <PipelineDepth>1619871</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL24_merlinL23_merlinL22_merlinL21_fu_685</Instance>
                        </InstanceList>
                        <merlinL25>
                            <Name>merlinL25</Name>
                            <Slack>2.92</Slack>
                            <TripCount>5</TripCount>
                            <Latency>1435</Latency>
                            <AbsoluteTimeLatency>5.740 us</AbsoluteTimeLatency>
                            <IterationLatency>287</IterationLatency>
                            <PipelineDepth>287</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_5_1_fu_674</Instance>
                            </InstanceList>
                        </merlinL25>
                        <merlinL19>
                            <Name>merlinL19</Name>
                            <Slack>2.92</Slack>
                            <TripCount>5</TripCount>
                            <Latency>1420</Latency>
                            <AbsoluteTimeLatency>5.680 us</AbsoluteTimeLatency>
                            <IterationLatency>284</IterationLatency>
                            <PipelineDepth>284</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_6_1_fu_706</Instance>
                            </InstanceList>
                        </merlinL19>
                    </merlinL26>
                    <merlinL18>
                        <Name>merlinL18</Name>
                        <Slack>2.92</Slack>
                        <TripCount>30</TripCount>
                        <Latency>50377800</Latency>
                        <AbsoluteTimeLatency>0.202 sec</AbsoluteTimeLatency>
                        <IterationLatency>1679260</IterationLatency>
                        <PipelineDepth>1679260</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL16_merlinL15_merlinL14_merlinL13_fu_752</Instance>
                        </InstanceList>
                        <merlinL17>
                            <Name>merlinL17</Name>
                            <Slack>2.92</Slack>
                            <TripCount>6</TripCount>
                            <Latency>1728</Latency>
                            <AbsoluteTimeLatency>6.912 us</AbsoluteTimeLatency>
                            <IterationLatency>288</IterationLatency>
                            <PipelineDepth>288</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_9_1_fu_741</Instance>
                            </InstanceList>
                        </merlinL17>
                        <merlinL11>
                            <Name>merlinL11</Name>
                            <Slack>2.92</Slack>
                            <TripCount>6</TripCount>
                            <Latency>1716</Latency>
                            <AbsoluteTimeLatency>6.864 us</AbsoluteTimeLatency>
                            <IterationLatency>286</IterationLatency>
                            <PipelineDepth>286</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_10_1_fu_768</Instance>
                            </InstanceList>
                        </merlinL11>
                    </merlinL18>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:279</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL34>
                            <Name>merlinL34</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:368</SourceLocation>
                            <merlinL33>
                                <Name>merlinL33</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:317</SourceLocation>
                            </merlinL33>
                            <merlinL27>
                                <Name>merlinL27</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:367</SourceLocation>
                            </merlinL27>
                        </merlinL34>
                        <merlinL26>
                            <Name>merlinL26</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:437</SourceLocation>
                            <merlinL25>
                                <Name>merlinL25</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:386</SourceLocation>
                            </merlinL25>
                            <merlinL19>
                                <Name>merlinL19</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:436</SourceLocation>
                            </merlinL19>
                        </merlinL26>
                        <merlinL18>
                            <Name>merlinL18</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:506</SourceLocation>
                            <merlinL17>
                                <Name>merlinL17</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:455</SourceLocation>
                            </merlinL17>
                            <merlinL11>
                                <Name>merlinL11</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:505</SourceLocation>
                            </merlinL11>
                        </merlinL18>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>690</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>18</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>31472</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>33124</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:283" STORAGESIZE="32 7600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_17_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:283" STORAGESIZE="32 7600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_17_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:283" STORAGESIZE="32 7600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_17_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:283" STORAGESIZE="32 7600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_17_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:283" STORAGESIZE="32 7600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_17_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:286" STORAGESIZE="32 7200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_17_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:286" STORAGESIZE="32 7200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_17_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:286" STORAGESIZE="32 7200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_17_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:286" STORAGESIZE="32 7200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_17_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:286" STORAGESIZE="32 7200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_17_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:289" STORAGESIZE="32 4620 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_18_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:294" STORAGESIZE="32 8360 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:294" STORAGESIZE="32 8360 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:294" STORAGESIZE="32 8360 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:294" STORAGESIZE="32 8360 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:294" STORAGESIZE="32 8360 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:297" STORAGESIZE="32 7980 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:297" STORAGESIZE="32 7980 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:297" STORAGESIZE="32 7980 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:297" STORAGESIZE="32 7980 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:297" STORAGESIZE="32 7980 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_19_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:300" STORAGESIZE="32 6840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="E_19_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_19_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:300" STORAGESIZE="32 6840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="E_19_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_19_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:300" STORAGESIZE="32 6840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="E_19_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_19_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:300" STORAGESIZE="32 6840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="E_19_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_19_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:300" STORAGESIZE="32 6840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="E_19_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:314" STORAGESIZE="32 1140 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="E_buf"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:383" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_buf"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="G_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:452" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="G_buf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_1_fu_795_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln310_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_807_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL34" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln359_fu_837_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:359" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL33" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U232" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL33" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U233" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:318" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln318_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL33" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U233" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:318" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln367_fu_896_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:367" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_1_fu_902_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_fu_912_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_1_fu_942_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:379" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln379_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_fu_954_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:379" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln428_fu_976_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:428" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln386_fu_988_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:386" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_1_fu_994_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_1004_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln436_fu_1016_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:436" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_1_fu_1022_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:437" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln437_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_fu_1032_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:437" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln448_1_fu_1062_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:448" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln448_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln448_fu_1074_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:448" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL18" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln497_fu_1104_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:497" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln455_fu_1116_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:455" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln456_1_fu_1122_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:456" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln456_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln456_fu_1132_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:456" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln505_fu_1144_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:505" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln506_1_fu_1150_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:506" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln506_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln506_fu_1160_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:506" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln506"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_3mm_32_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_32_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_3mm_32_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_32_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_32_2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_32_2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_32_E" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_32_E_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="merlin_gmem_kernel_3mm_32_F" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_32_F_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="merlin_gmem_kernel_3mm_32_G" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_32_G_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_3mm"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="E" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_32_E" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="E_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="E_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_32_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_32_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="F" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_32_F" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="F_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="F_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_32_2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="5" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="G" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_32_G" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="G_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="G_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="E_1" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 31 to 0 of E"/>
                    </fields>
                </register>
                <register offset="0x14" name="E_2" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 63 to 32 of E"/>
                    </fields>
                </register>
                <register offset="0x1c" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x20" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x28" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x2c" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x34" name="F_1" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 31 to 0 of F"/>
                    </fields>
                </register>
                <register offset="0x38" name="F_2" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 63 to 32 of F"/>
                    </fields>
                </register>
                <register offset="0x40" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x44" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x4c" name="D_1" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 31 to 0 of D"/>
                    </fields>
                </register>
                <register offset="0x50" name="D_2" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 63 to 32 of D"/>
                    </fields>
                </register>
                <register offset="0x58" name="G_1" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 31 to 0 of G"/>
                    </fields>
                </register>
                <register offset="0x5c" name="G_2" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 63 to 32 of G"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="E"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="F"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="D"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="G"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_3mm_32_E:m_axi_merlin_gmem_kernel_3mm_32_0:m_axi_merlin_gmem_kernel_3mm_32_1:m_axi_merlin_gmem_kernel_3mm_32_F:m_axi_merlin_gmem_kernel_3mm_32_2:m_axi_merlin_gmem_kernel_3mm_64_0:m_axi_merlin_gmem_kernel_3mm_32_G</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_32_E" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_32_E_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_32_E_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="E"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="256" argName="E"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_32_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_32_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_32_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_32_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_32_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_32_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_32_F" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_32_F_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_32_F_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_F_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="F"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="128" argName="F"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_32_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_32_2_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_32_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="256" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="D"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_32_G" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_32_G_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_32_G_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_G_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="G"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="G"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_1">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_2">32 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">32 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_F">32 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_G">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">E_1, 0x10, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">E_2, 0x14, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">A_1, 0x1c, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x20, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x28, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x2c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">F_1, 0x34, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">F_2, 0x38, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">C_1, 0x40, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x44, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">D_1, 0x4c, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">D_2, 0x50, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">G_1, 0x58, 32, W, Data signal of G, </column>
                    <column name="s_axi_control">G_2, 0x5c, 32, W, Data signal of G, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="E">inout, float*</column>
                    <column name="A">in, float*</column>
                    <column name="B">in, float*</column>
                    <column name="F">inout, float*</column>
                    <column name="C">in, float*</column>
                    <column name="D">in, merlin_uint_64*</column>
                    <column name="G">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="E">m_axi_merlin_gmem_kernel_3mm_32_E, interface, , </column>
                    <column name="E">s_axi_control, register, offset, name=E_1 offset=0x10 range=32</column>
                    <column name="E">s_axi_control, register, offset, name=E_2 offset=0x14 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_3mm_32_0, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x1c range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x20 range=32</column>
                    <column name="B">m_axi_merlin_gmem_kernel_3mm_32_1, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x28 range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x2c range=32</column>
                    <column name="F">m_axi_merlin_gmem_kernel_3mm_32_F, interface, , </column>
                    <column name="F">s_axi_control, register, offset, name=F_1 offset=0x34 range=32</column>
                    <column name="F">s_axi_control, register, offset, name=F_2 offset=0x38 range=32</column>
                    <column name="C">m_axi_merlin_gmem_kernel_3mm_32_2, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x40 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x44 range=32</column>
                    <column name="D">m_axi_merlin_gmem_kernel_3mm_64_0, interface, , </column>
                    <column name="D">s_axi_control, register, offset, name=D_1 offset=0x4c range=32</column>
                    <column name="D">s_axi_control, register, offset, name=D_2 offset=0x50 range=32</column>
                    <column name="G">m_axi_merlin_gmem_kernel_3mm_32_G, interface, , </column>
                    <column name="G">s_axi_control, register, offset, name=G_1 offset=0x58 range=32</column>
                    <column name="G">s_axi_control, register, offset, name=G_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">read, 2250, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_1">read, 2375, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_2">read, 5225, 256, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">read, 4275, 256, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_F">read, 9975, 128, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_G">read, 210, 32, merlinL9, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:203:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_G">write, 210, 32, merlinL10, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:222:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">read, 5775, 256, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Widened, 2250, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:32:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Inferred, 36000, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:32:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_1">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Widened, 2375, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:51:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_1">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Inferred, 38000, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:51:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_2">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Widened, 5225, merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:108:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_2">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Inferred, 41800, merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:108:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Widened, 4275, merlinL7, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:165:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Inferred, 34200, merlinL7, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:165:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75:58, write, Widen Fail, , merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:89:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75:58, read, Widen Fail, , merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:70:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75:58, read, Inferred, 190, merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:70:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:94:25, write, Inferred, 190, merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:89:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_F">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Widened, 9975, merlinL8, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_F">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:37:131, read, Inferred, 39900, merlinL8, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_F">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75:58, write, Widen Fail, , merlinL6, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:146:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_F">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75:58, read, Widen Fail, , merlinL5, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:127:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_F">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75:58, read, Inferred, 210, merlinL5, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:127:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_F">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:94:25, write, Inferred, 210, merlinL6, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:146:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_G">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75:58, write, Widen Fail, , merlinL10, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:222:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_G">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75:58, read, Widen Fail, , merlinL9, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:203:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_G">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:75:58, read, Inferred, 210, merlinL9, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:203:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_G">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:94:25, write, Inferred, 210, merlinL10, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:222:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 5775, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 23100, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp13/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:25" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:27" status="valid" parentFunction="merlin_memcpy_0" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:34" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:36" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="max=36000"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:44" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:46" status="valid" parentFunction="merlin_memcpy_1" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:53" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:55" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="max=38000"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:63" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:65" status="valid" parentFunction="merlin_memcpy_2" variable="dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:72" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:74" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="max=190"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:82" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:84" status="valid" parentFunction="merlin_memcpy_3" variable="dst_idx_0,src_idx_1,src_idx_2" isDirective="0" options="variable=dst_idx_0,src_idx_1,src_idx_2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:91" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:93" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="max=190"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:101" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:103" status="valid" parentFunction="merlin_memcpy_4" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:110" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:112" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="max=41800"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:120" status="valid" parentFunction="merlin_memcpy_5" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:122" status="valid" parentFunction="merlin_memcpy_5" variable="dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:129" status="valid" parentFunction="merlin_memcpy_5" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:131" status="valid" parentFunction="merlin_memcpy_5" variable="" isDirective="0" options="max=210"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:139" status="valid" parentFunction="merlin_memcpy_6" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:141" status="valid" parentFunction="merlin_memcpy_6" variable="dst_idx_0,src_idx_1,src_idx_2" isDirective="0" options="variable=dst_idx_0,src_idx_1,src_idx_2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:148" status="valid" parentFunction="merlin_memcpy_6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:150" status="valid" parentFunction="merlin_memcpy_6" variable="" isDirective="0" options="max=210"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:158" status="valid" parentFunction="merlin_memcpy_7" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:160" status="valid" parentFunction="merlin_memcpy_7" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:167" status="valid" parentFunction="merlin_memcpy_7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:169" status="valid" parentFunction="merlin_memcpy_7" variable="" isDirective="0" options="max=34200"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:177" status="valid" parentFunction="merlin_memcpy_8" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:179" status="valid" parentFunction="merlin_memcpy_8" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:186" status="valid" parentFunction="merlin_memcpy_8" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:188" status="valid" parentFunction="merlin_memcpy_8" variable="" isDirective="0" options="max=39900"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:196" status="valid" parentFunction="merlin_memcpy_9" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:198" status="valid" parentFunction="merlin_memcpy_9" variable="dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:205" status="valid" parentFunction="merlin_memcpy_9" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:207" status="valid" parentFunction="merlin_memcpy_9" variable="" isDirective="0" options="max=210"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:215" status="valid" parentFunction="merlin_memcpy_10" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:217" status="valid" parentFunction="merlin_memcpy_10" variable="dst_idx_0,src_idx_1,src_idx_2" isDirective="0" options="variable=dst_idx_0,src_idx_1,src_idx_2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:224" status="valid" parentFunction="merlin_memcpy_10" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:226" status="valid" parentFunction="merlin_memcpy_10" variable="" isDirective="0" options="max=210"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:234" status="valid" parentFunction="kernel_3mm" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=36000 bundle=merlin_gmem_kernel_3mm_32_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:236" status="valid" parentFunction="kernel_3mm" variable="B" isDirective="0" options="m_axi port=B offset=slave depth=38000 bundle=merlin_gmem_kernel_3mm_32_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:238" status="valid" parentFunction="kernel_3mm" variable="C" isDirective="0" options="m_axi port=C offset=slave depth=41800 bundle=merlin_gmem_kernel_3mm_32_2"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:240" status="valid" parentFunction="kernel_3mm" variable="D" isDirective="0" options="m_axi port=D offset=slave depth=23100 bundle=merlin_gmem_kernel_3mm_64_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:242" status="valid" parentFunction="kernel_3mm" variable="E" isDirective="0" options="m_axi port=E offset=slave depth=34200 bundle=merlin_gmem_kernel_3mm_32_E"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:244" status="valid" parentFunction="kernel_3mm" variable="F" isDirective="0" options="m_axi port=F offset=slave depth=39900 bundle=merlin_gmem_kernel_3mm_32_F"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:246" status="valid" parentFunction="kernel_3mm" variable="G" isDirective="0" options="m_axi port=G offset=slave depth=37800 bundle=merlin_gmem_kernel_3mm_32_G"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:248" status="valid" parentFunction="kernel_3mm" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:250" status="valid" parentFunction="kernel_3mm" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:252" status="valid" parentFunction="kernel_3mm" variable="C" isDirective="0" options="s_axilite port=C bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:254" status="valid" parentFunction="kernel_3mm" variable="D" isDirective="0" options="s_axilite port=D bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:256" status="valid" parentFunction="kernel_3mm" variable="E" isDirective="0" options="s_axilite port=E bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:258" status="valid" parentFunction="kernel_3mm" variable="F" isDirective="0" options="s_axilite port=F bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:260" status="valid" parentFunction="kernel_3mm" variable="G" isDirective="0" options="s_axilite port=G bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:262" status="valid" parentFunction="kernel_3mm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:264" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:285" status="valid" parentFunction="kernel_3mm" variable="B_17_0_buf" isDirective="0" options="variable=B_17_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:288" status="valid" parentFunction="kernel_3mm" variable="A_17_0_buf" isDirective="0" options="variable=A_17_0_buf complete dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:291" status="valid" parentFunction="kernel_3mm" variable="D_18_0_buf" isDirective="0" options="variable=D_18_0_buf cyclic factor=2 dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:293" status="valid" parentFunction="kernel_3mm" variable="D_18_0_buf" isDirective="0" options="variable=D_18_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:296" status="valid" parentFunction="kernel_3mm" variable="C_18_0_buf" isDirective="0" options="variable=C_18_0_buf complete dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:299" status="valid" parentFunction="kernel_3mm" variable="F_19_0_buf" isDirective="0" options="variable=F_19_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:302" status="valid" parentFunction="kernel_3mm" variable="E_19_0_buf" isDirective="0" options="variable=E_19_0_buf complete dim=4"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:348" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_3mm.c:358" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:417" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_3mm.c:427" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:486" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_3mm.c:496" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:423" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:473" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:486" status="invalid" parentFunction="memcpy_wide_bus_read_char_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:490" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:496" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:551" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:571" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:619" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:634" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:653" status="invalid" parentFunction="memcpy_wide_bus_write_char_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:657" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:663" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:710" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:724" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:741" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:791" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:804" status="invalid" parentFunction="memcpy_wide_bus_read_short_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:808" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:814" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:869" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:889" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:937" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:952" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:971" status="invalid" parentFunction="memcpy_wide_bus_write_short_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:975" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:981" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1028" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1042" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1059" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1110" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1123" status="invalid" parentFunction="memcpy_wide_bus_read_int_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1127" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1133" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1188" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1208" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1255" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1270" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1289" status="invalid" parentFunction="memcpy_wide_bus_write_int_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1293" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1346" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1360" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1377" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1428" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1441" status="invalid" parentFunction="memcpy_wide_bus_read_long_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1445" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1451" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1506" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1526" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1573" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1588" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1607" status="invalid" parentFunction="memcpy_wide_bus_write_long_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1611" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1617" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1664" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1678" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1695" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1746" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1759" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1763" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1769" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1824" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1892" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1907" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1926" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1930" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1936" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1984" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1998" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2015" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2065" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2079" status="invalid" parentFunction="memcpy_wide_bus_read_float_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2083" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2089" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2147" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2168" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2214" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2232" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2253" status="invalid" parentFunction="memcpy_wide_bus_write_float_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2257" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2263" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2314" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2329" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2348" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2398" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2413" status="invalid" parentFunction="memcpy_wide_bus_read_double_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2417" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2423" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2483" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2504" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2550" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2568" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2589" status="invalid" parentFunction="memcpy_wide_bus_write_double_4d_5_35_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2593" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2599" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2650" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2666" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_35_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:33" status="warning" parentFunction="merlin_get_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:40" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:47" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:54" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:61" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:74" status="warning" parentFunction="merlin_set_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:80" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:87" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:94" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:101" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

