#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  9 10:35:05 2019
# Process ID: 2836
# Current directory: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7116 C:\Users\maade\Desktop\ECE 410 LAB\LAB 2\lab2-sd\Part1_SequenceDetector\SequenceDetector.xpr
# Log file: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/vivado.log
# Journal file: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/gaiya/Desktop/lab2-sd' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 917.410 ; gain = 56.172
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Clk_Btn> does not exist in entity <SequenceDetector>.  Please compare the definition of block <SequenceDetector> to its component declaration and its instantion to detect the mismatch. [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sequencedetector_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.184 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Clk_Btn> does not exist in entity <SequenceDetector>.  Please compare the definition of block <SequenceDetector> to its component declaration and its instantion to detect the mismatch. [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd:46]
ERROR: [VRFC 10-718] formal port <sw> does not exist in entity <SequenceDetector>.  Please compare the definition of block <SequenceDetector> to its component declaration and its instantion to detect the mismatch. [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sequencedetector_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.184 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <sw> does not exist in entity <SequenceDetector>.  Please compare the definition of block <SequenceDetector> to its component declaration and its instantion to detect the mismatch. [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sequencedetector_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.184 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sequencedetector_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.184 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <reset> does not exist in entity <clock_divider>.  Please compare the definition of block <clock_divider> to its component declaration and its instantion to detect the mismatch. [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sequencedetector_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1059.184 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector_tb'
ERROR: [VRFC 10-3353] formal port 'reset' has no actual or default value [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd:79]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd:39]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.SequenceDetector [sequencedetector_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencedetector_tb
Built simulation snapshot SequenceDetector_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/maade/Desktop/ECE -notrace
couldn't read file "C:/Users/maade/Desktop/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  9 10:41:41 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1059.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1059.184 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1059.184 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.992 ; gain = 0.000
step
Stopped at time : 2969594750 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 48
step
Stopped at time : 2969594750 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 49
step
Stopped at time : 2969594750 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 50
step
Stopped at time : 2969594750 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 2969594750 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 2969594750 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 48
step
Stopped at time : 2969594750 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 49
step
Stopped at time : 2969594750 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 50
step
Stopped at time : 2969594750 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 2969595 ns : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 103
step
Stopped at time : 2969595 ns : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 104
step
Stopped at time : 2969595 ns : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 87
step
Stopped at time : 2969595 ns : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 88
step
Stopped at time : 2969595 ns : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 2969595 ns : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 2969595250 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 89
step
Stopped at time : 2969595250 ps : File "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 90
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.992 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.426 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1062.426 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.SequenceDetector [sequencedetector_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencedetector_tb
Built simulation snapshot SequenceDetector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part1_SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1062.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.426 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 10:55:17 2019...
