############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/titan_blif/titan_new/stratix10

# Path to directory of SDCs to use
sdc_dir=benchmarks/titan_blif/titan_new/stratix10

# Path to directory of architectures to use
archs_dir=arch/titan

# Add circuits to list to sweep
circuit_list_add=ASU_LRN_stratix10_arch_timing.blif
# circuit_list_add=ChainNN_LRN_LG_stratix10_arch_timing.blif
# circuit_list_add=ChainNN_ELT_LG_stratix10_arch_timing.blif
# circuit_list_add=ChainNN_BSC_LG_stratix10_arch_timing.blif
circuit_list_add=rocket17_stratix10_arch_timing.blif
circuit_list_add=ASU_ELT_stratix10_arch_timing.blif
circuit_list_add=ASU_BSC_stratix10_arch_timing.blif
circuit_list_add=tdfir_stratix10_arch_timing.blif
# circuit_list_add=pricing_stratix10_arch_timing.blif
circuit_list_add=mem_tester_stratix10_arch_timing.blif
circuit_list_add=mandelbrot_stratix10_arch_timing.blif
circuit_list_add=channelizer_stratix10_arch_timing.blif
circuit_list_add=fft1d_offchip_stratix10_arch_timing.blif
circuit_list_add=DLA_LRN_stratix10_arch_timing.blif
# circuit_list_add=matrix_mult_stratix10_arch_timing.blif
circuit_list_add=fft1d_stratix10_arch_timing.blif
circuit_list_add=fft2d_stratix10_arch_timing.blif
circuit_list_add=DLA_ELT_stratix10_arch_timing.blif
circuit_list_add=DLA_BSC_stratix10_arch_timing.blif
circuit_list_add=jpeg_deco_stratix10_arch_timing.blif
circuit_list_add=nyuzi_stratix10_arch_timing.blif
circuit_list_add=sobel_stratix10_arch_timing.blif

# Constrain the circuits to their devices
circuit_constraint_list_add=(ASU_LRN_stratix10_arch_timing.blif,        device=1SG211HN1F43E1VG)
# circuit_constraint_list_add=(ChainNN_LRN_LG_stratix10_arch_timing.blif, device=1SX110HN1F43E1VG)
# circuit_constraint_list_add=(ChainNN_ELT_LG_stratix10_arch_timing.blif, device=1SX110HN1F43E1VG)
# circuit_constraint_list_add=(ChainNN_BSC_LG_stratix10_arch_timing.blif, device=1SX110HN1F43E1VG)
circuit_constraint_list_add=(rocket17_stratix10_arch_timing.blif,       device=1SG280HH1F55E1VG)
circuit_constraint_list_add=(ASU_ELT_stratix10_arch_timing.blif,        device=1SG211HN1F43E1VG)
circuit_constraint_list_add=(ASU_BSC_stratix10_arch_timing.blif,        device=1SG211HN1F43E1VG)
circuit_constraint_list_add=(tdfir_stratix10_arch_timing.blif,          device=1SX110HN1F43E1VG)
# circuit_constraint_list_add=(pricing_stratix10_arch_timing.blif,        device=1SX110HN1F43E1VG)
circuit_constraint_list_add=(mem_tester_stratix10_arch_timing.blif,     device=1SX110HN1F43E1VG)
circuit_constraint_list_add=(mandelbrot_stratix10_arch_timing.blif,     device=1SX110HN1F43E1VG)
circuit_constraint_list_add=(channelizer_stratix10_arch_timing.blif,    device=1SG280HH1F55E1VG)
circuit_constraint_list_add=(fft1d_offchip_stratix10_arch_timing.blif,  device=1SG280HH1F55E1VG)
circuit_constraint_list_add=(DLA_LRN_stratix10_arch_timing.blif,        device=1SX110HN1F43E1VG)
# circuit_constraint_list_add=(matrix_mult_stratix10_arch_timing.blif,    device=1SX110HN1F43E1VG)
circuit_constraint_list_add=(fft1d_stratix10_arch_timing.blif,          device=1SX110HN1F43E1VG)
circuit_constraint_list_add=(fft2d_stratix10_arch_timing.blif,          device=1SX110HN1F43E1VG)
circuit_constraint_list_add=(DLA_ELT_stratix10_arch_timing.blif,        device=1SX110HN1F43E1VG)
circuit_constraint_list_add=(DLA_BSC_stratix10_arch_timing.blif,        device=1SX110HN1F43E1VG)
circuit_constraint_list_add=(jpeg_deco_stratix10_arch_timing.blif,      device=1SG280HH1F55E1VG)
circuit_constraint_list_add=(nyuzi_stratix10_arch_timing.blif,          device=1SX040HH1F35E1VG)
circuit_constraint_list_add=(sobel_stratix10_arch_timing.blif,          device=1SX065HH1F35E1VG)

# Add architectures to list to sweep
arch_list_add=stratix10_arch.timing.xml

# Parse info and how to parse
parse_file=vpr_titan_s10.txt

# How to parse QoR info
qor_parse_file=qor_ap_fixed_chan_width.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

# Pass the script params while writing the vpr constraints.
#       With AP
script_params=-starting_stage vpr -no_second_run -track_memory_usage --route_chan_width 400 --analytical_place --route --max_router_iterations 400 --router_lookahead map --initial_pres_fac 1.0 --router_profiler_astar_fac 1.5 --seed 3 --timing_analysis on --ap_generate_mass_report on
#       Without AP
# script_params=-starting_stage vpr -no_second_run -track_memory_usage --route_chan_width 400 --max_router_iterations 400 --router_lookahead map --initial_pres_fac 1.0 --router_profiler_astar_fac 1.5 --seed 3 --timing_analysis on

