# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/data_ram/sim/data_ram.v" \
"../../../../project_1.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/adder.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/alu.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/aludec.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/controller.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/datapath.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/eqcmp.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/flopenr.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/flopenrc.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/flopr.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/floprc.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/hazard.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/maindec.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/mips.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/mux2.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/mux3.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/pc.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/regfile.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/signext.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/sl2.v" \
"../../../../project_1.srcs/sources_1/imports/ex4/rtl/top.v" \
"../../../../project_1.srcs/sim_1/imports/sim/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
