<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="nios/simulation/submodules/nios_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/nios_rsp_xbar_mux_001.vho"
   type="VHDL"
   library="rsp_xbar_mux_001" />
 <file
   path="nios/simulation/submodules/nios_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="nios/simulation/submodules/nios_rsp_xbar_demux_007.vho"
   type="VHDL"
   library="rsp_xbar_demux_007" />
 <file
   path="nios/simulation/submodules/nios_rsp_xbar_demux.vho"
   type="VHDL"
   library="rsp_xbar_demux" />
 <file
   path="nios/simulation/submodules/nios_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="nios/simulation/submodules/nios_cmd_xbar_demux_001.vho"
   type="VHDL"
   library="cmd_xbar_demux_001" />
 <file
   path="nios/simulation/submodules/nios_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="nios/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/nios_id_router_007.vho"
   type="VHDL"
   library="id_router_007" />
 <file
   path="nios/simulation/submodules/nios_id_router_002.vho"
   type="VHDL"
   library="id_router_002" />
 <file
   path="nios/simulation/submodules/nios_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="nios/simulation/submodules/nios_addr_router_001.vho"
   type="VHDL"
   library="addr_router_001" />
 <file
   path="nios/simulation/submodules/nios_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="nios/simulation/submodules/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho"
   type="VHDL"
   library="sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" />
 <file
   path="nios/simulation/submodules/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="nios/simulation/submodules/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="onchip_memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="onchip_memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="onchip_memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="onchip_memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="onchip_memory_s1_translator"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="onchip_memory_s1_translator"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="nios/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator"
   simulator="riviera" />
 <file
   path="nios/simulation/submodules/nios_cmv_transmit_data.vhd"
   type="VHDL"
   library="cmv_transmit_data" />
 <file
   path="nios/simulation/submodules/nios_spi.vhd"
   type="VHDL"
   library="spi" />
 <file
   path="nios/simulation/submodules/nios_sdram_controller.vhd"
   type="VHDL"
   library="sdram_controller" />
 <file
   path="nios/simulation/submodules/nios_sdram_controller_test_component.vhd"
   type="VHDL"
   library="sdram_controller" />
 <file
   path="nios/simulation/submodules/nios_uart.vhd"
   type="VHDL"
   library="uart" />
 <file
   path="nios/simulation/submodules/nios_jtag_uart.vhd"
   type="VHDL"
   library="jtag_uart" />
 <file
   path="nios/simulation/submodules/nios_onchip_memory.hex"
   type="HEX"
   library="onchip_memory" />
 <file
   path="nios/simulation/submodules/nios_onchip_memory.vhd"
   type="VHDL"
   library="onchip_memory" />
 <file
   path="nios/simulation/submodules/nios_data_clk.vhd"
   type="VHDL"
   library="data_clk" />
 <file
   path="nios/simulation/submodules/nios_CPU.sdc"
   type="SDC"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_nios2_waves.do"
   type="OTHER"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_ociram_default_contents.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_ociram_default_contents.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_ociram_default_contents.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_oci_test_bench.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_rf_ram_a.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_rf_ram_a.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_rf_ram_a.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_rf_ram_b.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_rf_ram_b.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_rf_ram_b.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_CPU_test_bench.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="nios/simulation/submodules/nios_data_ctr.vhd"
   type="VHDL"
   library="data_ctr" />
 <file path="nios/simulation/nios.vhd" type="VHDL" />
 <file
   path="nios/simulation/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL" />
 <file
   path="nios/simulation/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL" />
 <file path="nios/simulation/nios_width_adapter.vhd" type="VHDL" />
 <file path="nios/simulation/nios_width_adapter_001.vhd" type="VHDL" />
 <file
   path="nios/simulation/nios_cpu_instruction_master_translator.vhd"
   type="VHDL" />
 <file
   path="nios/simulation/nios_cpu_data_master_translator.vhd"
   type="VHDL" />
 <file
   path="nios/simulation/nios_onchip_memory_s1_translator.vhd"
   type="VHDL" />
 <file
   path="nios/simulation/nios_cpu_jtag_debug_module_translator.vhd"
   type="VHDL" />
 <file
   path="nios/simulation/nios_sdram_controller_s1_translator.vhd"
   type="VHDL" />
 <file path="nios/simulation/nios_data_clk_s1_translator.vhd" type="VHDL" />
 <file path="nios/simulation/nios_data_ch9_s1_translator.vhd" type="VHDL" />
 <file
   path="nios/simulation/nios_spi_spi_control_port_translator.vhd"
   type="VHDL" />
 <file path="nios/simulation/nios_uart_s1_translator.vhd" type="VHDL" />
 <file
   path="nios/simulation/nios_jtag_uart_avalon_jtag_slave_translator.vhd"
   type="VHDL" />
 <file path="nios/simulation/nios_rst_controller.vhd" type="VHDL" />
 <file path="nios/simulation/nios_rst_controller_001.vhd" type="VHDL" />
 <topLevel name="nios" />
 <deviceFamily name="cycloneiii" />
 <modelMap controllerPath="nios.onchip_memory" modelPath="nios.onchip_memory" />
</simPackage>
