// Seed: 1103662102
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output supply0 id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_12 = 0;
  inout wire id_2;
  input wire id_1;
  assign id_11 = (id_9 !=? id_12);
  final $unsigned(35);
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd78
) (
    input uwire id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    output wire id_6,
    input wor id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor _id_11,
    output tri1 id_12,
    input supply1 id_13
);
  logic [(  1 'b0 ) : id_11] id_15 = id_10;
  assign id_15 = id_0;
  or primCall (id_6, id_8, id_15, id_1, id_5, id_4, id_9, id_13, id_7, id_3, id_10, id_2, id_0);
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
