<inh f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='48' c='llvm::RegisterPressure'/>
<def f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='68' ll='78'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='398' c='_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1674' c='_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE'/>
<size>328</size>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='59'>/// RegisterPressure computed within a region of instructions delimited by
/// TopIdx and BottomIdx.  During pressure computation, the maximum pressure per
/// register pressure set is increased. Once pressure within a region is fully
/// computed, the live-in and live-out sets are recorded.
///
/// This is preferable to RegionPressure when LiveIntervals are available,
/// because delimiting regions by SlotIndex is more robust and convenient than
/// holding block iterators. The block contents can change without invalidating
/// the pressure result.</doc>
<mbr r='llvm::IntervalPressure::TopIdx' o='2496' t='llvm::SlotIndex'/>
<mbr r='llvm::IntervalPressure::BottomIdx' o='2560' t='llvm::SlotIndex'/>
<fun r='_ZN4llvm16IntervalPressure5resetEv'/>
<fun r='_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE'/>
<fun r='_ZN4llvm16IntervalPressure10openBottomENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='406'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='415'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='419'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='442' c='_ZNK4llvm17ScheduleDAGMILive14getTopPressureEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='446' c='_ZNK4llvm17ScheduleDAGMILive14getBotPressureEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='450' c='_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv'/>
<size>328</size>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='252' c='_ZN4llvm18RegPressureTracker5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='297' c='_ZNK4llvm18RegPressureTracker11isTopClosedEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='305' c='_ZNK4llvm18RegPressureTracker14isBottomClosedEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='321' c='_ZN4llvm18RegPressureTracker8closeTopEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='333' c='_ZN4llvm18RegPressureTracker11closeBottomEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='871' c='_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='910' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<size>328</size>
<fun r='_ZN4llvm16IntervalPressure5resetEv'/>
<fun r='_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE'/>
<fun r='_ZN4llvm16IntervalPressure10openBottomENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='69'/>
<size>328</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='308' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='308' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<size>328</size>
