/* Peanut-GB defines. */
#define ENABLE_LCD	1
#define ENABLE_SOUND	0

/* RP2040_GB defines. */
#define USE_DMA		0

/**
 * Reducing VSYNC calculation to lower multiple.
 * When setting a clock IRQ to DMG_CLOCK_FREQ_REDUCED, count to
 * SCREEN_REFRESH_CYCLES_REDUCED to obtain the time required each VSYNC.
 * DMG_CLOCK_FREQ_REDUCED = 2^18, and SCREEN_REFRESH_CYCLES_REDUCED = 4389.
 */
#define VSYNC_REDUCTION_FACTOR 16u
#define SCREEN_REFRESH_CYCLES_REDUCED (SCREEN_REFRESH_CYCLES/VSYNC_REDUCTION_FACTOR)
#define DMG_CLOCK_FREQ_REDUCED (DMG_CLOCK_FREQ/VSYNC_REDUCTION_FACTOR)

/* C Headers */
#include <stdio.h>
#include <string.h>

/* RP2040 Headers */
#include <hardware/clocks.h>
#include <hardware/dma.h>
#include <hardware/spi.h>
#include <hardware/sync.h>
#include <hardware/timer.h>
#include <hardware/vreg.h>
#include <pico/bootrom.h>
#include <pico/stdio.h>
#include <pico/stdlib.h>
#include <pico/multicore.h>

/* Project headers */
#include "hedley.h"
#include "peanut_gb.h"
#include "mk_ili9225.h"

/* LCD Connections. */
#define GPIO_CS		1
#define GPIO_CLK	2
#define GPIO_SDA	3
#define GPIO_RS		4
#define GPIO_RST	5

static uint dma_lcd;
extern const unsigned char rom[];
static uint8_t ram[32768];
static int lcd_line_busy = 0;

union core_cmd {
#define CORE_CMD_NOP		0
#define CORE_CMD_LCD_LINE	1
#define CORE_CMD_IDLE_SET	2
	struct {
		uint8_t cmd;
		uint8_t unused1;
		uint8_t data2;
		uint8_t data;
	} generic;
	struct {
		uint8_t cmd;
		uint8_t unused1;
		uint8_t buffer;
		uint8_t line;
	} lcd_line;
	struct {
		uint8_t cmd;
		uint8_t unused1;
		uint8_t unused2;
		uint8_t mode;
	} idle;
	uint32_t full;
};

static uint8_t selected_pixels_buffer = 0;
static uint8_t pixels_buffer[2][LCD_WIDTH];

void mk_ili9225_set_rst(bool state)
{
	gpio_put(GPIO_RST, state);
}

void mk_ili9225_set_rs(bool state)
{
	gpio_put(GPIO_RS, state);
}

void mk_ili9225_set_cs(bool state)
{
	gpio_put(GPIO_CS, state);
}

void mk_ili9225_spi_write16(const uint16_t *halfwords, size_t len)
{
	spi_write16_blocking(spi0, halfwords, len);
}

void mk_ili9225_delay_ms(unsigned ms)
{
	sleep_ms(ms);
}

/**
 * Returns a byte from the ROM file at the given address.
 */
uint8_t gb_rom_read(struct gb_s *gb, const uint_fast32_t addr)
{
	(void) gb;
	return rom[addr];
}

/**
 * Returns a byte from the cartridge RAM at the given address.
 */
uint8_t gb_cart_ram_read(struct gb_s *gb, const uint_fast32_t addr)
{
	(void) gb;
	return ram[addr];
}

/**
 * Writes a given byte to the cartridge RAM at the given address.
 */
void gb_cart_ram_write(struct gb_s *gb, const uint_fast32_t addr,
		       const uint8_t val)
{
	ram[addr] = val;
}

/**
 * Ignore all errors.
 */
void gb_error(struct gb_s *gb, const enum gb_error_e gb_err, const uint16_t val)
{
#if 0
	const char* gb_err_str[4] =
		{
			"UNKNOWN",
			"INVALID OPCODE",
			"INVALID READ",
			"INVALID WRITE"
		};
	fprintf(stderr, "Error %d occurred: %s\n. Abort.\n",
		gb_err,
		gb_err >= GB_INVALID_MAX ?
		gb_err_str[0] : gb_err_str[gb_err]);
	abort();
#endif
}

void core1_lcd_draw_line(const uint8_t buf_num, const uint8_t line)
{
	const uint16_t palette[3][4] = {
		{ 0xFFFF, 0xA528, 0x5294, 0x0000 },
		{ 0xFFFF, 0xA528, 0x5294, 0x0000 },
		{ 0xFFFF, 0xA528, 0x5294, 0x0000 }
	};
	static uint16_t fb[LCD_WIDTH] = { 0 };
	const uint8_t *pixels;

	pixels = pixels_buffer[buf_num];

	//dma_channel_wait_for_finish_blocking(dma_lcd);
	for(uint_fast8_t x = 0; x < LCD_WIDTH; x++)
	{
		fb[x] = palette[(pixels[x] & LCD_PALETTE_ALL) >> 4]
				[pixels[x] & 3];
	}

	//mk_ili9225_set_address(line + 15, 0xDB - 30);
	mk_ili9225_set_x(line + 15);

#if USE_DMA
	mk_ili9225_write_pixels_start();
	dma_channel_transfer_from_buffer_now(dma_lcd, &fb[0], LCD_WIDTH);
	dma_channel_wait_for_finish_blocking(dma_lcd);
	mk_ili9225_write_pixels_end();
#else
	mk_ili9225_write_pixels(fb, LCD_WIDTH);
	/* Signal that sending the last set of pixels was completed. */
	__atomic_store_n(&lcd_line_busy, 0xFF, __ATOMIC_SEQ_CST);
#endif
}

void main_core1(void)
{
	static dma_channel_config c2;
	union core_cmd cmd;

	/* Initilise and control LCD on core 1. */
	mk_ili9225_init();

#if 1
	/* Initilise DMA transfer for clearing the LCD screen. */
	dma_lcd = dma_claim_unused_channel(true);
	c2 = dma_channel_get_default_config(dma_lcd);
	channel_config_set_transfer_data_size(&c2, DMA_SIZE_16);
	channel_config_set_dreq(&c2, DREQ_SPI0_TX);
	channel_config_set_read_increment(&c2, false);
	channel_config_set_write_increment(&c2, false);
	channel_config_set_ring(&c2, false, 0);

	/* Clear LCD screen. */
	{
		const uint16_t clear = 0x0000;
		mk_ili9225_write_pixels_start();
		dma_channel_configure(dma_lcd, &c2, &spi_get_hw(spi0)->dr, &clear,
			SCREEN_SIZE_X * SCREEN_SIZE_Y + 1, true);
		/* TODO: Add sleeping wait. */
		dma_channel_wait_for_finish_blocking(dma_lcd);
		mk_ili9225_write_pixels_end();
	}

	/* Set DMA transfer to be the length of a DMG line. */
	dma_channel_set_trans_count(dma_lcd, LCD_WIDTH, false);
	channel_config_set_read_increment(&c2, true);
#endif

	/* Set LCD window to DMG size. */
	mk_ili9225_set_window(15, LCD_HEIGHT + 15 - 1,
			      30, LCD_WIDTH + 30 - 1);
	//mk_ili9225_set_x(15);

	while(1)
	{
		cmd.full = multicore_fifo_pop_blocking();
		switch(cmd.generic.cmd)
		{
		case CORE_CMD_LCD_LINE:
			core1_lcd_draw_line(cmd.lcd_line.buffer,
				cmd.lcd_line.line);
			break;

		case CORE_CMD_IDLE_SET:
			mk_ili9225_display_control(true, cmd.idle.mode);
			break;

		case CORE_CMD_NOP:
		default:
			break;
		}
	}

	HEDLEY_UNREACHABLE();
}

void lcd_draw_line(struct gb_s *gb, const uint8_t pixels[LCD_WIDTH],
		   const uint_fast8_t line)
{
	union core_cmd cmd;

	/* We should be trying to return from this function as soon as
	 * possible. */

	/* Select other pixel buffer. */
	selected_pixels_buffer = !selected_pixels_buffer;

	/* Wait if selected buffer is still being transmitted. */
	while(__atomic_load_n(&lcd_line_busy, __ATOMIC_SEQ_CST) == selected_pixels_buffer)
		tight_loop_contents();

	/* Populate command. */
	cmd.lcd_line.cmd = CORE_CMD_LCD_LINE;
	cmd.lcd_line.buffer = selected_pixels_buffer;
	cmd.lcd_line.line = line;

	/* Set selected buffer in atomic value. */
	__atomic_store_n(&lcd_line_busy, selected_pixels_buffer, __ATOMIC_SEQ_CST);
	multicore_fifo_push_blocking(cmd.full);

	/* Flip pixels buffer. */
	gb_set_pixel_buffer(gb, pixels_buffer[selected_pixels_buffer]);
}

int main(void)
{
	static struct gb_s gb;
	enum gb_init_error_e ret;

	/* Overclock. */
	{
		/* The value for VCO set here is meant for least power
		 * consumption. */
		const unsigned vco = 792000000; /* 264MHz/132MHz */
		const unsigned div1 = 3, div2 = 1;

		vreg_set_voltage(VREG_VOLTAGE_1_15);
		sleep_ms(2);
		set_sys_clock_pll(vco, div1, div2);
		sleep_ms(2);
	}

	/* Initialise USB serial connection for debugging. */
	stdio_init_all();
	//(void) getchar();
	puts_raw("Starting");

	/* Initialise GPIO pins. */
	gpio_set_function(GPIO_CS, GPIO_FUNC_SIO);
	gpio_set_function(GPIO_CLK, GPIO_FUNC_SPI);
	gpio_set_function(GPIO_SDA, GPIO_FUNC_SPI);
	gpio_set_function(GPIO_RS, GPIO_FUNC_SIO);
	gpio_set_function(GPIO_RST, GPIO_FUNC_SIO);

	gpio_set_dir(GPIO_CS, true);
	gpio_set_dir(GPIO_RS, true);
	gpio_set_dir(GPIO_RST, true);
	gpio_set_slew_rate(GPIO_CLK, GPIO_SLEW_RATE_FAST);
	gpio_set_slew_rate(GPIO_SDA, GPIO_SLEW_RATE_FAST);

	/* Set SPI clock to use high frequency. */
	//clock_configure(clk_peri, 0,
	//		CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS,
	//		125 * 1000 * 1000, 125 * 1000 * 1000);
	spi_init(spi0, 24*1000*1000);
	spi_set_format(spi0, 16, SPI_CPOL_0, SPI_CPHA_0, SPI_MSB_FIRST);

	/* Start Core1, which processes requests to the LCD. */
	puts_raw("Launching Core 1");
	multicore_launch_core1(main_core1);

	/* Initialise context. */
	ret = gb_init(&gb, &gb_rom_read, &gb_cart_ram_read,
		      &gb_cart_ram_write, &gb_error, NULL);
	puts_raw("GB INIT");

	if(ret != GB_INIT_NO_ERROR)
	{
		printf("Error: %d\n", ret);
		goto sleep;
	}

#if ENABLE_LCD
	gb_init_lcd(&gb, &lcd_draw_line, pixels_buffer[selected_pixels_buffer]);
	//gb.direct.interlace = 1;
#endif

	uint_fast32_t frames = 0;
	uint64_t start_time = time_us_64();
	while(1)
	{
		int input;

		gb.gb_frame = 0;

		do {
			__gb_step_cpu(&gb);
			tight_loop_contents();
		} while(HEDLEY_LIKELY(gb.gb_frame == 0));

		frames++;

		/* Required since we do not know whether a button remains
		 * pressed over a serial connection. */
		gb.direct.joypad = 0xFF;
		input = getchar_timeout_us(0);
		if(input == PICO_ERROR_TIMEOUT)
			continue;

		switch(input)
		{
#if 0
		static bool invert = false;
		static bool sleep = false;
		static uint8_t freq = 1;
		static ili9225_color_mode_e colour = ILI9225_COLOR_MODE_FULL;

		case 'i':
			invert = !invert;
			mk_ili9225_display_control(invert, colour);
			break;

		case 'f':
			freq++;
			freq &= 0x0F;
			mk_ili9225_set_drive_freq(freq);
			printf("Freq %u\n", freq);
			break;
#endif
		case 'c':
		{
			static ili9225_color_mode_e mode = ILI9225_COLOR_MODE_FULL;
			union core_cmd cmd;

			mode = !mode;
			cmd.idle.cmd = CORE_CMD_IDLE_SET;
			cmd.idle.mode = mode;
			multicore_fifo_push_blocking(cmd.full);
			break;
		}

		case 'i':
		{
			gb.direct.interlace = !gb.direct.interlace;
			break;
		}

		case 'b':
		{
			uint64_t end_time;
			uint32_t diff;
			uint32_t fps;

			end_time = time_us_64();
			diff = end_time-start_time;
			fps = (frames*1000*1000)/diff;
			printf("Frames: %u\n"
				"Time: %lu us\n"
				"FPS: %lu\n",
				frames, diff, fps);
			stdio_flush();
			frames = 0;
			start_time = time_us_64();
			break;
		}

		case '\n':
		case '\r':
		{
			gb.direct.joypad_bits.start = 0;
			break;
		}

		case '\b':
		{
			gb.direct.joypad_bits.select = 0;
			break;
		}

		case '8':
		{
			gb.direct.joypad_bits.up = 0;
			break;
		}

		case '2':
		{
			gb.direct.joypad_bits.down = 0;
			break;
		}

		case '4':
		{
			gb.direct.joypad_bits.left= 0;
			break;
		}

		case '6':
		{
			gb.direct.joypad_bits.right = 0;
			break;
		}

		case 'z':
		{
			gb.direct.joypad_bits.a = 0;
			break;
		}

		case 'x':
		{
			gb.direct.joypad_bits.b = 0;
			break;
		}

		case 'q':
			goto out;

		default:
			break;
		}
	}
out:

	puts("\nEmulation Ended");

	mk_ili9225_set_rst(true);
	reset_usb_boot(0, 0);

	/* Sleep forever. */
sleep:
	stdio_flush();
	while(1)
		__wfi();

	HEDLEY_UNREACHABLE();
}
