{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531968091721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531968091721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 19 10:41:31 2018 " "Processing started: Thu Jul 19 10:41:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531968091721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531968091721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testTotal -c parking " "Command: quartus_map --read_settings_files=on --write_settings_files=off testTotal -c parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531968091721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531968092492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws2812_release.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ws2812_release.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812_release " "Found entity 1: WS2812_release" {  } { { "WS2812_release.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/WS2812_release.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092542 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WS2812B.v(48) " "Verilog HDL information at WS2812B.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "WS2812B.v" "" { Text "C:/MyDownloads/analogEXP/car_/WS2812B.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531968092551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws2812b.v 1 1 " "Found 1 design units, including 1 entities, in source file ws2812b.v" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812B " "Found entity 1: WS2812B" {  } { { "WS2812B.v" "" { Text "C:/MyDownloads/analogEXP/car_/WS2812B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092551 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Led_art.v(41) " "Verilog HDL information at Led_art.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/Led_art.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531968092561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_art.v 1 1 " "Found 1 design units, including 1 entities, in source file led_art.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led_art " "Found entity 1: Led_art" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/Led_art.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "txd.v(18) " "Verilog HDL information at txd.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "txd.v" "" { Text "C:/MyDownloads/analogEXP/car_/txd.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531968092561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txd.v 1 1 " "Found 1 design units, including 1 entities, in source file txd.v" { { "Info" "ISGN_ENTITY_NAME" "1 txd " "Found entity 1: txd" {  } { { "txd.v" "" { Text "C:/MyDownloads/analogEXP/car_/txd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rxd.v(10) " "Verilog HDL information at rxd.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "rxd.v" "" { Text "C:/MyDownloads/analogEXP/car_/rxd.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531968092571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxd.v 1 1 " "Found 1 design units, including 1 entities, in source file rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd " "Found entity 1: rxd" {  } { { "rxd.v" "" { Text "C:/MyDownloads/analogEXP/car_/rxd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/MyDownloads/analogEXP/car_/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duoji.v 1 1 " "Found 1 design units, including 1 entities, in source file duoji.v" { { "Info" "ISGN_ENTITY_NAME" "1 duoji " "Found entity 1: duoji" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divider.v(26) " "Verilog HDL information at divider.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531968092631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance.v 1 1 " "Found 1 design units, including 1 entities, in source file distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Distance " "Found entity 1: Distance" {  } { { "Distance.v" "" { Text "C:/MyDownloads/analogEXP/car_/Distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beep.v(14) " "Verilog HDL information at beep.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531968092641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beep.v(44) " "Verilog HDL information at beep.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531968092641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.v 1 1 " "Found 1 design units, including 1 entities, in source file beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(96) " "Verilog HDL information at main.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531968092651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital.v 1 1 " "Found 1 design units, including 1 entities, in source file digital.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital " "Found entity 1: Digital" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correspond.v 1 1 " "Found 1 design units, including 1 entities, in source file correspond.v" { { "Info" "ISGN_ENTITY_NAME" "1 Correspond " "Found entity 1: Correspond" {  } { { "Correspond.v" "" { Text "C:/MyDownloads/analogEXP/car_/Correspond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testspeed.v 1 1 " "Found 1 design units, including 1 entities, in source file testspeed.v" { { "Info" "ISGN_ENTITY_NAME" "1 testSpeed " "Found entity 1: testSpeed" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092681 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(52) " "Verilog HDL information at lcd.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "C:/MyDownloads/analogEXP/car_/lcd.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531968092691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/MyDownloads/analogEXP/car_/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd2 " "Found entity 1: lcd2" {  } { { "lcd2.v" "" { Text "C:/MyDownloads/analogEXP/car_/lcd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bluetooth.v 1 1 " "Found 1 design units, including 1 entities, in source file bluetooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 blueTooth " "Found entity 1: blueTooth" {  } { { "blueTooth.v" "" { Text "C:/MyDownloads/analogEXP/car_/blueTooth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avoidance.v 1 1 " "Found 1 design units, including 1 entities, in source file avoidance.v" { { "Info" "ISGN_ENTITY_NAME" "1 avoidance " "Found entity 1: avoidance" {  } { { "avoidance.v" "" { Text "C:/MyDownloads/analogEXP/car_/avoidance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testspeed2.v 1 1 " "Found 1 design units, including 1 entities, in source file testspeed2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testSpeed2 " "Found entity 1: testSpeed2" {  } { { "testSpeed2.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968092721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968092721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_flag lcd2.v(111) " "Verilog HDL Implicit Net warning at lcd2.v(111): created implicit net for \"write_flag\"" {  } { { "lcd2.v" "" { Text "C:/MyDownloads/analogEXP/car_/lcd2.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968092721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531968092902 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "beep inst6 " "Block or symbol \"beep\" of instance \"inst6\" overlaps another block or symbol" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 544 768 912 624 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1531968092902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txd txd:inst3 " "Elaborating entity \"txd\" for hierarchy \"txd:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 216 760 928 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968092902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txd.v(37) " "Verilog HDL assignment warning at txd.v(37): truncated value with size 32 to match size of target (4)" {  } { { "txd.v" "" { Text "C:/MyDownloads/analogEXP/car_/txd.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092902 "|top|txd:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst17 " "Elaborating entity \"divider\" for hierarchy \"divider:inst17\"" {  } { { "top.bdf" "inst17" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 168 -320 -168 376 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968092911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(30) " "Verilog HDL assignment warning at divider.v(30): truncated value with size 32 to match size of target (27)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 divider.v(39) " "Verilog HDL assignment warning at divider.v(39): truncated value with size 32 to match size of target (22)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 divider.v(48) " "Verilog HDL assignment warning at divider.v(48): truncated value with size 32 to match size of target (12)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divider.v(57) " "Verilog HDL assignment warning at divider.v(57): truncated value with size 32 to match size of target (25)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 divider.v(66) " "Verilog HDL assignment warning at divider.v(66): truncated value with size 32 to match size of target (17)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 divider.v(75) " "Verilog HDL assignment warning at divider.v(75): truncated value with size 32 to match size of target (15)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 divider.v(84) " "Verilog HDL assignment warning at divider.v(84): truncated value with size 32 to match size of target (12)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 divider.v(92) " "Verilog HDL assignment warning at divider.v(92): truncated value with size 32 to match size of target (14)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divider.v(101) " "Verilog HDL assignment warning at divider.v(101): truncated value with size 32 to match size of target (5)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 divider.v(110) " "Verilog HDL assignment warning at divider.v(110): truncated value with size 32 to match size of target (17)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|divider:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correspond Correspond:inst11 " "Elaborating entity \"Correspond\" for hierarchy \"Correspond:inst11\"" {  } { { "top.bdf" "inst11" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 240 480 672 416 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968092911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Correspond.v(57) " "Verilog HDL assignment warning at Correspond.v(57): truncated value with size 32 to match size of target (4)" {  } { { "Correspond.v" "" { Text "C:/MyDownloads/analogEXP/car_/Correspond.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092911 "|top|Correspond:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:inst7 " "Elaborating entity \"main\" for hierarchy \"main:inst7\"" {  } { { "top.bdf" "inst7" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 344 104 344 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968092921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last main.v(40) " "Verilog HDL or VHDL warning at main.v(40): object \"last\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531968092921 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetState main.v(51) " "Verilog HDL or VHDL warning at main.v(51): object \"resetState\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531968092921 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(85) " "Verilog HDL assignment warning at main.v(85): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092921 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 main.v(107) " "Verilog HDL assignment warning at main.v(107): truncated value with size 32 to match size of target (12)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092921 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(221) " "Verilog HDL assignment warning at main.v(221): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092921 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(247) " "Verilog HDL assignment warning at main.v(247): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092921 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(252) " "Verilog HDL assignment warning at main.v(252): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092921 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(263) " "Verilog HDL assignment warning at main.v(263): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(267) " "Verilog HDL assignment warning at main.v(267): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(271) " "Verilog HDL assignment warning at main.v(271): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(275) " "Verilog HDL assignment warning at main.v(275): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 main.v(301) " "Verilog HDL assignment warning at main.v(301): truncated value with size 32 to match size of target (31)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(304) " "Verilog HDL assignment warning at main.v(304): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(351) " "Verilog HDL assignment warning at main.v(351): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(371) " "Verilog HDL assignment warning at main.v(371): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(376) " "Verilog HDL assignment warning at main.v(376): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(387) " "Verilog HDL assignment warning at main.v(387): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(391) " "Verilog HDL assignment warning at main.v(391): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(395) " "Verilog HDL assignment warning at main.v(395): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(399) " "Verilog HDL assignment warning at main.v(399): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(413) " "Verilog HDL assignment warning at main.v(413): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(417) " "Verilog HDL assignment warning at main.v(417): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(448) " "Verilog HDL assignment warning at main.v(448): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(461) " "Verilog HDL assignment warning at main.v(461): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092931 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(524) " "Verilog HDL assignment warning at main.v(524): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092941 "|top|main:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(536) " "Verilog HDL assignment warning at main.v(536): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968092941 "|top|main:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avoidance avoidance:inst2 " "Elaborating entity \"avoidance\" for hierarchy \"avoidance:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 704 80 280 816 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968093101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance Distance:inst12 " "Elaborating entity \"Distance\" for hierarchy \"Distance:inst12\"" {  } { { "top.bdf" "inst12" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 616 -344 -184 696 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968093101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Distance.v(13) " "Verilog HDL assignment warning at Distance.v(13): truncated value with size 32 to match size of target (8)" {  } { { "Distance.v" "" { Text "C:/MyDownloads/analogEXP/car_/Distance.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093101 "|top|Distance:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testSpeed testSpeed:inst8 " "Elaborating entity \"testSpeed\" for hierarchy \"testSpeed:inst8\"" {  } { { "top.bdf" "inst8" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 936 -352 -144 1016 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968093111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testSpeed.v(20) " "Verilog HDL assignment warning at testSpeed.v(20): truncated value with size 32 to match size of target (7)" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093111 "|top|testSpeed:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 testSpeed.v(25) " "Verilog HDL assignment warning at testSpeed.v(25): truncated value with size 32 to match size of target (14)" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093111 "|top|testSpeed:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 testSpeed.v(29) " "Verilog HDL assignment warning at testSpeed.v(29): truncated value with size 32 to match size of target (27)" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093111 "|top|testSpeed:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blueTooth blueTooth:inst9 " "Elaborating entity \"blueTooth\" for hierarchy \"blueTooth:inst9\"" {  } { { "top.bdf" "inst9" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 832 -352 -168 912 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968093111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst19 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst19\"" {  } { { "top.bdf" "inst19" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 360 760 936 472 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968093121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(15) " "Verilog HDL assignment warning at PWM.v(15): truncated value with size 32 to match size of target (8)" {  } { { "PWM.v" "" { Text "C:/MyDownloads/analogEXP/car_/PWM.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093121 "|top|PWM:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:inst6 " "Elaborating entity \"beep\" for hierarchy \"beep:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 544 768 912 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968093121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 beep.v(19) " "Verilog HDL assignment warning at beep.v(19): truncated value with size 32 to match size of target (28)" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093131 "|top|beep:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 beep.v(38) " "Verilog HDL assignment warning at beep.v(38): truncated value with size 32 to match size of target (15)" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093131 "|top|beep:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duoji duoji:inst18 " "Elaborating entity \"duoji\" for hierarchy \"duoji:inst18\"" {  } { { "top.bdf" "inst18" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 616 768 936 696 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968093131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 duoji.v(16) " "Verilog HDL assignment warning at duoji.v(16): truncated value with size 32 to match size of target (9)" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093131 "|top|duoji:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 duoji.v(18) " "Verilog HDL assignment warning at duoji.v(18): truncated value with size 32 to match size of target (5)" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093131 "|top|duoji:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digital Digital:inst " "Elaborating entity \"Digital\" for hierarchy \"Digital:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 88 768 936 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968093131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Digital.v(9) " "Verilog HDL assignment warning at Digital.v(9): truncated value with size 32 to match size of target (2)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093131 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(11) " "Verilog HDL assignment warning at Digital.v(11): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093131 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(12) " "Verilog HDL assignment warning at Digital.v(12): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093131 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(13) " "Verilog HDL assignment warning at Digital.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093131 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(14) " "Verilog HDL assignment warning at Digital.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093131 "|top|Digital:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testSpeed2 testSpeed2:inst1 " "Elaborating entity \"testSpeed2\" for hierarchy \"testSpeed2:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 872 8 184 1016 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968093141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 testSpeed2.v(8) " "Verilog HDL assignment warning at testSpeed2.v(8): truncated value with size 32 to match size of target (14)" {  } { { "testSpeed2.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed2.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093141 "|top|testSpeed2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testSpeed2.v(20) " "Verilog HDL assignment warning at testSpeed2.v(20): truncated value with size 32 to match size of target (4)" {  } { { "testSpeed2.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed2.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093141 "|top|testSpeed2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testSpeed2.v(21) " "Verilog HDL assignment warning at testSpeed2.v(21): truncated value with size 32 to match size of target (4)" {  } { { "testSpeed2.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed2.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093141 "|top|testSpeed2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testSpeed2.v(22) " "Verilog HDL assignment warning at testSpeed2.v(22): truncated value with size 32 to match size of target (4)" {  } { { "testSpeed2.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed2.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093141 "|top|testSpeed2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testSpeed2.v(23) " "Verilog HDL assignment warning at testSpeed2.v(23): truncated value with size 32 to match size of target (4)" {  } { { "testSpeed2.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed2.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093141 "|top|testSpeed2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 testSpeed2.v(26) " "Verilog HDL assignment warning at testSpeed2.v(26): truncated value with size 32 to match size of target (14)" {  } { { "testSpeed2.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093141 "|top|testSpeed2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 testSpeed2.v(29) " "Verilog HDL assignment warning at testSpeed2.v(29): truncated value with size 32 to match size of target (14)" {  } { { "testSpeed2.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531968093141 "|top|testSpeed2:inst1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Div1\"" {  } { { "Digital.v" "Div1" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968094622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Mod0\"" {  } { { "Digital.v" "Mod0" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968094622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Mod2\"" {  } { { "Digital.v" "Mod2" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968094622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Div2\"" {  } { { "Digital.v" "Div2" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968094622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Mod1\"" {  } { { "Digital.v" "Mod1" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968094622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "duoji:inst18\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"duoji:inst18\|Div0\"" {  } { { "duoji.v" "Div0" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968094622 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1531968094622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digital:inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Digital:inst\|lpm_divide:Div1\"" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968094661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digital:inst\|lpm_divide:Div1 " "Instantiated megafunction \"Digital:inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968094661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968094661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968094661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968094661 ""}  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531968094661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968094751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968094751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968094771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968094771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968094791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968094791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968094891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968094891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968094972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968094972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digital:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Digital:inst\|lpm_divide:Mod0\"" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968094982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digital:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"Digital:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968094982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968094982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968094982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968094982 ""}  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531968094982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968095071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968095071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968095092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968095092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968095111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968095111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digital:inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Digital:inst\|lpm_divide:Div2\"" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968095152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digital:inst\|lpm_divide:Div2 " "Instantiated megafunction \"Digital:inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968095152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968095152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968095152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968095152 ""}  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531968095152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968095231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968095231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "duoji:inst18\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"duoji:inst18\|lpm_divide:Div0\"" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968095271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "duoji:inst18\|lpm_divide:Div0 " "Instantiated megafunction \"duoji:inst18\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968095271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968095271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968095271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531968095271 ""}  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531968095271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968095351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968095351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968095371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968095371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531968095401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531968095401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Led\[2\] GND " "Pin \"Led\[2\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 480 1176 1352 496 "Led\[7..0\]" "" } { 472 1136 1186 488 "led\[7..0\]" "" } { 440 344 384 456 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531968097092 "|top|Led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531968097092 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1531968098522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyDownloads/analogEXP/car_/output_files/parking.map.smsg " "Generated suppressed messages file C:/MyDownloads/analogEXP/car_/output_files/parking.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1531968098691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531968099122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dinfrared\[3\] " "No output dependent on input pin \"dinfrared\[3\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099361 "|top|dinfrared[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dinfrared\[0\] " "No output dependent on input pin \"dinfrared\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099361 "|top|dinfrared[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Infrared\[1\] " "No output dependent on input pin \"Infrared\[1\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 384 -720 -552 400 "Infrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099361 "|top|Infrared[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Infrared\[0\] " "No output dependent on input pin \"Infrared\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 384 -720 -552 400 "Infrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099361 "|top|Infrared[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "speedInfrac " "No output dependent on input pin \"speedInfrac\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 784 -712 -544 800 "speedInfrac" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099361 "|top|speedInfrac"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Signs\[1\] " "No output dependent on input pin \"Signs\[1\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099361 "|top|Signs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Signs\[0\] " "No output dependent on input pin \"Signs\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099361 "|top|Signs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Touch\[3\] " "No output dependent on input pin \"Touch\[3\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 352 -720 -552 368 "Touch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099361 "|top|Touch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Touch\[2\] " "No output dependent on input pin \"Touch\[2\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 352 -720 -552 368 "Touch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531968099361 "|top|Touch[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1531968099361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1218 " "Implemented 1218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531968099361 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531968099361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1156 " "Implemented 1156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531968099361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531968099361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531968099431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 19 10:41:39 2018 " "Processing ended: Thu Jul 19 10:41:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531968099431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531968099431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531968099431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531968099431 ""}
