/*
 * STM32 Microcontroller
 *
 * Copyright (C) 2010 Andre Beckus
 *
 * Implementation based on ST Microelectronics "RM0008 Reference Manual Rev 10"
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, see <http://www.gnu.org/licenses/>.
 */

#include "hw/arm/stm32.h"
#include "exec/address-spaces.h"
#include "exec/gdbstub.h"

/* DEFINITIONS */

/* COMMON */

void stm32_hw_warn(const char *fmt, ...)
{
    va_list ap;
    CPUArchState *env;
    CPUState *cpu;

    va_start(ap, fmt);
    fprintf(stderr, "qemu stm32: hardware warning: ");
    vfprintf(stderr, fmt, ap);
    fprintf(stderr, "\n");
    for(env = first_cpu; env != NULL; env = env->next_cpu) {
        cpu = ENV_GET_CPU(env);
        fprintf(stderr, "CPU #%d:\n", cpu_index(cpu));
        cpu_dump_state(env, stderr, fprintf, 0);
    }
    va_end(ap);
}




/* PERIPHERALS */

const char *stm32_periph_name_arr[] = {
    [STM32_RCC] = "RCC",
    [STM32_GPIOA] = "GPIOA",
    [STM32_GPIOB] = "GPIOB",
    [STM32_GPIOC] = "GPIOC",
    [STM32_GPIOD] = "GPIOD",
    [STM32_GPIOE] = "GPIOE",
    [STM32_GPIOF] = "GPIOF",
    [STM32_GPIOG] = "GPIOG",
    [STM32_GPIOH] =  "GPIOH",
    [STM32_GPIOI] = "GPIOI",
    [STM32_UART1] = "UART1",
    [STM32_UART2] =  "UART2",
    [STM32_UART3] = "UART3",
    [STM32_UART4] = "UART4",
    [STM32_UART5] = "UART5",
    [STM32_UART6] = "UART6",
    [STM32_ADC1] = "ADC1",
    [STM32_ADC2] = "ADC2",
    [STM32_ADC3] = "ADC3",
    [STM32_DAC] = "DAC",
    [STM32_TIM1] = "TIM1",
    [STM32_TIM2] = "TIM2",
    [STM32_TIM3] = "TIM3",
    [STM32_TIM4] = "TIM4",
    [STM32_TIM5] = "TIM5",
    [STM32_TIM6] = "TIM6",
    [STM32_TIM6] = "TIM7",
    [STM32_TIM7] = "TIM8",
    [STM32_PWR] = "PWR",
    [STM32_I2C1] = "I2C1",
    [STM32_I2C2] = "I2C2",
    [STM32_I2C3] = "I2C3",
    [STM32_I2S1] = "I2S1",
    [STM32_I2S2] = "I2S2",
    [STM32_WWDG] = "WWDG",
    [STM32_CAN1] = "CAN1",
    [STM32_CAN2] = "CAN2",
    [STM32_CAN] = "CAN",
    [STM32_USB] = "USB",
    [STM32_SPI1] = "SPI1",
    [STM32_SPI2] = "SPI2",
    [STM32_SPI3] = "SPI3",
    [STM32_DMA1] = "DMA1",
    [STM32_DMA2] = "DMA2",
    [STM32_EXTI] = "EXTI",
    [STM32_SDIO] = "SDIO",
    [STM32_FSMC] = "FSMC",
    [STM32_SYSCFG] = "SYSCFG",
    [STM32_FLASH] = "FLASH",
    [STM32_RTC] = "RTC",
};

const char *stm32_periph_name(stm32_periph_t periph)
{
    assert(periph < STM32_PERIPH_COUNT);

    return stm32_periph_name_arr[periph];
}





/* INITIALIZATION */

/* I copied sysbus_create_varargs and split it into two parts.  This is so that
 * you can set properties before calling the device init function.
 */

static DeviceState *stm32_init_periph(DeviceState *dev, stm32_periph_t periph,
                                        hwaddr addr, qemu_irq irq)
{
    qdev_init_nofail(dev);
    sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, addr);
    if (irq) {
        sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq);
    }
    return dev;
}


static void stm32_create_fake_device(Object *stm32_container,
        stm32_periph_t periph, uint32_t offset, uint32_t size)
{
    DeviceState *fake_dev = qdev_create(NULL, "stm32-fake");
    qdev_prop_set_uint32(fake_dev, "size", size);
    QDEV_PROP_SET_PERIPH_T(fake_dev, "periph", periph);
    object_property_add_child(stm32_container, stm32_periph_name(periph), OBJECT(fake_dev), NULL);
    stm32_init_periph(fake_dev, periph, offset, NULL);
}


static void stm32_create_uart_dev(
        Object *stm32_container,
        stm32_periph_t periph,
        int uart_num,
        DeviceState *rcc_dev,
        DeviceState **gpio_dev,
        hwaddr addr,
        qemu_irq irq)
{
    char child_name[8];
    DeviceState *uart_dev = qdev_create(NULL, "stm32-uart");
    QDEV_PROP_SET_PERIPH_T(uart_dev, "periph", periph);
    qdev_prop_set_ptr(uart_dev, "stm32_rcc", rcc_dev);
    qdev_prop_set_ptr(uart_dev, "stm32_gpio", gpio_dev);
    snprintf(child_name, sizeof(child_name), "uart[%i]", uart_num);
    object_property_add_child(stm32_container, child_name, OBJECT(uart_dev), NULL);
    stm32_init_periph(uart_dev, periph, addr, irq);
}


qemu_irq *stm32_init(
            ram_addr_t flash_size,
            ram_addr_t ram_size,
            const char *kernel_filename,
            uint32_t osc_freq,
            uint32_t osc32_freq)
{
    MemoryRegion *address_space_mem = get_system_memory();
    MemoryRegion *flash_alias_mem = g_malloc(sizeof(MemoryRegion));
    qemu_irq *pic;
    int i;

    Object *stm32_container = container_get(qdev_get_machine(), "/stm32");

    pic = armv7m_init(
              stm32_container,
              address_space_mem,
              flash_size,
              ram_size,
              kernel_filename,
              "cortex-m3");

    /* The STM32 family stores its Flash memory at some base address in memory
     * (0x08000000 for medium density devices), and then aliases it to the
     * boot memory space, which starts at 0x00000000 (the "System Memory" can also
     * be aliased to 0x00000000, but this is not implemented here). The processor
     * executes the code in the aliased memory at 0x00000000.  We need to make a
     * QEMU alias so that reads in the 0x08000000 area are passed through to the
     * 0x00000000 area. Note that this is the opposite of real hardware, where the
     * memory at 0x00000000 passes reads through the "real" flash memory at
     * 0x08000000, but it works the same either way. */
    /* TODO: Parameterize the base address of the aliased memory. */
    memory_region_init_alias(
            flash_alias_mem,
            "stm32-flash-alias-mem",
            address_space_mem,
            0,
            flash_size);
    memory_region_add_subregion(address_space_mem, 0x08000000, flash_alias_mem);

    DeviceState *rcc_dev = qdev_create(NULL, "stm32-rcc");
    qdev_prop_set_uint32(rcc_dev, "osc_freq", osc_freq);
    qdev_prop_set_uint32(rcc_dev, "osc32_freq", osc32_freq);
    object_property_add_child(stm32_container, "rcc", OBJECT(rcc_dev), NULL);
    stm32_init_periph(rcc_dev, STM32_RCC, 0x40023800, pic[STM32_RCC_IRQ]);

    DeviceState **gpio_dev = (DeviceState **)g_malloc0(sizeof(DeviceState *) * STM32_GPIO_COUNT);
    for(i = 0; i < STM32_GPIO_COUNT; i++) {
        char child_name[8];
        stm32_periph_t periph = STM32_GPIOA + i;
        gpio_dev[i] = qdev_create(NULL, TYPE_STM32_GPIO);
        QDEV_PROP_SET_PERIPH_T(gpio_dev[i], "periph", periph);
        qdev_prop_set_ptr(gpio_dev[i], "stm32_rcc", rcc_dev);
        snprintf(child_name, sizeof(child_name), "gpio[%c]", 'a' + i);
        object_property_add_child(stm32_container, child_name, OBJECT(gpio_dev[i]), NULL);
        stm32_init_periph(gpio_dev[i], periph, 0x40020000 + (i * 0x400), NULL);
    }

    DeviceState *exti_dev = qdev_create(NULL, TYPE_STM32_EXTI);
    object_property_add_child(stm32_container, "exti", OBJECT(exti_dev), NULL);
    stm32_init_periph(exti_dev, STM32_EXTI, 0x40013c00, NULL);
    SysBusDevice *exti_busdev = SYS_BUS_DEVICE(exti_dev);
    sysbus_connect_irq(exti_busdev, 0, pic[STM32_EXTI0_IRQ]);
    sysbus_connect_irq(exti_busdev, 1, pic[STM32_EXTI1_IRQ]);
    sysbus_connect_irq(exti_busdev, 2, pic[STM32_EXTI2_IRQ]);
    sysbus_connect_irq(exti_busdev, 3, pic[STM32_EXTI3_IRQ]);
    sysbus_connect_irq(exti_busdev, 4, pic[STM32_EXTI4_IRQ]);
    sysbus_connect_irq(exti_busdev, 5, pic[STM32_EXTI9_5_IRQ]);
    sysbus_connect_irq(exti_busdev, 6, pic[STM32_EXTI15_10_IRQ]);
    sysbus_connect_irq(exti_busdev, 7, pic[STM32_PVD_IRQ]);
    sysbus_connect_irq(exti_busdev, 8, pic[STM32_RTCAlarm_IRQ]);
    sysbus_connect_irq(exti_busdev, 9, pic[STM32_OTG_FS_WKUP_IRQ]);
    sysbus_connect_irq(exti_busdev, 10, pic[STM32_ETH_WKUP_IRQ]);
    sysbus_connect_irq(exti_busdev, 11, pic[STM32_OTG_HS_WKUP_IRQ]);
    sysbus_connect_irq(exti_busdev, 12, pic[STM32_TAMP_STAMP_IRQ]);
    sysbus_connect_irq(exti_busdev, 13, pic[STM32_RTC_WKUP_IRQ]);

    stm32_create_uart_dev(stm32_container, STM32_UART1, 1, rcc_dev, gpio_dev, 0x40011000, pic[STM32_UART1_IRQ]);
    stm32_create_uart_dev(stm32_container, STM32_UART2, 2, rcc_dev, gpio_dev, 0x40004400, pic[STM32_UART2_IRQ]);
    stm32_create_uart_dev(stm32_container, STM32_UART3, 3, rcc_dev, gpio_dev, 0x40004800, pic[STM32_UART3_IRQ]);
    stm32_create_uart_dev(stm32_container, STM32_UART4, 4, rcc_dev, gpio_dev, 0x40004c00, pic[STM32_UART4_IRQ]);
    stm32_create_uart_dev(stm32_container, STM32_UART5, 5, rcc_dev, gpio_dev, 0x40005000, pic[STM32_UART5_IRQ]);
    stm32_create_uart_dev(stm32_container, STM32_UART6, 6, rcc_dev, gpio_dev, 0x40011400, pic[STM32_UART6_IRQ]);
    stm32_create_fake_device(stm32_container, STM32_SYSCFG, 0x40013800, 0x400);
    stm32_create_fake_device(stm32_container, STM32_WWDG, 0x40002c00, 0x400);
    stm32_create_fake_device(stm32_container, STM32_RTC, 0x40002800, 0x400);
    stm32_create_fake_device(stm32_container, STM32_FLASH, 0x40023C00, 0x400);
    stm32_create_fake_device(stm32_container, STM32_DMA1, 0x40026000, 0x400);
    stm32_create_fake_device(stm32_container, STM32_DMA2, 0x40026400, 0x400);
    stm32_create_fake_device(stm32_container, STM32_PWR, 0x40007000, 0x400);
    stm32_create_fake_device(stm32_container, STM32_I2C1, 0x40005400, 0x400);
    stm32_create_fake_device(stm32_container, STM32_I2C2, 0x40005800, 0x400);
    stm32_create_fake_device(stm32_container, STM32_I2C3, 0x40005c00, 0x400);
    return pic;
}
