<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : FIFO Control (when written) - fcr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___u_a_r_t___f_c_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : FIFO Control (when written) - fcr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___u_a_r_t.html">Component : UART Module - ALT_UART</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Controls FIFO Operations when written.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">W </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">FIFO Enable</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">W </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">Rx FIFO Reset</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">W </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">Tx FIFO Reset</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">W </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">DMA Mode</a> </td></tr>
<tr>
<td align="left">[5:4] </td><td align="left">W </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">Tx Empty Trigger Level</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">W </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">Rx Trigger Level</a> </td></tr>
<tr>
<td align="left">[31:8] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FIFO Enable - fifoe </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb251468122cd5f2920e365ef8b8f2d95"></a><a class="anchor" id="ALT_UART_FCR_FIFOE"></a></p>
<p>Enables/disables the transmit (Tx) and receive (Rx ) FIFO's. Whenever the value of this bit is changed both the Tx and Rx controller portion of FIFO's will be reset.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga7691aa2f7441bc8dc06bb364a9e4e196">ALT_UART_FCR_FIFOE_E_DISD</a> </td><td align="left">0x0 </td><td align="left">FIFOs disabled </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga1ef5b025bb2840b2129f5b07883da341">ALT_UART_FCR_FIFOE_E_END</a> </td><td align="left">0x1 </td><td align="left">FIFOs enabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7691aa2f7441bc8dc06bb364a9e4e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga7691aa2f7441bc8dc06bb364a9e4e196">ALT_UART_FCR_FIFOE_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7691aa2f7441bc8dc06bb364a9e4e196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef5b025bb2840b2129f5b07883da341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga1ef5b025bb2840b2129f5b07883da341">ALT_UART_FCR_FIFOE_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1ef5b025bb2840b2129f5b07883da341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae059368be7aac610e7a8d4c6318eaa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gae059368be7aac610e7a8d4c6318eaa3d">ALT_UART_FCR_FIFOE_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae059368be7aac610e7a8d4c6318eaa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7e4c2e5418c7f5f2abde08da822638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga3f7e4c2e5418c7f5f2abde08da822638">ALT_UART_FCR_FIFOE_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3f7e4c2e5418c7f5f2abde08da822638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff826b5c2380695f2b5dd381ce87ad44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaff826b5c2380695f2b5dd381ce87ad44">ALT_UART_FCR_FIFOE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaff826b5c2380695f2b5dd381ce87ad44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e716165bf481ca1f0809e63d7cb877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gac0e716165bf481ca1f0809e63d7cb877">ALT_UART_FCR_FIFOE_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gac0e716165bf481ca1f0809e63d7cb877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d17c9f788d41d9a8f7589d389ce50ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga3d17c9f788d41d9a8f7589d389ce50ef">ALT_UART_FCR_FIFOE_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga3d17c9f788d41d9a8f7589d389ce50ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550d07c11b2ab8c6983b09cf5e7093a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga550d07c11b2ab8c6983b09cf5e7093a0">ALT_UART_FCR_FIFOE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga550d07c11b2ab8c6983b09cf5e7093a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5feab5f56ca570ab9d91e1450327bf7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga5feab5f56ca570ab9d91e1450327bf7b">ALT_UART_FCR_FIFOE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga5feab5f56ca570ab9d91e1450327bf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76bdd27a1baeb54928e30089b2499ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga76bdd27a1baeb54928e30089b2499ed4">ALT_UART_FCR_FIFOE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga76bdd27a1baeb54928e30089b2499ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Rx FIFO Reset - rfifor </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp75a3b7df364e0956260c322f164c4d41"></a><a class="anchor" id="ALT_UART_FCR_RFIFOR"></a></p>
<p>Resets the control portion of the receive FIFO and treats the FIFO as empty. This will also de-assert the DMA Rxrequest and single signals. Note that this bit is self-clearing' and it is not necessary to clear this bit.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga71a849d550b51e435c09e2dd50942f88">ALT_UART_FCR_RFIFOR_E_NORST</a> </td><td align="left">0x0 </td><td align="left">No Reset of Rx FIFO Control </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga05a72dab9a840244104f990500f62711">ALT_UART_FCR_RFIFOR_E_RST</a> </td><td align="left">0x1 </td><td align="left">Resets of Rx FIFO Control </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga71a849d550b51e435c09e2dd50942f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga71a849d550b51e435c09e2dd50942f88">ALT_UART_FCR_RFIFOR_E_NORST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga71a849d550b51e435c09e2dd50942f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a72dab9a840244104f990500f62711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga05a72dab9a840244104f990500f62711">ALT_UART_FCR_RFIFOR_E_RST</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga05a72dab9a840244104f990500f62711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb15e05f60d34494023eb7a57f70ff1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gacb15e05f60d34494023eb7a57f70ff1c">ALT_UART_FCR_RFIFOR_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gacb15e05f60d34494023eb7a57f70ff1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421a6f28d51da9b970479122686b3b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga421a6f28d51da9b970479122686b3b61">ALT_UART_FCR_RFIFOR_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga421a6f28d51da9b970479122686b3b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ebe8301793661cfda838d535645763e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga2ebe8301793661cfda838d535645763e">ALT_UART_FCR_RFIFOR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2ebe8301793661cfda838d535645763e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642fa3ee7edd666b5c706fbc7d90710e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga642fa3ee7edd666b5c706fbc7d90710e">ALT_UART_FCR_RFIFOR_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga642fa3ee7edd666b5c706fbc7d90710e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b376fe6ac702515a9c5249b2cb0221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga97b376fe6ac702515a9c5249b2cb0221">ALT_UART_FCR_RFIFOR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga97b376fe6ac702515a9c5249b2cb0221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b9d6af10964095d38c1b6e7bcb4dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gae7b9d6af10964095d38c1b6e7bcb4dd3">ALT_UART_FCR_RFIFOR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae7b9d6af10964095d38c1b6e7bcb4dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0bdee51e5638b6f221ca5628468744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga8b0bdee51e5638b6f221ca5628468744">ALT_UART_FCR_RFIFOR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga8b0bdee51e5638b6f221ca5628468744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08c224ba989cc558adfc02f9474b023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gad08c224ba989cc558adfc02f9474b023">ALT_UART_FCR_RFIFOR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gad08c224ba989cc558adfc02f9474b023"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Tx FIFO Reset - xfifor </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdeed270e0ae47a8281a896e50db2a6fa"></a><a class="anchor" id="ALT_UART_FCR_XFIFOR"></a></p>
<p>Resets the control portion of the transmit FIFO and treats the FIFO as empty. This will also de-assert the DMA Tx request and single signals when additional DMA handshaking is used.</p>
<p>Note that this bit is 'self-clearing' and it is not necessary to clear this bit.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gae36a04bcf401548892832acb021d7706">ALT_UART_FCR_XFIFOR_E_NORST</a> </td><td align="left">0x0 </td><td align="left">No Reset of Tx FIFO Control </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gadd17da3130c25b07f2c859cb0d0eefff">ALT_UART_FCR_XFIFOR_E_RST</a> </td><td align="left">0x1 </td><td align="left">Resets Tx FIFO Control </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae36a04bcf401548892832acb021d7706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gae36a04bcf401548892832acb021d7706">ALT_UART_FCR_XFIFOR_E_NORST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae36a04bcf401548892832acb021d7706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd17da3130c25b07f2c859cb0d0eefff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gadd17da3130c25b07f2c859cb0d0eefff">ALT_UART_FCR_XFIFOR_E_RST</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gadd17da3130c25b07f2c859cb0d0eefff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75c90cd7e22bf82a4d12c0ebfebd8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gad75c90cd7e22bf82a4d12c0ebfebd8fb">ALT_UART_FCR_XFIFOR_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad75c90cd7e22bf82a4d12c0ebfebd8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896f6d233b29a5b8656e75a2a028d058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga896f6d233b29a5b8656e75a2a028d058">ALT_UART_FCR_XFIFOR_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga896f6d233b29a5b8656e75a2a028d058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf081cde8cb507a6511a95acaee0f4bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaf081cde8cb507a6511a95acaee0f4bda">ALT_UART_FCR_XFIFOR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf081cde8cb507a6511a95acaee0f4bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafddad45d2e16105fe073409fc1d845c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gafddad45d2e16105fe073409fc1d845c1">ALT_UART_FCR_XFIFOR_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gafddad45d2e16105fe073409fc1d845c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6e228edf3fd94f0b9a267b51c685a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaff6e228edf3fd94f0b9a267b51c685a7">ALT_UART_FCR_XFIFOR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gaff6e228edf3fd94f0b9a267b51c685a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d6b04961691bb03acc7669db96213a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga04d6b04961691bb03acc7669db96213a">ALT_UART_FCR_XFIFOR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga04d6b04961691bb03acc7669db96213a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09425723c285b534a5a186aee7566a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga09425723c285b534a5a186aee7566a81">ALT_UART_FCR_XFIFOR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga09425723c285b534a5a186aee7566a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16ce54d4ebafcf7acce96867462553c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaa16ce54d4ebafcf7acce96867462553c">ALT_UART_FCR_XFIFOR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gaa16ce54d4ebafcf7acce96867462553c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DMA Mode - dmam </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp74bc2c0f2641d83c3d1d11f26fb2571b"></a><a class="anchor" id="ALT_UART_FCR_DMAM"></a></p>
<p>This determines the DMA signalling mode used for the uart_dma_tx_req_n and uart_dma_rx_req_n output signals when additional DMA handshaking signals are not selected. DMA mode 0 supports single DMA data transfers at a time. In mode 0, the uart_dma_tx_req_n signal goes active low under the following conditions:</p>
<ul>
<li>When the Transmitter Holding Register is empty in non-FIFO mode.</li>
</ul>
<ul>
<li>When the transmitter FIFO is empty in FIFO mode with Programmable THRE interrupt mode disabled.</li>
</ul>
<ul>
<li>When the transmitter FIFO is at or below the programmed threshold with Programmable THRE interrupt mode enabled.</li>
</ul>
<p>It goes inactive under the following conditions</p>
<ul>
<li>When a single character has been written into the Transmitter Holding Register or transmitter FIFO with Programmable THRE interrupt mode disabled.</li>
</ul>
<ul>
<li>When the transmitter FIFO is above the threshold with Programmable THRE interrupt mode enabled.</li>
</ul>
<p>DMA mode 1 supports multi-DMA data transfers, where multiple transfers are made continuously until the receiver FIFO has been emptied or the transmit FIFO has been filled. In mode 1 the uart_dma_tx_req_n signal is asserted under the following conditions:</p>
<ul>
<li>When the transmitter FIFO is empty with Programmable THRE interrupt mode disabled.</li>
</ul>
<ul>
<li>When the transmitter FIFO is at or below the programmed threshold with Programmable THRE interrupt mode enabled.</li>
</ul>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga23f0dc7e10138dd6bbd17978fb542dd1">ALT_UART_FCR_DMAM_E_SINGLE</a> </td><td align="left">0x0 </td><td align="left">Single DMA Transfer Mode </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga8de437bf26b52f7d24ee69bc5da67718">ALT_UART_FCR_DMAM_E_MULT</a> </td><td align="left">0x1 </td><td align="left">Multiple DMA Transfer Mode </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga23f0dc7e10138dd6bbd17978fb542dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga23f0dc7e10138dd6bbd17978fb542dd1">ALT_UART_FCR_DMAM_E_SINGLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga23f0dc7e10138dd6bbd17978fb542dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de437bf26b52f7d24ee69bc5da67718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga8de437bf26b52f7d24ee69bc5da67718">ALT_UART_FCR_DMAM_E_MULT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8de437bf26b52f7d24ee69bc5da67718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf84d2a345f56aa412368c880b5eb609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gabf84d2a345f56aa412368c880b5eb609">ALT_UART_FCR_DMAM_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gabf84d2a345f56aa412368c880b5eb609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07d4f2cf4eeebf151d380ccca2a73f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gac07d4f2cf4eeebf151d380ccca2a73f9">ALT_UART_FCR_DMAM_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac07d4f2cf4eeebf151d380ccca2a73f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f09cae573c880dfa9e5bb96f36387c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga5f09cae573c880dfa9e5bb96f36387c9">ALT_UART_FCR_DMAM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5f09cae573c880dfa9e5bb96f36387c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb66289bc8d6ad3bf2a77654e1b9a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gafdb66289bc8d6ad3bf2a77654e1b9a42">ALT_UART_FCR_DMAM_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gafdb66289bc8d6ad3bf2a77654e1b9a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f158da3a15012017098552b6b32352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga83f158da3a15012017098552b6b32352">ALT_UART_FCR_DMAM_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga83f158da3a15012017098552b6b32352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68f96b293caf579a4f58270c5d0a2ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaa68f96b293caf579a4f58270c5d0a2ff">ALT_UART_FCR_DMAM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa68f96b293caf579a4f58270c5d0a2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1199a9405bed377f34da07559f4abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga5d1199a9405bed377f34da07559f4abe">ALT_UART_FCR_DMAM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga5d1199a9405bed377f34da07559f4abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16896bae46304890d801e947601de5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gab16896bae46304890d801e947601de5d">ALT_UART_FCR_DMAM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gab16896bae46304890d801e947601de5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Tx Empty Trigger Level - tet </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf223a60abd307cc571cfcb86486cd1e7"></a><a class="anchor" id="ALT_UART_FCR_TET"></a></p>
<p>This is used to select the empty threshold level at which the THRE Interrupts will be generated when the mode is active. It also determines when the uart DMA transmit request signal uart_dma_tx_req_n will be asserted when in certain modes of operation.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gafe9d96ddfe4ed7a07ba3c5a32f07fa2a">ALT_UART_FCR_TET_E_FIFOEMPTY</a> </td><td align="left">0x0 </td><td align="left">FIFO empty </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga854fd49192c5d1769964703ee6a87ecd">ALT_UART_FCR_TET_E_TWOCHARS</a> </td><td align="left">0x1 </td><td align="left">Two characters in FIFO </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaaeb34e0ba2bb6e426b26a376567bd27e">ALT_UART_FCR_TET_E_QUARTERFULL</a> </td><td align="left">0x2 </td><td align="left">FIFO 1/4 full </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga8d26a5496be914ddb0895a554780fbab">ALT_UART_FCR_TET_E_HALFFULL</a> </td><td align="left">0x3 </td><td align="left">FIFO 1/2 full </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafe9d96ddfe4ed7a07ba3c5a32f07fa2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gafe9d96ddfe4ed7a07ba3c5a32f07fa2a">ALT_UART_FCR_TET_E_FIFOEMPTY</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafe9d96ddfe4ed7a07ba3c5a32f07fa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854fd49192c5d1769964703ee6a87ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga854fd49192c5d1769964703ee6a87ecd">ALT_UART_FCR_TET_E_TWOCHARS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga854fd49192c5d1769964703ee6a87ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb34e0ba2bb6e426b26a376567bd27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaaeb34e0ba2bb6e426b26a376567bd27e">ALT_UART_FCR_TET_E_QUARTERFULL</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaaeb34e0ba2bb6e426b26a376567bd27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d26a5496be914ddb0895a554780fbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga8d26a5496be914ddb0895a554780fbab">ALT_UART_FCR_TET_E_HALFFULL</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga8d26a5496be914ddb0895a554780fbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec6547561fedcb9e32a60ea813b6f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga9ec6547561fedcb9e32a60ea813b6f34">ALT_UART_FCR_TET_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9ec6547561fedcb9e32a60ea813b6f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827374bc1c2ea6aaf46ae5c4f38246b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga827374bc1c2ea6aaf46ae5c4f38246b7">ALT_UART_FCR_TET_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga827374bc1c2ea6aaf46ae5c4f38246b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5505636148372ceb16d0ccdd296aa27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga5505636148372ceb16d0ccdd296aa27a">ALT_UART_FCR_TET_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5505636148372ceb16d0ccdd296aa27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d15349afc5e94d56872037776b0a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga81d15349afc5e94d56872037776b0a3e">ALT_UART_FCR_TET_SET_MSK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="separator:ga81d15349afc5e94d56872037776b0a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe469b0e9d537b76a0b9cd20882ebd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gafe469b0e9d537b76a0b9cd20882ebd3d">ALT_UART_FCR_TET_CLR_MSK</a>&#160;&#160;&#160;0xffffffcf</td></tr>
<tr class="separator:gafe469b0e9d537b76a0b9cd20882ebd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc0c5c18c2ab7d75b8c8d7ce9988a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gafbc0c5c18c2ab7d75b8c8d7ce9988a87">ALT_UART_FCR_TET_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafbc0c5c18c2ab7d75b8c8d7ce9988a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcaae484ef72551ba7fc01bf6de41883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gabcaae484ef72551ba7fc01bf6de41883">ALT_UART_FCR_TET_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000030) &gt;&gt; 4)</td></tr>
<tr class="separator:gabcaae484ef72551ba7fc01bf6de41883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f1837f07060fa72d7a0e386952d14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga05f1837f07060fa72d7a0e386952d14a">ALT_UART_FCR_TET_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000030)</td></tr>
<tr class="separator:ga05f1837f07060fa72d7a0e386952d14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Rx Trigger Level - rt </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe3eb4a2a039492f7e6efda666cad17dd"></a><a class="anchor" id="ALT_UART_FCR_RT"></a></p>
<p>This register is configured to implement FIFOs. Bits[7:6], Rx Trigger (or RT): This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt will be generated. In auto flow control mode it is used to determine when the uart_rts_n signal will be de-asserted. It also determines when the uart_dma_rx_req_n signal will be asserted when in certain modes of operation.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaeeb992b21fb8b2d26ae72a1bf40e9765">ALT_UART_FCR_RT_E_ONECHAR</a> </td><td align="left">0x0 </td><td align="left">one character in fifo </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gad955d1dfc6082c9f882e3fd0dde71c2e">ALT_UART_FCR_RT_E_QUARTERFULL</a> </td><td align="left">0x1 </td><td align="left">FIFO 1/4 full </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga981b8257824431d066502bc1f1d2049c">ALT_UART_FCR_RT_E_HALFFULL</a> </td><td align="left">0x2 </td><td align="left">FIFO 1/2 full </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga9c68a7abb39778f7b943825bb006b254">ALT_UART_FCR_RT_E_FULLLESS2</a> </td><td align="left">0x3 </td><td align="left">FIFO 2 less than full </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaeeb992b21fb8b2d26ae72a1bf40e9765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaeeb992b21fb8b2d26ae72a1bf40e9765">ALT_UART_FCR_RT_E_ONECHAR</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaeeb992b21fb8b2d26ae72a1bf40e9765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad955d1dfc6082c9f882e3fd0dde71c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gad955d1dfc6082c9f882e3fd0dde71c2e">ALT_UART_FCR_RT_E_QUARTERFULL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gad955d1dfc6082c9f882e3fd0dde71c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981b8257824431d066502bc1f1d2049c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga981b8257824431d066502bc1f1d2049c">ALT_UART_FCR_RT_E_HALFFULL</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga981b8257824431d066502bc1f1d2049c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c68a7abb39778f7b943825bb006b254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga9c68a7abb39778f7b943825bb006b254">ALT_UART_FCR_RT_E_FULLLESS2</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga9c68a7abb39778f7b943825bb006b254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca001ae1bfafbc0d205b2a2c161eede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga6ca001ae1bfafbc0d205b2a2c161eede">ALT_UART_FCR_RT_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6ca001ae1bfafbc0d205b2a2c161eede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d0e1600bcde55bafe2d33c597c8b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga19d0e1600bcde55bafe2d33c597c8b5d">ALT_UART_FCR_RT_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga19d0e1600bcde55bafe2d33c597c8b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e9ce49386a07c95cd36d446e085eb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga0e9ce49386a07c95cd36d446e085eb40">ALT_UART_FCR_RT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0e9ce49386a07c95cd36d446e085eb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f72bdbb94d37fa4eee91210c432730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga05f72bdbb94d37fa4eee91210c432730">ALT_UART_FCR_RT_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga05f72bdbb94d37fa4eee91210c432730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96254afc5a8154f0687fad494d0fb795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga96254afc5a8154f0687fad494d0fb795">ALT_UART_FCR_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga96254afc5a8154f0687fad494d0fb795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638796cbf6fcdfbbad4f462eccd6e0b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga638796cbf6fcdfbbad4f462eccd6e0b0">ALT_UART_FCR_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga638796cbf6fcdfbbad4f462eccd6e0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4194f475c2dce9bd329732c8ab5529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gabc4194f475c2dce9bd329732c8ab5529">ALT_UART_FCR_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gabc4194f475c2dce9bd329732c8ab5529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2cfe4b6287f334c12de31597ab6eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#gaed2cfe4b6287f334c12de31597ab6eb5">ALT_UART_FCR_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gaed2cfe4b6287f334c12de31597ab6eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___u_a_r_t___f_c_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#struct_a_l_t___u_a_r_t___f_c_r__s">ALT_UART_FCR_s</a></td></tr>
<tr class="separator:struct_a_l_t___u_a_r_t___f_c_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5db767c6b4334e98d2967044c33c3428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga5db767c6b4334e98d2967044c33c3428">ALT_UART_FCR_OFST</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga5db767c6b4334e98d2967044c33c3428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0debdaf466a26669f44def3744d3ff1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga0debdaf466a26669f44def3744d3ff1a">ALT_UART_FCR_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga5db767c6b4334e98d2967044c33c3428">ALT_UART_FCR_OFST</a>))</td></tr>
<tr class="separator:ga0debdaf466a26669f44def3744d3ff1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga08dbeb0771e72d43bff7e7a53780ada6"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#struct_a_l_t___u_a_r_t___f_c_r__s">ALT_UART_FCR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga08dbeb0771e72d43bff7e7a53780ada6">ALT_UART_FCR_t</a></td></tr>
<tr class="separator:ga08dbeb0771e72d43bff7e7a53780ada6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___u_a_r_t___f_c_r__s" id="struct_a_l_t___u_a_r_t___f_c_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_UART_FCR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html">ALT_UART_FCR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a78ea173b836127961e1b4ee19918fdcb"></a>uint32_t</td>
<td class="fieldname">
fifoe: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">FIFO Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaca224fc10181e1e9cdd6579bf8bf129"></a>uint32_t</td>
<td class="fieldname">
rfifor: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">Rx FIFO Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6fb476c33179d618cfd90b2c61e6fb95"></a>uint32_t</td>
<td class="fieldname">
xfifor: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">Tx FIFO Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3f1afbc4a086f91fbd4b663deb597b67"></a>uint32_t</td>
<td class="fieldname">
dmam: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">DMA Mode</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a99884fbecb5f35ceab5b0fd5215df525"></a>uint32_t</td>
<td class="fieldname">
tet: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">Tx Empty Trigger Level</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3768af03f39817a5a467a6d9d161deba"></a>uint32_t</td>
<td class="fieldname">
rt: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">Rx Trigger Level</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acc9bba7c04cf7e6049e8e12b23796d61"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 24</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga7691aa2f7441bc8dc06bb364a9e4e196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a></p>
<p>FIFOs disabled </p>

</div>
</div>
<a class="anchor" id="ga1ef5b025bb2840b2129f5b07883da341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a></p>
<p>FIFOs enabled </p>

</div>
</div>
<a class="anchor" id="gae059368be7aac610e7a8d4c6318eaa3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f7e4c2e5418c7f5f2abde08da822638"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff826b5c2380695f2b5dd381ce87ad44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0e716165bf481ca1f0809e63d7cb877"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3d17c9f788d41d9a8f7589d389ce50ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga550d07c11b2ab8c6983b09cf5e7093a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga5feab5f56ca570ab9d91e1450327bf7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga76bdd27a1baeb54928e30089b2499ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_FIFOE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_FIFOE">ALT_UART_FCR_FIFOE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga71a849d550b51e435c09e2dd50942f88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_E_NORST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a></p>
<p>No Reset of Rx FIFO Control </p>

</div>
</div>
<a class="anchor" id="ga05a72dab9a840244104f990500f62711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_E_RST&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a></p>
<p>Resets of Rx FIFO Control </p>

</div>
</div>
<a class="anchor" id="gacb15e05f60d34494023eb7a57f70ff1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga421a6f28d51da9b970479122686b3b61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ebe8301793661cfda838d535645763e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga642fa3ee7edd666b5c706fbc7d90710e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga97b376fe6ac702515a9c5249b2cb0221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae7b9d6af10964095d38c1b6e7bcb4dd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga8b0bdee51e5638b6f221ca5628468744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad08c224ba989cc558adfc02f9474b023"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RFIFOR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RFIFOR">ALT_UART_FCR_RFIFOR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae36a04bcf401548892832acb021d7706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_E_NORST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a></p>
<p>No Reset of Tx FIFO Control </p>

</div>
</div>
<a class="anchor" id="gadd17da3130c25b07f2c859cb0d0eefff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_E_RST&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a></p>
<p>Resets Tx FIFO Control </p>

</div>
</div>
<a class="anchor" id="gad75c90cd7e22bf82a4d12c0ebfebd8fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga896f6d233b29a5b8656e75a2a028d058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf081cde8cb507a6511a95acaee0f4bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafddad45d2e16105fe073409fc1d845c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaff6e228edf3fd94f0b9a267b51c685a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga04d6b04961691bb03acc7669db96213a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga09425723c285b534a5a186aee7566a81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa16ce54d4ebafcf7acce96867462553c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_XFIFOR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_XFIFOR">ALT_UART_FCR_XFIFOR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga23f0dc7e10138dd6bbd17978fb542dd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_E_SINGLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a></p>
<p>Single DMA Transfer Mode </p>

</div>
</div>
<a class="anchor" id="ga8de437bf26b52f7d24ee69bc5da67718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_E_MULT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a></p>
<p>Multiple DMA Transfer Mode </p>

</div>
</div>
<a class="anchor" id="gabf84d2a345f56aa412368c880b5eb609"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac07d4f2cf4eeebf151d380ccca2a73f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f09cae573c880dfa9e5bb96f36387c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafdb66289bc8d6ad3bf2a77654e1b9a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga83f158da3a15012017098552b6b32352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa68f96b293caf579a4f58270c5d0a2ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga5d1199a9405bed377f34da07559f4abe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab16896bae46304890d801e947601de5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_DMAM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_DMAM">ALT_UART_FCR_DMAM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafe9d96ddfe4ed7a07ba3c5a32f07fa2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_E_FIFOEMPTY&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a></p>
<p>FIFO empty </p>

</div>
</div>
<a class="anchor" id="ga854fd49192c5d1769964703ee6a87ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_E_TWOCHARS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a></p>
<p>Two characters in FIFO </p>

</div>
</div>
<a class="anchor" id="gaaeb34e0ba2bb6e426b26a376567bd27e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_E_QUARTERFULL&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a></p>
<p>FIFO 1/4 full </p>

</div>
</div>
<a class="anchor" id="ga8d26a5496be914ddb0895a554780fbab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_E_HALFFULL&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a></p>
<p>FIFO 1/2 full </p>

</div>
</div>
<a class="anchor" id="ga9ec6547561fedcb9e32a60ea813b6f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga827374bc1c2ea6aaf46ae5c4f38246b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5505636148372ceb16d0ccdd296aa27a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga81d15349afc5e94d56872037776b0a3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_SET_MSK&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafe469b0e9d537b76a0b9cd20882ebd3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_CLR_MSK&#160;&#160;&#160;0xffffffcf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafbc0c5c18c2ab7d75b8c8d7ce9988a87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gabcaae484ef72551ba7fc01bf6de41883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000030) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga05f1837f07060fa72d7a0e386952d14a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_TET_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_TET">ALT_UART_FCR_TET</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaeeb992b21fb8b2d26ae72a1bf40e9765"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_E_ONECHAR&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a></p>
<p>one character in fifo </p>

</div>
</div>
<a class="anchor" id="gad955d1dfc6082c9f882e3fd0dde71c2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_E_QUARTERFULL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a></p>
<p>FIFO 1/4 full </p>

</div>
</div>
<a class="anchor" id="ga981b8257824431d066502bc1f1d2049c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_E_HALFFULL&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a></p>
<p>FIFO 1/2 full </p>

</div>
</div>
<a class="anchor" id="ga9c68a7abb39778f7b943825bb006b254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_E_FULLLESS2&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a></p>
<p>FIFO 2 less than full </p>

</div>
</div>
<a class="anchor" id="ga6ca001ae1bfafbc0d205b2a2c161eede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga19d0e1600bcde55bafe2d33c597c8b5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0e9ce49386a07c95cd36d446e085eb40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga05f72bdbb94d37fa4eee91210c432730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga96254afc5a8154f0687fad494d0fb795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga638796cbf6fcdfbbad4f462eccd6e0b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gabc4194f475c2dce9bd329732c8ab5529"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaed2cfe4b6287f334c12de31597ab6eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ALT_UART_FCR_RT">ALT_UART_FCR_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5db767c6b4334e98d2967044c33c3428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_OFST&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html">ALT_UART_FCR</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga0debdaf466a26669f44def3744d3ff1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART_FCR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga5db767c6b4334e98d2967044c33c3428">ALT_UART_FCR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html">ALT_UART_FCR</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga08dbeb0771e72d43bff7e7a53780ada6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#struct_a_l_t___u_a_r_t___f_c_r__s">ALT_UART_FCR_s</a> <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga08dbeb0771e72d43bff7e7a53780ada6">ALT_UART_FCR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html">ALT_UART_FCR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:06 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
