<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element fifo_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10AX115U3F45E2SGE3" />
 <parameter name="deviceFamily" value="Arria 10" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="fifo_input"
   internal="fifo_0.fifo_input"
   type="conduit"
   dir="end">
  <port name="data" internal="data" />
  <port name="wrreq" internal="wrreq" />
  <port name="rdreq" internal="rdreq" />
  <port name="wrclk" internal="wrclk" />
  <port name="rdclk" internal="rdclk" />
  <port name="aclr" internal="aclr" />
 </interface>
 <interface
   name="fifo_output"
   internal="fifo_0.fifo_output"
   type="conduit"
   dir="end">
  <port name="q" internal="q" />
  <port name="rdusedw" internal="rdusedw" />
  <port name="wrusedw" internal="wrusedw" />
  <port name="rdfull" internal="rdfull" />
  <port name="rdempty" internal="rdempty" />
  <port name="wrfull" internal="wrfull" />
  <port name="wrempty" internal="wrempty" />
 </interface>
 <module name="fifo_0" kind="fifo" version="15.1" enabled="1" autoexport="1">
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Depth" value="256" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="Auto" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_Width" value="543" />
  <parameter name="GUI_dc_aclr" value="true" />
  <parameter name="GUI_delaypipe" value="5" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_msb_usedw" value="true" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_read_aclr_synch" value="true" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_rsFull" value="true" />
  <parameter name="GUI_rsUsedW" value="true" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="true" />
  <parameter name="GUI_wsEmpty" value="true" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_wsUsedW" value="true" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
