Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 25 03:49:08 2022
| Host         : DESKTOP-ICG9OBG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rate_dematcher_control_sets_placed.rpt
| Design       : rate_dematcher
| Device       : xczu7ev
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              12 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             241 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------------+---------------------+------------------+----------------+
|     Clock Signal     |                      Enable Signal                     |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------------------------+---------------------+------------------+----------------+
|  i_clk_130_IBUF_BUFG |                                                        | i_reset_IBUF_inst/O |                1 |              1 |
|  i_clk_260_IBUF_BUFG |                                                        |                     |                3 |              3 |
|  i_clk_260_IBUF_BUFG | sel                                                    | i_reset_IBUF_inst/O |                2 |              5 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory1/RAM_reg_2048_2559_0_0_i_1_n_0    |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory1/RAM_reg_1536_2047_0_0_i_1_n_0    |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory1/RAM_reg_1024_1535_0_0_i_1_n_0    |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory1/RAM_reg_512_1023_0_0_i_1_n_0     |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory1/RAM_reg_0_511_0_0_i_2_n_0        |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory2/RAM_reg_0_511_0_0_i_1__0_n_0     |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory2/RAM_reg_1024_1535_0_0_i_1__0_n_0 |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory2/RAM_reg_2048_2559_0_0_i_1__0_n_0 |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory2/RAM_reg_1536_2047_0_0_i_1__0_n_0 |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory2/RAM_reg_512_1023_0_0_i_1__0_n_0  |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory3/RAM_reg_2048_2559_0_0_i_1__1_n_0 |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory3/RAM_reg_0_511_0_0_i_1__1_n_0     |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory3/RAM_reg_512_1023_0_0_i_1__1_n_0  |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory3/RAM_reg_1024_1535_0_0_i_1__1_n_0 |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG | u_interleaver_memory3/RAM_reg_1536_2047_0_0_i_1__1_n_0 |                     |                1 |              8 |
|  i_clk_260_IBUF_BUFG |                                                        | i_reset_IBUF_inst/O |                6 |             11 |
|  i_clk_260_IBUF_BUFG | interlvrs_output_counter_en                            | i_reset_IBUF_inst/O |                5 |             12 |
|  i_clk_260_IBUF_BUFG | u_nrdivider/r_divisior_0                               | i_reset_IBUF_inst/O |                2 |             13 |
|  i_clk_260_IBUF_BUFG | r_address_gen_pointer_enable                           | i_reset_IBUF_inst/O |                6 |             19 |
|  i_clk_260_IBUF_BUFG | u_nrdivider/r_remainder_1                              | i_reset_IBUF_inst/O |                3 |             23 |
|  i_clk_260_IBUF_BUFG | u_nrdivider/r_quotient[23]_i_1_n_0                     | i_reset_IBUF_inst/O |                3 |             24 |
|  i_clk_260_IBUF_BUFG | i_enable_IBUF_inst/O                                   | i_reset_IBUF_inst/O |                6 |             37 |
|  i_clk_260_IBUF_BUFG | r_read_pointer_enable                                  | i_reset_IBUF_inst/O |                8 |             37 |
|  i_clk_260_IBUF_BUFG | load                                                   | i_reset_IBUF_inst/O |               14 |             71 |
+----------------------+--------------------------------------------------------+---------------------+------------------+----------------+


