INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/match_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module match_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-2845] overwriting previous definition of module top_module [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/top_module.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [C:/Users/admin/Learning/FPGA-projects/order_matching_engine/order_matching_engine.srcs/sim_1/new/testbench.v:76]
