Simulator report for mic1
Mon Dec 02 18:40:22 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.4 us       ;
; Simulation Netlist Size     ; 74 nodes     ;
; Simulation Coverage         ;      40.57 % ;
; Total Number of Transitions ; 168          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5T144C6  ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                               ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                ; Timing        ;
; Start time                                                                                 ; 0 ns                                                  ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                   ;               ;
; Vector input source                                                                        ; C:/Users/elcio/Documents/MIC1/CONTROL_UNIT_bipush.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                    ; On            ;
; Check outputs                                                                              ; Off                                                   ; Off           ;
; Report simulation coverage                                                                 ; On                                                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                   ; Off           ;
; Detect glitches                                                                            ; Off                                                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                  ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------+
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      40.57 % ;
; Total nodes checked                                 ; 74           ;
; Total output ports checked                          ; 106          ;
; Total output ports with complete 1/0-value coverage ; 43           ;
; Total output ports with no 1/0-value coverage       ; 59           ;
; Total output ports with no 1-value coverage         ; 59           ;
; Total output ports with no 0-value coverage         ; 63           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                      ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[27] ; portadataout0    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[28] ; portadataout1    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[31] ; portadataout4    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[21] ; portadataout3    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[26] ; portadataout8    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[9]  ; portadataout0    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[10] ; portadataout1    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[13] ; portadataout4    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[16] ; portadataout7    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[0]  ; portadataout0    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[1]  ; portadataout1    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[2]  ; portadataout2    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[4]  ; portadataout4    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[6]  ; portadataout6    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[7]  ; portadataout7    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[8]  ; portadataout8    ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[4]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[4]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[1]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[1]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[0]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[0]                                                              ; combout          ;
; |CONTROL_UNIT|MIR[31]                                                                                          ; |CONTROL_UNIT|MIR[31]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[28]                                                                                          ; |CONTROL_UNIT|MIR[28]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[27]                                                                                          ; |CONTROL_UNIT|MIR[27]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[26]                                                                                          ; |CONTROL_UNIT|MIR[26]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[21]                                                                                          ; |CONTROL_UNIT|MIR[21]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[16]                                                                                          ; |CONTROL_UNIT|MIR[16]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[13]                                                                                          ; |CONTROL_UNIT|MIR[13]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[10]                                                                                          ; |CONTROL_UNIT|MIR[10]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[9]                                                                                           ; |CONTROL_UNIT|MIR[9]                                                                                     ; padio            ;
; |CONTROL_UNIT|MIR[8]                                                                                           ; |CONTROL_UNIT|MIR[8]                                                                                     ; padio            ;
; |CONTROL_UNIT|MIR[7]                                                                                           ; |CONTROL_UNIT|MIR[7]                                                                                     ; padio            ;
; |CONTROL_UNIT|MIR[6]                                                                                           ; |CONTROL_UNIT|MIR[6]                                                                                     ; padio            ;
; |CONTROL_UNIT|MIR[4]                                                                                           ; |CONTROL_UNIT|MIR[4]                                                                                     ; padio            ;
; |CONTROL_UNIT|MIR[2]                                                                                           ; |CONTROL_UNIT|MIR[2]                                                                                     ; padio            ;
; |CONTROL_UNIT|MIR[1]                                                                                           ; |CONTROL_UNIT|MIR[1]                                                                                     ; padio            ;
; |CONTROL_UNIT|MIR[0]                                                                                           ; |CONTROL_UNIT|MIR[0]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[4]                                                                                           ; |CONTROL_UNIT|MPC[4]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[1]                                                                                           ; |CONTROL_UNIT|MPC[1]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[0]                                                                                           ; |CONTROL_UNIT|MPC[0]                                                                                     ; padio            ;
; |CONTROL_UNIT|MBR_IN[6]                                                                                        ; |CONTROL_UNIT|MBR_IN[6]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[3]                                                                                        ; |CONTROL_UNIT|MBR_IN[3]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[1]                                                                                        ; |CONTROL_UNIT|MBR_IN[1]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|CLOCK                                                                                            ; |CONTROL_UNIT|CLOCK~corein                                                                               ; combout          ;
; |CONTROL_UNIT|CLOCK~clkctrl                                                                                    ; |CONTROL_UNIT|CLOCK~clkctrl                                                                              ; outclk           ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                      ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[29] ; portadataout2    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[30] ; portadataout3    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[32] ; portadataout5    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[33] ; portadataout6    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[34] ; portadataout7    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[35] ; portadataout8    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[19] ; portadataout1    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[22] ; portadataout4    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[23] ; portadataout5    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[24] ; portadataout6    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[25] ; portadataout7    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[11] ; portadataout2    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[12] ; portadataout3    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[14] ; portadataout5    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[15] ; portadataout6    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[17] ; portadataout8    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[3]  ; portadataout3    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[5]  ; portadataout5    ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst1                                                                       ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst1                                                                 ; regout           ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst8                                                                       ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst8                                                                 ; regout           ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst6~0                                                                     ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst6~0                                                               ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst6                                                                       ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst6                                                                 ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[7]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[7]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[6]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[6]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[5]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[5]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[3]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[3]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[2]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[2]                                                              ; combout          ;
; |CONTROL_UNIT|MIR[35]                                                                                          ; |CONTROL_UNIT|MIR[35]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[34]                                                                                          ; |CONTROL_UNIT|MIR[34]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[33]                                                                                          ; |CONTROL_UNIT|MIR[33]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[32]                                                                                          ; |CONTROL_UNIT|MIR[32]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[30]                                                                                          ; |CONTROL_UNIT|MIR[30]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[29]                                                                                          ; |CONTROL_UNIT|MIR[29]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[25]                                                                                          ; |CONTROL_UNIT|MIR[25]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[24]                                                                                          ; |CONTROL_UNIT|MIR[24]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[23]                                                                                          ; |CONTROL_UNIT|MIR[23]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[22]                                                                                          ; |CONTROL_UNIT|MIR[22]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[19]                                                                                          ; |CONTROL_UNIT|MIR[19]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[17]                                                                                          ; |CONTROL_UNIT|MIR[17]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[15]                                                                                          ; |CONTROL_UNIT|MIR[15]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[14]                                                                                          ; |CONTROL_UNIT|MIR[14]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[12]                                                                                          ; |CONTROL_UNIT|MIR[12]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[11]                                                                                          ; |CONTROL_UNIT|MIR[11]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[5]                                                                                           ; |CONTROL_UNIT|MIR[5]                                                                                     ; padio            ;
; |CONTROL_UNIT|MIR[3]                                                                                           ; |CONTROL_UNIT|MIR[3]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[8]                                                                                           ; |CONTROL_UNIT|MPC[8]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[7]                                                                                           ; |CONTROL_UNIT|MPC[7]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[6]                                                                                           ; |CONTROL_UNIT|MPC[6]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[5]                                                                                           ; |CONTROL_UNIT|MPC[5]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[3]                                                                                           ; |CONTROL_UNIT|MPC[3]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[2]                                                                                           ; |CONTROL_UNIT|MPC[2]                                                                                     ; padio            ;
; |CONTROL_UNIT|MBR_IN[7]                                                                                        ; |CONTROL_UNIT|MBR_IN[7]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[5]                                                                                        ; |CONTROL_UNIT|MBR_IN[5]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[4]                                                                                        ; |CONTROL_UNIT|MBR_IN[4]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[2]                                                                                        ; |CONTROL_UNIT|MBR_IN[2]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[0]                                                                                        ; |CONTROL_UNIT|MBR_IN[0]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|Z                                                                                                ; |CONTROL_UNIT|Z~corein                                                                                   ; combout          ;
; |CONTROL_UNIT|N                                                                                                ; |CONTROL_UNIT|N~corein                                                                                   ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst8~feeder                                                                ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst8~feeder                                                          ; combout          ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                      ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[29] ; portadataout2    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[30] ; portadataout3    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[32] ; portadataout5    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[33] ; portadataout6    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[34] ; portadataout7    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[35] ; portadataout8    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[18] ; portadataout0    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[19] ; portadataout1    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[20] ; portadataout2    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[22] ; portadataout4    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[23] ; portadataout5    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[24] ; portadataout6    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18 ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[25] ; portadataout7    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[11] ; portadataout2    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[12] ; portadataout3    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[14] ; portadataout5    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[15] ; portadataout6    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[17] ; portadataout8    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[3]  ; portadataout3    ;
; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |CONTROL_UNIT|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[5]  ; portadataout5    ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst1                                                                       ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst1                                                                 ; regout           ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst8                                                                       ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst8                                                                 ; regout           ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst6~0                                                                     ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst6~0                                                               ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst6                                                                       ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst6                                                                 ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[7]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[7]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[6]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[6]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[5]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[5]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[3]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[3]                                                              ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[2]                                                                    ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst9[2]                                                              ; combout          ;
; |CONTROL_UNIT|MIR[35]                                                                                          ; |CONTROL_UNIT|MIR[35]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[34]                                                                                          ; |CONTROL_UNIT|MIR[34]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[33]                                                                                          ; |CONTROL_UNIT|MIR[33]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[32]                                                                                          ; |CONTROL_UNIT|MIR[32]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[30]                                                                                          ; |CONTROL_UNIT|MIR[30]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[29]                                                                                          ; |CONTROL_UNIT|MIR[29]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[25]                                                                                          ; |CONTROL_UNIT|MIR[25]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[24]                                                                                          ; |CONTROL_UNIT|MIR[24]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[23]                                                                                          ; |CONTROL_UNIT|MIR[23]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[22]                                                                                          ; |CONTROL_UNIT|MIR[22]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[20]                                                                                          ; |CONTROL_UNIT|MIR[20]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[19]                                                                                          ; |CONTROL_UNIT|MIR[19]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[18]                                                                                          ; |CONTROL_UNIT|MIR[18]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[17]                                                                                          ; |CONTROL_UNIT|MIR[17]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[15]                                                                                          ; |CONTROL_UNIT|MIR[15]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[14]                                                                                          ; |CONTROL_UNIT|MIR[14]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[12]                                                                                          ; |CONTROL_UNIT|MIR[12]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[11]                                                                                          ; |CONTROL_UNIT|MIR[11]                                                                                    ; padio            ;
; |CONTROL_UNIT|MIR[5]                                                                                           ; |CONTROL_UNIT|MIR[5]                                                                                     ; padio            ;
; |CONTROL_UNIT|MIR[3]                                                                                           ; |CONTROL_UNIT|MIR[3]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[8]                                                                                           ; |CONTROL_UNIT|MPC[8]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[7]                                                                                           ; |CONTROL_UNIT|MPC[7]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[6]                                                                                           ; |CONTROL_UNIT|MPC[6]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[5]                                                                                           ; |CONTROL_UNIT|MPC[5]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[3]                                                                                           ; |CONTROL_UNIT|MPC[3]                                                                                     ; padio            ;
; |CONTROL_UNIT|MPC[2]                                                                                           ; |CONTROL_UNIT|MPC[2]                                                                                     ; padio            ;
; |CONTROL_UNIT|MBR_IN[7]                                                                                        ; |CONTROL_UNIT|MBR_IN[7]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[5]                                                                                        ; |CONTROL_UNIT|MBR_IN[5]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[4]                                                                                        ; |CONTROL_UNIT|MBR_IN[4]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[2]                                                                                        ; |CONTROL_UNIT|MBR_IN[2]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|MBR_IN[0]                                                                                        ; |CONTROL_UNIT|MBR_IN[0]~corein                                                                           ; combout          ;
; |CONTROL_UNIT|Z                                                                                                ; |CONTROL_UNIT|Z~corein                                                                                   ; combout          ;
; |CONTROL_UNIT|N                                                                                                ; |CONTROL_UNIT|N~corein                                                                                   ; combout          ;
; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst8~feeder                                                                ; |CONTROL_UNIT|MPC_GENERATOR:inst21|inst8~feeder                                                          ; combout          ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 02 18:40:21 2024
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Info (324025): Using vector source file "C:/Users/elcio/Documents/MIC1/CONTROL_UNIT_bipush.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "write_enable" in design.
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      40.57 %
Info (328052): Number of transitions in simulation is 168
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4488 megabytes
    Info: Processing ended: Mon Dec 02 18:40:22 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


