INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_insert_header
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:108]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:109]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project-Vivado/project_axi_stream_insert_header.srcs/sim_1/new/axi_stream_insert_header_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_insert_header_tb
