/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [38:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [25:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [22:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  reg [10:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [2:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_58z;
  wire [8:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_61z;
  wire [10:0] celloutsig_0_63z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_82z;
  reg [3:0] celloutsig_0_88z;
  wire [13:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [35:0] celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [12:0] _00_;
  always_latch
    if (!clkin_data[64]) _00_ = 13'h0000;
    else if (clkin_data[0]) _00_ = { celloutsig_0_40z[1], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_27z };
  assign celloutsig_0_61z[13:1] = _00_;
  assign celloutsig_0_36z = ~celloutsig_0_25z;
  assign celloutsig_0_3z = ~celloutsig_0_0z[10];
  assign celloutsig_0_51z = ~celloutsig_0_33z;
  assign celloutsig_1_3z = ~celloutsig_1_1z;
  assign celloutsig_1_18z = ~celloutsig_1_15z;
  assign celloutsig_0_21z = ~celloutsig_0_18z[1];
  assign celloutsig_0_26z = ~celloutsig_0_10z[8];
  assign celloutsig_0_39z = ~((celloutsig_0_31z | celloutsig_0_19z[1]) & (celloutsig_0_14z[7] | celloutsig_0_31z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[173]) & (in_data[165] | in_data[106]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[9] | celloutsig_0_0z[2]) & (in_data[83] | in_data[4]));
  assign celloutsig_0_28z = ~((celloutsig_0_12z | celloutsig_0_22z[1]) & (celloutsig_0_24z[18] | celloutsig_0_14z[5]));
  assign celloutsig_0_31z = ~((celloutsig_0_12z | celloutsig_0_7z) & (celloutsig_0_1z | celloutsig_0_18z[16]));
  assign celloutsig_0_27z = celloutsig_0_23z | ~(celloutsig_0_1z);
  assign celloutsig_0_34z = celloutsig_0_23z ^ celloutsig_0_11z;
  assign celloutsig_0_7z = celloutsig_0_2z[8] ^ celloutsig_0_2z[3];
  assign celloutsig_1_6z = celloutsig_1_0z ^ in_data[166];
  assign celloutsig_0_58z = { celloutsig_0_55z[1:0], celloutsig_0_51z, celloutsig_0_34z } / { 1'h1, celloutsig_0_24z[6:4] };
  assign celloutsig_0_5z = in_data[65:57] / { 1'h1, celloutsig_0_2z[7:0] };
  assign celloutsig_1_11z = in_data[122:117] / { 1'h1, celloutsig_1_2z[7:4], 1'h1 };
  assign celloutsig_0_16z = { celloutsig_0_0z[26:22], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_9z } / { 1'h1, celloutsig_0_0z[9:4], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_35z = celloutsig_0_22z[1] & ~(celloutsig_0_29z[1]);
  assign celloutsig_1_0z = in_data[121] & ~(in_data[107]);
  assign celloutsig_0_11z = in_data[35] & ~(1'h0);
  assign celloutsig_0_12z = celloutsig_0_7z & ~(celloutsig_0_4z[1]);
  assign celloutsig_0_25z = celloutsig_0_11z & ~(in_data[50]);
  assign celloutsig_0_24z = celloutsig_0_0z[31:9] % { 1'h1, celloutsig_0_14z[1], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_17z };
  assign celloutsig_0_29z = celloutsig_0_14z[6:3] % { 1'h1, celloutsig_0_5z[4:2] };
  assign celloutsig_0_41z = { celloutsig_0_36z, celloutsig_0_39z, celloutsig_0_20z } % { 1'h1, celloutsig_0_0z[31], celloutsig_0_35z };
  assign celloutsig_1_2z = in_data[182:160] % { 1'h1, in_data[166:146], celloutsig_1_1z };
  assign celloutsig_0_14z = celloutsig_0_13z[8:0] % { 1'h1, in_data[70:64], celloutsig_0_12z };
  assign celloutsig_0_40z = { celloutsig_0_17z, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_39z } * celloutsig_0_5z[7:0];
  assign celloutsig_0_55z = { celloutsig_0_4z[1], celloutsig_0_53z, celloutsig_0_28z } * celloutsig_0_24z[15:13];
  assign celloutsig_0_63z = { celloutsig_0_58z[2:0], celloutsig_0_7z, celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_26z } * celloutsig_0_61z[11:1];
  assign celloutsig_0_82z = celloutsig_0_63z[8:3] * celloutsig_0_5z[6:1];
  assign celloutsig_0_89z = { 1'h0, celloutsig_0_41z, celloutsig_0_9z, celloutsig_0_82z } * celloutsig_0_18z[13:0];
  assign celloutsig_0_9z = celloutsig_0_0z[4:1] * celloutsig_0_5z[5:2];
  assign celloutsig_1_12z = celloutsig_1_10z * { celloutsig_1_8z[12], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_13z = { 1'h1, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_1z, 1'h1, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z } * { in_data[135:114], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_13z[35:20], celloutsig_1_12z, 1'h1 } * { celloutsig_1_2z[18:4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_10z = celloutsig_0_0z[26:18] * { celloutsig_0_0z[30:28], celloutsig_0_7z, celloutsig_0_4z, 1'h0, celloutsig_0_1z };
  assign celloutsig_0_18z = in_data[42:26] * { celloutsig_0_13z[23:17], 1'h0, celloutsig_0_10z };
  assign celloutsig_0_19z = celloutsig_0_5z[6:0] * { in_data[15:14], celloutsig_0_17z };
  assign celloutsig_0_4z = celloutsig_0_0z[10] ? { in_data[81:80], celloutsig_0_1z } : { in_data[39], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_7z ? { in_data[133:116], 1'h1 } : { celloutsig_1_2z[20:7], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, 1'h0, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_1z ? { in_data[103:101], celloutsig_1_6z } : { celloutsig_1_2z[6:5], 1'h1, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_13z[9] ? { celloutsig_1_14z[9:0], celloutsig_1_0z, 1'h1, celloutsig_1_1z, celloutsig_1_18z } : celloutsig_1_8z[13:0];
  assign celloutsig_0_17z = celloutsig_0_4z[0] ? celloutsig_0_14z[5:1] : celloutsig_0_16z[12:8];
  assign celloutsig_0_22z = celloutsig_0_15z ? { celloutsig_0_0z[7:5], celloutsig_0_20z, celloutsig_0_19z } : { celloutsig_0_2z[8], celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_33z = | celloutsig_0_17z[4:1];
  assign celloutsig_0_8z = | celloutsig_0_0z[27:24];
  assign celloutsig_1_7z = | { celloutsig_1_2z[4], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_15z = | { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_15z = | { celloutsig_0_14z[7:2], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_23z = | { celloutsig_0_5z[7:5], celloutsig_0_1z };
  assign celloutsig_0_53z = celloutsig_0_41z[2] & celloutsig_0_24z[4];
  assign celloutsig_0_20z = celloutsig_0_13z[8] & celloutsig_0_5z[7];
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z } ~^ in_data[53:28];
  always_latch
    if (!celloutsig_1_15z) celloutsig_0_0z = 39'h0000000000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[44:6];
  always_latch
    if (celloutsig_1_15z) celloutsig_0_2z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[14:5], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_15z) celloutsig_0_88z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_88z = celloutsig_0_19z[5:2];
  assign celloutsig_0_61z[0] = 1'h0;
  assign { out_data[128], out_data[109:96], out_data[35:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
