###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:24:39 2022
#  Design:            Integrator
#  Command:           timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.555
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.404
- Arrival Time                 23.678
= Slack Time                   25.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   25.726 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   25.727 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   26.192 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   26.196 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   26.721 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   26.725 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   28.278 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   28.312 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   28.986 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   29.008 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   29.621 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   29.621 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   30.292 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   30.292 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   31.334 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   31.334 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   32.209 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   32.209 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   33.093 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   33.093 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   33.983 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   33.983 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   34.905 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   34.906 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   35.833 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   35.834 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   36.722 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   36.722 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   37.660 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   37.676 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   38.588 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   38.589 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   39.615 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   39.671 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   40.541 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   40.541 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   41.379 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   41.379 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.490 |   42.217 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.491 |   42.217 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.324 |   43.050 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.325 |   43.051 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.158 |   43.884 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.158 |   43.884 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  19.012 |   44.738 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.012 |   44.738 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.840 |  19.852 |   45.578 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.853 |   45.579 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.835 |  20.687 |   46.414 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.688 |   46.414 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.826 |  21.514 |   47.240 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.514 |   47.240 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.832 |  22.346 |   48.072 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.346 |   48.072 | 
     | add_123_40/g517/CO                  |   v   | add_123_40/n_40                  | FA_5VX1    | 0.737 |  23.083 |   48.809 | 
     | add_123_40/g516/A                   |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  23.083 |   48.809 | 
     | add_123_40/g516/Q                   |   v   | Out[21]                          | EO3_5VX1   | 0.545 |  23.629 |   49.355 | 
     | Delay2_reg_reg[0][21]/D             |   v   | Out[21]                          | DFRRQ_5VX1 | 0.050 |  23.678 |   49.404 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -25.726 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -25.726 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -25.279 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -25.276 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.956 |  -24.771 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.960 |  -24.766 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.535
- Arrival Time                 23.485
= Slack Time                   26.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   26.050 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   26.050 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   26.516 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   26.520 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   27.045 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   27.049 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   28.602 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   28.636 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   29.310 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   29.332 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   29.945 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   29.945 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   30.616 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   30.616 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   31.658 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   31.658 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   32.533 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   32.533 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   33.417 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   33.417 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   34.307 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   34.307 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   35.229 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   35.230 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   36.157 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   36.158 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   37.046 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   37.046 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   37.984 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   38.000 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   38.912 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   38.913 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   39.939 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   39.995 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   40.865 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   40.865 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   41.703 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   41.703 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.490 |   42.541 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.491 |   42.541 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.324 |   43.374 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.325 |   43.375 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.158 |   44.208 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.158 |   44.208 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  19.012 |   45.062 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.012 |   45.062 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.840 |  19.852 |   45.902 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.853 |   45.903 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.835 |  20.687 |   46.738 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.688 |   46.738 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.826 |  21.514 |   47.564 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.514 |   47.564 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.832 |  22.346 |   48.396 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.346 |   48.396 | 
     | add_123_40/g517/S                   |   ^   | Out[20]                          | FA_5VX1    | 1.124 |  23.470 |   49.520 | 
     | Delay2_reg_reg[0][20]/D             |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.015 |  23.485 |   49.535 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -26.050 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -26.050 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -25.603 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -25.600 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -25.095 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.960 |  -25.090 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 22.627
= Slack Time                   26.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   26.910 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   26.911 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   27.376 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   27.380 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   27.905 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   27.909 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   29.462 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   29.497 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   30.170 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   30.192 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   30.805 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   30.805 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   31.476 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   31.476 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   32.518 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   32.518 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   33.393 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   33.393 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   34.277 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   34.278 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   35.167 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   35.167 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   36.089 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   36.090 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   37.017 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   37.018 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   37.906 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   37.906 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   38.844 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   38.860 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   39.772 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   39.773 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   40.799 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   40.855 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   41.725 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   41.726 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   42.563 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   42.563 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.490 |   43.401 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.491 |   43.401 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.324 |   44.235 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.325 |   44.235 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.158 |   45.068 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.158 |   45.069 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  19.012 |   45.922 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.012 |   45.922 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.840 |  19.852 |   46.763 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.853 |   46.763 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.835 |  20.687 |   47.598 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.688 |   47.598 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.826 |  21.514 |   48.424 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.514 |   48.424 | 
     | add_123_40/g518/S                   |   ^   | Out[19]                          | FA_5VX1    | 1.113 |  22.627 |   49.537 | 
     | Delay2_reg_reg[0][19]/D             |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  22.627 |   49.537 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -26.910 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -26.911 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -26.463 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -26.460 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -25.955 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.960 |  -25.951 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.533
- Arrival Time                 21.844
= Slack Time                   27.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   27.689 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   27.690 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   28.155 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   28.159 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   28.684 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   28.688 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   30.242 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   30.276 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   30.949 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   30.971 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   31.584 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   31.584 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   32.255 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   32.255 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   33.297 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   33.297 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   34.172 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   34.172 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   35.056 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   35.057 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   35.946 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   35.947 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   36.869 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   36.869 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   37.796 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   37.797 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   38.685 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   38.685 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   39.623 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   39.639 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   40.551 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   40.552 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   41.578 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   41.634 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   42.504 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   42.505 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   43.342 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   43.343 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.490 |   44.180 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.491 |   44.180 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.324 |   45.014 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.325 |   45.014 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.158 |   45.847 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.158 |   45.848 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  19.012 |   46.701 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.012 |   46.702 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.840 |  19.852 |   47.542 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.853 |   47.542 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.835 |  20.687 |   48.377 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.688 |   48.377 | 
     | add_123_40/g519/S                   |   ^   | Out[18]                          | FA_5VX1    | 1.143 |  21.830 |   49.520 | 
     | Delay2_reg_reg[0][18]/D             |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.014 |  21.844 |   49.533 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -27.689 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -27.690 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -27.242 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -27.239 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -26.734 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.959 |  -26.730 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.539
- Arrival Time                 20.949
= Slack Time                   28.590
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   28.590 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   28.590 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   29.056 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   29.060 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   29.585 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   29.589 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   31.142 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   31.176 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   31.850 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   31.872 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   32.485 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   32.485 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   33.156 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   33.156 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   34.197 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   34.198 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   35.073 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   35.073 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   35.957 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   35.957 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   36.847 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   36.847 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   37.769 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   37.770 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   38.697 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   38.698 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   39.586 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   39.586 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   40.524 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   40.540 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   41.452 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   41.452 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   42.479 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   42.535 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   43.405 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   43.405 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   44.243 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   44.243 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.490 |   45.080 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.491 |   45.081 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.324 |   45.914 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.325 |   45.915 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.158 |   46.748 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.158 |   46.748 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  19.012 |   47.602 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.012 |   47.602 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.840 |  19.852 |   48.442 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.853 |   48.443 | 
     | add_123_40/g520/S                   |   ^   | Out[17]                          | FA_5VX1    | 1.097 |  20.949 |   49.539 | 
     | Delay2_reg_reg[0][17]/D             |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  20.949 |   49.539 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -28.590 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -28.590 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -28.143 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -28.140 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -27.635 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.959 |  -27.631 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.538
- Arrival Time                 20.122
= Slack Time                   29.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   29.415 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   29.416 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   29.881 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   29.885 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   30.410 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   30.414 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   31.968 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   32.002 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   32.675 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   32.697 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   33.310 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   33.310 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   33.981 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   33.981 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   35.023 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   35.023 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   35.898 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   35.898 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   36.782 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   36.783 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   37.672 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   37.673 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   38.595 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   38.595 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   39.522 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   39.523 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   40.411 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   40.411 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   41.349 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   41.365 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   42.277 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   42.278 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   43.304 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   43.360 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   44.230 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   44.231 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   45.068 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   45.069 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.490 |   45.906 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.491 |   45.906 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.324 |   46.740 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.325 |   46.740 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.158 |   47.573 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.158 |   47.574 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  19.012 |   48.427 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.012 |   48.428 | 
     | add_123_40/g521/S                   |   ^   | Out[16]                          | FA_5VX1    | 1.110 |  20.122 |   49.537 | 
     | Delay2_reg_reg[0][16]/D             |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  20.122 |   49.538 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -29.415 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -29.416 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -28.968 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -28.965 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -28.460 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.003 |   0.959 |  -28.457 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 19.259
= Slack Time                   30.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   30.277 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   30.277 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   30.743 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   30.747 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   31.272 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   31.276 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   32.829 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   32.863 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   33.537 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   33.559 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   34.172 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   34.172 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   34.843 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   34.843 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   35.884 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   35.885 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   36.760 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   36.760 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   37.644 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   37.644 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   38.534 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   38.534 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   39.456 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   39.457 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   40.384 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   40.385 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   41.273 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   41.273 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   42.211 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   42.227 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   43.139 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   43.139 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   44.166 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   44.222 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   45.092 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   45.092 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   45.930 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   45.930 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.490 |   46.767 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.491 |   46.768 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.324 |   47.601 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.325 |   47.602 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.158 |   48.435 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.158 |   48.435 | 
     | add_123_40/g522/S                   |   ^   | Out[15]                          | FA_5VX1    | 1.101 |  19.259 |   49.536 | 
     | Delay2_reg_reg[0][15]/D             |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  19.259 |   49.537 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -30.277 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -30.277 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -29.830 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -29.827 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -29.322 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.957 |  -29.320 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 18.422
= Slack Time                   31.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.115 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   31.115 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   31.581 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   31.584 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   32.110 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   32.113 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   33.667 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   33.701 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   34.375 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   34.396 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   35.010 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   35.010 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   35.681 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   35.681 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   36.722 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   36.722 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   37.597 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   37.598 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   38.482 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   38.482 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   39.372 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   39.372 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   40.294 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   40.294 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   41.222 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   41.222 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   42.110 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   42.111 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   43.048 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   43.065 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   43.977 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   43.977 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   45.003 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   45.059 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   45.930 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   45.930 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   46.768 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   46.768 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.490 |   47.605 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.491 |   47.605 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.324 |   48.439 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.325 |   48.439 | 
     | add_123_40/g523/S                   |   ^   | Out[14]                          | FA_5VX1    | 1.097 |  18.422 |   49.537 | 
     | Delay2_reg_reg[0][14]/D             |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  18.422 |   49.537 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -31.115 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -31.115 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -30.667 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -30.665 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -30.160 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.957 |  -30.158 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 17.591
= Slack Time                   31.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.946 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   31.947 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   32.412 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   32.416 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   32.941 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   32.945 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   34.499 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   34.533 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   35.206 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   35.228 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   35.841 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   35.841 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   36.512 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   36.512 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   37.554 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   37.554 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   38.429 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   38.429 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   39.313 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   39.314 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   40.203 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   40.204 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   41.126 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   41.126 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   42.053 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   42.054 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   42.942 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   42.942 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   43.880 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   43.896 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   44.808 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   44.809 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   45.835 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   45.891 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   46.761 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   46.762 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   47.599 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   47.600 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.490 |   48.437 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.491 |   48.437 | 
     | add_123_40/g524/S                   |   ^   | Out[13]                          | FA_5VX1    | 1.100 |  17.591 |   49.537 | 
     | Delay2_reg_reg[0][13]/D             |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  17.591 |   49.537 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -31.946 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -31.947 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -31.499 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -31.496 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -30.992 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -30.989 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 16.756
= Slack Time                   32.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   32.781 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   32.782 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   33.247 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   33.251 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   33.776 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   33.780 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   35.333 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   35.368 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   36.041 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   36.063 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   36.676 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   36.676 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   37.347 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   37.347 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   38.389 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   38.389 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   39.264 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   39.264 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   40.148 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   40.149 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   41.038 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   41.038 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   41.960 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   41.961 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   42.888 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   42.889 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   43.777 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   43.777 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   44.715 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   44.731 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   45.643 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   45.644 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   46.670 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   46.726 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   47.596 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   47.597 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.653 |   48.434 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.653 |   48.434 | 
     | add_123_40/g525/S                   |   ^   | Out[12]                          | FA_5VX1    | 1.102 |  16.756 |   49.537 | 
     | Delay2_reg_reg[0][12]/D             |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  16.756 |   49.537 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -32.781 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -32.781 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -32.334 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -32.331 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -31.827 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -31.824 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 15.913
= Slack Time                   33.624
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   33.624 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   33.625 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   34.090 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   34.094 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   34.619 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   34.623 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   36.176 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   36.211 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   36.884 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   36.906 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   37.519 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   37.519 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   38.190 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   38.190 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   39.232 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   39.232 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   40.107 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   40.107 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   40.991 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   40.992 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   41.881 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   41.881 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   42.803 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   42.804 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   43.731 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   43.732 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   44.620 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   44.620 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   45.558 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   45.574 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   46.486 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   46.487 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   47.513 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   47.569 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  14.815 |   48.439 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.815 |   48.440 | 
     | add_123_40/g526/S                   |   ^   | Out[11]                          | FA_5VX1    | 1.097 |  15.913 |   49.537 | 
     | Delay2_reg_reg[0][11]/D             |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  15.913 |   49.537 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -33.624 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -33.624 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -33.177 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -33.174 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -32.670 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -32.667 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.531
- Arrival Time                 15.148
= Slack Time                   34.384
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   34.384 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   34.384 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   34.850 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   34.853 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   35.379 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   35.382 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   36.936 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   36.970 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   37.644 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   37.665 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   38.279 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   38.279 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   38.950 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   38.950 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   39.991 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   39.992 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   40.866 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   40.867 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   41.751 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   41.751 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   42.641 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   42.641 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   43.563 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   43.563 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   44.491 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   44.491 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   45.379 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   45.380 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   46.317 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   46.334 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   47.246 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   47.246 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  13.889 |   48.272 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  13.944 |   48.328 | 
     | add_123_40/g527/S                   |   ^   | Out[10]                          | FA_5VX1    | 1.193 |  15.138 |   49.522 | 
     | Delay2_reg_reg[0][10]/D             |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.010 |  15.148 |   49.531 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -34.384 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -34.384 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -33.936 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -33.934 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -33.429 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -33.426 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.526
- Arrival Time                 14.195
= Slack Time                   35.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   35.331 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   35.331 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   35.797 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   35.800 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   36.326 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   36.329 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   37.883 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   37.917 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   38.591 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   38.612 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   39.225 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   39.226 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   39.897 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   39.897 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   40.938 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   40.938 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   41.813 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   41.814 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   42.698 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   42.698 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   43.587 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   43.588 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   44.510 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   44.510 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   45.438 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   45.438 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   46.326 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   46.327 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   47.264 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   47.281 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  12.862 |   48.193 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.862 |   48.193 | 
     | add_123_40/g528/S                   |   ^   | Out[9]                           | FA_5VX1    | 1.303 |  14.165 |   49.496 | 
     | Delay2_reg_reg[0][9]/D              |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.031 |  14.195 |   49.526 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -35.331 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -35.331 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -34.883 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -34.881 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -34.367 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.968 |  -34.363 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.441
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.513
- Arrival Time                 13.280
= Slack Time                   36.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   36.233 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   36.233 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   36.699 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   36.702 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   37.228 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   37.231 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   38.785 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   38.819 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   39.493 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   39.514 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   40.127 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   40.128 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   40.799 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   40.799 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   41.840 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   41.840 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   42.715 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   42.716 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   43.600 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   43.600 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   44.489 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   44.490 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   45.412 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   45.412 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   46.340 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   46.340 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   47.228 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   47.229 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.934 |   48.166 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.950 |   48.183 | 
     | add_123_40/g529/S                   |   ^   | Out[8]                           | FA_5VX1    | 1.298 |  13.248 |   49.481 | 
     | Delay2_reg_reg[0][8]/D              |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.032 |  13.280 |   49.513 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -36.233 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -36.233 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -35.785 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -35.782 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -35.280 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.954 |  -35.279 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.429
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.525
- Arrival Time                 12.228
= Slack Time                   37.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   37.296 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   37.296 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   37.762 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   37.766 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   38.291 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   38.295 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   39.848 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   39.882 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   40.556 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   40.578 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   41.191 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   41.191 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   41.862 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   41.862 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   42.904 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   42.904 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   43.779 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   43.779 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   44.663 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   44.664 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   45.553 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   45.553 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   46.475 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   46.476 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   47.403 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   47.404 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  10.996 |   48.292 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.996 |   48.292 | 
     | add_123_40/g530/S                   |   ^   | Out[7]                           | FA_5VX1    | 1.198 |  12.194 |   49.490 | 
     | Delay2_reg_reg[0][7]/D              |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.034 |  12.228 |   49.525 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -37.296 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -37.296 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -36.849 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -36.845 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -36.344 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.953 |  -36.343 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.429
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.525
- Arrival Time                 11.315
= Slack Time                   38.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   38.209 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   38.209 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   38.675 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   38.679 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   39.204 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   39.208 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   40.761 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   40.795 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   41.469 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   41.491 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   42.104 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   42.104 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   42.775 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   42.775 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   43.817 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   43.817 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   44.692 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   44.692 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   45.576 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   45.576 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   46.466 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   46.466 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   47.388 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   47.389 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.107 |   48.316 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.108 |   48.317 | 
     | add_123_40/g531/S                   |   ^   | Out[6]                           | FA_5VX1    | 1.207 |  11.315 |   49.524 | 
     | Delay2_reg_reg[0][6]/D              |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |  11.315 |   49.525 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -38.209 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -38.209 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -37.762 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -37.758 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -37.257 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.953 |  -37.256 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.530
- Arrival Time                 10.370
= Slack Time                   39.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   39.161 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   39.161 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   39.627 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   39.630 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   40.156 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   40.159 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   41.713 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   41.747 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   42.421 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   42.442 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   43.056 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   43.056 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   43.727 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   43.727 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.607 |   44.768 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.608 |   44.769 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.483 |   45.643 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.483 |   45.644 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.367 |   46.528 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.367 |   46.528 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.257 |   47.418 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.257 |   47.418 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.179 |   48.340 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.180 |   48.341 | 
     | add_123_40/g532/S                   |   ^   | Out[5]                           | FA_5VX1    | 1.177 |  10.357 |   49.517 | 
     | Delay2_reg_reg[0][5]/D              |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.013 |  10.370 |   49.530 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -39.161 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -39.161 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -38.714 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -38.710 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -38.209 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.953 |  -38.208 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.410
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.543
- Arrival Time                  9.786
= Slack Time                   39.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   39.757 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   39.758 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   40.223 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   40.227 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   40.752 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   40.756 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   42.310 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   42.344 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   43.017 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.022 |   3.282 |   43.039 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.730 |   4.011 |   43.769 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   4.012 |   43.769 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.447 |   4.459 |   44.217 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.459 |   44.217 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.905 |   5.364 |   45.122 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.365 |   45.122 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.244 |   46.002 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.244 |   46.002 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.078 |   46.835 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.078 |   46.835 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.219 |   8.297 |   48.054 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.000 |   8.297 |   48.055 | 
     | add_123_40/g533/S                  |   ^   | FE_PHN57_Out_4_                  | FA_5VX1    | 1.145 |   9.442 |   49.199 | 
     | FE_PHC58_Out_4_/A                  |   ^   | FE_PHN57_Out_4_                  | BU_5VX2    | 0.000 |   9.442 |   49.200 | 
     | FE_PHC58_Out_4_/Q                  |   ^   | Out[4]                           | BU_5VX2    | 0.338 |   9.780 |   49.538 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.005 |   9.786 |   49.543 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -39.757 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -39.758 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -39.310 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -39.307 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -38.805 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.954 |  -38.804 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.531
- Arrival Time                  8.647
= Slack Time                   40.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   40.883 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   40.884 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   41.349 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   41.353 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   41.878 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   41.882 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   43.436 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   43.470 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   44.143 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.022 |   3.282 |   44.165 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.730 |   4.011 |   44.895 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   4.012 |   44.895 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.447 |   4.459 |   45.343 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.459 |   45.343 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.905 |   5.364 |   46.248 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.365 |   46.248 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.244 |   47.128 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.244 |   47.128 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.214 |   7.459 |   48.342 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.459 |   48.343 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.171 |   8.630 |   49.513 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.017 |   8.647 |   49.531 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -40.883 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -40.884 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -40.436 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -40.433 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -39.931 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.954 |  -39.930 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.547
- Arrival Time                  8.444
= Slack Time                   41.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   41.103 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   41.103 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   41.568 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   41.572 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   42.097 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   42.101 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   43.655 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   43.689 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   44.363 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.022 |   3.282 |   44.384 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.613 |   3.895 |   44.997 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.895 |   44.997 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.671 |   4.566 |   45.668 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.566 |   45.668 | 
     | csa_tree_add_110_31_groupi/g505/S   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.264 |   5.830 |   46.933 | 
     | add_123_40/g536/A                   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.830 |   46.933 | 
     | add_123_40/g536/S                   |   ^   | Out[1]                           | FA_5VX1    | 1.180 |   7.010 |   48.113 | 
     | FE_PHC44_Out_1_/A                   |   ^   | Out[1]                           | DLY1_5VX1  | 0.000 |   7.011 |   48.113 | 
     | FE_PHC44_Out_1_/Q                   |   ^   | FE_PHN44_Out_1_                  | DLY1_5VX1  | 1.433 |   8.444 |   49.546 | 
     | Delay2_reg_reg[0][1]/D              |   ^   | FE_PHN44_Out_1_                  | DFRRQ_5VX1 | 0.000 |   8.444 |   49.547 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -41.103 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -41.103 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -40.655 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -40.653 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -40.138 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.968 |  -40.134 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.533
- Arrival Time                  7.771
= Slack Time                   41.763
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   41.763 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   41.763 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.466 |   0.466 |   42.228 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.469 |   42.232 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.525 |   0.995 |   42.758 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.998 |   42.761 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.554 |   2.552 |   44.315 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.034 |   2.586 |   44.349 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.674 |   3.260 |   45.023 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.022 |   3.282 |   45.044 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.730 |   4.011 |   45.774 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   4.012 |   45.774 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.447 |   4.459 |   46.222 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.459 |   46.222 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.905 |   5.364 |   47.127 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.365 |   47.127 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.253 |   6.617 |   48.380 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   6.618 |   48.380 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.153 |   7.770 |   49.533 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   7.771 |   49.533 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -41.763 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -41.763 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -41.315 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -41.312 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -40.810 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.954 |  -40.809 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.551
- Arrival Time                  6.026
= Slack Time                   43.525
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                            |            |       |   0.000 |   43.525 | 
     | clk__L1_I0/A                      |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   43.525 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.466 |   0.466 |   43.991 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.469 |   43.995 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                     | IN_5VX16   | 0.525 |   0.995 |   44.520 | 
     | Delay1_out1_reg[0]/C              |   ^   | clk__L2_N1                     | DFRRQ_5VX1 | 0.004 |   0.998 |   44.524 | 
     | Delay1_out1_reg[0]/Q              |   ^   | Delay1_out1[0]                 | DFRRQ_5VX1 | 1.625 |   2.623 |   46.148 | 
     | csa_tree_add_110_31_groupi/g5/A   |   ^   | Delay1_out1[0]                 | IN_5VX1    | 0.000 |   2.624 |   46.149 | 
     | csa_tree_add_110_31_groupi/g5/Q   |   v   | csa_tree_add_110_31_groupi/n_2 | IN_5VX1    | 0.505 |   3.128 |   46.654 | 
     | csa_tree_add_110_31_groupi/g506/A |   v   | csa_tree_add_110_31_groupi/n_2 | HA_5VX1    | 0.000 |   3.129 |   46.654 | 
     | csa_tree_add_110_31_groupi/g506/S |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.794 |   3.923 |   47.448 | 
     | add_123_40/g537/B                 |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   3.923 |   47.449 | 
     | add_123_40/g537/S                 |   ^   | Out[0]                         | HA_5VX1    | 0.709 |   4.632 |   48.157 | 
     | FE_PHC19_Out_0_/A                 |   ^   | Out[0]                         | DLY1_5VX1  | 0.010 |   4.642 |   48.167 | 
     | FE_PHC19_Out_0_/Q                 |   ^   | FE_PHN19_Out_0_                | DLY1_5VX1  | 1.383 |   6.026 |   49.551 | 
     | Delay2_reg_reg[0][0]/D            |   ^   | FE_PHN19_Out_0_                | DFRRQ_5VX1 | 0.000 |   6.026 |   49.551 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -43.525 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -43.525 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -43.078 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -43.075 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -42.561 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.968 |  -42.557 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.962
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.544
- Arrival Time                  3.902
= Slack Time                   45.642
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                          |       |                        |            |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |            |       |   0.000 |   45.642 | 
     | clk__L1_I0/A             |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   45.642 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | IN_5VX16   | 0.466 |   0.466 |   46.107 | 
     | clk__L2_I2/A             |   v   | clk__L1_N0             | IN_5VX16   | 0.005 |   0.471 |   46.112 | 
     | clk__L2_I2/Q             |   ^   | clk__L2_N2             | IN_5VX16   | 0.537 |   1.008 |   46.649 | 
     | Delay_out1_reg[8]/C      |   ^   | clk__L2_N2             | DFRRQ_5VX1 | 0.008 |   1.016 |   46.657 | 
     | Delay_out1_reg[8]/Q      |   ^   | Delay_out1[8]          | DFRRQ_5VX1 | 1.399 |   2.415 |   48.057 | 
     | FE_PHC51_Delay_out1_8_/A |   ^   | Delay_out1[8]          | DLY1_5VX1  | 0.072 |   2.487 |   48.128 | 
     | FE_PHC51_Delay_out1_8_/Q |   ^   | FE_PHN51_Delay_out1_8_ | DLY1_5VX1  | 1.416 |   3.902 |   49.544 | 
     | Delay1_out1_reg[8]/D     |   ^   | FE_PHN51_Delay_out1_8_ | DFRRQ_5VX1 | 0.000 |   3.902 |   49.544 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -45.642 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.642 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.194 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -45.191 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -44.684 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -44.680 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.543
- Arrival Time                  3.894
= Slack Time                   45.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   45.649 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   45.649 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.466 |   0.466 |   46.115 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.470 |   46.119 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.535 |   1.005 |   46.654 | 
     | Delay_out1_reg[16]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.004 |   1.009 |   46.659 | 
     | Delay_out1_reg[16]/Q      |   ^   | Delay_out1[16]          | DFRRQ_5VX1 | 1.389 |   2.398 |   48.047 | 
     | FE_PHC48_Delay_out1_16_/A |   ^   | Delay_out1[16]          | DLY1_5VX1  | 0.050 |   2.448 |   48.097 | 
     | FE_PHC48_Delay_out1_16_/Q |   ^   | FE_PHN48_Delay_out1_16_ | DLY1_5VX1  | 1.441 |   3.889 |   49.538 | 
     | Delay1_out1_reg[16]/D     |   ^   | FE_PHN48_Delay_out1_16_ | DFRRQ_5VX1 | 0.004 |   3.894 |   49.543 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -45.649 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.649 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.202 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.199 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -44.689 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.964 |  -44.686 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.535
- Arrival Time                  3.873
= Slack Time                   45.662
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                          |       |                        |            |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |            |       |   0.000 |   45.662 | 
     | clk__L1_I0/A             |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   45.663 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | IN_5VX16   | 0.466 |   0.466 |   46.128 | 
     | clk__L2_I4/A             |   v   | clk__L1_N0             | IN_5VX16   | 0.004 |   0.470 |   46.132 | 
     | clk__L2_I4/Q             |   ^   | clk__L2_N4             | IN_5VX16   | 0.526 |   0.995 |   46.658 | 
     | Delay_out1_reg[1]/C      |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.999 |   46.661 | 
     | Delay_out1_reg[1]/Q      |   ^   | Delay_out1[1]          | DFRRQ_5VX1 | 1.398 |   2.397 |   48.060 | 
     | FE_PHC49_Delay_out1_1_/A |   ^   | Delay_out1[1]          | DLY1_5VX1  | 0.001 |   2.398 |   48.061 | 
     | FE_PHC49_Delay_out1_1_/Q |   ^   | FE_PHN49_Delay_out1_1_ | DLY1_5VX1  | 1.466 |   3.864 |   49.526 | 
     | Delay1_out1_reg[1]/D     |   ^   | FE_PHN49_Delay_out1_1_ | DFRRQ_5VX1 | 0.009 |   3.873 |   49.535 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -45.662 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.663 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.215 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.212 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.956 |  -44.707 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.003 |   0.958 |  -44.704 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.546
- Arrival Time                  3.862
= Slack Time                   45.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                          |       |                        |            |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |            |       |   0.000 |   45.684 | 
     | clk__L1_I0/A             |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   45.684 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | IN_5VX16   | 0.466 |   0.466 |   46.150 | 
     | clk__L2_I2/A             |   v   | clk__L1_N0             | IN_5VX16   | 0.005 |   0.471 |   46.155 | 
     | clk__L2_I2/Q             |   ^   | clk__L2_N2             | IN_5VX16   | 0.537 |   1.008 |   46.692 | 
     | Delay_out1_reg[9]/C      |   ^   | clk__L2_N2             | DFRRQ_5VX1 | 0.005 |   1.013 |   46.697 | 
     | Delay_out1_reg[9]/Q      |   ^   | Delay_out1[9]          | DFRRQ_5VX1 | 1.402 |   2.415 |   48.099 | 
     | FE_PHC50_Delay_out1_9_/A |   ^   | Delay_out1[9]          | DLY1_5VX1  | 0.034 |   2.449 |   48.133 | 
     | FE_PHC50_Delay_out1_9_/Q |   ^   | FE_PHN50_Delay_out1_9_ | DLY1_5VX1  | 1.413 |   3.862 |   49.546 | 
     | Delay1_out1_reg[9]/D     |   ^   | FE_PHN50_Delay_out1_9_ | DFRRQ_5VX1 | 0.000 |   3.862 |   49.546 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -45.684 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.684 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.237 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.234 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -44.724 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.963 |  -44.721 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.547
- Arrival Time                  3.761
= Slack Time                   45.786
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   45.786 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   45.786 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.466 |   0.466 |   46.252 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.470 |   46.256 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.535 |   1.005 |   46.791 | 
     | Delay_out1_reg[18]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.006 |   1.011 |   46.797 | 
     | Delay_out1_reg[18]/Q      |   ^   | Delay_out1[18]          | DFRRQ_5VX1 | 1.342 |   2.353 |   48.139 | 
     | FE_PHC46_Delay_out1_18_/A |   ^   | Delay_out1[18]          | DLY1_5VX1  | 0.000 |   2.353 |   48.139 | 
     | FE_PHC46_Delay_out1_18_/Q |   ^   | FE_PHN46_Delay_out1_18_ | DLY1_5VX1  | 1.408 |   3.761 |   49.547 | 
     | Delay1_out1_reg[18]/D     |   ^   | FE_PHN46_Delay_out1_18_ | DFRRQ_5VX1 | 0.000 |   3.761 |   49.547 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -45.786 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.786 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.339 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.336 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -44.826 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.004 |   0.965 |  -44.821 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.549
- Arrival Time                  3.754
= Slack Time                   45.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   45.795 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   45.795 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.466 |   0.466 |   46.261 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.470 |   46.265 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.535 |   1.005 |   46.800 | 
     | Delay_out1_reg[17]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.005 |   1.010 |   46.805 | 
     | Delay_out1_reg[17]/Q      |   ^   | Delay_out1[17]          | DFRRQ_5VX1 | 1.353 |   2.363 |   48.158 | 
     | FE_PHC47_Delay_out1_17_/A |   ^   | Delay_out1[17]          | DLY1_5VX1  | 0.005 |   2.368 |   48.164 | 
     | FE_PHC47_Delay_out1_17_/Q |   ^   | FE_PHN47_Delay_out1_17_ | DLY1_5VX1  | 1.385 |   3.754 |   49.549 | 
     | Delay1_out1_reg[17]/D     |   ^   | FE_PHN47_Delay_out1_17_ | DFRRQ_5VX1 | 0.000 |   3.754 |   49.549 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -45.795 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.795 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.348 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.345 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -44.835 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.964 |  -44.832 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.419
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.545
- Arrival Time                  3.729
= Slack Time                   45.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   45.815 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   45.816 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.466 |   0.466 |   46.281 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.470 |   46.286 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.535 |   1.005 |   46.821 | 
     | Delay_out1_reg[19]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.006 |   1.011 |   46.826 | 
     | Delay_out1_reg[19]/Q      |   ^   | Delay_out1[19]          | DFRRQ_5VX1 | 1.294 |   2.305 |   48.120 | 
     | FE_PHC45_Delay_out1_19_/A |   ^   | Delay_out1[19]          | DLY1_5VX1  | 0.000 |   2.305 |   48.121 | 
     | FE_PHC45_Delay_out1_19_/Q |   ^   | FE_PHN45_Delay_out1_19_ | DLY1_5VX1  | 1.424 |   3.729 |   49.545 | 
     | Delay1_out1_reg[19]/D     |   ^   | FE_PHN45_Delay_out1_19_ | DFRRQ_5VX1 | 0.000 |   3.729 |   49.545 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -45.815 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.816 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.368 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.365 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -44.855 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.004 |   0.964 |  -44.851 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.529
- Arrival Time                  3.657
= Slack Time                   45.873
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   45.873 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   45.873 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.466 |   0.466 |   46.339 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.469 |   46.342 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0                     | IN_5VX16   | 0.535 |   1.004 |   46.877 | 
     | Delay2_reg_reg[0][0]/C           |   ^   | clk__L2_N0                     | DFRRQ_5VX1 | 0.005 |   1.009 |   46.882 | 
     | Delay2_reg_reg[0][0]/Q           |   ^   | Delay2_reg_next[1][0]          | DFRRQ_5VX1 | 1.165 |   2.175 |   48.047 | 
     | FE_PHC41_Delay2_reg_next_1__0_/A |   ^   | Delay2_reg_next[1][0]          | DLY1_5VX1  | 0.000 |   2.175 |   48.048 | 
     | FE_PHC41_Delay2_reg_next_1__0_/Q |   ^   | FE_PHN41_Delay2_reg_next_1__0_ | DLY1_5VX1  | 1.453 |   3.629 |   49.501 | 
     | Delay2_reg_reg[1][0]/D           |   ^   | FE_PHN41_Delay2_reg_next_1__0_ | DFRRQ_5VX1 | 0.028 |   3.657 |   49.529 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -45.873 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.873 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.425 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -45.422 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -44.920 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.954 |  -44.919 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.532
- Arrival Time                  3.655
= Slack Time                   45.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   45.876 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   45.876 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.466 |   0.466 |   46.342 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.469 |   46.346 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0                     | IN_5VX16   | 0.535 |   1.004 |   46.880 | 
     | Delay2_reg_reg[0][1]/C           |   ^   | clk__L2_N0                     | DFRRQ_5VX1 | 0.005 |   1.009 |   46.886 | 
     | Delay2_reg_reg[0][1]/Q           |   ^   | Delay2_reg_next[1][1]          | DFRRQ_5VX1 | 1.174 |   2.184 |   48.060 | 
     | FE_PHC40_Delay2_reg_next_1__1_/A |   ^   | Delay2_reg_next[1][1]          | DLY1_5VX1  | 0.039 |   2.222 |   48.099 | 
     | FE_PHC40_Delay2_reg_next_1__1_/Q |   ^   | FE_PHN40_Delay2_reg_next_1__1_ | DLY1_5VX1  | 1.433 |   3.655 |   49.531 | 
     | Delay2_reg_reg[1][1]/D           |   ^   | FE_PHN40_Delay2_reg_next_1__1_ | DFRRQ_5VX1 | 0.000 |   3.655 |   49.532 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -45.876 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.877 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.429 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -45.425 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -44.924 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.954 |  -44.922 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.540
- Arrival Time                  3.563
= Slack Time                   45.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   45.977 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   45.977 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.443 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.470 |   46.447 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.526 |   0.996 |   46.973 | 
     | Delay2_reg_reg[0][16]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.004 |   1.000 |   46.977 | 
     | Delay2_reg_reg[0][16]/Q           |   ^   | Delay2_reg_next[1][16]          | DFRRQ_5VX1 | 1.163 |   2.162 |   48.139 | 
     | FE_PHC43_Delay2_reg_next_1__16_/A |   ^   | Delay2_reg_next[1][16]          | DLY1_5VX1  | 0.000 |   2.163 |   48.140 | 
     | FE_PHC43_Delay2_reg_next_1__16_/Q |   ^   | FE_PHN43_Delay2_reg_next_1__16_ | DLY1_5VX1  | 1.400 |   3.563 |   49.540 | 
     | Delay2_reg_reg[1][16]/D           |   ^   | FE_PHN43_Delay2_reg_next_1__16_ | DFRRQ_5VX1 | 0.000 |   3.563 |   49.540 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -45.977 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.977 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.530 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.527 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -45.022 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.003 |   0.959 |  -45.019 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                  3.548
= Slack Time                   45.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   45.989 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   45.989 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.455 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.469 |   46.458 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.525 |   0.995 |   46.984 | 
     | Delay2_reg_reg[0][13]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.004 |   0.999 |   46.987 | 
     | Delay2_reg_reg[0][13]/Q           |   ^   | Delay2_reg_next[1][13]          | DFRRQ_5VX1 | 1.135 |   2.134 |   48.122 | 
     | FE_PHC34_Delay2_reg_next_1__13_/A |   ^   | Delay2_reg_next[1][13]          | DLY1_5VX1  | 0.000 |   2.134 |   48.122 | 
     | FE_PHC34_Delay2_reg_next_1__13_/Q |   ^   | FE_PHN34_Delay2_reg_next_1__13_ | DLY1_5VX1  | 1.414 |   3.548 |   49.537 | 
     | Delay2_reg_reg[1][13]/D           |   ^   | FE_PHN34_Delay2_reg_next_1__13_ | DFRRQ_5VX1 | 0.000 |   3.548 |   49.537 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -45.989 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.989 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.541 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -45.539 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -45.034 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.957 |  -45.031 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                  3.513
= Slack Time                   46.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.024 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.024 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.490 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.469 |   46.494 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.525 |   0.995 |   47.019 | 
     | Delay2_reg_reg[0][14]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.003 |   0.998 |   47.022 | 
     | Delay2_reg_reg[0][14]/Q           |   ^   | Delay2_reg_next[1][14]          | DFRRQ_5VX1 | 1.110 |   2.108 |   48.133 | 
     | FE_PHC31_Delay2_reg_next_1__14_/A |   ^   | Delay2_reg_next[1][14]          | DLY1_5VX1  | 0.000 |   2.108 |   48.133 | 
     | FE_PHC31_Delay2_reg_next_1__14_/Q |   ^   | FE_PHN31_Delay2_reg_next_1__14_ | DLY1_5VX1  | 1.404 |   3.513 |   49.537 | 
     | Delay2_reg_reg[1][14]/D           |   ^   | FE_PHN31_Delay2_reg_next_1__14_ | DFRRQ_5VX1 | 0.000 |   3.513 |   49.537 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.024 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.024 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.577 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -45.574 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -45.069 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.957 |  -45.067 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.419
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.535
- Arrival Time                  3.499
= Slack Time                   46.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.035 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.036 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.466 |   0.466 |   46.501 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.471 |   46.506 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.524 |   0.995 |   47.030 | 
     | Delay2_reg_reg[0][5]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   0.996 |   47.032 | 
     | Delay2_reg_reg[0][5]/Q           |   ^   | Delay2_reg_next[1][5]          | DFRRQ_5VX1 | 1.109 |   2.105 |   48.140 | 
     | FE_PHC25_Delay2_reg_next_1__5_/A |   ^   | Delay2_reg_next[1][5]          | DLY1_5VX1  | 0.000 |   2.105 |   48.141 | 
     | FE_PHC25_Delay2_reg_next_1__5_/Q |   ^   | FE_PHN25_Delay2_reg_next_1__5_ | DLY1_5VX1  | 1.394 |   3.499 |   49.535 | 
     | Delay2_reg_reg[1][5]/D           |   ^   | FE_PHN25_Delay2_reg_next_1__5_ | DFRRQ_5VX1 | 0.000 |   3.499 |   49.535 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.035 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.036 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.588 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -45.584 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -45.083 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.953 |  -45.082 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.419
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.539
- Arrival Time                  3.496
= Slack Time                   46.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.042 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.043 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.508 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.469 |   46.512 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.525 |   0.995 |   47.037 | 
     | Delay2_reg_reg[0][12]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.004 |   0.999 |   47.041 | 
     | Delay2_reg_reg[0][12]/Q           |   ^   | Delay2_reg_next[1][12]          | DFRRQ_5VX1 | 1.102 |   2.101 |   48.143 | 
     | FE_PHC29_Delay2_reg_next_1__12_/A |   ^   | Delay2_reg_next[1][12]          | DLY1_5VX1  | 0.000 |   2.101 |   48.143 | 
     | FE_PHC29_Delay2_reg_next_1__12_/Q |   ^   | FE_PHN29_Delay2_reg_next_1__12_ | DLY1_5VX1  | 1.395 |   3.496 |   49.539 | 
     | Delay2_reg_reg[1][12]/D           |   ^   | FE_PHN29_Delay2_reg_next_1__12_ | DFRRQ_5VX1 | 0.000 |   3.496 |   49.539 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.042 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.043 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.595 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -45.593 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -45.088 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -45.085 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.540
- Arrival Time                  3.497
= Slack Time                   46.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.043 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.043 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.508 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.469 |   46.512 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.525 |   0.995 |   47.038 | 
     | Delay2_reg_reg[0][10]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.004 |   0.999 |   47.042 | 
     | Delay2_reg_reg[0][10]/Q           |   ^   | Delay2_reg_next[1][10]          | DFRRQ_5VX1 | 1.109 |   2.108 |   48.151 | 
     | FE_PHC39_Delay2_reg_next_1__10_/A |   ^   | Delay2_reg_next[1][10]          | DLY1_5VX1  | 0.000 |   2.108 |   48.151 | 
     | FE_PHC39_Delay2_reg_next_1__10_/Q |   ^   | FE_PHN39_Delay2_reg_next_1__10_ | DLY1_5VX1  | 1.389 |   3.497 |   49.540 | 
     | Delay2_reg_reg[1][10]/D           |   ^   | FE_PHN39_Delay2_reg_next_1__10_ | DFRRQ_5VX1 | 0.000 |   3.497 |   49.540 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.043 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.043 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.595 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -45.593 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -45.088 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -45.085 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                  3.493
= Slack Time                   46.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.045 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.045 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.466 |   0.466 |   46.511 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.471 |   46.516 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.524 |   0.995 |   47.039 | 
     | Delay2_reg_reg[0][7]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   0.996 |   47.041 | 
     | Delay2_reg_reg[0][7]/Q           |   ^   | Delay2_reg_next[1][7]          | DFRRQ_5VX1 | 1.122 |   2.118 |   48.163 | 
     | FE_PHC37_Delay2_reg_next_1__7_/A |   ^   | Delay2_reg_next[1][7]          | DLY1_5VX1  | 0.000 |   2.119 |   48.163 | 
     | FE_PHC37_Delay2_reg_next_1__7_/Q |   ^   | FE_PHN37_Delay2_reg_next_1__7_ | DLY1_5VX1  | 1.374 |   3.493 |   49.537 | 
     | Delay2_reg_reg[1][7]/D           |   ^   | FE_PHN37_Delay2_reg_next_1__7_ | DFRRQ_5VX1 | 0.000 |   3.493 |   49.537 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.045 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.045 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.597 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -45.594 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -45.092 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.953 |  -45.091 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.536
- Arrival Time                  3.489
= Slack Time                   46.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.047 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.048 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.466 |   0.466 |   46.513 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.471 |   46.518 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.524 |   0.995 |   47.042 | 
     | Delay2_reg_reg[0][6]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   0.996 |   47.044 | 
     | Delay2_reg_reg[0][6]/Q           |   ^   | Delay2_reg_next[1][6]          | DFRRQ_5VX1 | 1.111 |   2.108 |   48.155 | 
     | FE_PHC26_Delay2_reg_next_1__6_/A |   ^   | Delay2_reg_next[1][6]          | DLY1_5VX1  | 0.000 |   2.108 |   48.155 | 
     | FE_PHC26_Delay2_reg_next_1__6_/Q |   ^   | FE_PHN26_Delay2_reg_next_1__6_ | DLY1_5VX1  | 1.381 |   3.489 |   49.536 | 
     | Delay2_reg_reg[1][6]/D           |   ^   | FE_PHN26_Delay2_reg_next_1__6_ | DFRRQ_5VX1 | 0.000 |   3.489 |   49.536 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.047 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.048 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.600 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -45.596 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -45.095 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.953 |  -45.094 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.543
- Arrival Time                  3.488
= Slack Time                   46.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.055 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.055 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.521 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.470 |   46.525 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.526 |   0.996 |   47.050 | 
     | Delay2_reg_reg[0][21]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.006 |   1.002 |   47.056 | 
     | Delay2_reg_reg[0][21]/Q           |   ^   | Delay2_reg_next[1][21]          | DFRRQ_5VX1 | 1.110 |   2.111 |   48.166 | 
     | FE_PHC28_Delay2_reg_next_1__21_/A |   ^   | Delay2_reg_next[1][21]          | DLY1_5VX1  | 0.000 |   2.111 |   48.166 | 
     | FE_PHC28_Delay2_reg_next_1__21_/Q |   ^   | FE_PHN28_Delay2_reg_next_1__21_ | DLY1_5VX1  | 1.377 |   3.488 |   49.543 | 
     | Delay2_reg_reg[1][21]/D           |   ^   | FE_PHN28_Delay2_reg_next_1__21_ | DFRRQ_5VX1 | 0.000 |   3.488 |   49.543 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.055 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.055 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.608 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.605 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.956 |  -45.099 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.960 |  -45.095 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.543
- Arrival Time                  3.487
= Slack Time                   46.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.056 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.056 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.522 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.470 |   46.525 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.526 |   0.996 |   47.051 | 
     | Delay2_reg_reg[0][20]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.006 |   1.001 |   47.057 | 
     | Delay2_reg_reg[0][20]/Q           |   ^   | Delay2_reg_next[1][20]          | DFRRQ_5VX1 | 1.105 |   2.106 |   48.162 | 
     | FE_PHC23_Delay2_reg_next_1__20_/A |   ^   | Delay2_reg_next[1][20]          | DLY1_5VX1  | 0.000 |   2.106 |   48.162 | 
     | FE_PHC23_Delay2_reg_next_1__20_/Q |   ^   | FE_PHN23_Delay2_reg_next_1__20_ | DLY1_5VX1  | 1.381 |   3.487 |   49.543 | 
     | Delay2_reg_reg[1][20]/D           |   ^   | FE_PHN23_Delay2_reg_next_1__20_ | DFRRQ_5VX1 | 0.000 |   3.487 |   49.543 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.056 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.056 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.608 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.606 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.956 |  -45.100 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.960 |  -45.096 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.544
- Arrival Time                  3.487
= Slack Time                   46.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.057 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.057 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.523 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.470 |   46.527 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.526 |   0.996 |   47.053 | 
     | Delay2_reg_reg[0][18]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.005 |   1.001 |   47.058 | 
     | Delay2_reg_reg[0][18]/Q           |   ^   | Delay2_reg_next[1][18]          | DFRRQ_5VX1 | 1.120 |   2.121 |   48.178 | 
     | FE_PHC32_Delay2_reg_next_1__18_/A |   ^   | Delay2_reg_next[1][18]          | DLY1_5VX1  | 0.000 |   2.121 |   48.178 | 
     | FE_PHC32_Delay2_reg_next_1__18_/Q |   ^   | FE_PHN32_Delay2_reg_next_1__18_ | DLY1_5VX1  | 1.366 |   3.487 |   49.544 | 
     | Delay2_reg_reg[1][18]/D           |   ^   | FE_PHN32_Delay2_reg_next_1__18_ | DFRRQ_5VX1 | 0.000 |   3.487 |   49.544 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.057 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.057 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.610 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.607 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -45.102 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.959 |  -45.098 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.543
- Arrival Time                  3.481
= Slack Time                   46.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.061 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.062 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.527 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.470 |   46.531 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.526 |   0.995 |   47.057 | 
     | Delay2_reg_reg[0][17]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.005 |   1.001 |   47.062 | 
     | Delay2_reg_reg[0][17]/Q           |   ^   | Delay2_reg_next[1][17]          | DFRRQ_5VX1 | 1.106 |   2.107 |   48.168 | 
     | FE_PHC36_Delay2_reg_next_1__17_/A |   ^   | Delay2_reg_next[1][17]          | DLY1_5VX1  | 0.000 |   2.107 |   48.168 | 
     | FE_PHC36_Delay2_reg_next_1__17_/Q |   ^   | FE_PHN36_Delay2_reg_next_1__17_ | DLY1_5VX1  | 1.375 |   3.481 |   49.543 | 
     | Delay2_reg_reg[1][17]/D           |   ^   | FE_PHN36_Delay2_reg_next_1__17_ | DFRRQ_5VX1 | 0.000 |   3.481 |   49.543 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.061 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.062 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.614 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.611 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.956 |  -45.106 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.959 |  -45.102 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                  3.472
= Slack Time                   46.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.065 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.065 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.466 |   0.466 |   46.531 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.471 |   46.536 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.524 |   0.995 |   47.060 | 
     | Delay2_reg_reg[0][4]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   0.996 |   47.062 | 
     | Delay2_reg_reg[0][4]/Q           |   ^   | Delay2_reg_next[1][4]          | DFRRQ_5VX1 | 1.103 |   2.099 |   48.164 | 
     | FE_PHC33_Delay2_reg_next_1__4_/A |   ^   | Delay2_reg_next[1][4]          | DLY1_5VX1  | 0.000 |   2.099 |   48.164 | 
     | FE_PHC33_Delay2_reg_next_1__4_/Q |   ^   | FE_PHN33_Delay2_reg_next_1__4_ | DLY1_5VX1  | 1.373 |   3.472 |   49.537 | 
     | Delay2_reg_reg[1][4]/D           |   ^   | FE_PHN33_Delay2_reg_next_1__4_ | DFRRQ_5VX1 | 0.000 |   3.472 |   49.537 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.065 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.065 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.618 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -45.614 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -45.113 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.954 |  -45.112 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.544
- Arrival Time                  3.475
= Slack Time                   46.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.069 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.069 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.535 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.470 |   46.539 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.526 |   0.996 |   47.064 | 
     | Delay2_reg_reg[0][19]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.006 |   1.001 |   47.070 | 
     | Delay2_reg_reg[0][19]/Q           |   ^   | Delay2_reg_next[1][19]          | DFRRQ_5VX1 | 1.104 |   2.105 |   48.174 | 
     | FE_PHC35_Delay2_reg_next_1__19_/A |   ^   | Delay2_reg_next[1][19]          | DLY1_5VX1  | 0.000 |   2.105 |   48.174 | 
     | FE_PHC35_Delay2_reg_next_1__19_/Q |   ^   | FE_PHN35_Delay2_reg_next_1__19_ | DLY1_5VX1  | 1.369 |   3.475 |   49.544 | 
     | Delay2_reg_reg[1][19]/D           |   ^   | FE_PHN35_Delay2_reg_next_1__19_ | DFRRQ_5VX1 | 0.000 |   3.475 |   49.544 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.069 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.069 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.622 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.619 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.956 |  -45.113 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.959 |  -45.110 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.552
- Arrival Time                  3.481
= Slack Time                   46.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.070 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.071 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.466 |   0.466 |   46.536 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.469 |   46.540 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0                     | IN_5VX16   | 0.535 |   1.004 |   47.075 | 
     | Delay2_reg_reg[0][9]/C           |   ^   | clk__L2_N0                     | DFRRQ_5VX1 | 0.005 |   1.009 |   47.079 | 
     | Delay2_reg_reg[0][9]/Q           |   ^   | Delay2_reg_next[1][9]          | DFRRQ_5VX1 | 1.097 |   2.107 |   48.177 | 
     | FE_PHC27_Delay2_reg_next_1__9_/A |   ^   | Delay2_reg_next[1][9]          | DLY1_5VX1  | 0.000 |   2.107 |   48.177 | 
     | FE_PHC27_Delay2_reg_next_1__9_/Q |   ^   | FE_PHN27_Delay2_reg_next_1__9_ | DLY1_5VX1  | 1.375 |   3.481 |   49.551 | 
     | Delay2_reg_reg[1][9]/D           |   ^   | FE_PHN27_Delay2_reg_next_1__9_ | DFRRQ_5VX1 | 0.000 |   3.481 |   49.552 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.070 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.071 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.623 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -45.620 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -45.106 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.968 |  -45.102 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                  3.471
= Slack Time                   46.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.071 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.071 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.537 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.469 |   46.540 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.525 |   0.995 |   47.066 | 
     | Delay2_reg_reg[0][11]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.004 |   0.999 |   47.070 | 
     | Delay2_reg_reg[0][11]/Q           |   ^   | Delay2_reg_next[1][11]          | DFRRQ_5VX1 | 1.105 |   2.104 |   48.175 | 
     | FE_PHC38_Delay2_reg_next_1__11_/A |   ^   | Delay2_reg_next[1][11]          | DLY1_5VX1  | 0.000 |   2.104 |   48.175 | 
     | FE_PHC38_Delay2_reg_next_1__11_/Q |   ^   | FE_PHN38_Delay2_reg_next_1__11_ | DLY1_5VX1  | 1.367 |   3.471 |   49.542 | 
     | Delay2_reg_reg[1][11]/D           |   ^   | FE_PHN38_Delay2_reg_next_1__11_ | DFRRQ_5VX1 | 0.000 |   3.471 |   49.542 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.071 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.071 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.623 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -45.621 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -45.116 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -45.113 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.540
- Arrival Time                  3.467
= Slack Time                   46.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.073 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.073 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.466 |   0.466 |   46.539 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.469 |   46.542 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.525 |   0.995 |   47.068 | 
     | Delay2_reg_reg[0][15]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.003 |   0.998 |   47.071 | 
     | Delay2_reg_reg[0][15]/Q           |   ^   | Delay2_reg_next[1][15]          | DFRRQ_5VX1 | 1.090 |   2.088 |   48.161 | 
     | FE_PHC30_Delay2_reg_next_1__15_/A |   ^   | Delay2_reg_next[1][15]          | DLY1_5VX1  | 0.000 |   2.088 |   48.161 | 
     | FE_PHC30_Delay2_reg_next_1__15_/Q |   ^   | FE_PHN30_Delay2_reg_next_1__15_ | DLY1_5VX1  | 1.379 |   3.467 |   49.540 | 
     | Delay2_reg_reg[1][15]/D           |   ^   | FE_PHN30_Delay2_reg_next_1__15_ | DFRRQ_5VX1 | 0.000 |   3.467 |   49.540 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.073 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.073 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.626 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -45.623 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -45.118 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.957 |  -45.116 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                  3.458
= Slack Time                   46.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.079 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.080 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.466 |   0.466 |   46.545 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.471 |   46.550 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.524 |   0.995 |   47.074 | 
     | Delay2_reg_reg[0][2]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   0.997 |   47.076 | 
     | Delay2_reg_reg[0][2]/Q           |   ^   | Delay2_reg_next[1][2]          | DFRRQ_5VX1 | 1.087 |   2.084 |   48.163 | 
     | FE_PHC24_Delay2_reg_next_1__2_/A |   ^   | Delay2_reg_next[1][2]          | DLY1_5VX1  | 0.000 |   2.084 |   48.163 | 
     | FE_PHC24_Delay2_reg_next_1__2_/Q |   ^   | FE_PHN24_Delay2_reg_next_1__2_ | DLY1_5VX1  | 1.374 |   3.458 |   49.537 | 
     | Delay2_reg_reg[1][2]/D           |   ^   | FE_PHN24_Delay2_reg_next_1__2_ | DFRRQ_5VX1 | 0.000 |   3.458 |   49.537 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.079 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.080 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.632 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -45.628 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -45.127 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.954 |  -45.126 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.549
- Arrival Time                  3.467
= Slack Time                   46.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   46.082 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   46.082 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.466 |   0.466 |   46.547 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.470 |   46.552 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.535 |   1.005 |   47.087 | 
     | Delay_out1_reg[20]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.006 |   1.011 |   47.093 | 
     | Delay_out1_reg[20]/Q      |   ^   | Delay_out1[20]          | DFRRQ_5VX1 | 1.091 |   2.102 |   48.184 | 
     | FE_PHC42_Delay_out1_20_/A |   ^   | Delay_out1[20]          | DLY1_5VX1  | 0.000 |   2.102 |   48.184 | 
     | FE_PHC42_Delay_out1_20_/Q |   ^   | FE_PHN42_Delay_out1_20_ | DLY1_5VX1  | 1.365 |   3.467 |   49.549 | 
     | Delay1_out1_reg[20]/D     |   ^   | FE_PHN42_Delay_out1_20_ | DFRRQ_5VX1 | 0.000 |   3.467 |   49.549 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -46.082 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.082 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -45.634 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -45.631 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -45.121 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.004 |   0.965 |  -45.117 | 
     +---------------------------------------------------------------------------------------+ 

