Belcher, D. and Baker, C. 1996. High-resolution processing of hybrid strip-map/spotlight mode SAR. In IEE Proc. Radar, Sonar and Navigation 143, 6, 366--374.
Bouvier, D. 2003. RapidIO: the interconnect architecture for high performance embedded systems. White Paper.
Brown, R. and Linderman, R. 1997. Algorithm development for an airborne real-time STAP demonstration. In IEEE National Radar Conference, Syracuse, NY (May). 331--336.
David Bueno , Adam Leko , Chris Conger , Ian Troxel , Alan D. George, Simulative Analysis of the RapidIO Embedded Interconnect Architecture for Real-Time, Network-Intensive Applications, Proceedings of the 29th Annual IEEE International Conference on Local Computer Networks, p.710-717, November 16-18, 2004[doi>10.1109/LCN.2004.116]
Bueno, D., Conger, C., Leko, A., Troxel, I., and George, A. D. 2004b. Virtual prototyping and performance analysis of RapdIO-based system architectures for space-based radar. In Eighth Annual Workshop on High Performance Embedded Computing, Lexington, MA (Sept.).
Bueno, D., Conger, C., Leko, A., Troxel, I., and George, A. D. 2005. RapidIO-based space system architectures for synthetic aperture radar and ground moving target indicator. In Ninth Annual Workshop on High Performance Embedded Computing, Lexington, MA (Sept.).
Choudhary, A., Liao, W. K., Weiner, D., Varshney, P., Linderman, R., and Linderman, M. 1998a. Design, implementation, and evaluation of parallel pipelined STAP on parallel computers. Technical report, Northwestern University.
D. Weiner, Design, Implementation and Evaluation of Parallel Pipelined STAP on Parallel Computers, Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium, p.220, March 30-April 03, 1998
Clos, C. 1953. A study of non-blocking switching networks. In The Bell System Technical Journal 32, 2, 406--424.
Sam Fuller, RapidIO: The Embedded System Interconnect, John Wiley & Sons, 2005
D. B. Gustavson , Qiang Li, The Scalable Coherent Interface (SCI), IEEE Communications Magazine, v.34 n.8, p.52-63, August 1996[doi>10.1109/35.533919]
Hacker, T. L. 2000. Performance analysis of a space-based GMTI radar system using separated spacecraft interferometry. Master's thesis, Massachusetts Institute of Technology, Cambridge, MA.
Kepner, J., Currie, T., Kim, H., Matthew, B., Mccabe, A., Moore, M., Rabinkin, D., Reuther, A., Rhoades, A., Tella, L., and Travinn, N. 2004. Deployment of SAR and GMTI signal processing on a Boeing 707 aircraft using pMatlab and a bladed Linux cluster. In Eighth Annual Workshop on High Performance Embedded Computing, Lexington, MA (Sept.).
Lee, M. and Prasanna, V. K. 1997. High throughput-rate parallel algorithms for space time adaptive processing. In 2nd International Workshop on Embedded Systems and Applications, Geneva, Switzerland (Apr.).
Leopard Logic 2002. Leopard Logic unveils RapidIO implementation platform based on its Hyperblox embedded FPGA cores. Press release.
Linderman, M. and Linderman, R. 1997. Real-time STAP demonstration on an embedded high performance computer. In IEEE National Radar Conference, Syracuse, NY (May). 54--59.
Craig Miller , David G. Payne , Thanh N. Phung , Herb Siegel , Roy Williams, Parallel processing of spaceborne imaging radar data, Proceedings of the 1995 ACM/IEEE conference on Supercomputing, p.35-es, December 04-08, 1995, San Diego, California, USA[doi>10.1145/224170.224281]
Motorola Semiconductor 2000. RapidIO: An embedded system component network architecture. White Paper.
Nohara, T., Weber, P., Premji, A., and Livingstone, C. 2000. SAR-GMTI processing with Canada's Radarsat 2 satellite. In IEEE Adaptive Systems for Signal Processing, Communications, and Control Symposium, Lake Louise, Canada (Oct.). 376--384.
Pfeister, G. F. 2001. An introduction to the InfiniBand architecture. In High Performance Mass Storage and Parallel I/O: Technologies and Applications, H. Jin, T. Cortes, and R. Buyya, Eds. IEEE/Wiley Press, New York. 617--632.
Porter, J. 2003. RapidIO technical deep dive 2: parallel and serial PHY. Motorola Smart Networks Developer Forum 2003, Dallas, TX (Mar.).
Praesum Communications 2001. RapidIO physical layer 8/16 LP-LVDS core product brief. Product brief.
Rapidio Trade Association 2002a. RapidIO interconnect specification documentation overview. Specification.
Rapidio Trade Association 2002b. RapidIO interconnect specification, part V: globally shared memory logical specification. Specification.
Rapidio Trade Association 2002c. RapidIO interconnect specification, part VI: physical layer 1x/4x LP serial specification. Specification.
Rapidio Trade Association 2002d. RapidIO interconnect specification, part VIII: error management extensions specification. Specification.
Rapidio Trade Association 2002e. RapidIO hardware inter-operability platform (HIP) document. Specification.
Rapidio Trade Association 2002f. RapidIO interconnect specification, parts I-IV. Specification.
Rapidio Trade Association 2005a. RapidIO interconnect specification, part IX: flow control extensions specification. Specification.
Rapidio Trade Association 2005b. RapidIO interconnect specification, part X: data streaming logical layer, phase I. Specification.
Rapidio Trade Association 2005c. RapidIO interconnect specification, part XI: multicast extensions. Specification.
Redswitch 2002. RS-1001 16-port, serial/parallel RapidIO switch and PCI bridge. Product brief.
Schocht, G., Troxel, I., Farhangian, K., Unger, P., Zinn, D., Mick, C., George, A., and Salzwedel, H. 2003. System-level simulation modeling with MLDesigner. In 11th IEEE/ACM International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), Orlando, FL (Oct.). 207--212.
Shanmugen, K., Frost, V., and Larue, W. 1992. A block-oriented network simulator (BONeS). In Simulation 58, 2, 83--94.
Shippen, G. 2003. RapidIO technical deep dive I: architecture and protocol. Motorola Smart Networks Developer Forum 2003, Dallas, TX (Mar.).
Skalabrin, M. and Einstein, T. 1996. STAP processing on multiprocessor systems: distribution of 3-D data sets and processor allocation for efficient interprocessor communication. In Adaptive Sensor Array Processing Workshop, Lexington, MA (Mar.)
Tundra Semiconductor Corporation 2003a. Tsi500 parallel RapidIO multi-port switch. Feature sheet.
Tundra Semiconductor Corporation 2003b. Tsi500 parallel RapidIO multi-port switch. User Manual.
Xilinx 2003. LogiCORE RapidIO 8-bit port physical layer interface design guide. Design guide.
Xilinx 2002a. Xilinx solutions for RapidIO. Product overview.
Xilinx 2003b. Xilinx LogiCORE RapidIO logical (I/O) and transport layer interface, DS242 (v1.3). Product specification.
Xilinx 2003c. Xilinx LogiCORE RapidIO 8-bit port physical layer interface, DS243 (v1.3). Product specification.
