// Seed: 3138899687
module module_0 (
    output wor   id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  wand  id_3,
    output wand  id_4,
    input  uwire module_0
);
  assign id_0 = 1 & -1;
  assign module_1.id_2 = 0;
  integer id_7;
  ;
endmodule
module module_0 #(
    parameter id_12 = 32'd71,
    parameter id_8  = 32'd46
) (
    input uwire id_0,
    output supply0 id_1,
    input wor id_2,
    input tri id_3,
    input tri id_4,
    output tri0 id_5,
    output wor id_6,
    input wire id_7,
    input tri _id_8,
    input supply1 id_9,
    input uwire id_10,
    output wire id_11,
    input tri _id_12,
    output uwire module_1
);
  logic id_15[id_12 : id_8];
  ;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_7,
      id_4,
      id_5,
      id_4
  );
endmodule
