{
    "DESIGN_NAME": "adder",
    "VERILOG_FILES": "dir::adder.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 40,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 50 50"
}
