0.7
2020.2
Oct 14 2022
05:20:55
D:/DSD_lab/FlipFlop/RCA Using Behaviourial/RCA Using Behaviourial.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/DSD_lab/FlipFlop/RCA Using Behaviourial/RCA Using Behaviourial.srcs/sim_1/new/FourBitRCA_tb.v,1728297004,verilog,,,,FourBitRCA_tb,,,,,,,,
D:/DSD_lab/FlipFlop/RCA Using Behaviourial/RCA Using Behaviourial.srcs/sources_1/new/4bRca.v,1728296575,verilog,,D:/DSD_lab/FlipFlop/RCA Using Behaviourial/RCA Using Behaviourial.srcs/sim_1/new/FourBitRCA_tb.v,,fourBitRca,,,,,,,,
