static struct pistachio_gate pistachio_sys_gates [ ] __initdata = { GATE ( SYS_CLK_I2C0 , "i2c0_sys" , "sys" , 0x8 , 0 ) GATE ( SYS_CLK_I2C1 , "i2c1_sys" , "sys" , 0x8 , 1 ) GATE ( SYS_CLK_I2C2 , "i2c2_sys" , "sys" , 0x8 , 2 ) GATE ( SYS_CLK_I2C3 , "i2c3_sys" , "sys" , 0x8 , 3 ) GATE ( SYS_CLK_I2S_IN , "i2s_in_sys" , "sys" , 0x8 , 4 ) GATE ( SYS_CLK_PAUD_OUT , "paud_out_sys" , "sys" , 0x8 , 5 ) GATE ( SYS_CLK_SPDIF_OUT , "spdif_out_sys" , "sys" , 0x8 , 6 ) GATE ( SYS_CLK_SPI0_MASTER , "spi0_master_sys" , "sys" , 0x8 , 7 ) GATE ( SYS_CLK_SPI0_SLAVE , "spi0_slave_sys" , "sys" , 0x8 , 8 ) GATE ( SYS_CLK_PWM , "pwm_sys" , "sys" , 0x8 , 9 ) GATE ( SYS_CLK_UART0 , "uart0_sys" , "sys" , 0x8 , 10 ) GATE ( SYS_CLK_UART1 , "uart1_sys" , "sys" , 0x8 , 11 ) GATE ( SYS_CLK_SPI1 , "spi1_sys" , "sys" , 0x8 , 12 ) GATE ( SYS_CLK_MDC , "mdc_sys" , "sys" , 0x8 , 13 ) GATE ( SYS_CLK_SD_HOST , "sd_host_sys" , "sys" , 0x8 , 14 ) GATE ( SYS_CLK_ENET , "enet_sys" , "sys" , 0x8 , 15 ) GATE ( SYS_CLK_IR , "ir_sys" , "sys" , 0x8 , 16 ) GATE ( SYS_CLK_WD , "wd_sys" , "sys" , 0x8 , 17 ) GATE ( SYS_CLK_TIMER , "timer_sys" , "sys" , 0x8 , 18 ) GATE ( SYS_CLK_I2S_OUT , "i2s_out_sys" , "sys" , 0x8 , 24 ) GATE ( SYS_CLK_SPDIF_IN , "spdif_in_sys" , "sys" , 0x8 , 25 ) GATE ( SYS_CLK_EVENT_TIMER , "event_timer_sys" , "sys" , 0x8 , 26 ) GATE ( SYS_CLK_HASH , "hash_sys" , "sys" , 0x8 , 27 ) } ; 