-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

-- DATE "12/10/2015 11:00:02"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	vga_with_hw_test_image IS
    PORT (
	pixel_clk : OUT std_logic;
	clk : IN std_logic;
	h_sync : OUT std_logic;
	v_sync : OUT std_logic;
	n_blank : OUT std_logic;
	n_sync : OUT std_logic;
	finish : OUT std_logic;
	blue : OUT std_logic_vector(7 DOWNTO 0);
	load : IN std_logic;
	sel : IN std_logic_vector(2 DOWNTO 0);
	green : OUT std_logic_vector(7 DOWNTO 0);
	red : OUT std_logic_vector(7 DOWNTO 0)
	);
END vga_with_hw_test_image;

-- Design Ports Information
-- pixel_clk	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- h_sync	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- v_sync	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_blank	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_sync	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- finish	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- blue[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- blue[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- blue[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- blue[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- blue[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- blue[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- blue[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- blue[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- green[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- green[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- green[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- green[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- green[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- green[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- green[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- green[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- red[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- red[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- red[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- red[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- red[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- red[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- red[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- red[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sel[2]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sel[0]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sel[1]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- load	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF vga_with_hw_test_image IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_pixel_clk : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_h_sync : std_logic;
SIGNAL ww_v_sync : std_logic;
SIGNAL ww_n_blank : std_logic;
SIGNAL ww_n_sync : std_logic;
SIGNAL ww_finish : std_logic;
SIGNAL ww_blue : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_load : std_logic;
SIGNAL ww_sel : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_green : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_red : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|Add0~0_combout\ : std_logic;
SIGNAL \inst1|h_count~9_combout\ : std_logic;
SIGNAL \inst1|Add0~1\ : std_logic;
SIGNAL \inst1|Add0~2_combout\ : std_logic;
SIGNAL \inst1|h_count~8_combout\ : std_logic;
SIGNAL \inst1|Add0~3\ : std_logic;
SIGNAL \inst1|Add0~4_combout\ : std_logic;
SIGNAL \inst1|h_count~7_combout\ : std_logic;
SIGNAL \inst1|Add0~5\ : std_logic;
SIGNAL \inst1|Add0~6_combout\ : std_logic;
SIGNAL \inst1|h_count~6_combout\ : std_logic;
SIGNAL \inst1|Add0~7\ : std_logic;
SIGNAL \inst1|Add0~8_combout\ : std_logic;
SIGNAL \inst1|h_count~5_combout\ : std_logic;
SIGNAL \inst1|Add0~9\ : std_logic;
SIGNAL \inst1|Add0~10_combout\ : std_logic;
SIGNAL \inst1|h_count~0_combout\ : std_logic;
SIGNAL \inst1|Add0~11\ : std_logic;
SIGNAL \inst1|Add0~12_combout\ : std_logic;
SIGNAL \inst1|h_count~1_combout\ : std_logic;
SIGNAL \inst1|Add0~13\ : std_logic;
SIGNAL \inst1|Add0~14_combout\ : std_logic;
SIGNAL \inst1|h_count~2_combout\ : std_logic;
SIGNAL \inst1|Add0~15\ : std_logic;
SIGNAL \inst1|Add0~16_combout\ : std_logic;
SIGNAL \inst1|h_count~4_combout\ : std_logic;
SIGNAL \inst1|LessThan0~1_combout\ : std_logic;
SIGNAL \inst1|LessThan0~2_combout\ : std_logic;
SIGNAL \inst1|Add0~17\ : std_logic;
SIGNAL \inst1|Add0~18_combout\ : std_logic;
SIGNAL \inst1|h_count~3_combout\ : std_logic;
SIGNAL \inst1|Add0~19\ : std_logic;
SIGNAL \inst1|Add0~20_combout\ : std_logic;
SIGNAL \inst1|h_count~10_combout\ : std_logic;
SIGNAL \inst1|LessThan0~0_combout\ : std_logic;
SIGNAL \inst1|LessThan0~3_combout\ : std_logic;
SIGNAL \inst1|process_0~0_combout\ : std_logic;
SIGNAL \inst1|process_0~1_combout\ : std_logic;
SIGNAL \inst1|process_0~2_combout\ : std_logic;
SIGNAL \inst1|process_0~3_combout\ : std_logic;
SIGNAL \inst1|process_0~4_combout\ : std_logic;
SIGNAL \inst1|h_sync~q\ : std_logic;
SIGNAL \inst1|Add1~1_combout\ : std_logic;
SIGNAL \inst1|Add1~30_combout\ : std_logic;
SIGNAL \inst1|Add1~2\ : std_logic;
SIGNAL \inst1|Add1~3_combout\ : std_logic;
SIGNAL \inst1|Add1~31_combout\ : std_logic;
SIGNAL \inst1|Add1~4\ : std_logic;
SIGNAL \inst1|Add1~5_combout\ : std_logic;
SIGNAL \inst1|Add1~29_combout\ : std_logic;
SIGNAL \inst1|Add1~6\ : std_logic;
SIGNAL \inst1|Add1~7_combout\ : std_logic;
SIGNAL \inst1|Add1~28_combout\ : std_logic;
SIGNAL \inst1|Add1~8\ : std_logic;
SIGNAL \inst1|Add1~9_combout\ : std_logic;
SIGNAL \inst1|Add1~25_combout\ : std_logic;
SIGNAL \inst1|Add1~10\ : std_logic;
SIGNAL \inst1|Add1~11_combout\ : std_logic;
SIGNAL \inst1|Add1~26_combout\ : std_logic;
SIGNAL \inst1|Add1~12\ : std_logic;
SIGNAL \inst1|Add1~13_combout\ : std_logic;
SIGNAL \inst1|Add1~27_combout\ : std_logic;
SIGNAL \inst1|Add1~14\ : std_logic;
SIGNAL \inst1|Add1~15_combout\ : std_logic;
SIGNAL \inst1|Add1~33_combout\ : std_logic;
SIGNAL \inst1|Add1~16\ : std_logic;
SIGNAL \inst1|Add1~17_combout\ : std_logic;
SIGNAL \inst1|Add1~32_combout\ : std_logic;
SIGNAL \inst1|Add1~18\ : std_logic;
SIGNAL \inst1|Add1~20\ : std_logic;
SIGNAL \inst1|Add1~22_combout\ : std_logic;
SIGNAL \inst1|Add1~24_combout\ : std_logic;
SIGNAL \inst1|LessThan1~0_combout\ : std_logic;
SIGNAL \inst1|LessThan1~1_combout\ : std_logic;
SIGNAL \inst1|LessThan1~2_combout\ : std_logic;
SIGNAL \inst1|Add1~0_combout\ : std_logic;
SIGNAL \inst1|Add1~19_combout\ : std_logic;
SIGNAL \inst1|Add1~21_combout\ : std_logic;
SIGNAL \inst1|process_0~5_combout\ : std_logic;
SIGNAL \inst1|process_0~6_combout\ : std_logic;
SIGNAL \inst1|process_0~7_combout\ : std_logic;
SIGNAL \inst1|process_0~8_combout\ : std_logic;
SIGNAL \inst1|v_sync~q\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita7~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita8~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita9~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita10~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita11~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita12~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita13~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita14~combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita15~combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w[3]~4_combout\ : std_logic;
SIGNAL \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \inst5|auto_generated|counter_comb_bita16~combout\ : std_logic;
SIGNAL \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout\ : std_logic;
SIGNAL \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout\ : std_logic;
SIGNAL \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout\ : std_logic;
SIGNAL \inst1|process_0~9_combout\ : std_logic;
SIGNAL \inst1|disp_ena~q\ : std_logic;
SIGNAL \load~input_o\ : std_logic;
SIGNAL \sel[2]~input_o\ : std_logic;
SIGNAL \sel[1]~input_o\ : std_logic;
SIGNAL \sel[0]~input_o\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[7]~0_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|rden_a_store~q\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[7]~1_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[7]~2_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[7]~3_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[7]~0_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[7]~4_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[6]~1_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[6]~7_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[6]~5_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[6]~8_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[5]~2_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[5]~11_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[5]~9_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[5]~10_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[5]~12_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[4]~3_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[4]~15_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[4]~13_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[4]~14_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[4]~16_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[3]~4_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[3]~19_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[3]~17_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[3]~18_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[3]~20_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[2]~23_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[2]~21_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[2]~22_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[2]~5_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[2]~24_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[1]~6_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[1]~27_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[1]~25_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[1]~26_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[1]~28_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\ : std_logic;
SIGNAL \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\ : std_logic;
SIGNAL \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[0]~31_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\ : std_logic;
SIGNAL \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[0]~7_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[0]~29_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[0]~30_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[0]~32_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[7]~8_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[7]~9_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[7]~10_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[6]~11_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[6]~12_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[6]~13_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[5]~14_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[5]~15_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[5]~16_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[4]~17_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[4]~18_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[4]~19_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[3]~20_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[3]~21_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[3]~22_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[2]~23_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[2]~24_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[2]~25_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[1]~26_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[1]~27_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[1]~28_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[0]~30_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[0]~29_combout\ : std_logic;
SIGNAL \inst7|$00000|auto_generated|result_node[0]~31_combout\ : std_logic;
SIGNAL \inst9|$00000|auto_generated|result_node[7]~33_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[7]~0_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[7]~1_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[7]~2_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[7]~3_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[7]~4_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[6]~8_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|_~1_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[6]~7_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[6]~5_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[6]~9_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|_~2_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[5]~12_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[5]~10_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[5]~11_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[5]~13_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[5]~14_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[4]~15_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[4]~16_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[4]~18_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|_~3_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[4]~17_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[4]~19_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[3]~23_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|_~4_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[3]~22_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[3]~20_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[3]~21_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[3]~24_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[2]~25_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[2]~26_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[2]~28_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|_~5_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[2]~27_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[2]~29_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[1]~33_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[1]~30_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[1]~31_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|_~6_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[1]~32_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[1]~34_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|_~7_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[0]~37_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[0]~38_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[0]~35_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[0]~36_combout\ : std_logic;
SIGNAL \inst8|$00000|auto_generated|result_node[0]~39_combout\ : std_logic;
SIGNAL \inst5|auto_generated|counter_reg_bit\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|red\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|green\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|blue\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst29|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|v_count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|h_count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst6|auto_generated|aeb_output_dffe_d_wire0w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|auto_generated|aeb_output_dffe0a\ : std_logic_vector(0 DOWNTO 0);

BEGIN

pixel_clk <= ww_pixel_clk;
ww_clk <= clk;
h_sync <= ww_h_sync;
v_sync <= ww_v_sync;
n_blank <= ww_n_blank;
n_sync <= ww_n_sync;
finish <= ww_finish;
blue <= ww_blue;
ww_load <= load;
ww_sel <= sel;
green <= ww_green;
red <= ww_red;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk~input_o\);

\inst2|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst28|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst28|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst28|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst28|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst29|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst29|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst29|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst30|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst5|auto_generated|counter_reg_bit\(12) & \inst5|auto_generated|counter_reg_bit\(11) & \inst5|auto_generated|counter_reg_bit\(10) & 
\inst5|auto_generated|counter_reg_bit\(9) & \inst5|auto_generated|counter_reg_bit\(8) & \inst5|auto_generated|counter_reg_bit\(7) & \inst5|auto_generated|counter_reg_bit\(6) & \inst5|auto_generated|counter_reg_bit\(5) & 
\inst5|auto_generated|counter_reg_bit\(4) & \inst5|auto_generated|counter_reg_bit\(3) & \inst5|auto_generated|counter_reg_bit\(2) & \inst5|auto_generated|counter_reg_bit\(1) & \inst5|auto_generated|counter_reg_bit\(0));

\inst30|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst30|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|altpll_component|auto_generated|wire_pll1_clk\(0));

-- Location: IOOBUF_X47_Y73_N2
\pixel_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_pixel_clk);

-- Location: IOOBUF_X38_Y73_N16
\h_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|h_sync~q\,
	devoe => ww_devoe,
	o => ww_h_sync);

-- Location: IOOBUF_X54_Y73_N2
\v_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|v_sync~q\,
	devoe => ww_devoe,
	o => ww_v_sync);

-- Location: IOOBUF_X31_Y73_N9
\n_blank~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_n_blank);

-- Location: IOOBUF_X35_Y73_N16
\n_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_n_sync);

-- Location: IOOBUF_X74_Y73_N16
\finish~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devoe => ww_devoe,
	o => ww_finish);

-- Location: IOOBUF_X52_Y73_N23
\blue[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|blue\(7),
	devoe => ww_devoe,
	o => ww_blue(7));

-- Location: IOOBUF_X23_Y73_N9
\blue[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|blue\(6),
	devoe => ww_devoe,
	o => ww_blue(6));

-- Location: IOOBUF_X52_Y73_N16
\blue[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|blue\(5),
	devoe => ww_devoe,
	o => ww_blue(5));

-- Location: IOOBUF_X42_Y73_N2
\blue[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|blue\(4),
	devoe => ww_devoe,
	o => ww_blue(4));

-- Location: IOOBUF_X42_Y73_N9
\blue[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|blue\(3),
	devoe => ww_devoe,
	o => ww_blue(3));

-- Location: IOOBUF_X23_Y73_N2
\blue[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|blue\(2),
	devoe => ww_devoe,
	o => ww_blue(2));

-- Location: IOOBUF_X38_Y73_N2
\blue[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|blue\(1),
	devoe => ww_devoe,
	o => ww_blue(1));

-- Location: IOOBUF_X38_Y73_N9
\blue[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|blue\(0),
	devoe => ww_devoe,
	o => ww_blue(0));

-- Location: IOOBUF_X23_Y73_N16
\green[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|green\(7),
	devoe => ww_devoe,
	o => ww_green(7));

-- Location: IOOBUF_X20_Y73_N2
\green[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|green\(6),
	devoe => ww_devoe,
	o => ww_green(6));

-- Location: IOOBUF_X16_Y73_N2
\green[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|green\(5),
	devoe => ww_devoe,
	o => ww_green(5));

-- Location: IOOBUF_X16_Y73_N9
\green[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|green\(4),
	devoe => ww_devoe,
	o => ww_green(4));

-- Location: IOOBUF_X25_Y73_N23
\green[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|green\(3),
	devoe => ww_devoe,
	o => ww_green(3));

-- Location: IOOBUF_X11_Y73_N9
\green[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|green\(2),
	devoe => ww_devoe,
	o => ww_green(2));

-- Location: IOOBUF_X25_Y73_N16
\green[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|green\(1),
	devoe => ww_devoe,
	o => ww_green(1));

-- Location: IOOBUF_X11_Y73_N16
\green[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|green\(0),
	devoe => ww_devoe,
	o => ww_green(0));

-- Location: IOOBUF_X20_Y73_N16
\red[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|red\(7),
	devoe => ww_devoe,
	o => ww_red(7));

-- Location: IOOBUF_X11_Y73_N23
\red[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|red\(6),
	devoe => ww_devoe,
	o => ww_red(6));

-- Location: IOOBUF_X40_Y73_N9
\red[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|red\(5),
	devoe => ww_devoe,
	o => ww_red(5));

-- Location: IOOBUF_X20_Y73_N9
\red[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|red\(4),
	devoe => ww_devoe,
	o => ww_red(4));

-- Location: IOOBUF_X33_Y73_N9
\red[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|red\(3),
	devoe => ww_devoe,
	o => ww_red(3));

-- Location: IOOBUF_X35_Y73_N23
\red[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|red\(2),
	devoe => ww_devoe,
	o => ww_red(2));

-- Location: IOOBUF_X31_Y73_N2
\red[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|red\(1),
	devoe => ww_devoe,
	o => ww_red(1));

-- Location: IOOBUF_X33_Y73_N2
\red[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|red\(0),
	devoe => ww_devoe,
	o => ww_red(0));

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLL_1
\inst2|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 54,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 19,
	m => 54,
	m_initial => 1,
	m_ph => 0,
	n => 5,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 6264,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 231,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \inst2|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst2|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \inst2|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst2|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X75_Y72_N8
\inst1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~0_combout\ = \inst1|h_count\(0) $ (VCC)
-- \inst1|Add0~1\ = CARRY(\inst1|h_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count\(0),
	datad => VCC,
	combout => \inst1|Add0~0_combout\,
	cout => \inst1|Add0~1\);

-- Location: LCCOMB_X74_Y72_N16
\inst1|h_count~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~9_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|LessThan0~3_combout\,
	datac => \inst1|Add0~0_combout\,
	combout => \inst1|h_count~9_combout\);

-- Location: FF_X74_Y72_N17
\inst1|h_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(0));

-- Location: LCCOMB_X75_Y72_N10
\inst1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~2_combout\ = (\inst1|h_count\(1) & (!\inst1|Add0~1\)) # (!\inst1|h_count\(1) & ((\inst1|Add0~1\) # (GND)))
-- \inst1|Add0~3\ = CARRY((!\inst1|Add0~1\) # (!\inst1|h_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|h_count\(1),
	datad => VCC,
	cin => \inst1|Add0~1\,
	combout => \inst1|Add0~2_combout\,
	cout => \inst1|Add0~3\);

-- Location: LCCOMB_X74_Y72_N6
\inst1|h_count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~8_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|LessThan0~3_combout\,
	datac => \inst1|Add0~2_combout\,
	combout => \inst1|h_count~8_combout\);

-- Location: FF_X74_Y72_N7
\inst1|h_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(1));

-- Location: LCCOMB_X75_Y72_N12
\inst1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~4_combout\ = (\inst1|h_count\(2) & (\inst1|Add0~3\ $ (GND))) # (!\inst1|h_count\(2) & (!\inst1|Add0~3\ & VCC))
-- \inst1|Add0~5\ = CARRY((\inst1|h_count\(2) & !\inst1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|h_count\(2),
	datad => VCC,
	cin => \inst1|Add0~3\,
	combout => \inst1|Add0~4_combout\,
	cout => \inst1|Add0~5\);

-- Location: LCCOMB_X74_Y72_N28
\inst1|h_count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~7_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|LessThan0~3_combout\,
	datac => \inst1|Add0~4_combout\,
	combout => \inst1|h_count~7_combout\);

-- Location: FF_X74_Y72_N29
\inst1|h_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(2));

-- Location: LCCOMB_X75_Y72_N14
\inst1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~6_combout\ = (\inst1|h_count\(3) & (!\inst1|Add0~5\)) # (!\inst1|h_count\(3) & ((\inst1|Add0~5\) # (GND)))
-- \inst1|Add0~7\ = CARRY((!\inst1|Add0~5\) # (!\inst1|h_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count\(3),
	datad => VCC,
	cin => \inst1|Add0~5\,
	combout => \inst1|Add0~6_combout\,
	cout => \inst1|Add0~7\);

-- Location: LCCOMB_X74_Y72_N10
\inst1|h_count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~6_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|LessThan0~3_combout\,
	datac => \inst1|Add0~6_combout\,
	combout => \inst1|h_count~6_combout\);

-- Location: FF_X74_Y72_N11
\inst1|h_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(3));

-- Location: LCCOMB_X75_Y72_N16
\inst1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~8_combout\ = (\inst1|h_count\(4) & (\inst1|Add0~7\ $ (GND))) # (!\inst1|h_count\(4) & (!\inst1|Add0~7\ & VCC))
-- \inst1|Add0~9\ = CARRY((\inst1|h_count\(4) & !\inst1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|h_count\(4),
	datad => VCC,
	cin => \inst1|Add0~7\,
	combout => \inst1|Add0~8_combout\,
	cout => \inst1|Add0~9\);

-- Location: LCCOMB_X75_Y72_N2
\inst1|h_count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~5_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|LessThan0~3_combout\,
	datad => \inst1|Add0~8_combout\,
	combout => \inst1|h_count~5_combout\);

-- Location: FF_X75_Y72_N3
\inst1|h_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(4));

-- Location: LCCOMB_X75_Y72_N18
\inst1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~10_combout\ = (\inst1|h_count\(5) & (!\inst1|Add0~9\)) # (!\inst1|h_count\(5) & ((\inst1|Add0~9\) # (GND)))
-- \inst1|Add0~11\ = CARRY((!\inst1|Add0~9\) # (!\inst1|h_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|h_count\(5),
	datad => VCC,
	cin => \inst1|Add0~9\,
	combout => \inst1|Add0~10_combout\,
	cout => \inst1|Add0~11\);

-- Location: LCCOMB_X74_Y72_N24
\inst1|h_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~0_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|LessThan0~3_combout\,
	datad => \inst1|Add0~10_combout\,
	combout => \inst1|h_count~0_combout\);

-- Location: FF_X74_Y72_N25
\inst1|h_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(5));

-- Location: LCCOMB_X75_Y72_N20
\inst1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~12_combout\ = (\inst1|h_count\(6) & (\inst1|Add0~11\ $ (GND))) # (!\inst1|h_count\(6) & (!\inst1|Add0~11\ & VCC))
-- \inst1|Add0~13\ = CARRY((\inst1|h_count\(6) & !\inst1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|h_count\(6),
	datad => VCC,
	cin => \inst1|Add0~11\,
	combout => \inst1|Add0~12_combout\,
	cout => \inst1|Add0~13\);

-- Location: LCCOMB_X74_Y72_N30
\inst1|h_count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~1_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|LessThan0~3_combout\,
	datac => \inst1|Add0~12_combout\,
	combout => \inst1|h_count~1_combout\);

-- Location: FF_X74_Y72_N31
\inst1|h_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(6));

-- Location: LCCOMB_X75_Y72_N22
\inst1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~14_combout\ = (\inst1|h_count\(7) & (!\inst1|Add0~13\)) # (!\inst1|h_count\(7) & ((\inst1|Add0~13\) # (GND)))
-- \inst1|Add0~15\ = CARRY((!\inst1|Add0~13\) # (!\inst1|h_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count\(7),
	datad => VCC,
	cin => \inst1|Add0~13\,
	combout => \inst1|Add0~14_combout\,
	cout => \inst1|Add0~15\);

-- Location: LCCOMB_X74_Y72_N12
\inst1|h_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~2_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|LessThan0~3_combout\,
	datad => \inst1|Add0~14_combout\,
	combout => \inst1|h_count~2_combout\);

-- Location: FF_X74_Y72_N13
\inst1|h_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(7));

-- Location: LCCOMB_X75_Y72_N24
\inst1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~16_combout\ = (\inst1|h_count\(8) & (\inst1|Add0~15\ $ (GND))) # (!\inst1|h_count\(8) & (!\inst1|Add0~15\ & VCC))
-- \inst1|Add0~17\ = CARRY((\inst1|h_count\(8) & !\inst1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count\(8),
	datad => VCC,
	cin => \inst1|Add0~15\,
	combout => \inst1|Add0~16_combout\,
	cout => \inst1|Add0~17\);

-- Location: LCCOMB_X74_Y72_N2
\inst1|h_count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~4_combout\ = (\inst1|Add0~16_combout\ & \inst1|LessThan0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~16_combout\,
	datac => \inst1|LessThan0~3_combout\,
	combout => \inst1|h_count~4_combout\);

-- Location: FF_X74_Y72_N3
\inst1|h_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(8));

-- Location: LCCOMB_X74_Y72_N22
\inst1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|LessThan0~1_combout\ = (!\inst1|h_count\(5) & (!\inst1|h_count\(6) & !\inst1|h_count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count\(5),
	datac => \inst1|h_count\(6),
	datad => \inst1|h_count\(8),
	combout => \inst1|LessThan0~1_combout\);

-- Location: LCCOMB_X74_Y72_N0
\inst1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|LessThan0~2_combout\ = (!\inst1|h_count\(3) & (((!\inst1|h_count\(0)) # (!\inst1|h_count\(2))) # (!\inst1|h_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count\(1),
	datab => \inst1|h_count\(2),
	datac => \inst1|h_count\(3),
	datad => \inst1|h_count\(0),
	combout => \inst1|LessThan0~2_combout\);

-- Location: LCCOMB_X75_Y72_N26
\inst1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~18_combout\ = (\inst1|h_count\(9) & (!\inst1|Add0~17\)) # (!\inst1|h_count\(9) & ((\inst1|Add0~17\) # (GND)))
-- \inst1|Add0~19\ = CARRY((!\inst1|Add0~17\) # (!\inst1|h_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count\(9),
	datad => VCC,
	cin => \inst1|Add0~17\,
	combout => \inst1|Add0~18_combout\,
	cout => \inst1|Add0~19\);

-- Location: LCCOMB_X74_Y72_N8
\inst1|h_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~3_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|LessThan0~3_combout\,
	datad => \inst1|Add0~18_combout\,
	combout => \inst1|h_count~3_combout\);

-- Location: FF_X74_Y72_N9
\inst1|h_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(9));

-- Location: LCCOMB_X75_Y72_N28
\inst1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add0~20_combout\ = \inst1|Add0~19\ $ (!\inst1|h_count\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|h_count\(10),
	cin => \inst1|Add0~19\,
	combout => \inst1|Add0~20_combout\);

-- Location: LCCOMB_X74_Y72_N18
\inst1|h_count~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|h_count~10_combout\ = (\inst1|LessThan0~3_combout\ & \inst1|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|LessThan0~3_combout\,
	datad => \inst1|Add0~20_combout\,
	combout => \inst1|h_count~10_combout\);

-- Location: FF_X74_Y72_N19
\inst1|h_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|h_count~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_count\(10));

-- Location: LCCOMB_X74_Y72_N20
\inst1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|LessThan0~0_combout\ = (((!\inst1|h_count\(7) & !\inst1|h_count\(8))) # (!\inst1|h_count\(9))) # (!\inst1|h_count\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count\(7),
	datab => \inst1|h_count\(10),
	datac => \inst1|h_count\(9),
	datad => \inst1|h_count\(8),
	combout => \inst1|LessThan0~0_combout\);

-- Location: LCCOMB_X74_Y72_N26
\inst1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|LessThan0~3_combout\ = (\inst1|LessThan0~0_combout\) # ((\inst1|LessThan0~1_combout\ & ((\inst1|LessThan0~2_combout\) # (!\inst1|h_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count\(4),
	datab => \inst1|LessThan0~1_combout\,
	datac => \inst1|LessThan0~2_combout\,
	datad => \inst1|LessThan0~0_combout\,
	combout => \inst1|LessThan0~3_combout\);

-- Location: LCCOMB_X75_Y72_N4
\inst1|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~0_combout\ = (\inst1|Add0~4_combout\) # ((\inst1|Add0~6_combout\) # ((\inst1|Add0~0_combout\) # (\inst1|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~4_combout\,
	datab => \inst1|Add0~6_combout\,
	datac => \inst1|Add0~0_combout\,
	datad => \inst1|Add0~2_combout\,
	combout => \inst1|process_0~0_combout\);

-- Location: LCCOMB_X75_Y72_N30
\inst1|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~1_combout\ = (\inst1|Add0~12_combout\) # ((\inst1|Add0~10_combout\ & ((\inst1|process_0~0_combout\) # (\inst1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~12_combout\,
	datab => \inst1|Add0~10_combout\,
	datac => \inst1|process_0~0_combout\,
	datad => \inst1|Add0~8_combout\,
	combout => \inst1|process_0~1_combout\);

-- Location: LCCOMB_X75_Y72_N6
\inst1|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~2_combout\ = (((\inst1|Add0~14_combout\ & \inst1|process_0~1_combout\)) # (!\inst1|Add0~16_combout\)) # (!\inst1|LessThan0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|LessThan0~3_combout\,
	datab => \inst1|Add0~14_combout\,
	datac => \inst1|process_0~1_combout\,
	datad => \inst1|Add0~16_combout\,
	combout => \inst1|process_0~2_combout\);

-- Location: LCCOMB_X74_Y72_N4
\inst1|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~3_combout\ = (\inst1|h_count~2_combout\) # ((\inst1|h_count~1_combout\) # ((\inst1|h_count~0_combout\ & \inst1|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|h_count~2_combout\,
	datab => \inst1|h_count~0_combout\,
	datac => \inst1|Add0~8_combout\,
	datad => \inst1|h_count~1_combout\,
	combout => \inst1|process_0~3_combout\);

-- Location: LCCOMB_X75_Y72_N0
\inst1|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~4_combout\ = (!\inst1|process_0~2_combout\ & (\inst1|process_0~3_combout\ & (!\inst1|Add0~18_combout\ & \inst1|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|process_0~2_combout\,
	datab => \inst1|process_0~3_combout\,
	datac => \inst1|Add0~18_combout\,
	datad => \inst1|Add0~20_combout\,
	combout => \inst1|process_0~4_combout\);

-- Location: FF_X75_Y72_N1
\inst1|h_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|h_sync~q\);

-- Location: FF_X73_Y72_N11
\inst1|v_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(9));

-- Location: LCCOMB_X72_Y72_N4
\inst1|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~1_combout\ = \inst1|v_count\(0) $ (VCC)
-- \inst1|Add1~2\ = CARRY(\inst1|v_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(0),
	datad => VCC,
	combout => \inst1|Add1~1_combout\,
	cout => \inst1|Add1~2\);

-- Location: LCCOMB_X72_Y72_N2
\inst1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~30_combout\ = (\inst1|Add1~0_combout\ & ((\inst1|Add1~1_combout\) # ((\inst1|v_count\(0) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~0_combout\ & (((\inst1|v_count\(0) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~0_combout\,
	datab => \inst1|Add1~1_combout\,
	datac => \inst1|v_count\(0),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~30_combout\);

-- Location: FF_X72_Y72_N3
\inst1|v_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(0));

-- Location: LCCOMB_X72_Y72_N6
\inst1|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~3_combout\ = (\inst1|v_count\(1) & (!\inst1|Add1~2\)) # (!\inst1|v_count\(1) & ((\inst1|Add1~2\) # (GND)))
-- \inst1|Add1~4\ = CARRY((!\inst1|Add1~2\) # (!\inst1|v_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(1),
	datad => VCC,
	cin => \inst1|Add1~2\,
	combout => \inst1|Add1~3_combout\,
	cout => \inst1|Add1~4\);

-- Location: LCCOMB_X72_Y72_N26
\inst1|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~31_combout\ = (\inst1|Add1~0_combout\ & ((\inst1|Add1~3_combout\) # ((\inst1|LessThan0~3_combout\ & \inst1|v_count\(1))))) # (!\inst1|Add1~0_combout\ & (\inst1|LessThan0~3_combout\ & (\inst1|v_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~0_combout\,
	datab => \inst1|LessThan0~3_combout\,
	datac => \inst1|v_count\(1),
	datad => \inst1|Add1~3_combout\,
	combout => \inst1|Add1~31_combout\);

-- Location: FF_X72_Y72_N27
\inst1|v_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(1));

-- Location: LCCOMB_X72_Y72_N8
\inst1|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~5_combout\ = (\inst1|v_count\(2) & (\inst1|Add1~4\ $ (GND))) # (!\inst1|v_count\(2) & (!\inst1|Add1~4\ & VCC))
-- \inst1|Add1~6\ = CARRY((\inst1|v_count\(2) & !\inst1|Add1~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(2),
	datad => VCC,
	cin => \inst1|Add1~4\,
	combout => \inst1|Add1~5_combout\,
	cout => \inst1|Add1~6\);

-- Location: LCCOMB_X72_Y72_N0
\inst1|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~29_combout\ = (\inst1|Add1~0_combout\ & ((\inst1|Add1~5_combout\) # ((\inst1|v_count\(2) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~0_combout\ & (((\inst1|v_count\(2) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~0_combout\,
	datab => \inst1|Add1~5_combout\,
	datac => \inst1|v_count\(2),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~29_combout\);

-- Location: FF_X72_Y72_N1
\inst1|v_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(2));

-- Location: LCCOMB_X72_Y72_N10
\inst1|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~7_combout\ = (\inst1|v_count\(3) & (!\inst1|Add1~6\)) # (!\inst1|v_count\(3) & ((\inst1|Add1~6\) # (GND)))
-- \inst1|Add1~8\ = CARRY((!\inst1|Add1~6\) # (!\inst1|v_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(3),
	datad => VCC,
	cin => \inst1|Add1~6\,
	combout => \inst1|Add1~7_combout\,
	cout => \inst1|Add1~8\);

-- Location: LCCOMB_X72_Y72_N28
\inst1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~28_combout\ = (\inst1|Add1~0_combout\ & ((\inst1|Add1~7_combout\) # ((\inst1|v_count\(3) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~0_combout\ & (((\inst1|v_count\(3) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~0_combout\,
	datab => \inst1|Add1~7_combout\,
	datac => \inst1|v_count\(3),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~28_combout\);

-- Location: FF_X72_Y72_N29
\inst1|v_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(3));

-- Location: LCCOMB_X72_Y72_N12
\inst1|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~9_combout\ = (\inst1|v_count\(4) & (\inst1|Add1~8\ $ (GND))) # (!\inst1|v_count\(4) & (!\inst1|Add1~8\ & VCC))
-- \inst1|Add1~10\ = CARRY((\inst1|v_count\(4) & !\inst1|Add1~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(4),
	datad => VCC,
	cin => \inst1|Add1~8\,
	combout => \inst1|Add1~9_combout\,
	cout => \inst1|Add1~10\);

-- Location: LCCOMB_X73_Y72_N18
\inst1|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~25_combout\ = (\inst1|Add1~9_combout\ & ((\inst1|Add1~0_combout\) # ((\inst1|v_count\(4) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~9_combout\ & (((\inst1|v_count\(4) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~9_combout\,
	datab => \inst1|Add1~0_combout\,
	datac => \inst1|v_count\(4),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~25_combout\);

-- Location: FF_X73_Y72_N19
\inst1|v_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(4));

-- Location: LCCOMB_X72_Y72_N14
\inst1|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~11_combout\ = (\inst1|v_count\(5) & (!\inst1|Add1~10\)) # (!\inst1|v_count\(5) & ((\inst1|Add1~10\) # (GND)))
-- \inst1|Add1~12\ = CARRY((!\inst1|Add1~10\) # (!\inst1|v_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(5),
	datad => VCC,
	cin => \inst1|Add1~10\,
	combout => \inst1|Add1~11_combout\,
	cout => \inst1|Add1~12\);

-- Location: LCCOMB_X73_Y72_N14
\inst1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~26_combout\ = (\inst1|Add1~11_combout\ & ((\inst1|Add1~0_combout\) # ((\inst1|v_count\(5) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~11_combout\ & (((\inst1|v_count\(5) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~11_combout\,
	datab => \inst1|Add1~0_combout\,
	datac => \inst1|v_count\(5),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~26_combout\);

-- Location: FF_X73_Y72_N15
\inst1|v_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(5));

-- Location: LCCOMB_X72_Y72_N16
\inst1|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~13_combout\ = (\inst1|v_count\(6) & (\inst1|Add1~12\ $ (GND))) # (!\inst1|v_count\(6) & (!\inst1|Add1~12\ & VCC))
-- \inst1|Add1~14\ = CARRY((\inst1|v_count\(6) & !\inst1|Add1~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(6),
	datad => VCC,
	cin => \inst1|Add1~12\,
	combout => \inst1|Add1~13_combout\,
	cout => \inst1|Add1~14\);

-- Location: LCCOMB_X73_Y72_N8
\inst1|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~27_combout\ = (\inst1|Add1~13_combout\ & ((\inst1|Add1~0_combout\) # ((\inst1|v_count\(6) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~13_combout\ & (((\inst1|v_count\(6) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~13_combout\,
	datab => \inst1|Add1~0_combout\,
	datac => \inst1|v_count\(6),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~27_combout\);

-- Location: FF_X73_Y72_N9
\inst1|v_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(6));

-- Location: LCCOMB_X72_Y72_N18
\inst1|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~15_combout\ = (\inst1|v_count\(7) & (!\inst1|Add1~14\)) # (!\inst1|v_count\(7) & ((\inst1|Add1~14\) # (GND)))
-- \inst1|Add1~16\ = CARRY((!\inst1|Add1~14\) # (!\inst1|v_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(7),
	datad => VCC,
	cin => \inst1|Add1~14\,
	combout => \inst1|Add1~15_combout\,
	cout => \inst1|Add1~16\);

-- Location: LCCOMB_X73_Y72_N22
\inst1|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~33_combout\ = (\inst1|Add1~0_combout\ & ((\inst1|Add1~15_combout\) # ((\inst1|v_count\(7) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~0_combout\ & (((\inst1|v_count\(7) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~0_combout\,
	datab => \inst1|Add1~15_combout\,
	datac => \inst1|v_count\(7),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~33_combout\);

-- Location: FF_X73_Y72_N23
\inst1|v_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(7));

-- Location: LCCOMB_X72_Y72_N20
\inst1|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~17_combout\ = (\inst1|v_count\(8) & (\inst1|Add1~16\ $ (GND))) # (!\inst1|v_count\(8) & (!\inst1|Add1~16\ & VCC))
-- \inst1|Add1~18\ = CARRY((\inst1|v_count\(8) & !\inst1|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|v_count\(8),
	datad => VCC,
	cin => \inst1|Add1~16\,
	combout => \inst1|Add1~17_combout\,
	cout => \inst1|Add1~18\);

-- Location: LCCOMB_X73_Y72_N28
\inst1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~32_combout\ = (\inst1|Add1~0_combout\ & ((\inst1|Add1~17_combout\) # ((\inst1|v_count\(8) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~0_combout\ & (((\inst1|v_count\(8) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~0_combout\,
	datab => \inst1|Add1~17_combout\,
	datac => \inst1|v_count\(8),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~32_combout\);

-- Location: FF_X73_Y72_N29
\inst1|v_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(8));

-- Location: LCCOMB_X72_Y72_N22
\inst1|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~19_combout\ = (\inst1|v_count\(9) & (!\inst1|Add1~18\)) # (!\inst1|v_count\(9) & ((\inst1|Add1~18\) # (GND)))
-- \inst1|Add1~20\ = CARRY((!\inst1|Add1~18\) # (!\inst1|v_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(9),
	datad => VCC,
	cin => \inst1|Add1~18\,
	combout => \inst1|Add1~19_combout\,
	cout => \inst1|Add1~20\);

-- Location: LCCOMB_X72_Y72_N24
\inst1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~22_combout\ = \inst1|v_count\(10) $ (!\inst1|Add1~20\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|v_count\(10),
	cin => \inst1|Add1~20\,
	combout => \inst1|Add1~22_combout\);

-- Location: LCCOMB_X73_Y72_N12
\inst1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~24_combout\ = (\inst1|Add1~0_combout\ & ((\inst1|Add1~22_combout\) # ((\inst1|v_count\(10) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~0_combout\ & (((\inst1|v_count\(10) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~0_combout\,
	datab => \inst1|Add1~22_combout\,
	datac => \inst1|v_count\(10),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~24_combout\);

-- Location: FF_X73_Y72_N13
\inst1|v_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_count\(10));

-- Location: LCCOMB_X73_Y72_N4
\inst1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|LessThan1~0_combout\ = (!\inst1|v_count\(1) & (!\inst1|v_count\(4) & (!\inst1|v_count\(2) & !\inst1|v_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|v_count\(1),
	datab => \inst1|v_count\(4),
	datac => \inst1|v_count\(2),
	datad => \inst1|v_count\(0),
	combout => \inst1|LessThan1~0_combout\);

-- Location: LCCOMB_X73_Y72_N0
\inst1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|LessThan1~1_combout\ = ((\inst1|LessThan1~0_combout\) # ((!\inst1|v_count\(3) & !\inst1|v_count\(4)))) # (!\inst1|v_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|v_count\(5),
	datab => \inst1|v_count\(3),
	datac => \inst1|LessThan1~0_combout\,
	datad => \inst1|v_count\(4),
	combout => \inst1|LessThan1~1_combout\);

-- Location: LCCOMB_X73_Y72_N26
\inst1|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|LessThan1~2_combout\ = (!\inst1|v_count\(7) & (!\inst1|v_count\(8) & (!\inst1|v_count\(9) & !\inst1|v_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|v_count\(7),
	datab => \inst1|v_count\(8),
	datac => \inst1|v_count\(9),
	datad => \inst1|v_count\(6),
	combout => \inst1|LessThan1~2_combout\);

-- Location: LCCOMB_X73_Y72_N30
\inst1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~0_combout\ = (!\inst1|LessThan0~3_combout\ & (((\inst1|LessThan1~1_combout\ & \inst1|LessThan1~2_combout\)) # (!\inst1|v_count\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|v_count\(10),
	datab => \inst1|LessThan1~1_combout\,
	datac => \inst1|LessThan1~2_combout\,
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~0_combout\);

-- Location: LCCOMB_X73_Y72_N10
\inst1|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~21_combout\ = (\inst1|Add1~0_combout\ & ((\inst1|Add1~19_combout\) # ((\inst1|v_count\(9) & \inst1|LessThan0~3_combout\)))) # (!\inst1|Add1~0_combout\ & (((\inst1|v_count\(9) & \inst1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~0_combout\,
	datab => \inst1|Add1~19_combout\,
	datac => \inst1|v_count\(9),
	datad => \inst1|LessThan0~3_combout\,
	combout => \inst1|Add1~21_combout\);

-- Location: LCCOMB_X72_Y72_N30
\inst1|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~5_combout\ = (\inst1|Add1~28_combout\) # (\inst1|Add1~29_combout\ $ (((!\inst1|Add1~30_combout\ & !\inst1|Add1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~29_combout\,
	datab => \inst1|Add1~30_combout\,
	datac => \inst1|Add1~31_combout\,
	datad => \inst1|Add1~28_combout\,
	combout => \inst1|process_0~5_combout\);

-- Location: LCCOMB_X73_Y72_N16
\inst1|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~6_combout\ = (\inst1|Add1~26_combout\) # ((\inst1|Add1~27_combout\) # ((\inst1|process_0~5_combout\) # (\inst1|Add1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~26_combout\,
	datab => \inst1|Add1~27_combout\,
	datac => \inst1|process_0~5_combout\,
	datad => \inst1|Add1~25_combout\,
	combout => \inst1|process_0~6_combout\);

-- Location: LCCOMB_X73_Y72_N2
\inst1|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~7_combout\ = (\inst1|Add1~32_combout\) # (\inst1|Add1~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~32_combout\,
	datac => \inst1|Add1~33_combout\,
	combout => \inst1|process_0~7_combout\);

-- Location: LCCOMB_X73_Y72_N24
\inst1|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~8_combout\ = (!\inst1|Add1~21_combout\ & (!\inst1|process_0~6_combout\ & (\inst1|Add1~24_combout\ & !\inst1|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~21_combout\,
	datab => \inst1|process_0~6_combout\,
	datac => \inst1|Add1~24_combout\,
	datad => \inst1|process_0~7_combout\,
	combout => \inst1|process_0~8_combout\);

-- Location: FF_X73_Y72_N25
\inst1|v_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|process_0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|v_sync~q\);

-- Location: LCCOMB_X58_Y54_N16
\inst5|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita0~combout\ = \inst5|auto_generated|counter_reg_bit\(0) $ (VCC)
-- \inst5|auto_generated|counter_comb_bita0~COUT\ = CARRY(\inst5|auto_generated|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst5|auto_generated|counter_comb_bita0~combout\,
	cout => \inst5|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X58_Y54_N6
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X58_Y54_N17
\inst5|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X58_Y54_N18
\inst5|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita1~combout\ = (\inst5|auto_generated|counter_reg_bit\(1) & (!\inst5|auto_generated|counter_comb_bita0~COUT\)) # (!\inst5|auto_generated|counter_reg_bit\(1) & ((\inst5|auto_generated|counter_comb_bita0~COUT\) # (GND)))
-- \inst5|auto_generated|counter_comb_bita1~COUT\ = CARRY((!\inst5|auto_generated|counter_comb_bita0~COUT\) # (!\inst5|auto_generated|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita0~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita1~combout\,
	cout => \inst5|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X58_Y54_N19
\inst5|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(1));

-- Location: LCCOMB_X58_Y54_N20
\inst5|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita2~combout\ = (\inst5|auto_generated|counter_reg_bit\(2) & (\inst5|auto_generated|counter_comb_bita1~COUT\ $ (GND))) # (!\inst5|auto_generated|counter_reg_bit\(2) & (!\inst5|auto_generated|counter_comb_bita1~COUT\ & 
-- VCC))
-- \inst5|auto_generated|counter_comb_bita2~COUT\ = CARRY((\inst5|auto_generated|counter_reg_bit\(2) & !\inst5|auto_generated|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita1~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita2~combout\,
	cout => \inst5|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X58_Y54_N21
\inst5|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X58_Y54_N22
\inst5|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita3~combout\ = (\inst5|auto_generated|counter_reg_bit\(3) & (!\inst5|auto_generated|counter_comb_bita2~COUT\)) # (!\inst5|auto_generated|counter_reg_bit\(3) & ((\inst5|auto_generated|counter_comb_bita2~COUT\) # (GND)))
-- \inst5|auto_generated|counter_comb_bita3~COUT\ = CARRY((!\inst5|auto_generated|counter_comb_bita2~COUT\) # (!\inst5|auto_generated|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita2~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita3~combout\,
	cout => \inst5|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X58_Y54_N23
\inst5|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(3));

-- Location: LCCOMB_X58_Y54_N24
\inst5|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita4~combout\ = (\inst5|auto_generated|counter_reg_bit\(4) & (\inst5|auto_generated|counter_comb_bita3~COUT\ $ (GND))) # (!\inst5|auto_generated|counter_reg_bit\(4) & (!\inst5|auto_generated|counter_comb_bita3~COUT\ & 
-- VCC))
-- \inst5|auto_generated|counter_comb_bita4~COUT\ = CARRY((\inst5|auto_generated|counter_reg_bit\(4) & !\inst5|auto_generated|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita3~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita4~combout\,
	cout => \inst5|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X58_Y54_N25
\inst5|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita4~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(4));

-- Location: LCCOMB_X58_Y54_N26
\inst5|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita5~combout\ = (\inst5|auto_generated|counter_reg_bit\(5) & (!\inst5|auto_generated|counter_comb_bita4~COUT\)) # (!\inst5|auto_generated|counter_reg_bit\(5) & ((\inst5|auto_generated|counter_comb_bita4~COUT\) # (GND)))
-- \inst5|auto_generated|counter_comb_bita5~COUT\ = CARRY((!\inst5|auto_generated|counter_comb_bita4~COUT\) # (!\inst5|auto_generated|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita4~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita5~combout\,
	cout => \inst5|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X58_Y54_N27
\inst5|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita5~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(5));

-- Location: LCCOMB_X58_Y54_N28
\inst5|auto_generated|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita6~combout\ = (\inst5|auto_generated|counter_reg_bit\(6) & (\inst5|auto_generated|counter_comb_bita5~COUT\ $ (GND))) # (!\inst5|auto_generated|counter_reg_bit\(6) & (!\inst5|auto_generated|counter_comb_bita5~COUT\ & 
-- VCC))
-- \inst5|auto_generated|counter_comb_bita6~COUT\ = CARRY((\inst5|auto_generated|counter_reg_bit\(6) & !\inst5|auto_generated|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(6),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita5~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita6~combout\,
	cout => \inst5|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X58_Y54_N29
\inst5|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita6~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(6));

-- Location: LCCOMB_X58_Y54_N30
\inst5|auto_generated|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita7~combout\ = (\inst5|auto_generated|counter_reg_bit\(7) & (!\inst5|auto_generated|counter_comb_bita6~COUT\)) # (!\inst5|auto_generated|counter_reg_bit\(7) & ((\inst5|auto_generated|counter_comb_bita6~COUT\) # (GND)))
-- \inst5|auto_generated|counter_comb_bita7~COUT\ = CARRY((!\inst5|auto_generated|counter_comb_bita6~COUT\) # (!\inst5|auto_generated|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(7),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita6~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita7~combout\,
	cout => \inst5|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X58_Y54_N31
\inst5|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita7~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(7));

-- Location: LCCOMB_X58_Y53_N0
\inst5|auto_generated|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita8~combout\ = (\inst5|auto_generated|counter_reg_bit\(8) & (\inst5|auto_generated|counter_comb_bita7~COUT\ $ (GND))) # (!\inst5|auto_generated|counter_reg_bit\(8) & (!\inst5|auto_generated|counter_comb_bita7~COUT\ & 
-- VCC))
-- \inst5|auto_generated|counter_comb_bita8~COUT\ = CARRY((\inst5|auto_generated|counter_reg_bit\(8) & !\inst5|auto_generated|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(8),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita7~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita8~combout\,
	cout => \inst5|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X58_Y53_N1
\inst5|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita8~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(8));

-- Location: LCCOMB_X58_Y53_N2
\inst5|auto_generated|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita9~combout\ = (\inst5|auto_generated|counter_reg_bit\(9) & (!\inst5|auto_generated|counter_comb_bita8~COUT\)) # (!\inst5|auto_generated|counter_reg_bit\(9) & ((\inst5|auto_generated|counter_comb_bita8~COUT\) # (GND)))
-- \inst5|auto_generated|counter_comb_bita9~COUT\ = CARRY((!\inst5|auto_generated|counter_comb_bita8~COUT\) # (!\inst5|auto_generated|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(9),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita8~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita9~combout\,
	cout => \inst5|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X58_Y53_N3
\inst5|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita9~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(9));

-- Location: LCCOMB_X58_Y53_N4
\inst5|auto_generated|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita10~combout\ = (\inst5|auto_generated|counter_reg_bit\(10) & (\inst5|auto_generated|counter_comb_bita9~COUT\ $ (GND))) # (!\inst5|auto_generated|counter_reg_bit\(10) & (!\inst5|auto_generated|counter_comb_bita9~COUT\ 
-- & VCC))
-- \inst5|auto_generated|counter_comb_bita10~COUT\ = CARRY((\inst5|auto_generated|counter_reg_bit\(10) & !\inst5|auto_generated|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(10),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita9~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita10~combout\,
	cout => \inst5|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X58_Y53_N5
\inst5|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita10~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(10));

-- Location: LCCOMB_X58_Y53_N6
\inst5|auto_generated|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita11~combout\ = (\inst5|auto_generated|counter_reg_bit\(11) & (!\inst5|auto_generated|counter_comb_bita10~COUT\)) # (!\inst5|auto_generated|counter_reg_bit\(11) & ((\inst5|auto_generated|counter_comb_bita10~COUT\) # 
-- (GND)))
-- \inst5|auto_generated|counter_comb_bita11~COUT\ = CARRY((!\inst5|auto_generated|counter_comb_bita10~COUT\) # (!\inst5|auto_generated|counter_reg_bit\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(11),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita10~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita11~combout\,
	cout => \inst5|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X58_Y53_N7
\inst5|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita11~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(11));

-- Location: LCCOMB_X58_Y53_N8
\inst5|auto_generated|counter_comb_bita12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita12~combout\ = (\inst5|auto_generated|counter_reg_bit\(12) & (\inst5|auto_generated|counter_comb_bita11~COUT\ $ (GND))) # (!\inst5|auto_generated|counter_reg_bit\(12) & 
-- (!\inst5|auto_generated|counter_comb_bita11~COUT\ & VCC))
-- \inst5|auto_generated|counter_comb_bita12~COUT\ = CARRY((\inst5|auto_generated|counter_reg_bit\(12) & !\inst5|auto_generated|counter_comb_bita11~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(12),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita11~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita12~combout\,
	cout => \inst5|auto_generated|counter_comb_bita12~COUT\);

-- Location: FF_X58_Y53_N9
\inst5|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita12~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(12));

-- Location: LCCOMB_X58_Y53_N10
\inst5|auto_generated|counter_comb_bita13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita13~combout\ = (\inst5|auto_generated|counter_reg_bit\(13) & (!\inst5|auto_generated|counter_comb_bita12~COUT\)) # (!\inst5|auto_generated|counter_reg_bit\(13) & ((\inst5|auto_generated|counter_comb_bita12~COUT\) # 
-- (GND)))
-- \inst5|auto_generated|counter_comb_bita13~COUT\ = CARRY((!\inst5|auto_generated|counter_comb_bita12~COUT\) # (!\inst5|auto_generated|counter_reg_bit\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(13),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita12~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita13~combout\,
	cout => \inst5|auto_generated|counter_comb_bita13~COUT\);

-- Location: FF_X58_Y53_N11
\inst5|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita13~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(13));

-- Location: LCCOMB_X58_Y53_N12
\inst5|auto_generated|counter_comb_bita14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita14~combout\ = (\inst5|auto_generated|counter_reg_bit\(14) & (\inst5|auto_generated|counter_comb_bita13~COUT\ $ (GND))) # (!\inst5|auto_generated|counter_reg_bit\(14) & 
-- (!\inst5|auto_generated|counter_comb_bita13~COUT\ & VCC))
-- \inst5|auto_generated|counter_comb_bita14~COUT\ = CARRY((\inst5|auto_generated|counter_reg_bit\(14) & !\inst5|auto_generated|counter_comb_bita13~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(14),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita13~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita14~combout\,
	cout => \inst5|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X58_Y53_N13
\inst5|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita14~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(14));

-- Location: LCCOMB_X58_Y53_N14
\inst5|auto_generated|counter_comb_bita15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita15~combout\ = (\inst5|auto_generated|counter_reg_bit\(15) & (!\inst5|auto_generated|counter_comb_bita14~COUT\)) # (!\inst5|auto_generated|counter_reg_bit\(15) & ((\inst5|auto_generated|counter_comb_bita14~COUT\) # 
-- (GND)))
-- \inst5|auto_generated|counter_comb_bita15~COUT\ = CARRY((!\inst5|auto_generated|counter_comb_bita14~COUT\) # (!\inst5|auto_generated|counter_reg_bit\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(15),
	datad => VCC,
	cin => \inst5|auto_generated|counter_comb_bita14~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita15~combout\,
	cout => \inst5|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X58_Y53_N15
\inst5|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita15~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(15));

-- Location: LCCOMB_X58_Y53_N28
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w[3]~4_combout\ = (\inst5|auto_generated|counter_reg_bit\(14) & (!\inst5|auto_generated|counter_reg_bit\(15) & !\inst5|auto_generated|counter_reg_bit\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(14),
	datac => \inst5|auto_generated|counter_reg_bit\(15),
	datad => \inst5|auto_generated|counter_reg_bit\(13),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w[3]~4_combout\);

-- Location: LCCOMB_X58_Y53_N26
\inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout\ = (((\inst5|auto_generated|counter_reg_bit\(10)) # (\inst5|auto_generated|counter_reg_bit\(11))) # (!\inst5|auto_generated|counter_reg_bit\(9))) # (!\inst5|auto_generated|counter_reg_bit\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(12),
	datab => \inst5|auto_generated|counter_reg_bit\(9),
	datac => \inst5|auto_generated|counter_reg_bit\(10),
	datad => \inst5|auto_generated|counter_reg_bit\(11),
	combout => \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout\);

-- Location: LCCOMB_X58_Y53_N16
\inst5|auto_generated|counter_comb_bita16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|auto_generated|counter_comb_bita16~combout\ = \inst5|auto_generated|counter_comb_bita15~COUT\ $ (!\inst5|auto_generated|counter_reg_bit\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst5|auto_generated|counter_reg_bit\(16),
	cin => \inst5|auto_generated|counter_comb_bita15~COUT\,
	combout => \inst5|auto_generated|counter_comb_bita16~combout\);

-- Location: FF_X58_Y53_N17
\inst5|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst5|auto_generated|counter_comb_bita16~combout\,
	asdata => \~GND~combout\,
	sload => \inst6|auto_generated|aeb_output_dffe0a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|auto_generated|counter_reg_bit\(16));

-- Location: LCCOMB_X58_Y53_N22
\inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout\ = ((\inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout\) # (!\inst5|auto_generated|counter_reg_bit\(16))) # 
-- (!\inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w[3]~4_combout\,
	datac => \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout\,
	datad => \inst5|auto_generated|counter_reg_bit\(16),
	combout => \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout\);

-- Location: LCCOMB_X58_Y54_N4
\inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout\ = (((\inst5|auto_generated|counter_reg_bit\(3)) # (\inst5|auto_generated|counter_reg_bit\(4))) # (!\inst5|auto_generated|counter_reg_bit\(1))) # (!\inst5|auto_generated|counter_reg_bit\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(2),
	datab => \inst5|auto_generated|counter_reg_bit\(1),
	datac => \inst5|auto_generated|counter_reg_bit\(3),
	datad => \inst5|auto_generated|counter_reg_bit\(4),
	combout => \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout\);

-- Location: LCCOMB_X58_Y54_N10
\inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout\ = (\inst5|auto_generated|counter_reg_bit\(7)) # ((\inst5|auto_generated|counter_reg_bit\(8)) # ((\inst5|auto_generated|counter_reg_bit\(5)) # (!\inst5|auto_generated|counter_reg_bit\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(7),
	datab => \inst5|auto_generated|counter_reg_bit\(8),
	datac => \inst5|auto_generated|counter_reg_bit\(5),
	datad => \inst5|auto_generated|counter_reg_bit\(6),
	combout => \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout\);

-- Location: LCCOMB_X58_Y54_N0
\inst6|auto_generated|aeb_output_dffe_d_wire0w[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|auto_generated|aeb_output_dffe_d_wire0w\(0) = (!\inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout\ & (\inst5|auto_generated|counter_reg_bit\(0) & (!\inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout\ & 
-- !\inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout\,
	datab => \inst5|auto_generated|counter_reg_bit\(0),
	datac => \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout\,
	datad => \inst6|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout\,
	combout => \inst6|auto_generated|aeb_output_dffe_d_wire0w\(0));

-- Location: FF_X58_Y54_N1
\inst6|auto_generated|aeb_output_dffe0a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst6|auto_generated|aeb_output_dffe_d_wire0w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|auto_generated|aeb_output_dffe0a\(0));

-- Location: LCCOMB_X74_Y72_N14
\inst1|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~9_combout\ = (!\inst1|Add1~24_combout\ & (((!\inst1|Add0~16_combout\ & !\inst1|Add0~18_combout\)) # (!\inst1|h_count~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~24_combout\,
	datab => \inst1|h_count~10_combout\,
	datac => \inst1|Add0~16_combout\,
	datad => \inst1|Add0~18_combout\,
	combout => \inst1|process_0~9_combout\);

-- Location: FF_X74_Y72_N15
\inst1|disp_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst1|process_0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|disp_ena~q\);

-- Location: IOIBUF_X115_Y14_N8
\load~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_load,
	o => \load~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\sel[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel(2),
	o => \sel[2]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\sel[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel(1),
	o => \sel[1]~input_o\);

-- Location: IOIBUF_X115_Y17_N1
\sel[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel(0),
	o => \sel[0]~input_o\);

-- Location: LCCOMB_X48_Y53_N0
\inst9|$00000|auto_generated|result_node[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[7]~0_combout\ = (\sel[2]~input_o\ & (!\sel[1]~input_o\ & \sel[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \sel[1]~input_o\,
	datac => \sel[0]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[7]~0_combout\);

-- Location: FF_X57_Y53_N31
\inst29|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst5|auto_generated|counter_reg_bit\(16),
	sload => VCC,
	ena => \load~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: FF_X57_Y53_N29
\inst29|altsyncram_component|auto_generated|rden_a_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \load~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|altsyncram_component|auto_generated|rden_a_store~q\);

-- Location: LCCOMB_X57_Y53_N22
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ = (!\inst5|auto_generated|counter_reg_bit\(16) & ((\load~input_o\) # (\inst29|altsyncram_component|auto_generated|rden_a_store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|auto_generated|counter_reg_bit\(16),
	datac => \load~input_o\,
	datad => \inst29|altsyncram_component|auto_generated|rden_a_store~q\,
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\);

-- Location: LCCOMB_X58_Y53_N30
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3) = (\inst5|auto_generated|counter_reg_bit\(14) & (\inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ & (!\inst5|auto_generated|counter_reg_bit\(15) & 
-- \inst5|auto_generated|counter_reg_bit\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(14),
	datab => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\,
	datac => \inst5|auto_generated|counter_reg_bit\(15),
	datad => \inst5|auto_generated|counter_reg_bit\(13),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3));

-- Location: M9K_X78_Y45_N0
\inst28|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFC00000000000000000000000001FFFFFFC3FFFFFFFFFFFFFFF3FFFFFC0000000000000000000000000DFFFFFF01FE7FFFFFFFFFFFE3FFFFFC40000000000000000000000006FFFFFF007EFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFE1F7FFFFFFFFFFFFFFFFFF1800000000000000000000000001FFFFFFFFE5FFFBFFFFFFFFFFFFDE1800000000000000000000000000FFFFFFFFF4BFE01FFFFFFFFFFFCC0000000000000000000000000000FFFFFFFFF73F80007FFFFFDFFF8C00000000000000000000000000000FFFFFFFF16F8000FFFFFFFFFF00000000000000000000000000000003FFFFFFF04F80006FFFFFFFFE00",
	mem_init2 => X"0000000000000000000000000000007FFFFFE3CF8000BFFFFFFFF8000000000000000000000000000000000FFFFFC7838000DFFFFFFFE00000000000000000000000000000000001FFFC04018001DFFFFFFF8000000000000000000000000000000000001FFE04020007DFFFFFFF80000000000000000000000000000000000003FE0002000601BFFFF700000000000000000000000000000000000000FF80000000001FFC36000000000000000000000000000000000000000780000000003FF820000000000000000000000000000000000000000000090000001B000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: FF_X57_Y53_N17
\inst29|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst5|auto_generated|counter_reg_bit\(13),
	sload => VCC,
	ena => \load~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X57_Y53_N27
\inst29|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst5|auto_generated|counter_reg_bit\(14),
	sload => VCC,
	ena => \load~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X57_Y53_N18
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3) = (\inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ & (!\inst5|auto_generated|counter_reg_bit\(14) & (\inst5|auto_generated|counter_reg_bit\(13) & 
-- !\inst5|auto_generated|counter_reg_bit\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\,
	datab => \inst5|auto_generated|counter_reg_bit\(14),
	datac => \inst5|auto_generated|counter_reg_bit\(13),
	datad => \inst5|auto_generated|counter_reg_bit\(15),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3));

-- Location: M9K_X78_Y36_N0
\inst28|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y53_N20
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3) = (\inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ & (!\inst5|auto_generated|counter_reg_bit\(14) & (!\inst5|auto_generated|counter_reg_bit\(13) & 
-- !\inst5|auto_generated|counter_reg_bit\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\,
	datab => \inst5|auto_generated|counter_reg_bit\(14),
	datac => \inst5|auto_generated|counter_reg_bit\(13),
	datad => \inst5|auto_generated|counter_reg_bit\(15),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3));

-- Location: M9K_X78_Y44_N0
\inst28|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N20
\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst28|altsyncram_component|auto_generated|ram_block1a15~portadataout\)))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst28|altsyncram_component|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\);

-- Location: LCCOMB_X57_Y53_N2
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3) = (\inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ & (\inst5|auto_generated|counter_reg_bit\(14) & (!\inst5|auto_generated|counter_reg_bit\(13) & 
-- !\inst5|auto_generated|counter_reg_bit\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\,
	datab => \inst5|auto_generated|counter_reg_bit\(14),
	datac => \inst5|auto_generated|counter_reg_bit\(13),
	datad => \inst5|auto_generated|counter_reg_bit\(15),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3));

-- Location: M9K_X78_Y35_N0
\inst28|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N6
\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a31~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ & (((\inst28|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\);

-- Location: FF_X57_Y53_N5
\inst29|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst5|auto_generated|counter_reg_bit\(15),
	sload => VCC,
	ena => \load~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X58_Y53_N20
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3) = (\inst5|auto_generated|counter_reg_bit\(14) & (\inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ & (\inst5|auto_generated|counter_reg_bit\(15) & 
-- \inst5|auto_generated|counter_reg_bit\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(14),
	datab => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\,
	datac => \inst5|auto_generated|counter_reg_bit\(15),
	datad => \inst5|auto_generated|counter_reg_bit\(13),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3));

-- Location: M9K_X78_Y50_N0
\inst28|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000001FC000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000001FFE0000000000000000000000000000000000000000000000000000FFFFF0000000000000000000000000000000000000000000000000007FFFFE0000000000000000000000000000000000000000000007FFE0FFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFFFFFF80000000000000000000000000000000000000000FFFFFFFFFFFFFEFFC000000000000000000000000000000000000001FFFFFFFFF",
	mem_init2 => X"FFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFE0100700000000000000000000000000000000007FFFFFFFFFFFFFDFC0FFFFF4800000000000000000000000000000007FFFFFFFFFFFFFEF007FFFFE400000000000000000000000000000007FFFFFFFFFFFFF7C07FFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFB61FFFFFFFF80000000000000000000000000007FEFFFFFFFFFFFFFFFFFFFFFFFFFC02000000000000000000000047FFFFFFFFFFC1FFFFFFFFFFFFFFFFFE03E000000000000000000001FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFE1F00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFF7F0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FEFFFFFF06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFE000FFFFFFFFC09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y53_N8
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3) = (\inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ & (!\inst5|auto_generated|counter_reg_bit\(14) & (!\inst5|auto_generated|counter_reg_bit\(13) & 
-- \inst5|auto_generated|counter_reg_bit\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\,
	datab => \inst5|auto_generated|counter_reg_bit\(14),
	datac => \inst5|auto_generated|counter_reg_bit\(13),
	datad => \inst5|auto_generated|counter_reg_bit\(15),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3));

-- Location: M9K_X78_Y37_N0
\inst28|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFC3BF1FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFE7BF1FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFE7FE1FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFEF7F1FFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFEF7E9FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFEEFE3FFFFFFFFFFFFFFFFFFEFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFCFE3FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF1FE7FFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFC3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFF4FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFEDDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFF03BECFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF0FFFFFFFFFF80C0019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFE3F001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40FFFFFFFFFFFC7B0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC0FFFFFFFFFFFC3F9C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB00FFFFFFFFFFFF3EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3800FFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3300FFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C00FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7800FFFFFFFFFFF006FFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFC1000FFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1000FFFFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88000FFFFE3FFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFF00000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFE7FFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y53_N18
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3) = (\inst5|auto_generated|counter_reg_bit\(14) & (\inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ & (\inst5|auto_generated|counter_reg_bit\(15) & 
-- !\inst5|auto_generated|counter_reg_bit\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(14),
	datab => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\,
	datac => \inst5|auto_generated|counter_reg_bit\(15),
	datad => \inst5|auto_generated|counter_reg_bit\(13),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3));

-- Location: M9K_X78_Y64_N0
\inst28|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF80FFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFF801FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFF001FDFFFFFFFFFE001FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0FFFFE003F7FFFFFFFFFF8003FFFFFFFFFF7FFFBFFFFFFFFFFFFFFFE0FFFFE007CFFFFFFFFFFFF001FFFFFFFFFF3FFFBFFFFFFFFFFFFFFFF0FFFFC00E1FFFFFFFFFFFFC00FFFFFFFFFFBFFF9FFFFFFFFFFFFFFFF0FFFF8000FFFFFFFFFFFFFF807FFFFFFFFF3FFF1FFFFFFFFFFFFFFFF8FFFF0000",
	mem_init2 => X"FFFFFFFFFFFFFFE03FFFFFFFFE1FFE3FFFFFFFFFFFFFFFFCFFFE0001FFFFFFFFFFFFFFF80FFFFFFFFE1FFE1FFFFFFFFFFFFFFFFAFFFC0003FFFFFFFFFFFFFFFC07FFFFFFFE1FFE3FFFFFFFFFFFFFFFFAFFFC0003FFFFFFFFFC07FFFF01FFFFFFFC1FFE3FFFFFFFFFFFFFFFFDFFF80003FFFFFFFFF803FFFF80FFFFFFFC1FFE1FFFFFFFFFFFFFFFFDFFF00007FFFFFFFFE001FFFFC07FFFFFFC1FFE3FFFFFFFFFFFFFFFFDFFF00007FFFFFFFFC0007FFFF07FFFFFFC1FFE3FFFFFFFFFFFFFFFFFFFE0000FFFFFFFFF80003FFFF81FFFFFFE3FFC7FFFFFFFFFFFFFFFFFFFE0000FFFFFFFFF80003FFFFC0FFFFFFC3FFC7FFFFFFFFFFFFFFFFFFFE0001FFFFFFFFF",
	mem_init1 => X"80001FFFFE07FFFFFE3FF87FFFFFFFFFFFFFFFFFFFC0001FFFFFFFFF00001FFFFF07FFFFFE3FF9FFFFFFFFFFFFFFFFFF7FC0001FFFFFFFFF000F0FFFFFC3FFFFFCEFF3FFFFFFFFFFFFFFFFFF3F80001FFFFFFFFF001F0FFFFFF1FFFFFCDFF7FFFFFFFFFFFFFFFFFF1F00001FFFFFFFFF001F0FFFF9FDFFFFFD9FC7FFFFFFFFFFFFFFFFFF0E00003FFFFFFFFF010F0FFFF9FFFFFFFDBF6FFFFFFFFFFFFFFFFFFF0000003FFFFFFFFF811F87FFF1FFFFFFFB7F1FFFFFFFFFFFFFFFFFFF0000003FFFFFFFFF821F87FFE1FFFFFFFFFF3FFFFFFFFFFFFFFFFFFF0000003FFFFF7FFE821F87FF81FFFFFFFEFFBFFFFFFFFFFFFFFFFFFF0000007FFFFF7FFE001F87FF",
	mem_init0 => X"81FFFFFFFEBFFFFFFFFFFFFFFFFFFFFF0000007FFFFF7FFC801F87FE43FFFFFFFFBFFFFFFFFFFFFFFFFFFFFF0000007FFFFE7FFC003FC7FC03FFFFFFFCFFFFFFFFFFFFFFFFFFFFFF0000007FFFFEFFFC003FC7F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFEFFFC003FC7E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFC003F8FE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFEFFFC003F8FE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFCFFFC003F0FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFC003F1FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFC003F1FF80FFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N0
\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|ram_block1a55~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst28|altsyncram_component|auto_generated|ram_block1a39~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\);

-- Location: LCCOMB_X58_Y53_N24
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3) = (!\inst5|auto_generated|counter_reg_bit\(14) & (\inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\ & (\inst5|auto_generated|counter_reg_bit\(15) & 
-- \inst5|auto_generated|counter_reg_bit\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(14),
	datab => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode383w[1]~0_combout\,
	datac => \inst5|auto_generated|counter_reg_bit\(15),
	datad => \inst5|auto_generated|counter_reg_bit\(13),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3));

-- Location: M9K_X78_Y51_N0
\inst28|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFF8007F1FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFF8007F1FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFF8007F1FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFF8003F1FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFF8003E1FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFF9003E1FFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFD003E1FFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFC003E1FFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFC003E1FFF03FFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFF0000003FFFFFFFFC003C3FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFC001C3FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFC003C3FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFC00383FFF83FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFC00387FFF87FFFFFFFC8FFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFC00007FFFC7FFFFFFF807FFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFC0000FFFFE7FFFFFFFB03FFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFC0000FFFFFFFFFFFFFB83FFFFFFFFFFFFFFFFFFFF00000007FFFFFFFC0000FFFFFE3FFFFFFFE1FFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFF00000007FFFFFFFE0000FFFFFC7FFFFFFBE1FFFFFFFFFFFFFFFFFFFF00000003FFFFFFFF0001FFFFF8FFFFFFF9F1FFFFFFFFFFFFFFFFFFFF00600001FFFFFFFF8001FFFFF1FFFFFFFDF0FFFFFFFFFFFFFFFFFFFF00700001FFFFFFFFC003FFFFC3FFFFFFEDF8FFFFFFFFFFFFFFFFFFFF00F003E1FFFFFFFFE007FFFF87FFFFFFECF87FFFFFFFFFFFFFFFFFFF01F803F9FFFFFFFFF01FFFFE1FFFFFFFE6F87FFFFFFFFFFFFFFFFFFF03FC00FFFFFFFFFFFE7FFFFC1FFFFFFFE77C7FFFFFFFFFFFFFFFFFFF07FC00FFFFFFFFFFFF7FFFF83FFFFFFFF77C1FFFFFFFFFFFFFFFFFFF0FFE80FFFFFFFFFFFFFFFDE0FFFFFFFFF3FE7FFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"1FFF407FFFFFFFFFFFFFE401FFFFFFFFE3BE3FFFFFFFFFFFFFFFFFFF3FFF207FFFFFFFFFFFFFFC07FFFFFFFFE3FE1FFFFFFFFFFFFFFFFFFF7FFF903FFFFFFFFFFFFFF007FFFFFFFFC1FE1FFFFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFC01FFFFFFFFFC1FE3FFFFFFFFFFFFFFFFFFFFFFFEE1BFFFFFFFFFFFE003FFFFFFFFFC1FF1FFFFFFFFFFFFFFFFFFFFFFFE60FFFFFFFFFFFF6007FFFFFFFFFC1FF0FFFFFFFFFFFFFFFFFFFFFFFF3CFFFFFFFFFFFFC01FFFFFFFFFFC1FF0FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE03FFFFFFFFFFC3FF0FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF1FFFFFFFFFFFC3FF1FFFFFFFFFFFFFFFFFFFFFFFFEFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N10
\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a63~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst28|altsyncram_component|auto_generated|ram_block1a47~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a63~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\);

-- Location: LCCOMB_X77_Y48_N24
\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\);

-- Location: LCCOMB_X57_Y53_N28
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0_combout\ = (\inst5|auto_generated|counter_reg_bit\(16) & ((\load~input_o\) # (\inst29|altsyncram_component|auto_generated|rden_a_store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \load~input_o\,
	datac => \inst29|altsyncram_component|auto_generated|rden_a_store~q\,
	datad => \inst5|auto_generated|counter_reg_bit\(16),
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0_combout\);

-- Location: LCCOMB_X57_Y53_N12
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3) = (!\inst5|auto_generated|counter_reg_bit\(15) & (\inst5|auto_generated|counter_reg_bit\(14) & (!\inst5|auto_generated|counter_reg_bit\(13) & 
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(15),
	datab => \inst5|auto_generated|counter_reg_bit\(14),
	datac => \inst5|auto_generated|counter_reg_bit\(13),
	datad => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0_combout\,
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3));

-- Location: M9K_X78_Y48_N0
\inst28|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y53_N0
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3) = (!\inst5|auto_generated|counter_reg_bit\(15) & (!\inst5|auto_generated|counter_reg_bit\(14) & (!\inst5|auto_generated|counter_reg_bit\(13) & 
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(15),
	datab => \inst5|auto_generated|counter_reg_bit\(14),
	datac => \inst5|auto_generated|counter_reg_bit\(13),
	datad => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0_combout\,
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3));

-- Location: M9K_X78_Y68_N0
\inst28|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y53_N14
\inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3) = (!\inst5|auto_generated|counter_reg_bit\(15) & (!\inst5|auto_generated|counter_reg_bit\(14) & (\inst5|auto_generated|counter_reg_bit\(13) & 
-- \inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|auto_generated|counter_reg_bit\(15),
	datab => \inst5|auto_generated|counter_reg_bit\(14),
	datac => \inst5|auto_generated|counter_reg_bit\(13),
	datad => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode481w[1]~0_combout\,
	combout => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3));

-- Location: M9K_X78_Y66_N0
\inst28|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N2
\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst28|altsyncram_component|auto_generated|ram_block1a79~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst28|altsyncram_component|auto_generated|ram_block1a71~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a71~portadataout\,
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a79~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\);

-- Location: LCCOMB_X77_Y48_N12
\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & \inst28|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a87~portadataout\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\);

-- Location: LCCOMB_X77_Y48_N22
\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\);

-- Location: LCCOMB_X49_Y54_N16
\inst9|$00000|auto_generated|result_node[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[7]~1_combout\ = (!\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & (\sel[1]~input_o\ & (!\sel[0]~input_o\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[0]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[7]~1_combout\);

-- Location: M9K_X78_Y12_N0
\inst29|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y20_N0
\inst29|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y18_N0
\inst29|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N2
\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a79~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|ram_block1a71~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a71~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a79~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\);

-- Location: LCCOMB_X77_Y20_N20
\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & \inst29|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a87~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\);

-- Location: M9K_X78_Y24_N0
\inst29|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\inst29|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N12
\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst29|altsyncram_component|auto_generated|ram_block1a23~portadataout\)) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\);

-- Location: M9K_X78_Y17_N0
\inst29|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F800007000000000000000000000000000001FFFD800000800001FFFF800002000000000000000000000000000003FFFFC00000000003BFFF800004000000000000000000000000000000FFFFC000000000047FFF0001000000000000000000000000000000007FFF8000000000006FFF0001F80000000000000000000000000000007FFF8000000000001FFF000190000000000000000000000000000001F9FF8000000000003EFF000190000000000000000000000000000000FC7FF0000000000005FF0003000000000000000000000000000000003E3FF0000000000001FE0002000000000000000000000000000000000F8FF8000000000007FE0004000",
	mem_init2 => X"0000000000000000000000000000003C1F000000000000FFF080400000000000000000000000000000000007C0000000000003BFEF40000000000000000000000000000000000000BE0000000000000DFE80000000000000000000000000000000000000070000000000000BFF800000000000000000000000000000000000000180000000000007FF00000000000000000000000000000000000000000000000000000CFC000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y11_N0
\inst29|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N6
\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ & ((\inst29|altsyncram_component|auto_generated|ram_block1a31~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ & (((\inst29|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\,
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\);

-- Location: M9K_X78_Y26_N0
\inst29|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000001CC0000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000007FF000000000000000000000000000000000000000000000000000082FFC0000000000000000000000000000000000000000000000000000FFFF800000000000000000000000000000000000000000007FC0800FAA0407800000000000000000000000000000000000000003FC20800600000078000000000000000000000000000000000000000FF9FC0080",
	mem_init2 => X"00000020000000000000000000000000000000000000000FFF80000000000040000600000000000000000000000000000000000FFF80002200000000001380800000000000000000000000000000001FFFC0000000000000079FFC400000000000000000000000000000001FFF8000000000000003FFFFF00000000000000000000000000000003FFF8000000000000003FFFFF800000000000000000000000000000000000000000002000017FFFFF8000000000000000000000000000000000000000001F8FEFFFFFFFFF800200000000000000000000000000000000000030007FFFFFFFFFFFC00300000000000000000000000000000000000000000FFFF",
	mem_init1 => X"FFFFFFF80010000000000000000000000000000000000000000007FFFFFFFFF80078000000000000000000000000000000000000000003FFFFC1F8FA00FC000000000000000000000000000000000000440001FFFFC07820003E0000000000000000000000000000000000000070007FFC000060007F0000000000000000000000000000000000000037007FEE000820047F000000000000000000000000000000000000003FE003FF000030073F800000001FFE000000000000000000000000023CFF03F300001007BFC0000FE7FFFFF000000000000000000000C00038329BF000000003DFC000FFFFFFFFE000000000000000000000F1006001CC98000000",
	mem_init0 => X"83DFC000FFFFFFFFC000000000000000000000FB004401E10001000087FFE000FFFFFFFF0000000000000000000001FF804C30200000000007FFF000FFFFFFFE0000000000000000000001FF8248F11E0000000007FFF000FFFFFFFC0000000000000000000001F1824803C200000C0013FFF800FFFFFFF80000000000000000000002F0319001E0000000000BFFFC00FFFFFFF00000000000000000000023F87E0006210000000009FFFC00FFFFFFE00000000000000000000023EC7E0001000000000035FFFE00FFFFFFC0000000000000000000001DF87C8001043800000093FFFE00FFFFFF800000000000000000000039E1CC0000043B000019DBFFFF00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y16_N0
\inst29|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF87FFFF2000FF71F0000F8000000007FE01FF8003F070000FFFFFFFFF87FFFF8000FF11F0001FA000000007FE01FF8007F030001FFFFFFFFF87FFFF80027F81E0007FC00000000FFE01FF8007E070001FFFFFFFFFC7FFFF00027F9DD000FFC000000007FE00FF8003E070000FFFFFFFFF8DFFFF000F7FCF40003FF000000007FE80F78003E070001FFFFFFFFFCFFFFF800F7FC640001FF000000007FE00F78003E070001FFFFFFFFFCFFFFF800FFFE7C0001FF000000003FF00F78003E070001FFFFFFFFF83FFFFC00DFFE0C0000FE000000003FF80FF8003E07C0007FFFFFFFC3FFFFFC03FFFFCC0000FE000000007FF80FB8003C07E0007FFFFFFF833FFF",
	mem_init2 => X"FC0BFFFFFC0000FF000000013FF007B8001C07F0007EFFFF7F041FFFFC1FFFFFBE08003F00000001BFF807F8001805F0007C3FFFFF804FFFFF16FFFFBA00017F000000007FFC07D8003809F8007C7FFFFE801FFFFEC7FFFFFF0007FF000000007FFE03D800380BF8003C1FFFE0001FFFF385FFFFFF0007FF000000007FFF81D800100FFC00783FFFF0003FFFF390FFFFFF8003FF000000007FF9C1F8000007FC00703FFFE0003FFFFFC4FFFF7CF003FF000000001FE7E0F0000007FC00C01FFFE0001FFFFFC77FFFFF9003FE000000007FE7F878000007FE00003FFFF0001FFFFF973FFEFFD03EFF000000007FF9FF78000003FF0000FFFFF0001FFFFFB177FE",
	mem_init1 => X"F7FE0FFF000000003FFFFF3C000003FFC003FFFFE0001FFFFFF1C7FEFEFF00FF000000001FFFFFAE0000006E0007FFFBC0400FFFFF916BFFAFCF65FF002000000FFB7FEF0000004C000FFFE3C0401FFFFFD1C3FF83FF7FFF006000000FFFFFFF80000000000FFFC7C0400FFFFFC8C7DFA1FFFEFF00F0000003FFFFEFC0000000001FFF87C03007FFFFC8CDCCB0FFFFFF01F8000003FF8E2CF0000000003FFF87C0300FFFFFE17FB2007FFFFF03F8000001FFE03850000000003FFF0FE0780FFFFFE13FF0001FFFFE07FC000000FFF11000000000007FFF0FE03807FFFFE61FDC000FFFFF0FFE0000007FF0000000000000FFFF07C33807FFFFF63DFA0007FFFF",
	mem_init0 => X"1FFE00000017E4000000000001FFFF07C19C03FFFFFB83878001FFFF3FFF0000001FFE000000000003FFFE0FC19C03FFFFFFE1A78001FFFF7FFF8000000BFF000000000003FFFE0FC19C03FFFFFFE8A70001FFFFFFFFC0000001F1000000000007FFFE0FC19C03FFFFFEFC878000FFFFFFFFE0000000F800000000003FFFFE0FC19E03FFFFFEFFC1E1007FFFFFFFE00000000000000000003FFFFE0F819E03FFFFFFFDC800803FFFFFFFF00000000000000000003FFFFE0FC19E03FFFFFFFCCA08301FFEFFFFF80000000000000000007FFFFE0FC19E03FFFFFFBEEE12300FFEFFFFFC0000000000000000003FFFFE0FC19E03FFFFF986FF804E2FFEFFFFFE00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y15_N0
\inst29|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000003FFFFE0FC19E03FFFFB886E360FBDFFFFFFFFE0000000000000000003FFFFE4FC31C03FFFFBC6402687AEFFFFFFFFF0000000000000000003FFFFF4FC33C03FFFF8C4006987A67FEFFFFFF8000000000000000001FFFFF3FC33C07FFFFF0400321CF88FCFFFFFFC000000000000000000FFFFFAFC63C0FFFFFF8000300CFC078FFFFFFE000000000000000000FFFFFFFC4781FFFFFF80020300FD238FFFFFFF0000000000000000007FFFDF7C07817FFFFF00001BE03D63CFFFFFFF8000000000000000001FFFFDFC07007FFFFF000009FC3E040FFFFFFF8000000000000000001FFFFDFC0F00FFFFFF800008F23E0C6FFFFFFFC00000000",
	mem_init2 => X"0000000001FFFFEF01E03FFFFFC8000004328070FFFFFFFE000000000000000001FFFFFD01E03FFFFFFC00000330E060FFFFFFFF0000000000000000007FFFFD01E01FFFFFF4000003030000FFFFFFFF8000000000000000007FFFFD0FC03FFFFFF0000000030020FFFFFFFFC000000000000000003FFFFD0B01FFFFFFF0000000020070FFFFFFFFE000000000000000001FFFFF0C037FFFFFF0000000000020FFFFFFFFF0000000000000000007FFF5000FFFFFFFF0000000000006FFFFFFFFF8000000000000000007F9E59007FFFFFFE3000080000000FFFFFFFFFC00000000000000000077EC985FFFFFFFF0000000000010FFFFFFFFFE00000000000000",
	mem_init1 => X"0000F74C88DFFF9FFFC000E000000010FFFFFFFFFF800000000000000000FE4806FFFFDCFC04009000000000FFFFFFFFFFE000000000000000000CD907FFFF9CF800031408040040FFFFFFFFFFF8000000000000000004C1801FBFF84000061C008C0040FFFFFFFFFFFC000000000000000000C1E0E7BFFF4000044800400100FFFFFFFFFFFE000000000000000000E5DFFC81FF0000083D08000080FFFFFFFFFFFF000000000000000000E7FFFF00040000000F90000100FFFFFFFFFFFF800000000000000001E3FFFF802400000001B0000000FFFFFFFFFFFF800000000000000000F31C7FE03F00000000F4000000FFFFFFFFFFF000000000000000000078",
	mem_init0 => X"89FFF87EE0000001B4000000FFFFFFFFFF00000000000000000000F8007FFDF8E0000001F6000000FFFFFFFFF800000000000000000000F4107FCFFF00000000EC000000FFFFE1FFC000000000000000000014F4007EFFFF80000000C8000000FFFFF00000000000000000000C400C740038FDFFE000000060000000FFFFF000000000000000002DFE400010001FFFFFB000000040000000000000000000000000001FF9FE000010C00FFFFFF000004240000800000000000000000000003FFC7E00000080ABFFFFF000006042000000000000000000000000007FFF3FC000180000F7FFF800006040000000000000000000000000003FFF1F8000090000F7FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N8
\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a47~portadataout\)))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a39~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\);

-- Location: M9K_X78_Y27_N0
\inst29|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFF0000000000000000000003FFFB9C0000001400000CFB7FFF00FFFFFE0000000400000000000007FFFB16000000C4C00004FBFFFF80FFFFFC0000002F0000000000000FFFFF36000000C0C000027FFFFF80FFFFF80000003F0000000000001FFFFE0F000000C08000037FFFFFC0FFFFF0000003FE0000000000003FFFFE1E000001E0400003FFFFFFC0FFFFE000000BFE0000000000003FFFFC1E080001E0000001FFFFFFE0FFFFC000001FFE0000000000003FFFFC3E062001C0000011FFFFFFF8FFFF8000003FFE0000000000003FFFFC360E2000E0000001FFFFFFF0FFFF000001FF800000000000001FFFF87E0E7C00E0000001FFFFFFF8FFFF0000",
	mem_init2 => X"00BF000000000000001FFFF87E0E7C00E0000018FFFFFFFCFFFE0000007E000000000000001FFFF07C0E3C00F000001DFFFFFFFAFFFC000003FE000000000000001FFFF07C0E7C01F000005DFFFF3FFAFFF8000007F80008380000000007FFF07C0E7C03F000007FFFF01FFDFFF800000DF00180700000000007FFF07C0E7803F80000AFFF9C0FFDFFF0000003F00001C00000000007FFF07C1C7807F800026F3F9203FDFFF0000001E00407000000000003FFF47C1C7807D800007FFAA800FCFFE000000FE0001C000000000001FFF4FC10F00BE00003FFFE40007FFFE000000FE00008000000000000FFFCFC01E00FE00003BFFE00003FFFC0000007E00039",
	mem_init1 => X"0000001000007FFCFC01C01FE000039FEF00001FFFC000000FE000770000001E00007FFCFC03C01FF00001DFEF80001F7F8000000FF000E70006000000003FFDB8038027F00001FFEF8000073F0000001FF001EE000F00400000005FB803000FD80001FFEC0000070F0000001FF003CE000F00400000000FB006001FE00001FFF4000003060000001FF007DE000E000B0000000F8000003FE00000FFF4000007000000001FF007BE000F003E00000007900000FFF00000FFF0000007000000003FF007BE001F800200000003900001FFF00000FFF8000000000000003FF00FFC001F800200000403900003FFF000027FE0000001000000003FF00FFC001F800C",
	mem_init0 => X"00000C01D40007FFF0000F7FF0000000000000013FF81FFC001F0000003E04C0F80007FFE0000F7FF8000000000000017FF81FFC003F8180001F8D00380007FFE0000FFFF800000000000001FFE81FFC003F83C0007FE000000007FFF0000FBFE000008000000000FFE81FFC003F83C0007FFE80000007FFF0001FFFA0000000000000007FE01FFC003F838000FFFFFC00003FFFF0001FEFF0000002000000007FE01FFC003F038000FFFFFFEC001FFFF0000EEFF8000000000000007FE01FFC003E010001FFFFFFFF000FFFF8000FFCF800028000000000FFE01FFC003E030001FFFFFFFFE01FFFF00007F77C0000C0000000007FE01FF8003F070000FFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N10
\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a63~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ & ((\inst29|altsyncram_component|auto_generated|ram_block1a55~portadataout\))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a63~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\,
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\);

-- Location: LCCOMB_X77_Y20_N24
\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\);

-- Location: LCCOMB_X77_Y20_N22
\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ & !\inst29|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\);

-- Location: LCCOMB_X49_Y54_N26
\inst9|$00000|auto_generated|result_node[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[7]~2_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & (\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\)))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & ((\inst9|$00000|auto_generated|result_node[7]~1_combout\) # 
-- ((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datab => \inst9|$00000|auto_generated|result_node[7]~1_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	combout => \inst9|$00000|auto_generated|result_node[7]~2_combout\);

-- Location: M9K_X78_Y19_N0
\inst30|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\inst30|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000198000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000",
	mem_init0 => X"000000001C00000000000000000000000000000000000000000000000000000384000000000000000000000000000000000000000000000000000001C400000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000008C81800000000000000000000000000000000000000000000000000104FC80000000000000000000000000000000000000000000000200007EE1800000000000000000000000000000000000000000000003000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N26
\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst30|altsyncram_component|auto_generated|ram_block1a79~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a71~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a79~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a71~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\);

-- Location: M9K_X78_Y10_N0
\inst30|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N28
\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst30|altsyncram_component|auto_generated|ram_block1a87~portadataout\ & !\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a87~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\);

-- Location: M9K_X78_Y21_N0
\inst30|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001ECCFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF000000003FFDF2DFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0FFFFF1FFFF000000007FFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE07FC3F8FFFF00000000FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE07FFFFC8FFF00000000FFFEBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC021FC801E3F00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000004041F00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000001C043F00000001FFFEFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFE80000000007700000001FFFE27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003F00000001FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000F00000001FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80008000000700000001FFFC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80008000000100000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE201000000011100000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000300011300000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EC01E0000030300000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEE0000080030300000003FFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFDFF1808880110300000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71C00098307F00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF280F8FFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE88FEFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y13_N0
\inst30|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFBFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39027F00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0004FF00001FFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0003B00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C0000300003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8800088B00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000003FFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y23_N0
\inst30|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E038000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000C00007B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0080000EF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFCFFFCF000FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0019BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00106FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N4
\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a15~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst30|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & 
-- !\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst30|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\);

-- Location: M9K_X104_Y19_N0
\inst30|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80000000000117FF0000000000000780000000FF00000000000006FC400000000003FFFF0000000000003201000000FFDC000000000008FF000000000006FFFF000000000000FF000000007FF80000000000007C400000000027FFFF000000000001FF0000000072E00000000000007CD00000000027FFFF000000000000FF0000000063E0000000000000C9C0000000002FFFFF0000000000007FF800000303F000000000000009C0000000003FFFFF00000000000003FFC0000F81F00000000000000AC0000000023FFFFF00000000000001FFF00001C0D00000000000001780000000027FFFFF00000000000003FFFC0000702000000000000033A0000000",
	mem_init2 => X"07FFFFFF0000000000000BFFFF80003C0000000000000013C00000000FFFFFFF0000000000300FFFFFF8000780000000000000020000000027FFFFFF00000000001003FFFFFFC0009C00000000000004DC0000007FFFFFFF00000000000003FFFFFFFF800600000000000000F80000007FFFFFFF000000000000037F7FFFFFFC000000000000000372000001FFFFFFFF00000000000002FFFFFFFFFF8000000000000000F8000007FFFFFFFF00000000000003FFFFFFFFFFE000000000000000B0001307FFFFFFFF00000000008001FFFFFFFFFFF0000000000000000000F7FFFFFFFFFF00000000008000FFFFFFFFFFFC000000000000000000FFFFFFFFFFFF",
	mem_init1 => X"000000000000006FFFFFFFFFFF80000000000000000DFFFFFFFFFFFF00000000000000EFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFF00000000000002FFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFF00000000000002FFFFFFFFFFFFFFFF7FF9380000FFFFFFFFFFFFFFFF000000000000037FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFF000000000380036FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080032FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001203CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
	mem_init0 => X"009203EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000002F003CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000002780FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001B80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003B80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000013B080FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000C0F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000EC0F05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003ECC60FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N14
\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a31~portadataout\))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ & (\inst30|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst30|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\);

-- Location: M9K_X78_Y16_N0
\inst30|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000001F8004811C00700000000000000000FFFFFE000000000000000000001F8005810C00700000000000000000FFFFFF000000000000000000001F8007830800300000000000000000FFFFFF80000000000000000000078001020000000000000000000000FFFFFFC00000000000000000000FC002800000000000000000000000FFFFFFE0000000000000000000008003800000000000000000000000FFFFFFE0000000000000000000000003C00000000000000000000000FFFFFFF0000000000000000000000001C04000000000000000000000FFFFFFF8000000000000000000000000000004000000000000000002FFFFFFFC00000000",
	mem_init2 => X"0000000000000000000004000000000000000000FFFFFFFE000000000000000000000000004004000000000000000000FFFFFFFF000000000000000000000000000008000000000000000000FFFFFFFF800000000000000000000000000000000000000000000000FFFFFFFFC00000000000000000000000000000000000000000000000FFFFFFFFC00000000000000000000000000000000000000000000002FFFFFFFFF00000000000000000000000000000000000000000000006FFFFFFFFF80000000000000000000000000000000000000000000006FFFFFFFFFC0000000000000000000000000000000000000000000016FFFFFFFFFE00000000000000",
	mem_init1 => X"00000000000000000000000000000016FFFFFFFFFF8000000000000000000000000000000000000000000037FFFFFFFFFFC000000000000000000000000000000000000000000063FFFFFFFFFFF000000000000000000000000000000000000000000063FFFFFFFFFFFC00000000000000000000000000000000000000000163FFFFFFFFFFFE00000000000000000000000000000000000000000187FFFFFFFFFFFF0000000000000000000000000000000000000000039FFFFFFFFFFFFF8000000000000000000000000000000000000000029FFFFFFFFFFFFF8000000000000000000000000000000000000000019FFFFFFFFFFFF000000000000000000000",
	mem_init0 => X"00000000000000000000033FFFFFFFFFFF000000000000000000000000000000000000000000003FFFFFFFFFF800000000000000000000000000000000000000000000FFFFFFE1FFC000000000000000000000000000000000000000000004FFFFFFF000000000000000000000000000000058000000000000000CFFFFFFF0000000000000000000000000000000700000000000000038FF00000000000003800000040000000000000073000000000000003CFF0000000000000F8000000EF800000000000003B00000000000003DFF0000000000004F80000010D81F000000000017B000000000000133FF0000000000000F800000017E000000000000061C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\inst30|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFF000000000000000000000000000000000000000000003FFF12FFFFFE000000000000000000000000000000000000000000002FFF84FFFFFC000000000000000000000000000000000000000000000CFFC0FFFFF80000000000000000000000000000000000000000000004FFF0FFFFF000000000000000000000000000000000000000000000077FD0FFFFE000000000000000000000000000000000000000000000057FE8FFFFC000000000000000000000000000020000000000000000007FF8FFFF8000000000000000000000000000040000000000000000007FF0FFFF0000000000000000000000000000040000000000000000001FFEFFFF0000",
	mem_init2 => X"000000000000000000000000040000000000000000000FFEFFFE00000000000000000000000000800408000000000000000001FEFFFC00000000000000000000000000002404080000000000000001FBFFF800000000000018000000000000002C08180000000000000000FDFFF800000000000030000000000000002C0C3800000000000000007DFFF0000000000000000000000000000064083000000000000000007DFFF000000000000000000000000000002C181000000000000000003CFFE000000000000000000000000000002C002000000000000000001EFFE000000000000000000000000000002C000000000000000000000EFFC0000000000001",
	mem_init1 => X"000000000000000034000000000000000000000FFFC0000000000023000000000000000018000000000000000000000F7F8000000000004600040000000000001000000000000000000000073F000000000000CE000E0000000000000000000000000000000000010F0000000000008E000E0000000000000000000000000000000000000E0000000000039E000E000000000000000000000000000000000000000000000000033E000F000000000000000000400000000000000000000000000000063C001F800000000000000000100000000000000000000000000000063C001F800000000000000000300000000000000000000000000000067C001F0000",
	mem_init0 => X"000000000000002000000000000000000000000000000C7C001F0000000000000000018000000000000000000000000000000F3C003F800000000000000001C000000000000000000000000000000F7C003F800000000000000001F000000000000000000000000000000F7C003F800000180000000001F800000000000000000000000000000F7C003F0000003C0000000000F000000000000000000000000000000FFC003F0000003C0000000006E000000000000000000000000000800FFC003E000000040000000001E300000000000000000000000000000F78003E0000000C00000000006100000000000000000000000000000FF8003F00000018FA20",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N16
\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst30|altsyncram_component|auto_generated|ram_block1a55~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst30|altsyncram_component|auto_generated|ram_block1a39~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\);

-- Location: M9K_X78_Y14_N0
\inst30|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000B4F00000000000000000000000010000F78003E00000032DBA00000027F00000000000000000000000010000E78003E000000327F84000004FF00000000000000000000000000000EF8003E000000386FC0000006C700000000000000000000000000000C78003E0000003C4301C000030700000000000000000000000000000E78003E0000003C000000001BC700000000000000000000000000000E78001C0000001C000000000CE700000000000000000000000000000778003C0000000000000000066F00000000000000000000000000000738003C000000000000000007FC00000000000000000000000000000738003C000000000000000004FC",
	mem_init2 => X"000000000000000000000000000003B8001C00000000000000000064000000000000000000000000000003B0001800000000000000000444000000000000000000000000000001D8003800000000000000000040000000000000000000000000000001D8003800000000000000000184000000000000000000000000000000D8001000000000000000000180000000000000000000000000000000E80000000000000001E0000000000000000000000000000000000000600000000000000003E00000A0000000000000000000000000000000300000000000000003E000008C000000000000000000000000000000380000000000000003C000068C00000000",
	mem_init1 => X"00000000000000000000001C0000000000000000C00007800000000000000010000000000000000E0000000000000000400007C0000000000000000800600000000000030000000000001000000003C0000000000000000000E0000000000001800000000000700180000300000000000000000000F0000000000000C00000000000600380000380000000000000000001F8000000000000300000000003E003C0000180000000000001000003F8000000000000000000000007E603C01001E0000000000000300007FC00000000000000000000000FFE03E00800E000000000000003000FFE00000000000000000000000FFC07C01803600000000000000D80",
	mem_init0 => X"1FFE00000000000000000000000FF802411801C000000000000001843FFF00000000000000000000001FF806C118006000000000000001827FFF80000000000000000000001FE006C09C003000000000000000C0FFFFC0000000000000000000000FC004C18C003800000000000003C0FFFFC0000000000000000000000FC004818C00F80000000000000060FFFFE0000000000000000000001FC004818C00780000000000000010FFFFF0000000000000000000003F8004818E00780000000000000000FFFFF8000000000000000000003F8004808C00780000000000000000FFFFFC000000000000000000003F8004C19C01700000000000000000FFFFFC00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\inst30|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"4FE680000000000000000000000000000000000000000000000018001880007FE00000000000000000000000000000000000000000000C0018000040700000000000000000000000000000000000000000000603100180000C00000000800000000000000000000000000000000001003001000001F0000006000000000000000000000000000000000008E000000000000C00003000004380000000000000000000000000000E00000000000003800000000040000000000000000000000000000002005F800000000001800000000000000000000000000000F00000002003F8000000000000700000000000000000000000000000E00000000003B8000000",
	mem_init2 => X"000000000000000000000000000000000000000000000001DC0000000000000000020600000000000000000000000007000000007400000000000000000180C80000000000000000000000070000000020000000000000000001FC400000000000000000000000A1840000020000000000000000004FFFF0000000000000000000000C80000000070000000000000000007FFFF8000000000000000000000000000000000000000000000000003FFFF80020000000000000000000000000000000000000000000001F8FFFF00020000000000000000000000000000000000000000181EFFFF13FF80030000000000000000000000000000000000000000000BF",
	mem_init1 => X"EC24143800100000000000000000000000000000000000000000001E6000E00000380000000000000000000000000000000000000000000300000000003C0000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000D00000000000000000000000000000000000000000000000000000007800000000000000000000000000000000000000000000000000000278C0000001FFE00000000000000000000000000000000000000000013C1800FC7FFFFF000000000000000000000000000000000000000000BC280FFFFFFFFE000000000000000000000000000000000000000",
	mem_init0 => X"000DC000FFFFFFFFC0000000000000000000000000000000000000000000F002FFFFFFFF00000000000000000000000000000000000000000002F003FFFFFFFE000000000000000000000000000000000000000000C0F800FFFFFFFC000000000000000000000000000000000000000000C17808FFFFFFF800000000000000000000000000000000000000000001FC28FFFFFFF000000000000000000000000000000000000000000003FE00FFFFFFE000000000000000000000000000000000000000000023FE00FFFFFFC000000000000000000000000000000000000000000073FE00FFFFFF8000000000000000000000000000000000000000000073FF00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N18
\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a63~portadataout\))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ & (\inst30|altsyncram_component|auto_generated|ram_block1a47~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a63~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\);

-- Location: LCCOMB_X77_Y20_N0
\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\);

-- Location: LCCOMB_X77_Y20_N30
\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ & !\inst29|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\);

-- Location: LCCOMB_X49_Y54_N12
\inst9|$00000|auto_generated|result_node[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[7]~3_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & (!\sel[2]~input_o\ & (\sel[1]~input_o\ $ (!\sel[0]~input_o\)))) # 
-- (!\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & (\sel[1]~input_o\ & (\sel[0]~input_o\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[0]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[7]~3_combout\);

-- Location: LCCOMB_X49_Y54_N6
\inst7|$00000|auto_generated|result_node[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[7]~0_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & (!\sel[1]~input_o\ & (!\sel[0]~input_o\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[0]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[7]~0_combout\);

-- Location: LCCOMB_X49_Y54_N8
\inst9|$00000|auto_generated|result_node[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[7]~4_combout\ = (\inst9|$00000|auto_generated|result_node[7]~2_combout\) # ((\inst9|$00000|auto_generated|result_node[7]~3_combout\) # ((\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & 
-- \inst7|$00000|auto_generated|result_node[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|$00000|auto_generated|result_node[7]~2_combout\,
	datab => \inst9|$00000|auto_generated|result_node[7]~3_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datad => \inst7|$00000|auto_generated|result_node[7]~0_combout\,
	combout => \inst9|$00000|auto_generated|result_node[7]~4_combout\);

-- Location: LCCOMB_X49_Y54_N28
\inst|blue[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|blue\(7) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst9|$00000|auto_generated|result_node[7]~4_combout\)) # (!\load~input_o\ & ((\inst|blue\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \load~input_o\,
	datac => \inst9|$00000|auto_generated|result_node[7]~4_combout\,
	datad => \inst|blue\(7),
	combout => \inst|blue\(7));

-- Location: M9K_X37_Y37_N0
\inst28|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000FFFFFFFFFFFFF180000000007DFFFFFFF18000000000000000000000FFFFFFFFFFFFF000000000003D7FFFFFF000000000000000000000007FFFFFFFFFFFF0000000000008FFFFFFF0C0000000000000000000007FFFFFFFFFFFE1000000000000FFFFFFF0C0000000000000000000003FFFFFFFFFFF200000000000003FFFFFF040000000000000000000003FFFFFFFFFFE000000000000000FFFFFF06000000000000000000000327FFFFFFFFC0000000000000000FFFFF0600000000000000000000003FFFFFFFFF40000000000000000FFFFF0600000000000000000000003FFFFFFFF4000000000000000003FFFF070000000000000000000000",
	mem_init2 => X"3FFFFFFFF0000000000000000003FFFF070000000000000000000000013FFFFFE0000000000000000003FFFF03000000000000000000000003FFFFFFC0000000000000000001FFFF01000000000000000000000003FFFFFF00000000000000000000FFFF03000000000000000000000000CFFFE000000000000000000000FFFF00800000000000000000000000000000000000000000000000001FFF0180000000000000000000000000C0000000000000000000000003FF018000000000000000000000000000000000000000000000000001FF018000000000000000000000000000000000000000000000000000FF01C00000000000000000000000000000",
	mem_init1 => X"0000000000000000000000FF01C000000000000000000000000000000000000000000000000000FF014000000000000000000000000000000000000000000000000000FF016000000000000000000000000000000000000000000000000000BF0060000000000000000000000000000000000000000000000000001F00E0000000000000000000000000000000000000000000000000001F00F0000000000000000000000000000000000000000000000000000700B00000000000000000000000000000000000000000000000000003003000000000000000000000000000000000000000000000000000010030000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000030000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\inst28|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000200000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000E0000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000000000000000018000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N2
\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|ram_block1a70~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a78~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a70~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\);

-- Location: M9K_X37_Y11_N0
\inst28|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF7EF00037FEFC31FFFFFF9DCFFEFF0000000000000000001F7FFFFFFFFFF00413FFFC30FFFFFF99CFFFFF00000000000000000007FFFFFFFFFFF00C1FFCFF71FFFFFFFBFFFFFF0000000000000000000FFFFFFFFFFFF10FFFFFFF7B7FFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFA1FFFFFFFFFFFFFFFFFFCFFFF0000000000000000000FFFFFFFFFFFFFFFFFF3FFBFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
	mem_init0 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFC4E781FFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFC0C7007FFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFC0040031FFFFFFFFFF20000000000000000000003FFFFFFFFFFFFFFF80000078E7FFFFFFFF10000000000000000000000FFFFFFFFFFFFFFC000000027FFFFFFFFF000000000000000000000007FFFFFFFFFFFFF8000000000FFFFFFFFF1000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N12
\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & \inst28|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a86~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\);

-- Location: M9K_X37_Y44_N0
\inst28|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C000000003FFFDFF00000000000380FFFFFE7FFFFC3C00000000043C000C000003FFFDFF000000000006007FFFF27FFFFEFE0180000000FD001C000003BEFBFF00000000000400FFFFF91FFFFCFF81000000006C0000000001FFE7FF00000000000E003FFFFC1FFFFC1E08000000006800000000E7FFFFFF00000000001C003FFFFE07FFFC001A000400008980000021E7FFFFFF00000000001C003B7FFF0F9FFE000B401FE00001C0000033FFFFFFFF00000000003E00100FFF0FCFFF0188C07FFF800880200073FFFFFFFF00000000007680001FFFF1E3FF820E907FFF0010800000FFFFFFFFFF0000000000E7000001FFFC78FFC00FB07FFF9031800001FF",
	mem_init2 => X"FFFFFFFF0000000000EE000003FFFF9C1FC01C307FFF4013000007FFFFFFFFFF0000000001E00000009FFFF38000387C7FFF200200001FFFFFFFFFFF0000000001C00000001FFFFE1E03FBFE7FFE20001C007FFFFFFFFFFF00000000038000000000FFFFE701FBFDFFF82000B8007FFFFFFFFFFF000000000780000000003FFFFC01FFFDFFF9FE437208FFFFFFF3FFFF0000000007C0000000003FFFFF007FFFFFFFFFE0FBC9FFFFFFF3FFFF000000000FC0000000007FCFFFF87FFFFFFFFFC007DFFFFFFFFFFFFF000000000FE0000000307FC7FFFFFFF6FFFFFFE4FFFFFFFFFFFFFFFF000000000FF8000000181F8E7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
	mem_init1 => X"000000001FF0000000023FFFFFFFFFEF3FDFFFFC0FBFFFFFFFFFFFFF000000001FFC000000023FF8FFFFFFFFFC07FFFF81FFFFFFFFFFFFFF000000003FF8000000001FFFFFFFFFFDF00009F807FFFFFFFFFFFFFF000000017FFC000000003FFFFFFFFFFFFC0000003FFFFFFFFFFFFFFF00000001FFF8000000003FFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFF00000003FFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFF0000000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF00000007",
	mem_init0 => X"FFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF0000000FFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFF0000000FFFFE000000037FFFFFFFFFFFFFFFFFFFFFFFFFFF80330FFF0000000FFFFE800000037FCFFFFFFFFFFFFFFFFFFFFFFFFF00010FFF0000000FFFFE80000007FFFFFFFFFFFFFFFFFFFFFFFFFF8C000003FF0000000FFFFF80000007FFF0BFFFFFFFFFFFFFFFFFFFFFFF000003FF0000000FFFFFC0000007FFF8FFFFFFFFFFFFFFFFFFFFFFCC000001FF0000000FFFFFC0000007FFF3FFFFFFFFFFFFFFFFFFFFF8000000007F0000000FFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000003F00000007FFFF0000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\inst28|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000300000007FFFF80000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000300000007FFFF80000007FFFFFFFFFFFFFFFFFFFFFFFE0000000000010000000FFFFF8000000FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFC000010F7FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFF400001FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFF400001FFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFA000001FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFF600001F7FFFFFFFFFFFFFFFFFFFFF40000000000000000000FFFFFFF200001F3FFFFFFFFFFFFFFFFFFFFF00000000000000000000BFFFFFFCC0000FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFEC000CFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000BFFFFFFF8000CFEFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFF00021FEFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFF00021FFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFF800000000000000000037FFFFFFF00025FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000037FFFFFFF0000EFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000FFFFFFFFB0000FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000006FFFFFFFFF0031FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFF8087FFFFFFFFFFFFFFFFFFFFFFFFFE00000380007000001FFFFFFFFFF0D1FFFFFFFFFFFFFFFFFFFFFFFFFF04007F8E01F00000FFFFFFFFFFF805FFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFF0E00FFFF8BB00000FFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFF00000FFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFF00000FFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFF8F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFF8F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\inst28|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFF0000000000001983C1FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003F8003FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007F00007FFFEC73FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007F00007CFFE837CFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000006E000030033803FFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000007E0000100330003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007E0000000020003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF9080000000000FC0000000000007FFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFF8000000000000FC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF9806000000000FC0000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0000003F1F80000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFF98C000000711F80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F8002367FF1F00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF77FF3F00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF3600000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2600000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6600000000000040FFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFF7C00000000000044FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0010C00000387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000F979FBFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E0002FFFF1F817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y37_N0
\inst28|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF00000FFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFE08FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFF0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFC4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFF18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFF13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"00005FFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFF19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600000000FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200000000BFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000009E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC000000000019C7FFFFFFFFEFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N28
\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a14~portadataout\)))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst28|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\);

-- Location: LCCOMB_X38_Y38_N6
\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a22~portadataout\))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\);

-- Location: M9K_X15_Y38_N0
\inst28|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"4FC0002F0C00000000000000000000000000000000000000000008001DC41DE03FE0000000000000000000000000000000000000000008003BFBFFE00FA000000000000000000000000000000000000000000600FFFFFFE001FE800000CC000000000000000000000000000000000103FFFFFF00000FE04006030000C00000000000001C000000000000007FFFFFFF800001FB6B384220FFC00000000000001C000000000000007FF8001F0000003FFFFB8F29F9E00000000000003000000000000003FE070000000000007FFFFFFBFC700000000000003000000000000003F07C20000000001003FFFFFFFF780000000000007000000000000003E7F9FF0000",
	mem_init2 => X"000000063FFFFFFFFA0000000000003800000000000007C7FFF040000000001FEFF8FFFFFD00000000000038000000000000078FFFC000000000203F00000B7FFFC000000000003C800000001F9C8F9FFFC00000000010FF8000E1BFFFE0000000000000000000019FFFFFBFFFC00000000083F800EFFF0FFFF400000000000000000001FFFFFF3FFFC00000000049E0007FFE87FFFC0000000000000000000FFFF8011FFFC000000000000000FFFFC3FDFC0000000000000000007FB800000000103E0000003C081FFFFFC1FC1C000000000000000001FE0000000000000C000001DBEFFFFFFF601E0F00000000000000003FF0000000000001000000007DFF",
	mem_init1 => X"EFFFFC00080F000000000007C001FF000000000000100000000003FFFC0FF0000007000000000000C007FC000000000000020000000001FFFC00F000000300000000000010FF00000000000000000001E60000BEF00020000001C0000000000000FE00000000000000000007EFFC007F180000000000E0000000000001F80000000000000000000BF07F8043C4000000000078000000000001C000000000000000000000027FF800F600000000247C0003E0C3F0838000000000000000000FE6067FFF00F300000000103C00E010FFFFFF9000000000000000000FFF867FFFDFF800000000093E0041CFFFFFEFF000000000000000001FFF80EF1FEDF8000000",
	mem_init0 => X"000F1E001FBFFFFFBF6000000000000000003FFFE04409E99001000001060C00FF7FFFFF7F000000000000000000BFFF804C78FD0001080001C3CE00FFFFFFFEFC000000000000000001FFFF8248F11F0000380000DFE600FFFFFFFFF0000000000000000003FFFF825811C280001C0000C76680F7FFFFFFE000000000000000000FFFFBF79001E28000000000E7F3C0DFFFFFFFFC00000000000000001FFFFCFE8006231030000000EFF9C0BFFFFFFFF800000000000000003FFFFEFEC001A13008000000FFF9C0FFFFFFDFE000000000000000007FFFFFFEC001047800000000FFFCE0FFFFFFBFE00000000000000000FFFFFFFC1084047FC2000090FFFEE0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\inst28|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF80000E000000000001FFFFFF9C0020009F980000137FFE70FFFFFFFF00000E000000000003FFFFFFBF040000DFC00000013FFF70FFFFFBFF8000FF000000000003FFFFFF3F000000CFE0000048BFFD38FFFFFFFE0003FF000000400007FFFFFF7F0C0000C7F000006CDFFE3CFFFF6FFE021FFF000001FFE003FFFFFE3E1C0041E3F4000163EFFF9CFFFFDFFC081FFF0000007FFC03FFFFFF3E9E0041E2700001F2FFFF9DFFFFDFF8307FFFB000000FFE03FFFFFF3ECE2041E0200001B2FFFFCFFFFFBFF1E1FFFFF0000003FF03FFFFFE3E5E3060F8000000F37FFFCFFFFF7FFF07FFFFFE0000007F83FFFFFA7ECF7CE0F2100000F9FDFFE7FFFEFFFF",
	mem_init2 => X"0FFFFFFFC000001FC1FFFFFA7D6E7DC0F23000007CF3FFE3FFF5FFFE1FFFFFFF80000007F0FFFFFC7D2E7DE0FB20000077E40FF5FFFFFFFC07FFFFFFF0000003F8FFFFFC7D2E7DC1FC00000836F007F5FFEBFFFC4FFFFFFFFB780000FE3FFFF07E2E79C2FC00000C5A0003F2FFF7FFFC7FFF7FFFF41C00807F1FFFF4FE2E79E3FC0000246D0001FAFFFFFFF83FFF7FFFD00E01C03F9FFFF4FE3C79C7FE4000072110007AFFEFFFF81FFF7F8F200780E00F87FFF4FE3CF9C7FE4000061000007CFFF7FFF01FFFFE1C4007C06C07E3FFFCFD58F383FC0003039800001CFFDFFFF03FFFF23C400FC0F9C3F1FFFCFF41E387FC0003BB2C00000CFFDFFFE07FFDC079",
	mem_init1 => X"000FE1FFC1F8FFFCFDC1C78FFC000199A400000CFFFFFFE0FFF9C0FF800E61FFF0F8FFFDFDC3C60FFC000193A200000CFFBFFFE0FFFE01E6FF10F3FFFC3CFFFFFB138C07FE00018AE20000075F7FEFE0FFFB03EEFF0EF2FFC00E7FFFBB23080FFE00008CE00000010EFFEFE0FFFD07FEFF8EF3FF86021FFFB260381FFE0000CFE0000000077FEFC1FFFE07DEFE9E90FF06181FFF9240903FFC0000C7F0000001067FEFC3FFFE0FFE7E0F58FF0E1607FF9480E0FFFC0000F3C0000000003FFFC3FFFC0FFC7D1FF9FF1E1607FFB000C1FFFD800072C0000000003FDFC3FFF88FFD7D1F79FE72130FFFF10043FFFD80007140000000003FDF83FFF89FFDFF0F6A7E",
	mem_init0 => X"623E7FFFFD4007FFFF000A3900000000000FDF83FFFC9FFF7F3F4BB9A4FFFFFFF84007FFFF002F1D00000000000FDF83FFF99FFFFF1FABE3E47FFFFFFB000FFFFF802F9880000000000FDF83FFF91FFFFE1FBBCFFCFFFFFFF8000FFFFF803F8A00000000000F9783FFF91FFFFC3FBBDFFCFFFFFFFF004FFFFBE07D4E00000000000F9F87FFF81FFFF87F739FF8FFFFFFFFC03FFFFF003ECF80000000000F9F87FFF93FFFF87E739FF1FFFFFFFFC23FFFFC000EE700000000000FBF83FFFB3FFBF81EF30FF1FFFFFFFFFB3FFFFD000E6410000000000F3B83FFF83FFBF07CA70FF3FFFFFFFFFF3FFFFE400F6618000000000F3781FFF81FFBF07EE70773FFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\inst28|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000003FFFFFFCFFDDEE3FFFFFFFEE000000170FFFFFE800000000000000001FFFFFF4FDB5CE1FFFFFFF60000004360FFFFFF600000000000000001FFFFFF6FDB3DE3FFFFFFF60000000030FFFFFFB00000000000000000FFFFFF3FD3BCE7FFFFFFE00000000070FFFFFFFC0000000000000000FFFFFFAFD2BD67FFFFFFE10000000000FFFFFFFC0000000000000000FFFFFFFFD579C7FFFFFF000000000021FFFFFFEE0000000000000000FFFFFFFFC379C7FFFFFB000090000020FFFFFFF600000000000000004FFFFFFFCE7187FFFFFC00000C000000FFFFFFFA80000000000000000FFFFFFFFCF10FFFFFFC400000000000FFFFFFFD00000000",
	mem_init2 => X"000000000FFFFFFF21E00FFFFFFC000000000008FFFFFFFF80000000000000001FFFFFFD41E20FFFFFFE00000000000BFFFFFFFF800000000000000007FFFFFD01C01FFFFFFE00000000001FFFFFFFFF600000000000000001FFFFFD01C01FFFFFFC00000000000BFFFFFFFFA00000000000000001FFFFFD09003FFFFFF800000000000FFFFFFFFFD20000000000000000FFFFFF08017FFFFFF0000000000007FFFFFFFFFC00000000000000001FFFFD0001FFFFFFF1800000000009FFFFFFFFFF00000000000000001FFFED1003FFFFFFF700000000000FFFFFFFFFFD220100000000000003FFEC980E7FFFFFFF00000000000FFFFFFFFFFEFC413000000000",
	mem_init1 => X"0001F74C881AFF9FFFFC00800000100FFFFFFFFFFFFF3FFE600000000003FEC804BFFFFFFEEC00800000001FFFFFFFFFFFDC0FFE400000000003FED9027CFFBFF8F40300000000BFFFFFFFFFFFF384FFF8000000000F9DF3801E3FFFF81106000000403FFFFFFFFFFFFFC063F80000001C1C84F7F0C7BFFFF8000400000044F9FFFFFFFFFFFEC10000000000110003FFFFFCC1FFE80000000000C7FFFFFFFFFFFFFF6400000000001F0003FFFFFF0006000000000000CCFFFFFFFFFFFFFFBE0000000000180003F7FFFF8004000000000000E3FCFFFFFFFFFFFF7C0000000000400007F7FEFFE01FFE000000000087FFFFFFFFFFFFEC090000000001C0011CFF",
	mem_init0 => X"FFFFF83EF20000000003EFF0FFFFFFFFFE4007800000000070000CFC7FFFCC78E0000000C003EFE0FFFFEFFFF40003C000000000000005FE3FFF80F80000000040077FC4FFFFDCFFA00003C000000000000014FE1FF8787F800000000007FF81FFFFE01E00000FF00000000118000C7FA538F87FB0000000000FFF8B7FFFF00000003FF70000063FFC0000110004F97DB0000000001FFE0307FFE00000003FFFFC863FFDFC000000800DF33F80000000009FFC030000000000007FFFFFFE7FFC7E0000000020DFFC80000000007FFD8F000000000000E0FFFFFE7FFF3F800000000017B480000000003FFEDF00000000000180FFFFFE7FFF9F1800000000063E",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N24
\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst28|altsyncram_component|auto_generated|ram_block1a54~portadataout\)) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|ram_block1a38~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\);

-- Location: M9K_X37_Y45_N0
\inst28|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFE032F7312000040000F1781FFF81FFFF03EE70373FFFFFFFFFFFFFFFE033FF018000010000F9F81FFF81FFFF03EE70233FFFFFFFFFFFFFFFB01FF7818000010000F9B81FFF81FFFF03EE70233FFFFFFFFFFFFFFFBC7F7F908000708001F9F82FFF81FFFE07EE70233FFFFFFFFFFFFFFFF4FFFDCD40001FC001FDF80FFF81FFFF05DA70213FFFFFFFFFFFFFFFF1FFFFC440000F6001FDF80FFF81FFEF81DA70119FFFFFFFFFFFFFFFF37FFFC6400007C001FDF83FFF81FFAF81DE78109FFFFFFFFFFFFFFFEF7FFFC0C00003C001FFF83FFF81FFBF83DEFC10CFFFFFFFFEFFFFFFEFFFFFE8400003E003FFF83FFFE0FBBF83DEFE0047FFFFFFFE7FFFF",
	mem_init2 => X"FEFFFFFFB000000E003FEFC3FFFE0FBBF81BCFF0047FFFFFFFEE7FFFFFFFFFFFB800001E003FFFC1FFFE0FF3F833CFF084FC7FFFFFD87FFFFFFFFFFF9200000E403FFFC0FFFF87DBF873CFF88C7E7FFFFF807FFFFFFFFFFDFB000706203FFFC0FFFF87DBFC77CFFC1C7C3FFFF0087FFFFFFFFFFECF000304307FFFE0FFFFC3DBF8079FFC78FC7FFFF3707FFFFFFFFFFE6F0003E0107FFFE0FFFFF3EBF83F9FFC39F87FFFE7F87FFFFFFFFFFC780003F0087FFFE0FFFFFFF270390FFE19E03FFFE4FC1FFFFFFFFFF87F1000F8047FFFE0FFFFFFFA003F0FFF0000FFFFF47C1FFFFFFFFFFCFF800078067FFFF8FFFFFF7A003F0FFFC1C7FFFFF01E1FFFFFFFFFFE",
	mem_init1 => X"70DA0078063FFFF87FFFFF7C001F0FFFC387FFFFF41E1FFFFFFFFFFE7C5A0038033FFFFC3FFFFFFE002603FF070FFFFFC60E0FFFFFFFFFFF088240FD071FFFFE1FFFFFFF001E03FE0E3FFFF3C24F1FFFFFFFFFF38002207C02EFFFFE0FFFFFFF801C02F03C7FFFF7D2470FFFFFFFEFCF807E003E01FFFC1E07FFFFFFC0180040787FFFC7D32787FFFFFFEFCCA07F701C03F7FC0603FFFFFFF8E00001E1FFFF9FD9378FFFFFFFFFB0000F7F7C05FBFF0001FFFFFFC1800003E1FFFF9FF8FB8FFFFFFFBFB00003FFF48BFFFF0000FFFFFF80800007C1FFFF1FE8BBE7FFFFFFBFCC0003FFFEC7FD7F0000FFFFFFE000021F07FFFF0FCE3987FFFFFFFDF00003FFFF",
	mem_init0 => X"EFFEBF80003FFFE000001BFE0FFFFF0FD5DDC3FFFFFFC3820001BFFEDFFFDF80003FFFC0000003F80FFFFF0FC19DE3FFFFFFFFA400005FFFBFFF6FC0001FFFC000000FF83FFFFF0FE39DE1FFFFFFFCA700000FFF7FFFA700001FFF8000003FE07FFFFF0FA39DC1FFFFFFFE8380000FFCFFFFD1E40001FF800001FFC0FFFFFE0F839EE3FFFFFFFFC0000007FCFFFFF9F000007FC00009FF80FFFFFE0FA3DEF0FFFFFFFFC8000013FCFFFFFC30000001D00003FE01FFFFFF0FA39EF3FFFFFFFCC0000009FCFFFFFC00000004080001FC01FFFFFF0FE59EF3FFFFFFFEC4000004FCFFFFFF00000000000000E003FFFFFECFE59EE3FFFFFFFEE7000000F4FFFFFD00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N26
\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a62~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst28|altsyncram_component|auto_generated|ram_block1a46~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a62~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\);

-- Location: LCCOMB_X38_Y38_N8
\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\);

-- Location: LCCOMB_X38_Y38_N22
\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\);

-- Location: LCCOMB_X48_Y54_N30
\inst7|$00000|auto_generated|result_node[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[6]~1_combout\ = (!\sel[1]~input_o\ & (!\sel[0]~input_o\ & (\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \sel[0]~input_o\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[6]~1_combout\);

-- Location: M9K_X51_Y42_N0
\inst30|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFF",
	mem_init0 => X"FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFC7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFE3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFF737E7FFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFEFB037FFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFDFFFF811E7FFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFCFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\inst30|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N26
\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a78~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst30|altsyncram_component|auto_generated|ram_block1a70~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a70~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a78~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\);

-- Location: M9K_X78_Y43_N0
\inst30|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N4
\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & \inst30|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a86~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\);

-- Location: M9K_X51_Y41_N0
\inst30|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000011FFFFF01FC00000000000000000000000000000000000000000000003FFFFF01FC0000000000000000000000000000000000000000000100FFFFFF03FC000000000000000000000000000000000000000000030FFFFFFF03FC0000000000000000000000000000000000000000000F1FC7FFFF03FFC000000000000000000000000000000000000000000020FFFFFF03FFC0000000000000000000000000000000000000000000003FFFFF03FDC0000000000000000000000000000000000000000000003FFF3F07F8480000000000000000000000000000000000000000000033FF7F07F10800000000000000000000000000",
	mem_init2 => X"00000000000000000030003007F008000000000000000000000000000000000000000000002000000FE000000000000000000000000000000000000000000000000000000FE640000000000000000000000000000000000000000000000000000FE700000000000000000000000000000000000000000000000000001FEF90000000000000000000000000000000000000000000000000001FFFF8000000000000000000000000000000000000000000000000003FFFD0000000000000000000000000000000000000000000000000003FFF80000000000000000000000000000000000000000000000000003FC7000000000000000000000000000000000000",
	mem_init1 => X"00000000000000007FC000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000000007F000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000F8000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000E0000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y42_N0
\inst30|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000E0000000000000000000000000000000000000000000000000000001E0000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000",
	mem_init2 => X"000070000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000007400000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000001E0000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000001C000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000007800000000000000000000000000000000000000000000000000000078000000000000000000000000000000000000000000000000000000F8000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000030400000F8000000000000000000000000000000000000000000000C6FD80001FE000000000000000000000000000000000000000000001FFFB00001FE00000000000",
	mem_init0 => X"00000000000000000000000000000000011FFFC4003FE00000000000000000000000000000000000000000007F3FFFFC007FC000000000000000000000000000000000000000000077FFF774007FC00000000000000000000000000000000000000000007FFFFFFF007F8000000000000000000000000000000000000000000008FFFFFF007F000000000000000000000000000000000000000000001C1FFFFF00FF00000000000000000000000000000000000000000000014FFFFF00FF0000000000000000000000000000000000000000000003FFFFFF00FE00000000000000000000000000000000000000000000017FFFFF01FC00000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N12
\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst30|altsyncram_component|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst30|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\);

-- Location: M9K_X51_Y48_N0
\inst30|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7FE07FFFFEFEE800000000000007F87F8109FF00FF81BFFFFFFFF903BFE07FFFFEFC000000000000000FCDFEE0ADFF002200FE7FFFFFF700FFC23FFFFFF9000000000000001F00FFFFFEFF8006003CFFFFFFFF83BFA7FFFFFFD8000000000000003E00FFFFFEFF8D1E0000FFDFFFFF832FA7FFFF3FD8000000000000003F00FFFFFFFF9C1F81C1FFDBFFFF363FFFFFCE3FD0000000000000007F8007FFFFFCFC0FF7E4BFC01FFFF63FDFFF8C1FC000000000000000FFFC003FFFF07E0FFFE13F80007FF53FDFFF8C1DC000000000000000FFFE000FFFFE3F2FFFC06F8001FFE87FFFFF0C7D8000000000000000FFFC0003FFFF8FDFFFC04C80026FCC5FFFFE08",
	mem_init2 => X"F80000000000000001FFF400007FFFC3FFFFC0C58400BFEC3FFFF83FF00000000000000003CFF0000007FFF87FFE00818000FFFDFFFDF07FD80000000000000003EFFC0000003FFF63E000018001FFFB23FFA3FF800000000000000007FFFC000000007FF9C004000007FFFF07FF8FFF80000000000000000FFFFC8080000003FFE000020007CBFC8DF7BFFE00000000000000000FFFFD00000000007FF000018400017F0436FFF800000000000000001FFFFC00000000001FE380010000007F48FFECF800000000000000001F7FFE00000000000FFF0009800000FFC067080000000000000000003F7FFF000000000003FF001B000000E4008F000000000000",
	mem_init1 => X"000000003FFFFF9000000000007FD83C000000000032000000000000000000007FFFFF10000000000001FFF82000000001F0000000000000000000007FFFFF00000000000001FFF8F0000000078000000000000000000000FFFFFD000000000000001FFFFF8000007C0000000000000000000001FFFFFD00000000000000008006C7000F000000000000000000000001FFFFFC80000000000000000000007FF8000000000000000000000001FC7FFC90000000000000000000000000000000000000000000000003FF7FFCD0000000000000000000000000000000000000000000000003FFEDFC30000000000000000000000000000000000000000000000003",
	mem_init0 => X"FF6DFC10000000000000000000000000000000000000000000000007FD0FFC30000000000000000000000000000000000000000000000007FD87F030000000000000000000000000000000000000000000000007FE47F000000000000000000000000000000000000000000000000007FC47F000000000000000000000000000000000000000000000000007FC4FF000000000000000000000000000000000000000000000000007EC4F7F00000000000000000000000000000000000000000000000007FF3F0FE000000000000000000000000000000000000000000000000FF13F0FA000000000000000000000000000000000000000000000000FC1339F00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y44_N0
\inst30|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000FE133030000000000000000000000000000000000000000000000000FC003010000000000000000000000000000010000000000000000001FC0020D2000000000000000000000000000033F00000E00000000001F8001010000000000000000000000000000131F803C0700000000001F0001000000000000000000000000000000131F80000370000000003F0001410000000000000000000000000000003FDE037FE1C00000003E0000000000000000000000000000000000027FFFFFFBFBE00000003E0000000000000000000000000000000000017FFFFFE3FBC00000003E0001000000000000",
	mem_init2 => X"000000000000000000017FFFFFFFFF880000007E0001D8000000000000000000000000000001FFFFFFFFFFC0000000FE0001C0000000000000000000000000000003FFFFFFFFFFF0000000FE0001C00000000000000000000000000000037FFF7FFFFFF8000000FE0003C80000000000000000000000000000017FFF7FFFFFFE000000FF00000000000000000000000000000000001DFEFFFFFFFEEE000000FE000000000000000000000000000000000011FFFFFCFFFEEC000000FE0000000000000000000000000000000000713FE1FFFFFCFC000000FE0000000000000000000000000000000000211FFFFF7FFCFC000000FC000000000000000000000000",
	mem_init1 => X"0000000000200E7F777FEEFC000001F80000000000000000000000000000000000008E3FFF67CF80000003F8000000000000000000000000000000000000000D7F070000000001E0000000000000000000000000000000000000000177010000000003C0000000000000000000000000000000000000000061000000000003C0000000000000000000000000000000000000000040000000000003C0000000000000000000000000000000000000000000800000000003C0000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000078000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000F000000000000000000000000000000000000000000000000000000078000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N14
\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ & ((\inst30|altsyncram_component|auto_generated|ram_block1a30~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ & (((\inst30|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\,
	datab => \inst30|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\);

-- Location: M9K_X64_Y40_N0
\inst30|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFF4B0FE6FFFFFFFFF7FFF0000001FEFF87098007D0F8007CD245FFFFFFD80FF0FFFFFFFFFFFFF0000001FEFFC3198007D1F0007CD807BFFFFFB00FF8FFFFFFFFFFFFF0000000FFFFC311800791F0407C7903FFFFFF938FFCFFFFFFFFFFFFF0000001FFFFC33B800790F0007C3BCFE3FFFFCF8FFEFFFFFFFEFCFFF0000001FFFFC319000110F000FC3FFFFFFFFE438FF7FFFFFFFFFFFFF0000001FFFFE319100320F0007E3FFFFFFFFF318FFFFFFFFFFFFFFFF0000000FFFFE389D001A1F8007FFFFFFFFFFF990FFFFFFFFFFFFFFFF0000000FFFFE38DC001A1FE203FFFFFFFFFFF803FFFFFFFFFFFFFFFF80000007FFFF38D400121FE201FFFFFFFFFFFB03",
	mem_init2 => X"FFFFFFFFFFFFFFFFC0000007FFFF7C4400221FFA01FFFFFFFFFEFF9BFFFFFFFFFFFFFFFFC000000FFFFFFC5C00241FF801FFFFFFFFFCFBBBFFFFFFFFFFFFFFFFE000000FFFFFFE3400041FFD01FFFFFFFFF1FFBFFFFFFFFFFFFFFFFFF000000FFFFFFE2400043FFF01FFFFFFFFC3FE7BFFFFFFFFFFFFFFFFF800000FFFFFFF2410283FFF83FC7FFFF003FE7FFFFFFFFFFFFFFFFFF800000FFFFFFF1410183FFFC3F87FFE1002FFFFFFFFFFFFFFFFFFFF7C000007FFFFFF9C00207FFFE3E0FFFC1001FF5FFFFFFFFFFFFFFFFFBE000007FFFFFFCC00207FFFE380FFFC1981FF73FFFFFFFFFFFFFFFF3F200003FFFFFFC400007FFFE007FFFC31C0F973FFFFFFFF",
	mem_init1 => X"FFFFFFFFBF000003FFFFFFE200007FFFF807FFFF39E0F87FFFFFFFFFFFFFFFEFFF200000FFFFFFF10000CFFFE01FFFFFB9E0F83FFFFFFFFFFFFFFFF7DF1000007FFFFFFC80018FFF007FEFFFE9F0FC3FFFFFFFFFFFFFFFFF9E7400007FFFFFFE40018FFC00FF8FFE6CF87CFFFFFFFFFFFFFFFFFFD5E403E03FFFFFFF20001FE000FF9FDC6CF87C7FFFFFFFFFFFFFFFFF43F600700FFFFFFFC0001F8001FC1F9C26787E7FFFFFFFFFFFFEFFFF85F700780FFFFFFFFE205E0003F8199C26681E1FFFFFFFFFFFFFCFFFCBFB80FE0FFFFFFFFE0070000FF0019C13741F1FFFFFFFFFFFFFFCFFC7FDC07F0FFFFFFFFE0020001FF0031833240C9FFFFFFFFFFFFFF27F",
	mem_init0 => X"EFFF601FC3FFFFFFF80000003FF0071DA2A61E3FFFFFFFFFFFFFFE7BDFFB782FE1FFFFEE800000003FE0071922A60F9FFFFFFFFFFFFFFE7DBFFF3827F1FFFFC0000000007FE01F0921020FCFFFFFFFFFFFFFFF3F7FFF9E17F83FFFC000000001FFF03F0B00520FC7FFFFFFFFFFFFFC3FFFFFEE01FE1FFFE07E800001FFF03E1B40520F07FFFFFFFFFFFFFF9FFFFFFF01FF87FFF100000001FFE03E9B40520787FFFFFFFFFFFFFFEFFFFFA7C0FFE3FFFC00000013FFC07F9B40500787FFFFFFFFFFFFFFFFFFFFF3F03FF19FFC00000017FFC07F1B43530787FFFFFFFFFFFFFFFFFFFFFBF03BFF879C60000007FFC07EDB02230E8FFFFFFFFFFFFFFFFFFFFFFFF8",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\inst30|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B0197FFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFE7FFE77FFF801FFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFF3FFE7FFFFBF8FFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFF9FCEFFE7FFFF3FFFFFFFF7FFFFFFFFFFFFF0000003FFFFFFFFFFFFFFEFFCFFEFFFFFE0FFFFFF9FFFFFFFFFFFFFF0000001FFFFFFFFFFFFFF71FFFFFFFFFFFF3FFFFCFFFFFBC7FFFFFFF0000001FFFFFFFFFFFFFF1FFFFFFFFFFFFFC7FFFFFFFFFBFFFFFFFFF0000000FFFFFFFFFFFFFFDFFA07FFFFFFFFFFE7FFFFFFFFFFFFFFFFF0000000FFFFF0FFFFFFFDFFC07FFFFFFFFFFFF8FFFFFFFFFFFFFFFFF0000000FFFFF1FFFFFFFFFFC47FFFFFF",
	mem_init2 => X"FFFFFFFC1FFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFE23FFFFFFFFFFDFE2FFFDF9FFFFFFFFFF0000000FFFFFFFF8FFFFFFFF8BFFFFFFFFFFDFC3FFFE7F37FFFFFFFF0000000FFFFFFFF8FFFFFF7FDFFFFFFFFFFFEF007FFE03BFFFFFFFFF00000003FFFFFF5E7BFFFEFDFFFFFFFFFFFE7C07FFB0000FFFFFFFFF00000001FFFFF37FFFFFFE78FFE7FFFFFFFF361FFF800007FFFFFFFF00000000FFFFFFFFFFFFFE7FFFFF807FFFFFF7FFFFC00007FFDFFFFF00000000FFFFFFFFFFFFFF0003FF003FFFFFFFFFE070000FFFDFFFFF000000003FFFFFFFFFF17801FFFFE07FFFFE7E10000EC007FFCFFFFF000000001FFFFFFFFE800000FFFFF0C7FFFFFF40",
	mem_init1 => X"13DBEBC7FFEFFFFF00000000CFFFFFFFF80001017FFFFC03F3FFFFE19FFF1FFFFFC7FFFF0000000007FFFFE500000001DFFFFE1FF9CFFFFCFFFFFFFFFFC3FFFF000000001FFFFF80000000F0C1FFFFFFFFFDEFFFFFFFFFFFFFF1FFFF0000000000FFFC00000001F8C01FFFDFFFFFFFFFFFFFFFFFFFF2FFFF000000000037F000000001010000FDFFFFFFFFFFFFFFFFFFFFF87FFF00000000002000000000000038003FFFFFFFFFFFFFFFFFFFFFD873FF00E061E1806000000000000000003FFFFFFFFFFFFFFFFFFFFFEC3E7FF0381FFF800000000000000000007FFFEFFFFFFFFFFFFFFFFFF43D7F0000C000100000000000000000013FFFE6FFFFFFFFFFFFFF",
	mem_init0 => X"FFF23FFF0700000000000000000000000000FFFFE7EF7FFFFFB7FFFFFFFF0FFD7E00000080000000000000000001BFFFF6DDFFFFCFA3FFFFFFFD0FFCF8000001000400000000000000037FFFE2DDFFFFFD01FFFFFF3F07FFF000000000000000000000000003FFFFF7F99FFFFE00FFFFFF3E87F7C000000000000400000000000007FFFBFFFFDFFFDC007FFFFFFE03D700000000007E7000000000000007FFFCFFDFFFFFF83037FFFFFC01FF000000100039C000000000000003FFFEFFDFFFFF7A080FFFFFDC01FF0000002001FE0000000000000007FFFFFFFFFFFE7C0007FFFF8C01FF0000004003FC000000000000003FFFFFFFBFFFFE7FC203FFFF8C00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\inst30|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000001FF00F3000000000007FFFFFFF07FFDCFF8000FFFFC000ED000001003FC0FF0000000000007FFFFFFFF1FFE1FFC000FFFFD0007B000002003F03FF000000000003FFFFFF7FB8FF87CFE000F7FFF3003F000004007E0FFF800000000007FFFFFFFFDE7E87E7F000FFFFFB000F00000001F07FFFC00000000003FFFFFFFFBFFC03E6F000FFFFF8802F00001001E0FFFFF00000000003FFFFFFFF3EFF0FF270107FFFFA80170000200303FFFFFE0000000001FFFFFFFD3F7F0FF020017FFFFF80070000400807FFFFF6E000000003FFFFFF7B1F7E0FF8018F7FFFFF800F000080001FFFFFFFF4000C0007FFFFFE7A1F7E1FFE100FFFFFFFE00100000000",
	mem_init2 => X"3FFFFFFFFF00000001FFFFFE7A1F7E07FA300FFFFFFFF001000100007FFFFFFFFFC0000001FFFF7E7A177E0FF8300FFFFFFFFE0100020000FFFFFFFFFFF1004000FFFFFE5A1BF61FFC200FFFFFFFFE0400040000FFFFFFFFE400F0E0007FFFF6D216E417FC000FFFFFFFFF0200000000FFFFFFFFC801F1C0003FFFFCD212C41FFC0007FFFFFFFF8200080001FFFFFFFFE00073F4001FFFFC9A17CC1FFC0007FFFFFFFF8200000000FFFFFFFFC00039FC000FFFFCD027EC3FFE4007FFFFFFFFC300100001BFFFFFFF80003CFF8007FFFFD23DDC3FFC0007FFFFFFBBE100000003FFFFFFFF80001CFFC003FFFFD039F83FFC001FFFFFFFFBF100200003FFFFFFFE",
	mem_init1 => X"80081FFFC000FFFFC833F07FFC003FFFFFB73C7000200007FFFFFFDC000C1FFFF801FFFFE627E1FFFC00FFFFFFFE1E3080400006FFFFFFB9000B0FFFFE00FFFFEC0FE1FFFC003FFFFFFE01484080000DFFFFCF3100110FFFE0607FFFFC0F83FFFC00DFFFFFFA01EE1000000FFFFF9F71011187FF80783FFFF81F87FFFC00DFFFFFFEE0FF0100000FFFFF9C61010107FF807C1FFFF91F07FFFC00FFFFFFF7F27F0200001FFFFF1CC1811A87FF007E07FFB81F0FBFFC00FFFFFFFFFFFF00000007FFFE19DB820847FF007F8FCFFA1E0FEFF808FFFFFFFFC7FF00000007FFFE39C2020847FF003FEFFFFC1C0FCFF901FFFFFFFFFBFF0000003BFFFE398E000087FE",
	mem_init0 => X"007FFFFFFC181FDFF903FFFFFFBFFBFF0000003BFFFC3384002087FC01FFFFFFFC001E7FFF03FFFFFFF3C37F0000000FFFFC30C8001047F000FFFFFFF8001E3FFB01FFFFFFFFC3FF00000007FFFC3088000047E001FFFFFDF8487E0FFB81FFFFFFFFFFFF00000007FFFC308C000847C001E7FFFCFFFCFE07F3E1FFFFFF1FFFFF0000000FFFFC7098001087C001C3FFFFFFFE7F0FFF00FFFFFFF7F77F0000000FFFFC70080010878003C3FFFFFFFF791FFC80FFFFFFFBFFFF0000001FFF7C700800010F8003FBFFFFFFFF7E1CFFC17FFFFF9F6FFF0000001FFFFC70BC00010F8007F3FFFFFFFFFF9EFE43FFFFFFFF6FFF0000001FFFF8301C007C8F8007E705DF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\inst30|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0FFF2310C400000FFFE07FDB42A20F8FFFFFFFFFFFFFFFFFFFFFFF7F011F60806000000FFFE07FDA62B20F8FFFFFFFFFFFFFFFFFFFFFFEBFC00F0000F800200FFFE07F7864360FCFFFFFFFFFFFFFFFFFFFFFFF7FC003E0001EC1800FFFF87FBEED7E1FFFFFFFFFFFFFFFFFFFFFFFFFABC00CE0007D038007FFF03FBD667E1FFFFFFFFFFFFFFFFFFFFFFFFFC3D800020079FE8003FFFF7FFC6E7C1FFFFFFFF7FFFFFFFFFFFFFFFFF0FF0002004DFF8001FFFFFFFC2CFC3FFFFFFF27FFFFFFFFFFFFFFFFF9BF0000000023F000FFFFFFFE01B87FFFFFFF7AFFFFFFFFFFFFFFFFF73F000002083FE800FFFFFFFFC3F87BFFFFFDFBFFFFFFFFFDFFFFFFFBDC000006",
	mem_init2 => X"087FE8001FFFFFFF83F87BFFFFFFFBFFFFFFFFFFFFFFFFFDCF000002410FF0003FFFFFFF1FB8FBFFFFFF8FFFFFFFFFFFFFFFFFFEF5800000611FB0003FFFFFFF3FF8F7FFFFFFA7FFFFFFFFFFFFFFFFFF7F800000201FF0871FFFFFFF7FF1FFFFFFFDB7FFFFFFFFFFFFFFFFFFB800000000007FFF1FFFFFFF3FE3FFFFFFFD9FFFFFFFFFFFFFFFFFFFED00000000007FFCFFFFFFFF7FEFFFFFFFFB9DFFFFFFF5FDFFFFFFFFEA00000000003FFFC4FFFFFFBFFFFFFFFFFFFBFFFFFFFFF9FFFFFFFFF680000000001FFEDE7FFFFFBFFFFFFFFFFFF7FFFFFFEFF9FFFFFFFFFBC0000000001FFC70FFFFFFBDFFFFFFFFFFFFFFFFFFCFE9FFFFFFFFFD000000000701F0",
	mem_init1 => X"74FFFFED9DFFFFFFFFFF7FFFFFFF47E9FFFFFFFFFF600000000031F887FFFFDDDFFFFFFFFFFEE7FFFFFF0FC8FFFFFFFFFFA0000000003FFFC7FFFFFFFFFFFFFFFFFFC7FFFFFF1F9CFFFFFFFFFFEC00000000033FFFFFFFFFFFFFFFFFFDBF8FFFFFFF9F9CFFFFFFFFFFF800000000183FFFFFB7FFFFFFFFFFFFB7BFFFFFFF3E9CFFFFFFFFFFFF200000000003FFFDEFFFFFFFFFFFFF0FFFFFFFFF3E78FFFFFFFFFFFF900000000003FFFFFFFFFFFFFFFFFE1DFFFFFFFF3C60FFFFFFFFFFFFC00000000007FFAFFFFFFFFFFFFFFE1FFFFFFFFF3D60FFFFFFFFFFFE18400000000FFF8FFFFFFFFFFFFFFF1BFFFFFFFF7E60FFFFFFFFFFEC06F0000003FFFF9FFFFF",
	mem_init0 => X"FFFFFFFFFF33FFFFFFFDFCC0FFFFFFFFFCC003FC00000FFFFF1FFFFFFFFFFFFFFFC3FFFFFFFDFFC0FFFFE7FFE40001FFF7E0EFFFFFDFFFFFFFFFFFFFFFCFFFFFFFFDFF00FFFFC6FFA00007FFFFFF6FFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFB00FFFFE00C00001FFFFFFFFFFFFFFFFFFFFFFFA7FFFFBFFFFFFF3FF3003FFFF00000007FFCFFFC7FFFFFFFFFFFFFFF8FFFFFFCFFFFFF7FC70000FFA0000000FC7C07E07BFFFFFFFFFFFFFF8CFFFFF9FFFFFF7FC300000000000000F07F0001F107FFFFFFFFFFFFFC4FFFE1FFFFFFFFC200000000000001B07F0001EF27E0FFFFFFFFFFE84FFFC07FFFFFFECC00000000000003F07F8001FE81FFC7FFFFFFFFF9E3",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N0
\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a38~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\);

-- Location: LCCOMB_X52_Y43_N10
\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a62~portadataout\))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ & (\inst30|altsyncram_component|auto_generated|ram_block1a46~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a62~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\);

-- Location: LCCOMB_X52_Y43_N24
\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\);

-- Location: LCCOMB_X52_Y43_N6
\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\);

-- Location: LCCOMB_X48_Y54_N20
\inst9|$00000|auto_generated|result_node[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[6]~7_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & (!\sel[2]~input_o\ & (\sel[0]~input_o\ $ (!\sel[1]~input_o\)))) # 
-- (!\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & (\sel[0]~input_o\ & (\sel[1]~input_o\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datab => \sel[0]~input_o\,
	datac => \sel[1]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[6]~7_combout\);

-- Location: LCCOMB_X48_Y54_N0
\inst9|$00000|auto_generated|result_node[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[6]~5_combout\ = (\sel[1]~input_o\ & (!\sel[0]~input_o\ & (!\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \sel[0]~input_o\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[6]~5_combout\);

-- Location: M9K_X64_Y22_N0
\inst29|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF0000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000100CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001009BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000801BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"0000317FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007F",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\inst29|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08000001FFC0CC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000030D8CC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003C88C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04000000C7C98C00011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000078E0800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0200000003A28000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02000000800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001000000FFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000430000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00800003000046043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF004000000000000FFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFF004000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF004000000000020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001130FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000008F7037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00200000000473FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00300000000EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00100000001FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00100000031EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N18
\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a78~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|ram_block1a70~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a70~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a78~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\);

-- Location: M9K_X64_Y9_N0
\inst29|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFF0000000000000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"0000000000000000101FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000200000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000208000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000A08080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000F3000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
	mem_init0 => X"000010000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000F8000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FC000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001811C30000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000819EF1000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003F9DEF2000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FC8CC4000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000033E8F7404000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001DF8F7000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFCCFC00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N4
\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & !\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a86~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\);

-- Location: M9K_X64_Y26_N0
\inst29|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFF7D003FFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFF803F7FF055FBF87FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFC03DF7FF9FFFFFF87FFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFF00603FF7F",
	mem_init2 => X"FFFFFFDC1FFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFF0007FFFFFFFFFFFBFFFF9FFFFFFFFFFFF00000001FFFFFFFFFFFFFFF0007FFFDDFFFFFFFFFFEC7F7FFFFFFFFF00000001FFFFFFFFFFFFFF60003FFFFFFFFFFFFFF86003BFFFFFFFFF00000000FFFFFFFFFFFFFEE0007FFFFFFFFFFFFFFC00000FFFFFFFFF000000007FFFFFFFFFFFFEC0007FFFFFFFFFFFFFFC000007FFFFFFFF000000007FFFFFFFFFFFFEFFFFFFFFFFFFFDFFFFE8000007FFFFFFFF000000003FFFFFFFFFFFFFFFFFFF81FFFE07010000000007FFDFFFFF000000001FFFFFFFFFFFFFFFFFFFE3FCFFF8000000000003FFCFFFFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
	mem_init1 => X"00000007FFEFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FF87FFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC00003E0705FF03FFFF0000000001FFFFFFFFFFFFFFFFFFFFFFBBFFFE00003F87DFFFC1FFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFF8FFF8003FFFF9FFF80FFFF00000000003FFF3FFFFFFFFFFFFFFFFFFFC8FF8011FFF7DFFB80FFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFC01FFC00FFFFCFF8C07FFF00E061E1807FFFFFFFFFFFFFFFFFFFFFFDC300FC0CFFFFEFF8403FFFF0187FFFE066FFFFFFFFFFFFFFFFFF3FFFC7CD640FFFFFFFFC203FFF0007FFFCD00FFFFFFFFFFFFFFFFFFF0EFF9FFE3367FFFFFF",
	mem_init0 => X"7C203FFF0F07FFF9A09FFFFFFFFFFFFFFFFFFF04FFBBFE1EFFFEFFFF78001FFFFE3FDFF286FFFFFFFFFFFFFFFFFFFE007FB3CFDFFFFFFFFFF8000FFFFC33FE3513FFFFFFFFFFFFFFFFFFFE007DB70EE1FFFFFFFFF8000FFFF00010820FFFFFFFFFFFFFFFFFFFFE0E7DB7FC3DFFFFF3FFEC0007FFE00000453FFFFFFFFFFFFFFFFFFFFD0FCE6FFE1FFFFFFFFFF40003FF8000002083FFFFFFFFFFFFFFFFFFDC0781FFF9DEFFFFFFFFF60003FF0000001027FFFFFFFFFFFFFFFFFFDC1381FFFEFFFFFFFFFFCA0001FF000000243FFFFFFFFFFFFFFFFFFFE207837FFEFBC7FFFFFF6C0001FF00000058FFFFFFFFFFFFFFFFFFFFC61E33FFFFFBC4FFFFE6240000FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y15_N0
\inst29|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFC00001F022211C000047791C9F042000FFFFFFFFFFFFFFFFFFFFFFFFC00001B024A31C0000439BFD97851000FFFFFFFFFFFFFFFFFFFFFFFFC00000B024821C000073BFF967859801FFFFFFFFFFFFFFFFFFFFFFFFE00000C02C431800000FBFFCDE307703FFFFFFBFFFFFFFFFFFFFFFFFF00000502942B0000007FFFCFF303F87FFFFFFDFFFFFFFFFFFFFFFFFF00000002A8620000007FFDFCFF02DC7FFFFFFEFFFFFFFFFFFFFFFFFF80002083C866800000FFFFE41FC29C3FFFFFFF7FFFFFFFFFFFFFFFFFE000020318EF800000FFFFF603C1FBFFFFFFFF7FFFFFFFFFFFFFFFFFE000020030FF0000007FFFF70DC1F39FFFFFFFBFFFFFFFF",
	mem_init2 => X"FFFFFFFFFE000010DE1FC0000037FFFFFBCD7F8FFFFFFFFDFFFFFFFFFFFFFFFFFE000002BE1DC0000003FFFFFCCF1F9FFFFFFFFEFFFFFFFFFFFFFFFFFF800002FE1FE000000BFFFFFCFCFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF800002F03FC000000FFFFFFFFCFFDFFFFFFFFFBFFFFFFFFFFFFFFFFFC00002F4FE0000000FFFFFFFFDFF8FFFFFFFFFDFFFFFFFFFFFFFFFFFE00000F3FC8000000FFFFFFFFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFFFF8000AFFF00000000FFFFFFFFFFFF9FFFFFFFFF7FFFFFFFFFFFFFFFFF8061A6FF80000001CFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF881367A00000000FFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFF",
	mem_init1 => X"FFFF08B377200060003FFF1FFFFFFFEFFFFFFFFFFF6FF27FFFFFFFFFFFFF01B7F900002303FBFF6FFFFFFFFFFFFFFFFFFFDFFA0BFFFFFFFFFFFFF326F800006307FFFCEBF7FBFFBFFFFFFFFFFFF7FF3DFFFFFFFFFFFFFB3E7FE04007BFFFF9E3FF73FFBFFFFFFFFFFFFAFFFC3FFFFFFFFFFFFF3E1F184000BFFFFBB7FFBFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF1A20037E00FFFFF7C2F7FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF180000FFFBFFFFFFF06FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C00007FDBFFFFFFFE4FFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFF0CE3801FC0FFFFFFFF0BFFFFFFFFFFFFFFFFCC0FFFFFFFFFFFFFFFFF87",
	mem_init0 => X"760007811FFFFFFE4BFFFFFFFFFFFFFFFCC003FFFFFFFFFFFFFFFF07FF8002071FFFFFFE09FFFFFFFFFFEFFFE40001FFFFFFFFFFFFFFFF0BEF803000FFFFFFFF13FFFFFFFFFFC6FFA00003FFFFFFFFFFFFFFEB0BFF8100007FFFFFFF37FFFFFFFFFFE00C00000FFFFFFFFFFFF3BFF38BFFC702001FFFFFFF9FFFFFFF3FFFF00000003FFFFFFFFFD201BFFFEFFFE000004FFFFFFFBFFFFFFF00FF000000007FFF3FF8E00601FFFFEF3FF000000FFFFFBDBFFFF7FF0000000000007FFFFBF9C00381FFFFFF7F5400000FFFFF9FBDFFFFFF000000000001FFFFDFF98000C03FFFE7FFFF080007FFFF9FBFFFFFFF000000000001FFFFFFF9C000E06FFFF6FFFF0800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\inst29|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000817FFFFFFFFFFFFFFFFFFC000463FFFFFFEBFFFFF3048000FF00000100FFFFFBFFFFFFFFFFFFF80004E9FBFFFF3B3FFFFB0400007F000002837FFFD0FFFFFF1FFFFFF00000C9FDFFFF3F3FFFFD8000007F00000401FEFFC0FFFFF00017FFE00001F0FFFFFF3F7FFFFC8000003F00000807F9FC01FFFFF80003FFC00001E1FFFFBE1FBFFFFC0000003F00001007F7F401FFFFFE0001FFC00003E137FFBE1FFFFFFE0000001F0000200FCFE001FFFFFFE000FFC00003C139DFBE3FFFFFEE000000070000401E1FC001FFFFFFFC007FC00003C9B1DFBF1FFFFFFE0000000F00008018FE007FFFFFFFFF801FE000078131831F1FFFFFFE0000000700000000",
	mem_init2 => X"FF40FFFFFFFFFF800FE000078011833F1FFFFFE70000000300010001FF81FFFFFFFFFFF007E0000F8211C23F0FFFFFE20000000500020003FC01FFFFFFFFFFFC03E0000F8211823E0FFFFFA20000C0050004000FF807FFF7C61FFFFA01F8000E8211823C0FFFFF80000FE0020004000BF20FFE7F8807FFFF00F8000E8211863C07FFFF500063F0020008000FFC0FFFFE2001FFFFC038000E8203867807FFFD90C06DFC0200000007FE1FFBF8C0007FFFF01C000B8223863827FFFF800557FF030010000FF01FFFE380003FFFF80E000B022F0CF41FFFFC0001BFFF800000000FF01FFFF780003FFFFC070003023E1C701FFFFC4001FFFFC00020001FF81FFFC6",
	mem_init1 => X"800C1FEFFC078003027E3FE01FFFFC6010FFFFE01020001FF01FFF88800C1FE1FC03800302743FE00FFFFE20107FFFE08040001FF00FFF1800090FFFFFC1C00244EC7FD80FFFFE00107FFFF84080001FE00FFE1500108FBFFEF0FFA044DCFFF027FFFE0013FFFFF81000001FE00FFC3541108FBFE1F8FFF04D99C7E01FFFFE000BFFFFFC0900003FE00FF82181018FF4C1FC3FF0793F6FC01FFFFF000BFFFFF80200003FE00FB85D811E87C1A1FF3FF86B7F1F000FFFFF000FFFFFF80000001FC00F785DC30F47FDE1FFFFFC6FFF3E000FFFFF0007FFFFFF0000003FC00F701E820F47FDA1FFFBFC6EFFBC000FFFFD801FFFFFFE0000007FC00F703E800E47F3",
	mem_init0 => X"81FFF3FE2ABC78000FFFF0800FFFFFFF000000FEC006601E802E87FE43C1FB3F04BE78001FFFF08007FFFFFF000000FE8006601C001F467843E072FFC4DE78001FFFF00007FFFFFF0000007E0016601C001F443003801FFFFFFEF8000FFFF0401FFFFF7F0000007F0016603C001F44000380017FFFFDF8000FFFE0005FFFFFFF0000007F801C6038001E4C4007000003FFFEC0000FFFE0100FFFFFFD0000007F801CE018001C8C600F00000013FFE0000FFFF11007FFFFFF0000007F801CE01800190EF00E00000000FFF00007FFF00307FFFD7F000000FF001CE03800591CF00E000000001FE0000FFFF80883FFFF3F0000007F801C603C007E98E80F000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N8
\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|ram_block1a54~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst29|altsyncram_component|auto_generated|ram_block1a38~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\);

-- Location: M9K_X64_Y19_N0
\inst29|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000780000DFFF008E0FFFF07000000FF801C601C007E98EC0F0000000007800007FFF00EE0FFFE05000000FF801E601C003E9CFC0E0000000007800007FFD807E1FFF8030000007F001EE03C003F98FC0E000000000380000FFFD80622FFF0030000007F801EF038007D98BE0F000000000720000FFF08030BFFFC00000000FF8017F0B0001918FE0E0000000003000007FF08039BFFFE000000007F801EF0B7801918FE0E0000000003000007FF000183FFFE000000007FC00FF0BF801D18FE060000000007C00003FF2001F3FFFF01000000FFC007F03F0019183E03800000003C000003FC000033FFFF01000000FF8007F05E201A181F03800000007CC000",
	mem_init2 => X"03F4000003FFFF000000003EC00FF8572022380F0381000080FBE00003E0000041F7FFC00000007E4007F81720243A0F0383C000007DB00000E9000045FFFE804001003F8003F8370024360703838000017BE0000138000000FFF8000000027F8001FC2D3804340783C3E0001FF7E0000C7A000000FFF800100003BF80007E2C182C70038787C0000CC7C0000C6F0000007FFC001000011F80063E0430187803C78CC0001827C000003B0000830FFC000800001FE0181F0C0030F803E731E0001B03E00000388000006FFC01040000FF801807840030F801E7CFC0000B83E0000068C001002FC100062000FF800600840000FC00E61F00000BE1E000004E8801",
	mem_init1 => X"0801F0000000007FC00000C20000FC003C3C00001BE1E000000E38010100FF000128003FE00000510001FF91F8F8000439B1F000006E940050309A00025C03BFF00480108003FFB3F0F0001C3DB1E000002E3C007C00800002FC07FFF00000004003FFFFC3F000382DB8F000003738205E00010000EF0FFFFC0000102007FFFF87E000782CC87800003732334F00000002F7EFFFFC0071D3087FFFEE0FC0007826CC7000001E804DFF80000001FFFFFFFE001FC7AFFFFF141FC000B007047000001EC00FFFE0000183FFFFFFFF000EEFFFFFFE001F8000B0174478000019E023FFF00000C7FDFFFFFF800FFFFFFFF8603F0000F834C678000009C205FFF80000",
	mem_init0 => X"EFFF7FFFFFE81BFFFFFFE400FE0000F822233C0000047C787FFE0000DFFFFFFFFFE001FFFFFFEC01FC0001F022633C0000001E587FFE0000BFFF7FFFFFF400FFFFFF9003FC0001F022623C0000001758FFFE00007FFF9FFFFFFE0EFFFFFF000FF80001F002623C00000103787FFF0000FFFFCFFFFFFF07FFFFFE001FC00001F002611C000001003E1EFF8000FFFFFFFFFFFFFFFFFFE0003FC00001F042411C0000000237FF7FC000FFFFFFFFFFFFFFFFFFF000FFC00001F022410C0000000335F7CFE001FFFFF7FFFFFFFFFFFFF801FF800001F022611C0000004111EDCFF001FFFFFBFFFFFFFFFFFFFE0FFFC00001F002611C00000679007FB1D001FFFFFDFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N26
\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a62~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\ & ((\inst29|altsyncram_component|auto_generated|ram_block1a46~portadataout\))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a62~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~8_combout\,
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\);

-- Location: M9K_X15_Y22_N0
\inst29|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y17_N0
\inst29|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"07FFFF8FFFFFFFFF000000000003FFFFFFFDE00027C3FFF7FFFFE00007FFFFDFFFFFFFFF000000000007FFFFFDFDC0000301FFFFFFFFC40007FFFFBFFFFFFFFF00000000000FFFFFFFFFF00002007FFFFFFFB8000FFFEFFFFFFFFFFF00000000001FFFFFFFFFF8000781FFFFFFFFF9000FFFE07FFFFFFFFF00000000001FFFFFFFFFF80007F7E7FFFFFFFE000FFFE6FF3FFFFFFF00000000003FFFFFFFFFE06007FFF7FFFFFFFC100FFFE6FE1FFFFFFF00000000007FFFFFFFFFF03800FFE7FFFFFFFFA00FFFCFBE7FFFFFFF00000000007FFFFFFFFFFC1C00FFE37FFDFFFFE01FFFDFFCFFFFFFFF0000000000FFFFFFFFFFFF07007FE1FFFBFFFF801FFFBFFD",
	mem_init2 => X"FFFFFFFF0000000001FFFFFFFFFFFFC3E0FFE3FFFFFFFF000F7FBF7FFFFFFFFF0000000001FFFFFFFFFFFFF83FFF078FFC2FFC4010BFFB7FFFFFFFFF0000000003FFFFFFFFFFFFFF41F8048BF8BFFFF2017FFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF8F00487FB7FFFF4007FFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFE7A0407E3F7FFF800FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF800FEFD6BFF303BFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFFFFD27FBC0807FE08FFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFFFFD799C00001FFE1E7FFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFFFFE19B800009FE01CFFFFFFFFFFFFF",
	mem_init1 => X"000000001FFFFFFFFFFFFFFFFFFF987C00000000003FFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFF82000000001FFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFE07000000003FFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y11_N0
\inst29|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y23_N0
\inst29|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N12
\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|ram_block1a14~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst29|altsyncram_component|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\);

-- Location: LCCOMB_X63_Y22_N22
\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ & (\inst29|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\);

-- Location: LCCOMB_X63_Y22_N0
\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~9_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\);

-- Location: LCCOMB_X63_Y22_N6
\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\);

-- Location: LCCOMB_X48_Y54_N26
\inst9|$00000|auto_generated|result_node[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[6]~6_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & (!\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & 
-- ((\inst9|$00000|auto_generated|result_node[7]~0_combout\)))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & ((\inst9|$00000|auto_generated|result_node[6]~5_combout\) # 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datab => \inst9|$00000|auto_generated|result_node[6]~5_combout\,
	datac => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	combout => \inst9|$00000|auto_generated|result_node[6]~6_combout\);

-- Location: LCCOMB_X48_Y54_N24
\inst9|$00000|auto_generated|result_node[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[6]~8_combout\ = (\inst9|$00000|auto_generated|result_node[6]~7_combout\) # ((\inst9|$00000|auto_generated|result_node[6]~6_combout\) # ((\inst7|$00000|auto_generated|result_node[6]~1_combout\ & 
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[6]~1_combout\,
	datab => \inst9|$00000|auto_generated|result_node[6]~7_combout\,
	datac => \inst9|$00000|auto_generated|result_node[6]~6_combout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	combout => \inst9|$00000|auto_generated|result_node[6]~8_combout\);

-- Location: LCCOMB_X48_Y54_N28
\inst|blue[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|blue\(6) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst9|$00000|auto_generated|result_node[6]~8_combout\)) # (!\load~input_o\ & ((\inst|blue\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|$00000|auto_generated|result_node[6]~8_combout\,
	datab => \load~input_o\,
	datac => \inst1|disp_ena~q\,
	datad => \inst|blue\(6),
	combout => \inst|blue\(6));

-- Location: M9K_X51_Y57_N0
\inst28|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE000000000810FFFC80103CE00000062300100FFFFFFFFFFFFFFFFFFE080000000000FFBEC0003CF00000066300000FFFFFFFFFFFFFFFFFFF800000000000FF3E003008E00000004000000FFFFFFFFFFFFFFFFFFF000000000000EF00000008480000000000000FFFFFFFFFFFFFFFFFFF0000000000005E00000000000000000030000FFFFFFFFFFFFFFFFFFF000000000000000000C004000000000000000FFFFFFFFFFFFFFFFFFF80000000000000000000000000000",
	mem_init2 => X"00000000FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE60000000000000000000000000000000000",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF10000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF90000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000FFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFF8000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC000000000000000001800000000000000FFFFFFFFFFFFFFFFFFFFFFC0000000000000003B187E000000000000FFFFFFFFFFFFFFFFFFFFFFC0000000000000003F38FF800000000000FFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFBFFCE0000000000DFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFF871800000000EFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFD8000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFF000000000EFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y65_N0
\inst28|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFF0000000000000E7FFFFFFFFF820000000E7FFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFC28000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFF70000000F3FFFFFFFFFFFFFFFFFFFFF8000000000001EFFFFFFFFFFFF0000000F3FFFFFFFFFFFFFFFFFFFFFC00000000000DFFFFFFFFFFFFFC000000FBFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFF000000F9FFFFFFFFFFFFFFFFFFFFFCD8000000003FFFFFFFFFFFFFFFF00000F9FFFFFFFFFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFFFF0000079FFFFFFFFFFFFFFFFFFFFFFC00000000BFFFFFFFFFFFFFFFFFC000078FFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"C00000000FFFFFFFFFFFFFFFFFFC000078FFFFFFFFFFFFFFFFFFFFFFFEC000001FFFFFFFFFFFFFFFFFFC00003CFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFE00003EFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFF00003CFFFFFFFFFFFFFFFFFFFFFFFF30001FFFFFFFFFFFFFFFFFFFFF00003F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003E7FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFC001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFF001E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00B1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8034FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFF03CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y67_N0
\inst28|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF007DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"000F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00071FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00075FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N26
\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a77~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|ram_block1a69~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a77~portadataout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a69~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\);

-- Location: LCCOMB_X50_Y55_N4
\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a85~portadataout\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\);

-- Location: M9K_X51_Y70_N0
\inst28|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFE00FFFE1FCD08CEDFF77BFC030E89E3FE46E7DEF3D8A8294FFFFFFFFF03FFFE1FCC00FE7FFB7EFC030609E3FC46E7DCF3D8883D4FFFFFFFFF80FFFC4FE0087E7FFBFEEC030649E1FC46E7CCF1C8883D4FFFFFFFFF80FFFC4380806F7FF98F70020609D1FC66E7DDF7C8883D47FFFFFFFF807FF80B000232BFFCE030020219F0FC46E7FCF3B4883743FFFFFFFF81FFF80E00003BBFFEF090060219F0FE66E36E7134880AA3F7EE7FFF01FFF88C800039BFFFF830060218C0FC66F3AF77B0870BA1F0003FFC007FFD9080003F3FFFFC38060008C07C7673BF6593021B5030600409027FFC90000017BFFFFC180C0018C07C1777BF6583010F9820400001806FF",
	mem_init2 => X"C50000004FFFFFF1C0C011CC07C1F3D3F7061008B9800000001184FFC000000047FFFFE1E0C106CE06E1F39BF728502879038030002487FFCA0000006DFFFFF1B0C103CF08F079BBFF0A5004F5818158207187FFE000800204FFF8F9D0C103CF0C4079BBFA0C70036583C0DC0FCB83FFE000000130FFFCFBC88083EF0F003C6FFE54A0034B0280FD037183FFF000000190FFFC1F688007E707800CDC3718A043AA0401FBF77883FFF200000387FFFC0F34801FE70700002D8E677001FA10C3F7F4FCE3FFF100000780EFFF071A001FE300C00031F8617000E3871DDFC57CE3FFF8000003007FFF8709001FFB03C000BD8841700021C83FFFC19E6FFFFC000001",
	mem_init1 => X"8F25FF8709C03FF98640009980217001BA98FFFCC4DE67FFFE00000183A5FFC70C4C3FFCC0C0000EC05AFC00F573FFE07FEE77FFFF000000F77DBF02489C3FFE61C000024022FC01EE43FFCC2AAF63FFFF00000C7FFDDF838D873FFE70D800012024FD0F3C8FFF893AB777FFFF0010307F81FFC1D6273C1E1858000070687FB04987FFBBB7DDFBFFFF8010335F808FE3E8FFFC060C0C00000F607F81A21FFF636D4FB1F7FF00004FFFF08083F3CBFF000E0480003980FE026E3FFF27DE8391FFFF00404FFFFC000B653BFF100F00C0007C80F804DE3FFFA70BC7FAFFFFC04033FFFC0001FFDF7F16070000001E00F213381FFFB7250C8B7FEFC0020FFFFC0000",
	mem_init0 => X"FFEE3F8F83C0C01FFE015BC671FFFE924A79CDFFEFF03C7DFFFE41017FEA5F87E1C0803FFF018398F1FFFED61C3BE4FFFFE0005BFFFFA000DFEDAFC7F1E0003FFFC00E39C1FFFED63E9BE67FFFE00358FFFFF000FFF3C703F8E0007FFFF8386383FFFED456CF867FFFC0017C7FFFF003FFD8C1E4FF3E007FFFE1F1C707FFFFD466CCA0FFFFD0003FFFFFF803FFFE79F0FFEF803FFE09E79F07FFFF944E8CB77FFFF00037FFFFEC03FFB32C30FFFFFE2FF803FE3E0FFFFE947ECCF47FFFF0033FFFFFF603FFFA70002FFBFBF7FB01FC3E0FFFFED438CC707FF1B0013BFFFFFB03FFFFAB0003FFFFFFFFC0E0FC03FFFF143D8CE07EF8100118FFFFFF0BFFFE5F00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y63_N0
\inst28|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000B78FF1F1FFFF400008FE018EE0631FDFDF6067F9FFEC80010F000001670FC7F1FFFFE000067C07FFE940F5FFE7203FFCFFFEC0004F000006CF9F0F00FFF8000003FC07FFEAC0B8FF87301FFCF7B74002A70000041E3C1C00FFF8004001F807FFF680D27E0F380FFAFF932001B30000980E72E030FF7F81FFE0FC07FFFFC123FC4E1C0BDEFE9C1000530000301CC8E078FFE6007FFC7C07FFFCC1A1FC4E1D8F9E7E0D00005A000000183387E04FF07E0E3E7C0FFFFCC1F15E4E1FDF9F7E4D00002800001011E601800FF80E030F1C1FFFF9C1414E6F07FFCF7B0C80003C0000007F18000001FF007C618C1FFFFD841002EF0DEFDF7F060200160001003F",
	mem_init2 => X"300000003F00FF11C61FFFF5A3B103C70DCFBF7D830C0012000B003E600800007F81FF04771FFFF2A2D983E704DF9FFF881BF0040002001CF83000000E01FFC2390FFFF2A0F581C603FFCFF7C90FF80D0010001CB060000006B8FFF08EC7FFEEA25084C503FF6FF3A5FFFC0A0008001D80E08000002CFF784767FFEA621085EC03FF6FDB92FFFE0200080039C1E0800038027E3E23A3FFEA626385D801BFE7F8DEEFDF860010003BE0C080708009BF1F099BFFEA626301D801BFF7F9EFFFF78000180031E1C001E300085F93C46DFFF320850B9C03FFF4FC67FFF0E000200033C3E00DC380005F062236FFF362F813B803FFFC44D377F1F20000002783E23F86",
	mem_init1 => X"5E9C2E00391B7FF3205227B003FBFE665BB748330020006700E63F60FF9DAE0008DB7FFA31C4267083FFFE6C5DDE1C138000006708B1FE7B04C49C00022507FC16144DF881FFFE751DFC0000200010EF0EF4FDDDFEC19500306E801C472C8BF101FFFF731FF201C62100106F06E2F9CCF9419400467A6005487F3BE381FFFF301FFEC0FF4180104E07E19BACFD40E70086E420016A5E96CD43FFFF380FF7F27E238010DC0FE1171F7ACE2B008AE918036C8EEF4E23FFFF0C3FFFC7CF39C000CC1FE3361E7DCF4A0012E9D8014A0CCE1CE27FFF8D3FFF83EF10C020DC08E6B63D5CEFCA016EECF0010D084C3EF27FFF8EBFFF70E710C0209C09E6AE3DDEF05D80",
	mem_init0 => X"7EC180000140187FE0FFF5C6FFBF708F2070209C1FE2AC7E72E83C459D000000044019BFE0FFD0E2FFF380230070218C1FE5AE1FF8FE1C1BDD8F8000030011FFE07FD0677FFF83B11070218C1FE52F7CA1FF0C2FCD0F8000044073FFE07FC075FFFFFFE92070689C7FE52E7EA35F0C1FCD3FC00000FCB3FFE41F82B1FF1FFFF9207060882FE46F79071ED45FFB7FF980003E40FF60FFC1307FF7F77F607060883FE54F19E79D541F16FFFFFF003D47FFE3FFF118FFFBFFFFE070419C3FE74E7DE7609C8A16FFFFFFC004C1FFE2FFF19BEF9F4FFFE030C49C3FE44E7CEF1A488C143FFFFFFF80CBFFE1BFF099E7FF6FFFE030C89E3FE47F79EF7F8B8494FFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y54_N0
\inst28|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"03FFFFFFFFF800FC03FFFE14274CE4FDFD00011FFFFFFE8FFFFEBE80001FFDFFFFFE21FE03FFFEB419EAE67FFF0009FFFFFFBC9FFFFFBE60000FCDFFFFFEF3FE01FFFE969803E47FEF0009FFFFFFFFCEFFFF7F300007F31FFFFFFFFF00FFFFC01482E87CC6001FFFFFFFFD8CFFFFDBBC000CF31FFFFFFFFF00FFFFD214C1783CC0001EFFFFFFF7FCFFFFEDDC00007E0FFFFFFFFF01FFFD83B005D83C0000FFFFFFFFFFD9FFFF3FFE00006203FFFFFF7F003FF983AD85F8F80004FFFF6FE7FFDCFFFFFFFE0000000FFFFFFFFFB0FFC0C18B89F9FC0003FFFFF3FFFEF0FFFFFFB28000000FFFFFFFFFF07F30413D09767FC003BFFFFFFFFEF4FFFFFFF90000000F",
	mem_init2 => X"FFFFFFFFF027A040A210747F8003FFFFFFFFFFF8FFFFFFDD80000006FFFFFFFFE001E0C65A1A74FF8001FFFFFFFFFCEBFFFFFFB680000003FFFFFFFFF800C8823E30E87F8001FFFFFFFFFDFFFFFFFFFFE00000007FFFFFFFFE0011BA7E21E1FB0303FFFFFFFFFD6BFFFFFFFBE000000003FFFFFFFE00319A36E3C3F80007FFFFFFFFF56FFFFFFFFFF200000003CFFFFFFF000630B7E68180000FFFFFFFFFD5E7FFFFFFFFEC000000009FFFFFFFE00826BDFE0000000E7FFFFFEF0089FFFFFFFFF700000003FFFFFFFFE00032AFFC00000008FFFFFFDC800FFFFFFFFFF922010000FFFFFFFFFC001327F180000000FFFFFFFE000EFFFFFFFFFC7C4130007FFFFF",
	mem_init1 => X"FFFE0AB315E500600003FF7FFDFC100EFFFFFFFFFF7F3FFE6007FFFFFFFC0137FB4000000113EF7FFFFC0014FFFFFFFFFFFC0FFE40007FFFFFFC0126FD830040070BECFFFFFE00B0FFFEFFFFFFFB84FFF802FFFFFFF0620C7FE1C00007EEF9FFFFFE4020FFFDFFFFFFFBC063F8003FFFE3E37B080F38400007FFFBFF98FE44E6FFFFFFFFFFFEC1000000FFFFEEFFFC0000033E0017FFFDFFFDFEC7C0FFFFDFFFFFFF64000000FFFFE0FFFC000000FFF9FFBFFDFFFEF0CC80FFFFF3FFFFFFBE0000007FBFE7FFFC0800007FFBFFFFFFFFFE70E383FFFFF5FFFFFE1C0000007FFFBF8FF80801001FE001FFFFFFFE308780FFFFE1FFFF88110000007FFE3F9EE300",
	mem_init0 => X"000007C10DFBFFFFF603EF0FFFFFFE7FFD200B800000FFFF8F7FF303800033871FF3FFFF3E03EC1FFFFFD3CFE60005C340FFFFFFFFFFFA01C0007F07FFC3FFFFBE07783BFFFF657F70000C4214FFFFFFFFFFEB01E00787807FE47FFFFE07FC7EFFFFD0210003F031FFFFFFFEE7FBF3805AC707804FA073FFEE0FF8748FFC0A00000FC0171FF8F9C003FFFFEEFFFB06824FB033FFFE1FF9FCF8001FC0003FC00E7C844E0203FF93FF7FF20CC07F8007FFFE9FABFCFE1CABF0C0FF800F7FFE9FFB81F183FFFFDF20037C8001FEFE7F0270FFFFFEFFFFFF1F0F8FFEBFF8CC60043FFFFFE84B7C8007FF78380120FFFFFFFFFFFE7F0FF9DE8FFE60D8019FF8F5F9C1",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N16
\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|ram_block1a53~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst28|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & 
-- !\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\);

-- Location: M9K_X51_Y62_N0
\inst28|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B03FFFD0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEA3BE260301FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC40400E00C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF000001E131C17FFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC10010307FF881FBFF9FCFFFF3FFFFFFFFFFFFFE3FFFFFFFFFFFFFF8023FFFF89FFFD0494C7BDDF003FFFFFFFFFFFFFE3FFFFFFFFFFFFFF8078181F0FFFFF3C000470D6061FFFFFFFFFFFFFCFFFFFFFFFFFFFFC0678FFC09FFFFC007FC00004038FFFFFFFFFFFFFCFFFFFFFFFFFFFFC3383DFDC7FFFBC1023E1E0000087FFFFFFFFFFFF8FFFFFFFFFFFFFFC281E00FFCC",
	mem_init2 => X"1CF80025DF7F7E0005FFFFFFFFFFFFC7FFFFFFFFFFFFF8591C0FBFFFD12200DFEFF8FFC002FFFFFFFFFFFFC7FFFFFFFFFFFFF9B7763FF3FFFC00203F00018B78003FFFFFFFFFFFC37FFFFFFFE06371A2383F98FFB80010FF97FF1DA3041FFFFFFFFFFFFFFFFFFFFE600000CFD83FCD19B80083F88710002BF78BFFFFFFFFFFFFFFFFFFFE03FFFE5FF837919000004BE03F90F167FFC3FFFFFFFFFFFFFFFFFFF0EFF80160003F80380397E2003F1CE033FDE3FFFFFFFFFFFFFFFFFF80B800000FCFEF3E1CFFFFC3F7E0008031FC13FFFFFFFFFFFFFFFFFE0E0000007FFFFFEC7FFFFE24110FC0009C1E08FFFFFFFFFFFFFFFFC0700000003FFFFEF0E7F7FF8200",
	mem_init1 => X"100003FC0818FFFFFFFFFFF83FFE070000007BFFFFEFFEFFF3BFFC0003F00FFC0074FFFFFFFFFFFF3FF87C0000079FF7FFFDFFFFFFCFDE0003FF0FFFC9F8FFFFFFFFFFFFEF0100000004FFFFFFFFFFFE19FFEF410FFFDFFDD1BD3FFF7DEFFC01FF0E1800000FFFFFFFFFFFF81003FF80E7FFFFFD9EFC9FFFFFFFE000BE380000001FFFFFFFFFFFF40F807FBC3BFFFFFD9E7E47FFFC0E00001EC00000203FFFFFFFFFFFFFFD8007FF09FFFFFF5FDB43FF04734C0CFF80000007FFFFFFFFFFF019F98000FF0CFFFFFF3FEF23FF6FD30FF7AF9000007FFFFFFFFFFFF0007980002007FFFFFFAFF6B1FFBE3000084FF00008FFFFFFFFFFFFE0007F10E01207FFFFFF",
	mem_init0 => X"EFF0D1FFE7400009EF600200EFFFFFFFFFFFC0001FBBF6166FFEFFFDEEF9C3FF7C8000021F0008C0FFFFFFFFFFFF40007FB38702FFFEF7FFF63C39FFF80000147C040CC0FFFFFFFFFFFE000075B70EE0FFFFC7FBFF2011FFF000000AF0007FE3FFFFFFFFFFFC00007DA3EE3D7FFFE3EFFF38957FC8000005E007FF07FFFFFFFFFFF00014086FFE1D7FFFFF8BFF18083F2000002FFC1FF80FFFFFFFFFFFE00083015FF9DCEFCFFFFBFF10043F40000017F83FE023FFFFFFD9FFC00001011FFE5ECFF7FFFFFF00073F0000000FE0FF3FDFFFFFF819FF800000013FFEFB87FFFFFFFF00021F0000001FE3FE3FFFFDFBF801FF00100003EF7BFA803DFFFF6F00009F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N10
\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ & (((\inst28|altsyncram_component|auto_generated|ram_block1a61~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ & (\inst28|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a61~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\);

-- Location: M9K_X51_Y49_N0
\inst28|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000FBFFF1F000000000F000000000007FFFFC8000000000000000000000F7FFFBE140000000F400000000003FFFDB0000000000000000000000E7FFF3C0C0000001F700000000007FFF58000000000000000000000001FFF3CFC8000000F100000000003FFFD80000000000000000000000E3FFF7EFD80000003800000000003FFFCA0000000000000000000000F3FFF7FBF00000003800000000007FFFC20000000000000000000000F0FFF7FFD00000003B0000000001FFFF0A000000000E10000000000091FFE7CFF0000000E70000000001FFFF00000000000E1000000000001FFFEF8F90000000EC0000000001FFFFC00000000187800000000000",
	mem_init2 => X"FFFFAE3B080000007FC000000003FFFF64000000065FE00000000000FFFFEBF000000001FFC000000003FFFFC400000003FFF60000000000FFFFC88200000000FE0000000003FFFFCC00000003FFF40000000000FFFFD08000000000FF0000000003FFFFCC00000003FFF000000000007FFFD00000000000E6000000000FFFFEC800000007FF6000000000003FFF900000000000600000000007FFFFF800000003FF6000000000009FFF800000000000000000000003FFFFD000000003FF8000000000009FFF800000000000000000000013FFFEC800000007EF8000000000001FFF800000000000000000000001FFFD7800000007F0000000000001FFFF0000",
	mem_init1 => X"00000000000000000001FFFFFC00000000F0000000000000FFFF000000000000000000000000FFFEE00000000000000000000000DFFF000000000000000000000000FFFEC4000000000000000000000CFFFE000000000000000000000000E7F900000000000000000000000FFFFC0000000000000000000000007FF9E0000000000000000000004F1FF00000000000000000000000003FFC0000000000000000000000FFFFF00000000000000000000000002FFC00000000000000000000077F7F900000000000000000000000007EFBC000000000000000000001FFFF9800000000000000000000000076FF4000000000000000000003FFFF80000000000000",
	mem_init0 => X"000000000000003300000000000000000004FFFFFF0000000000000000000000000000220000000000000000000EFFFFFF1000000000000000000000000000000000000000000000003FFFFFFF100000000000000000000000000002000000000000000001FFFFFFBF000000000000000000000000000006000000000000000009FFFFFF3F00000000000080000000000000000600000000000000001DFFFFFF7F4000000000000C000000000000000003000000000000003FFFFFFFFF40000000000000000000000000000000000000000000017FFFFFFFFF61C000000000000000000000000000300000000000043FFFFFFFFFFE6380000000010000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y55_N0
\inst28|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000008200600000000FFFFFFFFFFFFE67C3E0000000C000000000000000000600F00000003FFFFFFFFFFFFC07FFC0000000C000000000000000000640F00000007FFFFFFFFFFFF80FFFF8000138C000000000000000000663F80000007FFFFFFFFFFFF80FFFF830017C8300000000000000002E27FC000000FFFFFFFFFFFFF91FFFFCFFCC7FC00000000000000000C001FF0000006FFFFFFFFFFFF81FFFFEFFCCFFFC0000000000000000000FFF000000FFFFFFFFFFFFF81FFFFFFFFDFFFC0000000000000000030FFB000000FFFFFFFFFFFFF01FFFFFFFFFFFF80000000000000000800FFF0000006F7FFFFFFFFFF03FFFFFFFFFFFF80000000000000000",
	mem_init2 => X"00BFFE0000007FFFFFFFFFFFF03FFFFFFFFFFFF80000000000000000003FFE00000067F9FFFFFFFFF03FFFFFFFFFFFF90000000000000000003FFE00000000F1FFFFFFC0E07FFFFFFFFFFFF90000000000000000003FFF0000000673FFFFFF8EE07FFFFFFFFFFFFF0000000000000000013FFF8000000607FFDC9800E0FFFFFFFFFFFFFF0000000000000000013FFF800000008000008800C0FFFFFFFFFFFFFE000000000000000001FFFC000000000000010000C9FFFFFFFFFFFFFC000000000000000000BFFD000000000000000000D9FFFFFFFFFFFFFF000000000000000000BFFC00000000000000000099FFFFFFFFFFFFBF000000000000000001FFFC00",
	mem_init1 => X"800000000000000083FFFFFFFFFFFFBB0000000000000000013FFC00800000000000000003FFFFFFFFFFFFF30000000000000000013FFC60000000000000000003FFFFFFFFFFFFF00000000000000000003FFFC1700000000000000001FFEF3FFFFFC780000000000000000004FFFFC1C00000000000000001FFFF06860404800000000000000000003FFF00C000000000000000C1FFFD0000E07E800000000000000000003FFF70C000000000000000C1CC000000000000000000000000000000FFFFB870000000000000008000000000000000000000000000000000FFFF9FF9D000000000000080000000000000000000000000000000002FFFFFFFFF8000",
	mem_init0 => X"000000008000000000000000000000000000000000FFFFFFFFFFC000000000000000000000000000000000000000000001FFFFE7FFFFD8000000000000000000000000000000000000000000007FFFFFFFFFF800000000000000000000000000000000000000000003FFFFFFFFFFFA00000381000000000000000000000000000000000007FFFFFFFFFFFB00000381000000000000000000000000000000000003FFFFFFFFFFFF80000300000000000000000000000000000000000003FFFFFFFFFFFF80000700000000000000000000000000000000000007FFFFFFFFFFFF8F103F00000000000000000000000000000000000002FFFFFFFFFFFF8F303FE000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N12
\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|ram_block1a13~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst28|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & 
-- !\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\);

-- Location: M9K_X51_Y59_N0
\inst28|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF8000000000001C000000000003FFFFFFFFFFCFFF0FFF800007FFFFFF8000000000001E000000000007FFFFFFFFFFCFFFCFFF800007FFFFFF800000000000FFC0000000001FFFFFFFFFFFEFFDC7FF000007FFFFFF00000000000FFF80000000003FFFFFFFFFFFFFF003FF000003FFFFEF08000000000FFF90000000007FFFFFFFFFFFFFFC03FE000001FFFFFF00000000002EFF9000000000FFFFFFFFFFFFFFE407FE000001FFFFFE00000000002FFFC000000003FFFFFFFFFFFFFFEE0FFC000001FFFFFE00000000002FFFE000000003FFFFFFFFFFFFFF0EFFFC000000BFFFFE00000000003FFFE000000000FFFFFFFFFFFFFF07DFFC000000BFFFFE00000",
	mem_init2 => X"000003FFFF000000000FFFFFFFFFFFFF083DFF0000005FFFFFE00000000007FFFFC00000003FFFFFFFFFFFFF3C3FFE0000000FFFFFE0000000003FFFFFF0000000FFFFFFFFFFFFFFD03FFE00000009FFFFE0800000003FFFFFF8000000BFFFFFFFFFFFFFC0FFFF0000000DFFFFE0C00000003FFFFFFE000000FFFFFFFFFFFFFFFF67FF400000033FFFF0000000003FFFFFE00000003FFFFFFFFFFFFFFFE7FF000000013FFF30000000000FFFFFFB0000003FFFFFFFFFFFFFFFEFFF400000007FFF30100000000FFFFFFF0000007FFFFFFFFFFFFFFFFFFF00000000FFFDE01000000003FFFFFF0000007FFFFFFFFFFFFFF8FFFF00000000FFFDE00000000063FF",
	mem_init1 => X"FFFF0000007FFFFFFFFFFFFFF0FFFC80000000FFFDA0000000000FFFFFFC0000003FFFFFFFFFFFFFFF7FFC80000000FFFF10000000001FFFFFFC0000002FFFFFFFFFFFFF3F7FFF000000004FFFF0000000001FFFFDFE0000000FFFFFFFFFFFFFC77FF9220000000FFCE0000000001FFFFFFEC000000FFFFFFFFFFFFFFC7FFF2000000007FF80000000001FFFFFF800000003FFFFFFFFFFFFFE7FFF0000000003FF8000000000FFFFFFFC00000001FFFFFFFFFFFFFF3FFC0000000007F780000000007FFFFFF8000000001FFFFFC7FFF8CF3FFE0000000000F2E0000000001FFFFFC0000000000FBFF8071FE01C7FF080000000007FA0000000003FFFFFE00000",
	mem_init0 => X"00000F1FF00007443C7FF08200000000FF00000000007FFFFFFC00000000000F80000000FCFFF08200000000FE00000000003FFFFFC00000000000030000000063FFF0C0000000003200000000003FFFFF800000000000000000000000FFF9F000000000720000000000FFFFFF0000000000000000000000E1FFF9F0000000003E00000000007FFFFC0000000000000000000000F3FFF1F0000000002200000000007FFFFF000000000000000000000073FFF1F060000000708000000000FFFFF0000000000000000000000033FFF1C0000000007080000000003FFFF00000000000000000000000FFFFF1C000000000F000000000003FFFF000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y53_N0
\inst28|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"380007F97BF00200FFFFFFFFFFFC7F0781FE81FF03A4011FF841FBC3F80C1FFD0BF00200FFFFFFFFFFF9FF83C1F280FFFCE231A9E0017F02F91C1FE483A10400FFFFFFFFFFFBFF00F1F9607FFAF18160C0007793F8003FC001E01800FFFFFFFFFFF1FFC03FFC6073EB9E080000004F97F8003F80E7E00000FFFFFFFFFFE3FFC01FFE3863F3E09A000400037670007FA127000000FFFFFFFFFFE3FFC4807F1063F1FFCB401FE003EE3000FF331F000000FFFFFFFFFFC1FFEFF00F10B3F0FE48C07FFF82577020FB721E000000FFFFFFFFFF897FFFE003F25DF87DCE907FFF006F700170FC1C000000FFFFFFFFFF18FFFFFE007C87303FCFB07FFF904E6007F1E8",
	mem_init2 => X"1C000000FFFFFFFFFF11FFFFFC001FA3E03FDC307FFF43ECF5ECE7F268000000FFFFFFFFFE1FFFFFFF6000347FFC387C7F7F23FDEF6C9B6260000000FFFFFFFFFE3FFFFFFFE0001EE1E3FBDE7CFE200DE3D9FBE020000000FFFFFFFFFC7FFFFFFFFF0000E8C1FBCDFFF8200F479067F020000000FFFFFFFFF87FFFFFFFFFC0000DE1FF8DF3F9FE448D088FE0000C0000FFFFFFFFF83FFFFFFFFFC00007207FFFFFDFFFEC07C07F40000C0000FFFFFFFFF03FFFFFFFFF803001F87FFFFC091FC1F0D693C000000000FFFFFFFFF01FFFFFFFCF8038007FFFD6E00009E4F1E7810000000000FFFFFFFFF007FFFFFFE7E0718001F7DF800009FE0196000000000000",
	mem_init1 => X"FFFFFFFFE00FFFFFFFFDC0000000002CC0200003F058000000000000FFFFFFFFE003FFFFFFFDC0070000087803F800007E00000000000000FFFFFFFFC007FFFFFFFFE00000001EC20FFFF607F8E0000000000000FFFFFFFE8003FFFFFFFFC000000003E073FEFFF9C780000000000000FFFFFFFE0007FFFFFFFFC0000000007FFFF9FFF9F800000000000000FFFFFFFC0001FFFFFFFFC000000000000017981F0000000000000000FFFFFFFC0001FFFFFFFFC00000000000000010800000000000000000FFFFFFFC0001FFFFFFFFC00000000000000000000000000000000000FFFFFFFC0000FFFFFFF1800000000000000000000000000000100000FFFFFFF8",
	mem_init0 => X"0000FFFFFFFF800000000000000000000000000002000000FFFFFFF00001FFFFFFFE00000000000000000000000000001F800000FFFFFFF00001FFFFFFFC80000000000000000000000000007FCCF000FFFFFFF000017FFFFFFC8030000000000000000000000000FFFEF000FFFFFFF000017FFFFFF80000000000000000000000000073FFFFFC00FFFFFFF000007FFFFFF8000F400000000000000000000000FFFFFC00FFFFFFF000003FFFFFF80007000000030000000000000033FFFFFE00FFFFFFF000003FFFFFF8000C0000008300000000000007FFFFFFFF80FFFFDFF00000FFFFFFF80000000000030000000000000FFFFFFFFFC0FFFE7FF80000FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N14
\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ & (((\inst28|altsyncram_component|auto_generated|ram_block1a29~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ & (\inst28|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\);

-- Location: LCCOMB_X50_Y55_N0
\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\);

-- Location: LCCOMB_X50_Y55_N22
\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\);

-- Location: LCCOMB_X50_Y53_N6
\inst7|$00000|auto_generated|result_node[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[5]~2_combout\ = (!\sel[1]~input_o\ & (\sel[2]~input_o\ & (\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & !\sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \sel[2]~input_o\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[5]~2_combout\);

-- Location: M9K_X51_Y47_N0
\inst30|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF074B0F19007F7100080F0E00F10E06FE790A42043937C08CD245FFFF87D80E0F007F0100000F8C00F19E0EFE3D1E4004383FE19CD807BFFF87B00F0700778180003F8C01F3BF0FFE3D164C04783BA19C7903FFFF87938F03007FB08000FFCC01F9DE0FFE3D3C5C04697BE18C3BCFE3FF9FCF8E01047FCC41033FF801FDFE0FFEBD1AFC04C16BE13C3FFFFFFFDE438E88027FC400001FF801FDFE07FE1D1AEE02B14BE19E3FFFFFFFDF318F80007FE040000FE801FDFF03FE1D8A2F027007E09FFFFFFFFFDF990DC009BFE040000FE801F1FF03FC9C8E3F027021D04FFFFE7FFC7F803FC00DFFF8400007E403F8FF97FC0C8EBF02F205D067FFF877FC7BB03",
	mem_init2 => X"FC003FFFB00000FF203F8FF91FC08C53F0382065027E7FF27F853F9BFC023FFFB800003E203FAFF1BEE0044BF83220F702FC3FF3FFDB5BBBEB02DFFF9200003F50FFFFF07CF0062BF87260CA823C3F7FFF8E1FBFF044DFFFBB00077F68FFFFF07E40023FF87240B886181CDCF0BC5E7BF380FFFE8F00036F30FFFFF07F00832FE82E41FC04138CFFFFFC3E7FF380FFFE6F0003FC14FFFFF07F81C11CE82441FC0C34887E0E3D7FFFF3C47FFE780003FE8AFFFFF88F01409C3058834E1CD1001C0FA61F5FF30437FF7F1001FC4D7FFFF8FFC04058005180161C4F3C1C16761F73FB8037FEFF80007FC65FFFFC7FC01A44003180371E18FC3C3E331973FE9007FE",
	mem_init1 => X"75DA047B46FFFFFC7FC042200001803FC43BFFFF361B187FFE1047FE7C5B00EF07DFFFFF1FC038000023300718E3FFFB8679083FFF0141FF088340F7268FFFFF8FE0108C00027004F18FEFE3D4E91C3FFF0003F7818E74FF631BFFFF8FF8005E00067003C30F8FC651708CFFFF8003DF807F707F2A1BFC1FC1FE006F200FE01F870F9FA44370847FFF8045CCA07FFCFFBE01FF8FF3FE0020C8FFE07E1E3C1F642CFC8E7FFF0006B0000EFFFF720CFF87F1BE800079DFA19E1C38192C216CEE1FFF8003B00003CFFEA4047F01F03FE00035FF8FF83030012C0630E71FFFC001CC0003FCFFF8003F80F037800001FFD9F0E07003E027E6F49FEFE001F00007F27F",
	mem_init0 => X"78019FE03C11C00007FFE783C1F006E580A5223FFFF001020001FE7B400487D01E1FCC117FFFFF07C1E006E900C5339FFFF200840000FE7D800047D82E0BC03FFFFFBC1783E01EF9036331CFFFF200870000DF3F000021E807C0603FFFFF301E07F03EFB02B331C7FFF668038000FC3F000031FE01E0001F817E007E1FF03FEB42F31307FFFE0D0000007F9F000000FE0078000EFFE000FE1FE03F6B42F31B87FFFE08C800001FEE0000583F001C0003FFF003EC1FC07E6B62310B87FFFB3C4000001FFE0000040FC00E6003FFF803E80FC07EEB61323B87FFF8840000000FFC0000000FC40078639FFE1FF83FC07F2B2442128FF9B000E300080FF600000207",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\inst30|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F000DCEF3BFFFFF01FE07E2B64C3138FFF30000000420F7E00000180FEE09F7F9FFFFFF01FE07E6A5613338FFF00000000184F7D000001403FF0FFFF07FFDFF00FE07EC840F733CFEF0000000018257F000000C03FFC1FFFE13E7FF003F87B6ED53F07FCC6000002000F887C000000543FF31FFF82FC7FF803F03FCD5F7DA7FC04100000000FC07C0000001C27FFFDFF86017FFC03FF798C54FB27FC009008000007D03E0000001F00FFFDFFB2007FFE00FFF9B4187A57FC0080D8009003D63F8000000E40FFFFFFFFDC0FFF00FFF8DE30BE87FC000085000D01C04780000008C0FFFFFDF7C017FF00FFF2DFE1F78BFFC002040000030055C000000423FFFFF9",
	mem_init2 => X"F78017FFE07FF6E7DDF7BBFF8000040000008077E000000230FFFFFDBEF00FFFC07FEDFDE1A70BFF8000700000006067E00000010A7FFFFF9EE04FFFC003CDFCC1E717FF8000580001030027F0000000007FFFFFDFE00F78E003B9FC8FCE3FFF8302480000020077F800000007FFFFFFFFFF8000E00233BDCF1C3FFEC00260000000007FF800000032FFFFFFFFFF8003000066FF88133FFF0004620000000A7DFE00000025FFFFFFFFFFC0003B008CF54001FF930600040000000079FF000000017FFFFFFFFFE001218019A45003FF802400080000001079FF000000043FFFFFFFFFE0038F001124DA0E180020000040000030E9FF80000002FFFFFFFFF8FE0F",
	mem_init1 => X"8B0046126A0A0000040080E00000B9E9FFC00000001FFFFFFFFFCE0778000022240D0000000119900000F1C8FFE00000007FFFFFFFFFC00038000000007C0000C0003B90000CE19CFFF00000201BFFFFFFFFFCC000000001000C000002407710009C639CFFF800000003FFFFFFFFE7C00000484000000000004844480040C29CFFFC00000001DFFFFFFFFFFC000210000078005000F0083C0800C278FFFF00000000EFFFFFFFFFFC0000000080BE000001E2000D1000CC60FFFF800000017FFFFFFFFFF80050000008FF800001E000019000DD60FFFF8000007F67BFFFFFFFF000700000087FE03F00E40000B4009E60FFFFC0030208090FFFFFFC0000600070",
	mem_init0 => X"01FFF87EE0CC0000B4023CC007FFC801F3A00403FFFFF00000E00070007FFFF8803C0401F6023FC0C000180012000700081F100000200060007FEFFF00300000E002BF0000003B3F1000197000009000000010F400FFFFFF80180000E000FB00FFC010330001EFF0780000000CC03C000078A7FFF040000060C1F300C0200800000F9FFB1F038005FFE00010001F8FFFF00300004087C700FF005D00000F3C7BF81D9BF8FFFE0012E06F8CFFF00600464287C30030008B70003F707CFFFC31047F000000C0EFFC4FF81E0062CA0FC200FFFFFEFE3F7EB07CFFFC6F2720C0003CC03FE84FF83F8062401ECC00FFFFFFFFFFFDF07E7FFE7E819FF8009FE051F9E3",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\inst30|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFAB3E00FF0CFFFFFFFFFFF8086E018F80023007FFF0CFB4000EDFFFFE467C03F00FFFFFFFFFFFF8387E1030A001E003FFF00DBD0007BFFFEE0CFC0FC06FFFFFF1FFFFC03FFE087450078301FFF0A7FF3003FFFFF933F81F03A7FFFF003FFF803FFE20F218178580FFF027FFB000FFFFF6A2E0D80FA3FFFF8009BFC03FFFE1E4003BC190FFF01FFF8802FFFF8C65E1F01FA0FFFFE0003FC07FFFC1FD900B08D8FEF81FBFA8017FFB0945CDC0FE801FFFFE001FE07FFFC3DCEA0F18FDFFE81FFFF8007FF31F9F7383FC0091FFFFE00FC0FFFF8BABEA1F007FE7081FBFF800FFFD9F178E10C00000BFFF3C0381FFFF9FB3EFDA0C1EFF000FFFFE001FF72F1F1",
	mem_init2 => X"C01C000000FFFFE03E1FFFF9FB2EFD3805CFF018FFFFF001FFF46BB3801C0000003FFFF80E1FFF71FB06FD3007CFF019FFF77E11FF8DCB07037000003E0EFFBC030FFFF1D82A7421E3DFF05DFFF83E14FFEE9E1F05F00000663F0F1B0187FFE95017666A23FFF03CFFA01F12FFD7BC1F08F00001C00E0E3F80C7FFE250134363C3FFF82F7F00078AFFF23F3E01E00001F0038C0BC067FFE318344B6783FFF82F3510038AFE223EBF00C000078000C603F033FFE75204EB4781BFF81FB88000CFFC467F9E4D80001F400043007819FFF4D01BDBC9E3FFFB3FFC004461FC5FFF9C07C0001DC00C23003E0CFFF0D247F7C7C3FFE3BFFC000431FE66FB3C03E0007E",
	mem_init1 => X"800620003D077FF0CA4DEF9FC3FFC39FEE48C390FDCEF3780DE0005C8002000005827FFCE45BDE1FE3FF01DFE601E1D0FFFFE2F90CB001ABBE1A900001C1001DEEF79E67C3FFC1DFE201FEB01FFFEEF21FB03135FF1990001E91800DB8D7FC0F83FF21FFE005FE163E3FEEF01FE0637CFE8D08006184C005B586781FC3FF20FFF0011F03C67EEE701FF0644CED998800598220019CACF83FC3FF00EFF0080D87F43FCDE03FE0E4DD7A144822B3813801D368F0BF23FF00F7F0000007F83FCAF87FF1E9C677070800F380703195E1F1EFE7F700F7C0003801F87FCAF87FF149FDDC170000E3C0100097E3F3CFE6FE0073C0000400F03FDBC47FF149B19E0FC005",
	mem_init0 => X"E3800000DFE7E7DFE6FC027F60400400F00DDBC57FFB53BAE21EC002461E0000F9FFE67FC0FC077F900C3C80F02D5FF1FFFA50D7F80F0189471F80002CFFEE3FC4FE079F80003C00F02DD1F9FFEA50B6041F23D3863FC00207B78E0FC47E0F9EC0000000F00F91F8FFFAD0B200370BE38667E00300030E07EC1E1DCF00E00000E00F90F27FEA90A4006EDBA306C3FFC00000BF0FE0FF0EEF90080882E00F91F27FE8B010006E5B600CC3FFFF0000991FE37F0EEF80040000E00FB1E07F60B031201C91700CFBFFFFC0009E1CF03E867C70609000E00F31E0FFE290C4607C137809F3FFFFFFE01F9EF1BC07F718009000E00F30E07FE7D0646002177C08E705DF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N16
\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst30|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst30|altsyncram_component|auto_generated|ram_block1a37~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\);

-- Location: M9K_X64_Y39_N0
\inst30|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B0197FEF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFE7FFE77FFF8013FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF3FFE7FFFFBF8E3FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF9FCEFFE7FFFF3FDFFFFFF7FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFEFFCFFEFFF7FE08FFFFF9FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF71FFFFEFE783FF30BFFCFFFFFBC7FFFFFFFFFFFFFE3FFFFFFFFFFFFF1FF3FFFF0CBFFFC7E7BFFFFFFBFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFDE7A07FFE0FEA3CFE7FEBFFFFFFFFFFFFFFFFFFFFF1FFFF0FFFFFFFDF9C06F98C460004478C23FFFFFFFFFFFFFFFFFFFFF1FFFF1FFFFFFFFF9C45FFB0C0",
	mem_init2 => X"000000726E3FFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFF3E23906500000020DD1005B9FFFFFFFFFFFFFFFFF0FFFFFFF8FFFFFF1F8BC0017F100020BC1E3E7F37FFFFFFFFFFFFFFF0FFFFFFF8FFFFFE9FDFC0003F000010FF9FFE22AFFFFFFFFFFFFFFFFC7FFFFF5E7BFFF93DFF800000000183F887B07F0FFFFFFFFFFFFFFFFE3FFFF37FFFFFF9B8FD9800000000CBE01780FC87FFFFFFFFFFFFFFFF3FFFFFFFFFE7FD8200007F80000768001FC0FE46B7DFFFFFFFFFFFFF1FFFFFF8EC0000FFFC00C3C003FFFFFFE070008F33DFFFFFFFFFFFFFCFFFFF03800E87FE00001383000E7E10000EC00781CFFFFFFFFFFFFFE7FFF800017FFFFF00000F380001FF40",
	mem_init1 => X"13DBEBC783EFFFFFFFFFFFFF33FFE00007FFFEFE800003FC0C001FE19FFF1FFFE1C7FFFFFFFFFFFFF9FC001AFFFFFFFE200001E0063003FCFFC1FFFFCFC3FFFF02FFFFFFE0C0007FFFFFFF0F3E000000000211FFFFC078FC11F1FFFF09640000FF0003FFFFFFFE073FE00020003001FFFC0019F00CF2FFFF008100000FC80FFFFFFFFEFEFFFF0200003780FFEE00187006787FFF0000000001DFFFFFFFFFFFFFC7FFC0000007E80BFE000C7807D873FF0310A619439FFFFFFFFFFFFFFFFFC00000303F1BF00002120FAC3E7F7038E0006FFFFFFFFFFFFFFFFFFF80001030129BE00000100BD43D7FFFFF3FFFCFFFFFFFFFFFFFFFFFFEC000190001C000000000",
	mem_init0 => X"87F23FFF98FFFFFFABFFFFFFFFFFFFFFFFFF0000185080600048000087FF0FFD817FFFFF1FFFFFFFFFFFFFFFFFFE4009096A1000305C000007FD0FFC07FFFFFC3FFBFFFFFFFFFFFFFFFC80201D6A000002FE0000033F07FF0FFFFFFAFFFFFFFFFFFFFFFFFFFC0000084E618001FF0C00033E97F737FFFFF5FFFFFBFFFFFFFFFFFFF800140080200023FF800009FE03D7CFFFFFAFFF818FFFFFFFFFFFFFF800835A20000007CFC80009FC01FF9FFFFFC7FFC63FFFFFFFFFFFFFFC00011E20000085F7F000B1DC01FFBFFFFF8FFE01FFFFFFFFFFFFFFF800002C80000183FFF800D18C01FFFFFFFF9EFC02FFFFFFFFFFFFFFC000004C400001803DFC39D98C00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N2
\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ & (((\inst30|altsyncram_component|auto_generated|ram_block1a61~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ & (\inst30|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a61~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\);

-- Location: M9K_X15_Y43_N0
\inst30|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000FFFFFFF3E13303000000000000000000000000000000000000000000FFFFFFF3C00301000000000000000000000000000001000000000000FFFFFFE7C0020D2000000000000000000000000000033F00000E0000FFFFBFE78001010000000000000000000000000000131F803C070000FFFFFFEF0001000000000000000000000000000000131F8000037000FFFF7FCF0001410000000000000000000000000000003FDE037FE1C0FFFFFFCE0000000000000000000000000000000000027FFFFFFBFBE0FFFFFFCE0000000000000000000000000000000000017FFFFFE3FBC0FFFFFFCE0001000000000000",
	mem_init2 => X"000000000000000000017FFFFFFFFF88FFFFFF8E0001D8000000000000000000000000000001FFFFFFFFFFC0FF7FFF0E0001C0000000000000000000000000000003FFFFFFFFFFF0FFFFFF1E0001C00000000000000000000000000000037FFF7FFFFFF8FFFFFF1E0003C80000000000000000000000000000017FFF7FFFFFFEFFE7FF1F00000000000000000000000000000000001DFEFFFFFFFEEEFFE7FF1E000000000000000000000000000000000011FFFFFCFFFEEC7FFFFF1E0000000000000000000000000000000000713FE1FFFFFCFCFFFFFF1E0000000000000000000000000000000000211FFFFF7FFCFCFFFFFF3C000000000000000000000000",
	mem_init1 => X"0000000000200E7F777FEEFCFCFFFE380000000000000000000000000000000000008E3FFF67CF80FFFFFC38000000000000000000000000000000000000000D7F0700007F7FFE60000000000000000000000000000000000000000177010000FF6FFC40000000000000000000000000000000000000000061000000FFFFFC40000000000000000000000000000000000000000040000000FFCFFCC0000000000000000000000000000000000000000000800000FF0FFCC0000000000000000000000000000000000000000000000000FF7FFC80000000000000000000000000000000000000000000000000BE7FF88000000000000000000000000000000000",
	mem_init0 => X"0000000000000000FEFFF100000000000000000000000000000000000000000000000000FFFFF980000000000000000000000000000000000000000000000000F3FFF10000000000000000000000000000000000000000000000000041FFF100000000000000000000000000000000000000000000000000F1FFF300000000000000000000000000000000000000000000000000F3FFF300000000000000000000000000000000000000000000000000F3FFF300000000000000000000000000000000000000000000000000FFFFF300000000000000000000000000000000000000000000000000FFFFF2000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\inst30|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000FFFFF200000000000000000000000000000000000000000000000000FFFFE600000000000000000000000000000000000000000000000000E7FFE400000000000000000000000000000000000000000000000000E7FFE400000000000000000000000000000000000000000000000000FFFFC400000000000000000000000000000000000000000000000000FFFFC800000000000000000000000000000000000000000000000000FFFFC800000000000000000000000000000000000000000000000000FFFFC8000000000000000000000000000000000000000000000000009FFFC800000000000000000000000000000000000000000000000000",
	mem_init2 => X"FFFF9000000000000000000000000000000000000000000000000000FFFF9000000000000000000000000000000000000000000000000000FFFF9400000000000000000000000000000000000000000000000000FFFFB0000000000000000000000000000000000000000000000000007FFF30000000000000000000000000000000000000000000000000003FFF2000000000000000000000000000000000000000000000000000FFFF20000000000000000000000000000000000000000000000000009FFE60000000000000000000000000000000000000000000000000003FFE4000000000000000000000000000000000000000000000000000FFFE4000",
	mem_init1 => X"000000000000000000000000000000000000000000000000FFFEC000000000000000000000000000000000000000000000000000FFF88000000000000000000000000000000000000000000000000000FFF88000000000000000000000000000000000000000000000000000FFF080000000000000000000000000000000000000000000000000003FF1C000000000000000000000000000000000000000000000000000FFF1C0000000000000000000000000000000000000000000000304003FF38000000000000000000000000000000000000000000000C6FD807FE3E000000000000000000000000000000000000000000001FFFB00FFE7E00000000000",
	mem_init0 => X"00000000000000000000000000000000011FFFC4FFC7E00000000000000000000000000000000000000000007F3FFFFCFF87C000000000000000000000000000000000000000000077FFF7747F8FC00000000000000000000000000000000000000000007FFFFFFFFF8F8000000000000000000000000000000000000000000008FFFFFFBF8F000000000000000000000000000000000000000000001C1FFFFFFF0F00000000000000000000000000000000000000000000014FFFFFFF1F0000000000000000000000000000000000000000000003FFFFFFFF1E00000000000000000000000000000000000000000000017FFFFFFE1C00000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\inst30|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000011FFFFFFE1C00000000000000000000000000000000000000000000003FFFFFFE1C0000000000000000000000000000000000000000000100FFFFFFFC3C000000000000000000000000000000000000000000030FFFFFFFFC3C0000000000000000000000000000000000000000000F1FC7FFFFFC3FC000000000000000000000000000000000000000000020FFFFFFFC7FC0000000000000000000000000000000000000000000003FFFFFFC7DC0000000000000000000000000000000000000000000003FFF3FF8F8480000000000000000000000000000000000000000000033FF7FF8F10800000000000000000000000000",
	mem_init2 => X"000000000000000000300030F8F00800000000000000000000000000000000000000000000200000F0E00000000000000000000000000000000000000000000000000000F1E64000000000000000000000000000000000000000000000000000F1E70000000000000000000000000000000000000000000000000000E1EF9000000000000000000000000000000000000000000000000000E3FFF800000000000000000000000000000000000000000000000000C3FFD000000000000000000000000000000000000000000000000000C7FF8000000000000000000000000000000000000000000000000000C7C7000000000000000000000000000000000000",
	mem_init1 => X"00000000000000008FC000000000000000000000000000000000000000000000000000008F0000000000000000000000000000000000000000000000000000008F0000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000060000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N20
\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a13~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst30|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & 
-- !\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\);

-- Location: M9K_X51_Y45_N0
\inst30|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"781F8070497EE800FFFFFFFFFFFBF87F7EF63F00FC46401BE001F903B81F8060097C0000FFFFFFFFFFF7CDFE9F527F0023030180C0017700F83DC0C48CF90000FFFFFFFFFFEF00FFE0011B800500C36000007783B85813800FD80000FFFFFFFFFFCE00FFF8013F8D1DE3FF002000478328581F80C1D80000FFFFFFFFFFDF00FFFC003F9C1C7E3E002400033638001F31DBD00000FFFFFFFFFF9F8007FF003C9C0C081B403FE003E630201B73E7C00000FFFFFFFFFF3FFC003F8010460F009EC07FFF825530203273EDC00000FFFFFFFFFF7FFE000FE002232F003F907FFE0068700020F39D800000FFFFFFFFFFFFFC0003FC0188DF8033B37FFD904C500061F7",
	mem_init2 => X"18000000FFFFFFFFFEFFF400007E00427F00373A7BFF43EC358047C070000000FFFFFFFFFDCFF0000007F8187801EF7E7FFF03FDEF4A0F83D8000000FFFFFFFFFDEFFC0000003FFF631E0FDE7FFE022B23D1DC0780000000FFFFFFFFFBFFFC000000007FB9BE0BCFFFF8001F379173BF80000000FFFFFFFFF3FFFC8080000003C3DF878DFFF83404AD084FFE00000000FFFFFFFFF7FFFD0000000000780FDFFE7BFFFE8FD7CF7FF800000000FFFFFFFFE7FFFC00000000001C1C7FFEFFFFFF994506ECF800000000FFFFFFFFEF7FFE00000000000F00FFF67FFFFF00339F080000000000FFFFFFFFCF7FFF000000000003C0FFE4CFF5FF1B8777000000000000",
	mem_init1 => X"FFFFFFFFDFFFFF9000000000007E27C23F81FFFC0FD2000000000000FFFFFFFF9FFFFF100000000000018007DF1FFEFFCE70000000000000FFFFFFFF9FFFFF00000000000001FFC70EF381FFF980000000000000FFFFFFFF3FFFFD000000000000001FF9F87E01019C00000000000000FFFFFFFE7FFFFD00000000000000008006C4FFF30000000000000000FFFFFFFE7FFFFC80000000000000000000007FF80000000000000000FFFFFFFE7C7FFC900000000000000000000000000000000000000000FFFFFFFCFF7FFCD00000000000000000000000000000000000000000FFFFFFFCFFEDFC300000000000000000000000000000000000000000FFFFFFFC",
	mem_init0 => X"FF6DFC100000000000000000000000000000000000000000FFFFFFF8FD0FFC300000000000000000000000000000000000000000FFFFFFF8FD87F0300000000000000000000000000000000000000000FFFFFFF8FE47F0000000000000000000000000000000000000000000FFFFFFF8FC47F0000000000000000000000000000000000000000000FFFFFFF8FC4FF0000000000000000000000000000000000000000000FFFFFFF8EC4F7F000000000000000000000000000000000000000000FFFFFFF9FF3F0FE00000000000000000000000000000000000000000FFFFFFF1F13F0FA00000000000000000000000000000000000000000FFFFFFF1C1339F00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N30
\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ & (((\inst30|altsyncram_component|auto_generated|ram_block1a29~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ & (\inst30|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\);

-- Location: LCCOMB_X52_Y43_N8
\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\);

-- Location: M9K_X64_Y35_N0
\inst30|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000004DFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000107FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000010FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000C0FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001CEF7FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000023FFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"0000000000000000000000010DE006FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000008FF0027FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFF8FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFF8FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
	mem_init0 => X"000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\inst30|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF00380001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"0007800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F47F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF",
	mem_init0 => X"FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFC7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFE3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFF737E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFEFB037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFDFFFF811E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFCFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\inst30|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7100000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF780000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF780000000000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38000000000000000003FFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E0000000000000000C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E00000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E00000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E000000000000007FFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFF0E000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03000000000000F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03C00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C00000000C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01E00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFF01E0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01E0000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00E0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04F0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04F0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N18
\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a77~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst30|altsyncram_component|auto_generated|ram_block1a69~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a69~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a77~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\);

-- Location: LCCOMB_X52_Y43_N28
\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & \inst30|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a85~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\);

-- Location: LCCOMB_X52_Y43_N22
\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\);

-- Location: LCCOMB_X50_Y53_N4
\inst9|$00000|auto_generated|result_node[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[5]~11_combout\ = (\sel[0]~input_o\ & (\sel[1]~input_o\ & (\sel[2]~input_o\ $ (\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\)))) # (!\sel[0]~input_o\ & (!\sel[2]~input_o\ & 
-- (!\sel[1]~input_o\ & \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[0]~input_o\,
	datab => \sel[2]~input_o\,
	datac => \sel[1]~input_o\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	combout => \inst9|$00000|auto_generated|result_node[5]~11_combout\);

-- Location: M9K_X51_Y21_N0
\inst29|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000FFFF4000000000000000000000000000000000000000000000000000EFFF1000000000000000000000000000000000000000000000000000EFFB00000000000000000000000000000000000000000000000000006FF300000000000000000000000000000000000000000000000000006FF6400000000000000000000000000000000000000000000000000077FE40000000000000000000000000000000000000000000000000007FFC40000000000000000000000000000000000000000000000000007FF8000000000000000000000000000000000000000000000000000079F00000000000000000000000000000000000000000000000000",
	mem_init2 => X"0003CE800000000000000000000000000000000000000000000000000003EF000000000000000000000000000000000000000000000000000003FF000000000000000000000000000000000000000000000000000003FF000000000000000000000000000000000000000000000000000003FF000000000000000000000000000000000000000000000000000303FF0000000000000000000000000000000000000000000000000003C3FF8000000000000000000000000000000000000000000000000003E3FD8000000000000000000000000000000000000000000000000001F3FF8000000000000000000000000000000000000000000000000003F7FF80",
	mem_init1 => X"00000000000000000000000000000000000000000000000003FFFF8000000000000000000000000000000000000000000000000001FFFF00000000000000000000000000000000000000000000000000ECFFFF0000000000000000000000000000000000000000000000000060FFFF0000000000000000000000000000000000000000000000000060FFFF00000000000000000000000000000000000000000000000000F7FFFF00000000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000000FFFFFF8000000000",
	mem_init0 => X"0000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000000FFFFFFC0000000000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000000003FFFFFC00000000000000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000000000FFEFFC000000000000000000800000000000000000000000000000004FEFFC000000000000000001000000000000000000000000000000000FFFFC0000000000000000007000000000000000000000000000000001FFBC00000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\inst29|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF0000000000000000000000000000000000000F7FFFFFE003F33FFFFF0000000000000000000000000000000000000FFFFFFFFCF2733FFFFE0000000000000000000000000000000000000FFFFFFFFFC3773FFFFE00000000000000000000000000000000000007BFFFFFF383673FFFEE0000000000000000000000000000000000000FFFFFFFFF871F7FFFFF00000000000000000000000000000000000007DFFFFFFFC5D7FFFFF600000000000000000000000000000000000007FFFFFFFFFFDFFFFFEC00000000000000000000000000000000000007DFFFFFF7FFFFFFFF0000000000000000000000000000000000000003FFFFFFFFFEFFFFFF0000000",
	mem_init2 => X"000000000000000000000000000000003FFFFFFFFBCFFFFFFC000000000000000000000000000000000000003FFFFFFFFFEFFFFFE0000000000000000000000000000000000000003FFFFFFFFFFFFFFF60000000000000000000000000000000000000002FFFFFFFFFFFFFFEE0000000000000000000000000000000000000001F7FFFFCFFFFB9FBC0000000000000000000000000000000000000001FFFFFFFFFFFFFF0C0000000000000000000000000000000000000000FFFFFFFFFFFFF38000000000000000000000000000000000000000007FFFFFFFFFFFFFE000000000000000000000000000000000000000007BFFFFFFFFFFFF00000000000000000",
	mem_init1 => X"00000000000000000000000003BFFFFFFFFFFFF0000000000000000000000000000000000000000003BFFFFFFFFFFDF0000000000000000000000000000000000000000003FFFFFFFFFEECF0000000000000000000000000000000000000000003FFFFFFFF708FC8000000000000000000000000000000000000000001DFFFFFFFFB8C00000000000000000000000000000000000000000001CFFFFFFFF11C00000000000000000000000000000000000000000001EFFFFFFFE00800000000000000000000000000000000000000000001EFFFFFFCE10000000000000000000000000000000000000000000001FFFFFFFF000000000000000000000000000000",
	mem_init0 => X"000000000000000001FFFFFFFF000000000000000000000000000000000000000000000000FFFFFFF8000000000000000000000000000000000000000000000000F7FFFFC0000000000000000000000000000000000000000000000000FFFFFFDC000000000000000000000000000000000000000000000000FFFFFFD0000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000003FFFFF800000000000000000000000000000000000000000000000001FFFFF000000000000000000000000000000000000000000000000000FFFFE0000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N26
\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a77~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|ram_block1a69~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a69~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a77~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\);

-- Location: M9K_X37_Y10_N0
\inst29|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFEC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFE600000000000000000000000000000",
	mem_init2 => X"00000000FFFFFFFFFFFFFFFFFF70000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFB0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000",
	mem_init1 => X"FFFFFFFFFFFFFFFFEFE0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF6000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000FFFFFFFFFFDFFFFFFFE2000000000000000000000000000000000000FFFFFFFFFFDF7FFFFFF0000000000000000000000000000000000000FFFFFFFFFF5F7F7FFFF0000000000000000000000000000000000000FFFFFFFFFFF0CFFFFFF0000000000000000000000000000000000000FFFFFFFF",
	mem_init0 => X"FFFFEFFFFFF8000000000000000000000000000000000000FFFFFFFFFF07FFFFFFFC800000000000000000000000000000000000FFFFFFFFFE03FFFFFFF8800000000000000000000000000000000000FFFFFFFE7EE3CFFFFFFE000000000000000000000000000000000000FFFFFFFF7E610EFFFFFF000000000000000000000000000000000000FFFFFFFC06210DFFFFFF000000000000000000000000000000000000FFFFFFFC03733BFFFFFE000000000000000000000000000000000000FFFFFFFCC1708BFBFFF0000000000000000000000000000000000000FFFFFFFE20708FFFFFF0000000000000000000000000000000000000FFFFFFFE003303FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N28
\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & \inst29|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~21_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a85~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\);

-- Location: M9K_X51_Y15_N0
\inst29|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"03FF33FDFEC0000FC03FFDD4874CECF80047791C9F04200080000178001F60F9FF48000FC01FFBB599EAECF800439BFD97851000E000008C000F0009FF48610FC01FFA379843EC7C0073BFF967859801F00000400003E00D7FFF86DFE01FC2C11482F878000FBFFCDE307703300000600008E000FFFFC8DFF01FC052B0C350780007FFFCFF303F8700000020000000017FFF901FF006C003BA05C0380007FFDFCFF02DC70000000000000201FFFFF81FF80F420BAD85A8F0000FFFFE41FC29C3C800000000000000FFF7FE07FE0000218B897FB8000FFFFF603C1FBFC800000C000000077CFFFF0FFE0000203D0876300007FFFF70DC1F39EC00000400000006",
	mem_init2 => X"7DFFFF8F7E000050A21046780037FBFFFBCD7F8FE0000002020000027FFFFE067E0000465E1AC6E00003FFFFFCCF1F9FF28000010000000067FFF2E7FF8000023E10EC70000BF7FFFCFCFFF7F8C000400000000023FFFFFFBF80009A7031D960000FF7FFFFFCFFD7FC200000000000000187FFFFFFC0001A34E213E0000FBFFFFFFDFF8FFC000000000000000001FFFFFFE00030F3EC8180000FBDFFFFFFF7DFFF0000003000000000007FFFFFF8002EBFF00000000FFFFFFFFFFFF9FF0000006800000000003FFFFFF8061A2FF90000001CF7FF7FFFEFFFFF8000098E00000000021FFEF7FF881327A00000000FFFFFFFFFCFEEFFC00001F58000000007D3FC",
	mem_init1 => X"FEFF08B315200060003F7F1FFFFF47EEFFF00007F6900D80000033FCDFFF01B7F900002303FAE76FFFFF07FFFFF00007EF8005F400003FFFC7FFF326F800006307FFC4EBF7FB1FBFFFF80003F7C000C20000037FFFFFFB3E7FE04007BFFF89E3FF731FBFFFF80003FF9D0003C000187FFFFFFF3E1F184000BFF7BBB7FFBF1EEFFFFE001FFFE7800000000D1FFFFFFF1A20037E00FF1FF7C2F7FF1F7FFFFF801FFFA2800000000007FFFFFF180000FFFBFF0D7FF06FFE3EFFFFFF801FFFEB400000002007FFFFFE1C00007FDBFF9CFFFE4FFE1FFFFFFFC07FFFFF20000000200FFF8FFF0CE3801FC0FF9BFFFF0BF83FFFFFFFC01FFF280000000001FFFF9FFF87",
	mem_init0 => X"760007811FB1FFFE4BF8373FFFFFE81FFBA0040000000FFFFF5FFF07FF8002071FC3FFFE09F87F37FFF0D387D20002140060EFFFFFDFFF0BEF803000FFC3FFFF13F8BEFFFFE03B7F70000C3204FC6FFFFFFFEB0BFF8100007F84FFFF37F0BCFFFFE010330000F01BFFFFFFFFF3BFF38BFFC70A001F00FFFF9F21FCFFC030080000014098FFF87FD201BFFFEFFFE000004FB0FFFFBF2FFEFFFF00FD000007809CC007660601FFFFEF3FF020000F807FBDBF27F5FF00008B600007808E0406CFFB81FFFFFF7F5400000C803F9FBD37FDFF07F85EFC017E409E20069BF8DE37EFE7FFFF0B1007807F9FBF7FFFFFFF0FFFFF80FE00BE0006C3FEE0500FF6FFFF0810",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\inst29|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFF7E8FF01FF3C000000003FC00046317FFDFEBFB81F304BEFF82FFFFFCFF1F80FBB00000000003F80004E9F4FFE73B3DC8FB052FFF40FFFFF97C8E03D0C00000E00007F00000C9BA7F873F3CC0FD800CFF70FFFFFBFE1D0FC0E0000FFFE80FE00001F0DE7C0F3F7E80FC800EFFB0FFFFF7F8767C01F00007FFFC1BC01845E13FF84E1FBF80FC000FFFB8FFFFEFF8C8F401FC0001FFFE03C01C73E1F6F84E1FFD107E20077FD8FFFFFFF033E001FFC0041E1F07C01EFBC1F95E4E3FFB096E1005FFC4FFFFFFE1E7C001FFE004030787C007FB49515E4F1FFB8F7E1006FFECFFFFFFE71E007FFFFC000C61E7E00FF7049102EF1FFB0FFE08009FE6FFFEFFFF",
	mem_init2 => X"3F40FFFFFF000470F3E0C7F6013102CF1FFB0FE7000009E3FFFCFFFE3F81FFFFFB80040839E0EFFE073143CF0FF00FE2000000F4FFFFFFFC7C01FFFFFF810C421CE1FFEE273003CE0FF00FA20000C075FFFFFFF0F807FFF7C4207FE50E78FFEFA43001D40FF00F80000FE0BAFFF3FFF4F20FFE7F8018FFF8C7387FEDA43085CC07F80F500063F03AFFF7FFF0FC0FFFFE30067FF421D80FED8422859807F80590C06DFC7EFFEFFFF8FE1FFBF88003BFFF00EC0748A40181D8276007800557FF3FFFE7FFF1B01FFFE3C002CCFF8476006B212D0B341F50040001BFFF9CFFDFFFF1F01FFFF7C00E4DFFE21B0063207813B01F00144001FFFFCCFFFFFFE3F81FFFC6",
	mem_init1 => X"801B2FEFF3098023000220601F00BC6010FFFFECEFDFFFE2F01FFF8A00022FE1FB8C8033018C20E00FE1FE21107E3E27FFFFFFE4F00FFF1EFE19D7FFFE26C002461441D80FC0FE00907E03CB1FFFFFE0E00FCE1BFF1E57BFE16B7FA0452C83F027F0DE0013FF41E83FFFFFE5E00F9C3BBE9E57BFDE7D3FF048793FE21FF0DE040BFEECFC0E7FEFC7E00F19AF7D9F07F4BE7FDFF03CDE97CC1FF0FF000BFFFFF8047FEFC7E00F5A43FE11CBC15A7EDFF82C9EEF6C0F9CFF400FFFFFF8107FFFE7C00E9A413E108BFD127F8FFC680CC6180F9DFF0007FFFFFF007FFFC3C00E90217C102BFD427FFBFC6D184C300F9FFD801FFFFFFE007FDF83C00C90017E010BF2",
	mem_init0 => X"62FFF3FE294398200FE7F0800FFFFFFF003FDF02C005A4217E11CFFDA4C1FB3F074199801FE7F08007FBCFFF003FDF068005AC23FE20AA7784E072FFC32199801FE1F00007FFEFFF007FDF860015A62AFC20EC2FCD801FFFF80119F80FE1F0401FFFFF7F007FF7870015A642F860BC2FDD90017FFFEE79FA0FF1E0005FBFFFFF001FDD8F801FAE4F7061347FF90C0003FFFF40F00FE1E0100FF7FF7D001FBF8F801F2E21F062F41FF304000013FF604B0FD1F11007FFFFFF001FBB8F809B2E69F047B68F1204000000FF704B07D3F00307DFFD7F401F3B0B001B2C49E027AC8F1200E320001F20610FCFF80883FFFF3FC01F398B801BAE5FE04068973300FFB0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N0
\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|ram_block1a53~portadataout\) # 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst29|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\);

-- Location: M9K_X51_Y14_N0
\inst29|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0007804F0DEFF008E0FF7F07C01F3D13801BAA61F04068921312FFE73B07806F07EFF00EE0FFFE05C01FBB078019A463E0006C821232FFE73F87806707EFD807E1FFF803801FBB87001D2443E00168823238FFE6FB6384074FEFD80622FFF003001F9F87801D3C47E0436840373CE38FFFC720078FFF08030BFFFC00001FDF03801414DFE0648880163400009FC301C707FF08039BFFFE00001FDF87801D36887004888012100000070300E707FF000183FFFE00003FDF8FC00E36857820A8E10A0000000407C06F03FF2001F3FFFF11803FFF07C0063604F824B82105800000003C047C03FC000033FFFF01803F9F0780073265D027780005800000007CC07C",
	mem_init2 => X"83F4000003FFFF00C03FEFC6C00F7864D03958080581000080FAE06C83E0000041F7FFC0E03FFF864007F900D83E5A080583C000007AB00600E9000045FFFE80A0FEFFC38003F8A8F8565604858380000175E0008138000000FFF802F0BFFD878001FC36C07354050DC3E0001FC8E0040C7A000000FFF80068FFFC4780007E27E02AB0034B8440000338C1842C6F0000007FFC0068FFFEE780063E2CC824B802AB8B4003F758C001803B0000830FFC00347FFFE3E0181F2C70693803FB2EE003F4FCE020C0388000006FFC411A7FFF03801807B600697801FBB1C007C57CE08D8068C001002FC108095FFF018006009E00317C00F9670003C59E668D804E8801",
	mem_init1 => X"0801F0100F3FFF81C00000D800137C00224C0000D4FE6789800E38010100FF100E57FFC0E00000570022DF918118380477AE77E1006E940050309A180543FC407004801300049FB30B70781C2AAE63E1002E3C007C0080080593F80030000001C00C9FFC24F0F03918B77380083738205E0001049710F0001C00001060183FE048E1F05BB3CFFB80093732334F000000410010200C0071D300807F1111C7F01B6D4BB1C1811E804DFF813000A60400300E001FC7AC00FEEA23C7FED3DE8391E0401EC00FFFE177014D03001E0F000EEFFE00F9F8EB8FFED34BC79AF00219E023FFF077803800801F07800FFFFE007791CF0FFE1F601D8B600209C205FFF81FCC",
	mem_init0 => X"7C01C00FC3E81BFFFE001BC71E0FFE1A427ADDF800047C787FFE1F8648002007E1E001FFFA00138E3C1FFD16023ACCFC00001E587FFE03F6C000B007F1F400FFC0006E3C7C3FFD86809FCC7C00001758FFFE03C4A0003803F83E0EFFEE60F871F83FFD84A0CFC57C000103787FFF03C040001E00FE1F07FFFFC1F161C01FFD9480CCECFF0001003E1EFF80F0C0000600FF87FFFFF01FE3C3C03FFD94E0ECE4FF00000237FF7FC11040000380FFE3FFFEE00FF717C03FFD9480ECF47E00000335F7CFE089A0000BC02FF9DFFED107FE07807FFD9484CCE57C00004111EDCFF089000004E003FFA7FFFF01F00FC07FFDD4A78CE57C000679007FB1D021000000E8",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\inst29|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"5FC00000000000000000000000000000001FFFE000000000000008003C800063200000000000000000000000043FFFE00000000000000C00380000FF980000000000000000000000CC7FFFE000000000000002001031E1FFC3E000000084000000000000FBFFFFF000000000000001003E1331FF8008000006000000000000003F7FFFF00000000000000840213AE677D003000030000043800000007FFFFFF80000000000000C0007FFF4FF00007C000000004080000000FFFFFFF80000000000000203803F7FF055FBF85BC040818000000000FFFFFFFC000000000000000C63DF7FF9FFFFEF8401E0C18000000000FFFFFFFC00000000000000303E03FF4F",
	mem_init2 => X"FFFFDFDAEE3E7E0000000000FFFFFFFE00000000000000319C7EFFFFFFFFD3A010098FE000000000FFFFFFFE0000000000000030747FFFDDFFFF93807FEC7F5E6C000000FFFFFFFE00000001100000E0303FDFFFFF7CC0003860E2A784600000FFFFFFFF000000018E0231600065DFFFFFFC6007EC07FF09E3C00000FFFFFFFF8000000082F7F143C06313FBFF7C060B7C7FFF876FE00000FFFFFFFF80000000E3E7FD3FFFFF003FFFFDF7DFE83FFFC6A7F00000FFFFFFFFC00000006FFF030007FF7E1FFE070100079FFFC733D00000FFFFFFFFE0000003FF0000007FFF9C7CFFF80007FFF00103E1CC0000FFFFFFFFF000000F000000007FFFE007FFFF0007",
	mem_init1 => X"C07C0007F7EC0000FFFFFFFFF8000020000000033FFFFC03F3BFF80620000007FF840000CFFFFFFFFC00000000000003CFFFFE3FF9CFFC00003E0705FF0200000080FF0FFE000000000001F883FFFFFFBBFDCE00003F87DFFFC10C000004E000FF00000000003FFF803FFFFFFF8FF78003FFFF9FFF8080000081E0000FC000C00000FFCFF001FFFFFFC8FF8011FFF7DFFB80C000400400000180000000004DFE38007FFFFFC01FFC00FFFFCFF8C44C000710AE1963800000000000FC0001FFFFFDC300FC0CFFFFEFF8402000701980001F99000000000001001FFF3FFFC7CD640FFFFFFFFC283000FFF800032FF0000000000000003FFF0EEF9FFE3367FFFFFF",
	mem_init0 => X"7C203200F0F800061F600000000110000007FF04EFABFE1EFFFEFFFF7800100001C0200D7900000000000000001FFE0077B3CFDFFFFFFFFFF802C88003CC01CAEC00000001000000001FFE0075950EE1FF03FFFFF8806C000FFFEF7DF000010000E00000001FFE0E7DB3FC3DFFCFF3FFECC174001FFFFFBAC0000E003080C000001FFD0FCE6FFE1FFFF6FFFFF401FA007FFFFFCF7C1FF00100804000003FDC0781DFF9DEFF7FFFFFF603FA00FFFFFFEFD839C00000004000007FDC1381DFFEFFFFFFFFFFCA22FD00FFFFFFDBC0FE01001001C00002FFE207837FFEFBC7CFFFFF6C61FD20FFFFFFE703FC06002000000001FFC61E33BFFFFAC4FF9FE62473FE60",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N10
\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ & (((\inst29|altsyncram_component|auto_generated|ram_block1a61~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\ & (\inst29|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~16_combout\,
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a61~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\);

-- Location: M9K_X51_Y17_N0
\inst29|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"07803F8FFC7F37FFFFFFFFFFF1FC01F70002E1FE27A41FB7FFFFE01C07803FDFFC77FFFFFE7FFFFFFC7800078202C0FF82823E3FF9EFC47C05803FBFFCEEFFFFFFFFFFFFFE700081E000707FEBC1807DE1FEB82C09006FFF3FEFFFFFFFFFFFFFF8E000013000F872E47E007FC38EF9680F03E05F19EFFFFFFFFFFFFFF9E000001C007822C608181F40007E018E04E68ED9FFFFFFFFFFFFFFF3C0000000002061F7A0C83F00003C11CF0CE68DEF7FFFFFFFFFFFFFF3900000000031B9F0B7D82600001FA08F8FCF4D9F7FFFFFFFFFFFFFF7A00000110004DCD0FFDC8002000FE09F9FDF070FFFFFFFFFFFFFFFF720000000000377207E9E00040007919FFFBC02",
	mem_init2 => X"0FFFFFFFFFFFFFFFFE000000078000DBE0FF9C00000007030F7FB8807FFFFFFFFFFFFFFFFEF00000019F801A3FE0F87003D0044010BDE480FFFFFFFFFFFFFFFFFC6000000FDFF83741C77B740740CFF2097B80007FFFFFFFFFFFFFFFFD00000003FFFFF818CF7B7804858DF4F87383F87FFFFFFFFFFFFFFFF800000000FFFFFE0265FBF81C0C01BB72970FFDFFFFFFFFFFFFFFFFFA000000007FFFFF80707FF010294013F8763E7FFFFFFFFFFFFFFF7FF200000000FFFFFFF0002D8043F7F83E0F063FFFFFFFFFFF7FFFFF7FF0800000047FFFFFF00028663FFFFE1B1E1BFFFFFFFFFFFFFFFFFFFBF4800000003FFFFFFE001E647FFFF601FE37FFFFFFFFFFFF",
	mem_init1 => X"07E7FE7FE000000003FFFFFFFFE067837FFFFFFC5FDFFFFFFFFFFFFFC0EFFC7FC000000003FFFFFFFFFF0007DFFFFFFFDE3FFFFFFFFFFFFF87DEFC7F8800000003FFFFFFFFFFFC1F8CF3FFFFBCFFFFFFFFFFFFFF0FFFF87F8800000003FFFFFFFFFFFFE033FC0100C7FFFFFFFFFFFFFFFFFFF87F1800000007FFFFFFFFFFFFFFFFFDFFF9FFFFFFFFFFFFFFFFF1FBF0FF0B80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1FF0F00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF0F00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7B37FE6F0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE",
	mem_init0 => X"7F0000801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCF7E7F0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF1DFFE7F8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FB979FC7FC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC39E1FCFFC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD09FC1FCFFC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF009FC1FCFFC0000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010E01FCBFF800061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFF007E01FCFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8840000FFFF1C7001FCFFFC0000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\inst29|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFF000000000007FC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10000000000FF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007F000007FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FF000003FFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FF000001FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900080000000FE000003FFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF908080000000FE00000000E6FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C080000000FE000000FF60703FFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFF8C600000000FC0000000030201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F00000000FC000000FF10201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008000C0FC000000F810201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0781FF00F800000410E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63FF80F80000000038008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF8000000801C0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF0000004C8000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000F8000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000F800007FFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFE0000000BD10406FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00040C1DFDEC04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00018FE7F817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0317FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y12_N0
\inst29|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF007FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"00FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF3FFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD801FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C041FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7900003FF83FFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000001FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E0000003FF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880000003FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC00000001FE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC0000000003FC0003FFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N4
\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\);

-- Location: M9K_X51_Y20_N0
\inst29|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000DF7F1FE001F8FFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFCC031000CFC1F0FE003F83FFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFC80000000700F0E0007F33FFC00000FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000070C0007F3FFFE000087FFFFFFFFFFFFFFFFFFFFFFFFC00000000000001C0007F3FFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000C00037E7FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001C00007E7FFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000180000FE7FFFFA001BFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FE7FFFFA0019FFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFE0000000000000000003FC7FFFF00019FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFC7FFFFE0019FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FC7FFFFFE009FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FC7FFFFF6809FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000FFCFFFFFFEF8EFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFCFFFFFFEF07FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFCFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFCFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001FF9FFFFFFFFEBFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFF800000000000000001FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF980000000000000003FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18000000000000007FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000007FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF000000800070007FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FE01F0007FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF00FCFFFF000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFEF03FFFFFF001FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N30
\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ & ((\inst29|altsyncram_component|auto_generated|ram_block1a29~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst29|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\);

-- Location: LCCOMB_X50_Y21_N8
\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\);

-- Location: LCCOMB_X50_Y21_N6
\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~22_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~20_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\);

-- Location: LCCOMB_X50_Y53_N16
\inst9|$00000|auto_generated|result_node[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[5]~9_combout\ = (\sel[1]~input_o\ & (\sel[2]~input_o\ & (!\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & !\sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \sel[2]~input_o\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[5]~9_combout\);

-- Location: LCCOMB_X50_Y53_N18
\inst9|$00000|auto_generated|result_node[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[5]~10_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & (!\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & 
-- (\inst9|$00000|auto_generated|result_node[7]~0_combout\))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & ((\inst9|$00000|auto_generated|result_node[5]~9_combout\) # 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datac => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datad => \inst9|$00000|auto_generated|result_node[5]~9_combout\,
	combout => \inst9|$00000|auto_generated|result_node[5]~10_combout\);

-- Location: LCCOMB_X50_Y53_N24
\inst9|$00000|auto_generated|result_node[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[5]~12_combout\ = (\inst9|$00000|auto_generated|result_node[5]~11_combout\) # ((\inst9|$00000|auto_generated|result_node[5]~10_combout\) # ((\inst7|$00000|auto_generated|result_node[5]~2_combout\ & 
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[5]~2_combout\,
	datab => \inst9|$00000|auto_generated|result_node[5]~11_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \inst9|$00000|auto_generated|result_node[5]~10_combout\,
	combout => \inst9|$00000|auto_generated|result_node[5]~12_combout\);

-- Location: LCCOMB_X50_Y53_N28
\inst|blue[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|blue\(5) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst9|$00000|auto_generated|result_node[5]~12_combout\)) # (!\load~input_o\ & ((\inst|blue\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load~input_o\,
	datab => \inst9|$00000|auto_generated|result_node[5]~12_combout\,
	datac => \inst1|disp_ena~q\,
	datad => \inst|blue\(5),
	combout => \inst|blue\(5));

-- Location: M9K_X37_Y68_N0
\inst28|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000FFFF8D00000000000002FFFFFFFFFD80000000000000000000000000FFFFE480000000000000FFFFFFFFFF000000000000040000000000003FFFE480000000000001FFFFFFFFFF100000000000000000000000003FFFE480000000000003FFFFFFFFFF0C00000000000000000000000003FFE4C0000000000003FFFFFFFFFE5C000000C0004000000000000003FFE440000000000003FFFFFFFFFE60008000C0000000000000000001FFE660000000000003BFFFFFFFFF60008000C0C00000000000000001FFE220000000008001BFFFFFFFFFE000000000800100040000000000FFE2A0000001000001BFFFFFFFFFC0400000000071023C0000000000",
	mem_init2 => X"FFF3100000002001872FFFFFFFFFFF10600011008000020000000210FFFB180000000C0030AFFFFFFFFF3F90000000000000000000000000FFFB58000000008030A5FFFFFFFF1F12040000000000000000000000FFF37C00000001800327FFFFFFFFFD1700010000000000000000000011F33C0000009B80072FFFFFFFFFFFB300010000000000000000000000123C000000FFC000BDFFFFFFFFFFF8303060B2008000800000000001023E0000103E8000AFFFFFFFFFFFF81931E0B2C00006800000000000C27E0000007E07002FFFFFFFFFFCF9087166B2E0000E800000000000E2A70000003E01030FFFFFFFFFFEC31821C1F306000FF00000040001F27F00",
	mem_init1 => X"0000FFF9008FFFFFFFFFFFE0000000025F000E000000000000FEFF000003FCF930FFFFFFFFFFFFF10001C1F71FFE06810000000000FFFF800001F83FFCFFFFFFFFFFFF7100C3EFF20FFC04F1000031000073FF80000038FFCE7FFFFFFFFFFF780041EF80FFF80080F8000000007BFFC000003FFFC27FFFFFFFFFFFFC0000410033F000C008000000007FFFC000037FFEFFFFFFFFFFFFFFFC0008408701C000F701600020003FFFC00003FFFF7FFFFFFFFFFFFFFC038CC1023BCE0003E0702171007FFFC00033FE7EFF87FFFFFFFFFFFC66010FE06F840307F8E00001007FFFE00001FF3EFF3FFFFFFFFFFFFF6611FFE06F84023300C00000004FFFE00000FD3E",
	mem_init0 => X"E7FFFFFFFFFFFFFD0111FF9083951C6000000080000FFFE0000078FEE7FFFFFFFFFFFFFD0001FF11A1911E409D000006003FFFF00002F1FBE7E7FFFFFFFFFFFFC703C1F1F99987C0D98C0002003FFFF0000641FB6FFF3FFFFFFFFFFFFF0301F8BDD987FE98FE0000003FFFF0000600FBFFF73FFFFFFFFFFFFF9FFFF22DDBFFFFC81F00000097FFF8008FCFFBFFF3FFFFFFFFFFFFF8FF8E77EDCF7B009F0900060000FBF800CE5FFFFFB3FFFFFFFFFFFFFFB4FE3799BFFF7A6DEF831F0000CFF800CFC7FFFFFFFFFFEFFFFFFFFF9BFE7F3FFFFFFEFD0F83F00000C3F800CFC7FFFFFFFFFFF8FFFFFFFFD87F7FEF7FFFFEFE4FF3F8000FF3F8007FFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y65_N0
\inst28|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000FFFF0000010000000E7FFFFFFFFF820000000E400000000000000001FFFF0001C00000000FFFFFFFFFFFC28000000FE00000000000000001FFFF8000000000000FFFFFFFFFFFF700000007200000000000000001FFFF8000000000001EFFFFFFFFFFFF00000007200000000000000000FFFFC00000000000DFFFFFFFFFFFFFC0000007B00000000000000000FFFFC00000000001FFFFFFFFFFFFFFF00000039000000000000000003FFFCD8000000003FFFFFFFFFFFFFFFF0000039000000000000000003FFFFC000000000BFFFFFE77FFFFFFFF00000B9000000000000000003FFFFC00000000BFFFFFF630099FFFFFC0000B8800000000000000003FFFF",
	mem_init2 => X"C00000000FFFFFFF028081FFFFFC000098800000000000000001FFFFFEC000001FFFFFFCC087187FFFFC0000DC800000000000000001FFFFFC0000003FFFFFD00007001FFFFE0000CEC00000000000000003FFFFFC000000FFFFFFD800030003FFFF0000C4800000000000000001FFFFFF30001FFFFFFEBC000000007FFF0000C7400000000006000001FFFFFFFFFFFFFFFFF000000000E3FFFFE000C6400000000000000000FFFFFFFF3FFFFFFFF00000000003FFFFFC00E66000000000000000007FFFFFFFFFFFFFFFF00000000000FFFFFE00E26000000000000000047FFFFFFFFFFFFFFE7000000000007FFFFF00E22000000000000000077FFFFFFFFFFF",
	mem_init1 => X"FFFE00000000000003FFFF00E22000000000000000077FFFFFFFFFFFFFFE80000000000003FFFF00F2B00000000000000001CFFFFFFFFFFFFFFC000000000000019FFF00F2900000000000000001CFFFFFFFFFFFFFF000000000000000DFFF40F190000000000000000187CFFFFFFFFFFFC0000000000000009FFFE0F510000000000000000002FFFFFFFFFFFE00000000000000000FFFE0FD08000000000000000002FFFFFFFF7FFE00000000000000000FFFF8FD48000000000000008037FFFFFFFFFBEC00000000000000000EFFFCFCC8000000000000000436F3FFFF01F10000000080000000000F7FFEFCC8000000000000000636F9FFFF000000040000",
	mem_init0 => X"00000000000FFFFFFCCC000000000000000FFFFDFEFF000000000000000000000003FFFFFCC4000000000000003F3FFFFF7F080000000000000000000000FFFFFCF400000000000000033FFFFF31C000000000000000000000003FFFF8F40000000000000001FFFFFE31D0000000000000000000000003FFF0FC0000000000000001FFFFFC61D8010000000000000000000000FFFE3E00000000000000077FFFFFE0580300000000000000000000077FFF1E000000000000000FFFFFFFE00000000000000000000000000FFFFF0E000000000000000FFFFFFFF800000000000000000000000003FFFF0F000000000000008F7FFFFFFD00001000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y54_N10
\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst28|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst28|altsyncram_component|auto_generated|ram_block1a68~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a68~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a76~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\);

-- Location: M9K_X37_Y57_N0
\inst28|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006FFFFE000000000810FFFC80103CE0000006230010000000000000006FFFFE080000000000FFBEC0003CF0000006630000000000000000000FFFFF800000000000FF3E003008E0000000400000000000000000003FFFFF000000000000EF0000000848000000000000000000000000000FFFFF0000000000005E0000000000000000003000000000000000000FFFFF000000000000000000C004000000000000000000000000000003FFFF80000000000000000000000000000",
	mem_init2 => X"00000000000000000000003FFFFC0000000000000000000000000000000000000000000000000003FFF8000000000000000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000039FFFC0000000000000000000000000000000000000000000000000010FFFC0000000000000000000000000000000000000000000000000001FFFE0000000000000000000000000000000000000000000000000001FFFE0000000000000000000000000000000000000000000000000011FFFFE000000000000000000000000000000000000000000000000018FFFFE60000000000000000000000000000000000",
	mem_init1 => X"0000000000000000FFFF80000000000000000000000000000000000000000000000000003FFFC0000000000000000000000000000000000000000000000000003FFFF800000000000000000000000000000000000000000000000000FFFFF8000000000000000000000000000000000000000000000000000FFFF1000000000000000000000000000000000000000000000000000FFFF9000000000000000000000000000000000000000000000000000FFFFF000000000000000000000000000000000000000000000000000FFFFF0000000000000000000000000000000000800000000000000003FFFF8000000000000000000000000000000000C0000000",
	mem_init0 => X"0000000003FFFF8000000000000000000000000000000000C00000000000000003FFFFC000000000000000000000000000000000E00000000000000003FFFFC000000000000000001800000000000000E00000000000000003FFFFC0000100000000003B187E000000000000F00000000000000000FFFFC0000104000000003F38FF800000000000F00000000000000000FFFFC0003000000000003FFBFFCE0000000000D00000000000000000FFFFC0007C00000000007FFFFF871800000000E800000000000000001FFFF0003E0000000003FFFFFFFD8000000000F800000000000000000FFFF8000E0000000007FFFFFFFFF000000000EC00000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y54_N12
\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\) # ((\inst28|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a84~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\);

-- Location: M9K_X37_Y53_N0
\inst28|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"3FC0387687CF02000000000001E47F3A7E1F9A1C831C1EA867BE0BC3FD8C2062F6E4020000000000FC49FF8D3E12077E01944F9619EEBB02FC9C20DB7FBD040000000004780BFF010E39E3BE6ECCA115201ECB13F100D3AF3DC41800000080003011FFC0C06CA3AC105EC8FFC184B615F703CFC62506000000008001F023FFC0204E7990CA175A1F44007D667E00992DC0E4000000000001A023FFC49F8F337DF9A0AB7F1FE0379A3F0419BCE000000000000001A041FFEFF3F10501FEFE68E67CFF9DA37F2F2401E900000000000001F0897FFFE03C7696047DAE92787B0D8F6F9EAE8EE2000000000000E76018FFFFFE1F8DF14E3FA3B079CF90867FB84597",
	mem_init2 => X"E2000000000000076111FFFFFC00E1EAE03FB4305F0F40E0E2134F0D940200000000000FE21FFFFFFF61FFDC7FE3200C7C81270512915CDD9C00000000000009823FFFFFFFE00B62279A0AAA7300AF76E02265DFDE00000000000001A47FFFFFFFFF001F32A100B5F000209173E31B8F5600000000000003E87FFFFFFFFFC001F7D18675CC01FEC02588771D620C000000000007FA3FFFFFFFFFC000995F460F86200167D00D80BC400C000000000006F03FFFFFFFFF80300E3B761D03F6E058B7CF6C324000000000000001F01FFFFFFFCF8038038FF730980DF6E4C24076F06000000000000001F007FFFFFFE7E07181FE0839428076650259FDE4B0000000",
	mem_init1 => X"00000003E00FFFFFFFFDC00001FFFFEAD8201763F047E7D8C000000000000003E003FFFFFFFDC007003FF7B033F800007E7EC0180000000000000003D807FFFFFFFFE0000007E1226C73F6073919000080000000000000069803FFFFFFFFC0000001FC598BE90106587C000080000000000000063007FFFFFFFFC00000003F800005380A07F60000000000000000000C3001FFFFFFFFC00000004FFFFFE867E0FFF80000000000000000001C6001FFFFFFFFC00000000FFFFFFFEF7FFFEC0000000000000000001C6001FFFFFFFFC00000001FFFFFFFFFFFFF700000000000000000003CE000FFFFFFF180000000FFFFFFFFFFFFFF3000000010000000000038",
	mem_init0 => X"E000FFFFFFFF80000000FFFFFFFFFFFFFC3000000200000000000030E001FFFFFFFE00000007FFFFFFFFFFFFFFC000001F80000000000030E001FFFFFFFC8000000FFFFFFFFFFFFFFFC000007FCCF00000000030C0017FFFFFFC8030000FFFFFFFFFFFFFFFC00000FFFEF00000000070C0017FFFFFF800000009FFFFFFFFFFFFFF000073FFFFFC000000007080007FFFFFF8000F4001FFFFFFFFFFF7F7C00000FFFFFC000000007080003FFFFFF800070000FFFCFFFFFFFB07000033FFFFFE00000000F180003FFFFFF8000C0007FF7CFFFFFFFFC00007FFFFFFFF80000020F18000FFFFFFF800000007FFFCFFFFFFFFE0000FFFFFFFFFC0000180F98000FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y54_N0
\inst28|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF800000007FFFE3FFFFFFFC0003FFFFFFFFFFC000F00F900007FFFFFF800000007FFFE1FFFFFFF80007FFFFFFFFFFC000301FB00007FFFFFF800000007FFF003FFFFFF0001FFFFFFFFFFFE002381F300007FFFFFF00000000FFF0007FFFFFF0003FFFFFFFFFFFF00FFC3F700003FFFFEF08000001FFF0006FFFFFF0007FFFFFFFFFFFF003FC3EE00001FFFFFF00000001FFD1006FFFFEC000FFFFFFFFFFFFF01BF83EE00001FFFFFE00000001FFD0003FFFFFC003FFFFFFFFFFFFF011F03CC00001FFFFFE00000003FFD0001FFFFF0003FFFFFFFFFFFFF0F1007CC00000BFFFFE00000003FFC0001FFFFF0000FFFFFFFFFFFFF0F8207CC00000BFFFFE00000",
	mem_init2 => X"007FFC0000FFFFF0000FFFFFFFFFFFFFF7C20F0C00005FFFFFE0000000FFF800003FFFFE003FFFFFFFFFFFFFC3C0060C00000FFFFFE0000000FFC000000FFFFE00FFFFFFFFFFFFFF2FC0060C000009FFFFE0800000FFC0000007FFFE00BFFFFFFFFFFFFF3F000F1D00000DFFFFE0C00001FFC0000001FFF800FFFFFFFFFFFFFF00980F5C0000033FFFF0000000FFC000001FFFF9003FFFFFFFFFFFFF00180F1C0000013FFF30000002FFF0000004FFF8003FFFFFFFFFFFFF00103F5C5F00007FFF30100000FFF0000000FFF8007FFFFFFFFFFFFF00007F1EFF8000FFFDE0100000FFFC000000FFF8007FFFFFFFFFFFFF07007F3FFFE000FFFDE0000000FF9C00",
	mem_init1 => X"0000FFF8007FFFFFFFFFFFFF0F00FCBFFFC000FFFDA0000001FFF0000003FFF8003FFFFFFFFFFFFF0080FCBFFFC000FFFF10000001FFE0000003FFF8002FFFFFFFFFFFFFC0817F3FFFFE004FFFF0000001FFE0000201FFFE000FFFFFFFFFFFFF3880395DFFFF000FFCE0000001FFE00000013FFF000FFFFFFFFFFFFF0381FF5FFFFF0007FF80000000FFE0000007FFFC0003FFFFFFFFFFFF0183FFFFFFFE0003FF80000001FF00000003FFFC0001FFFFFFFFFFFF00C3FCFFFFFF8007F780000007FF80000007FFFF80001FFFFFC7FFF830C1FEFFFFFFC000F2E0000001FFE000003FFFFF80000FBFF8071FE0E383F07FFFFFC0007FA0000000FFC000001FFFFF",
	mem_init0 => X"80000F1FF0000744C383F07DFFFFC000FF00000001FF80000003FFFF8000000F800000000303F17DFFFFC000FE00000007FFC000003FFFFF1F200003000000009C07F13FFFFFF0003200000003FFC000007FFFFFFF60000000000000FF03F80FFFFFE0007200000000FF000000FFFFFFFFE10000000000001E03FA0FFFFFE0003E00000003FF800003FFFFFFFFFF0000000000000C03F20FFFFFF0002200000003FF800000FFFFFFFFFE0000000000008C0BF20F9FFFE0007080000003FF00000FFFFFFFFFFEE00000000000CC0FF23FFFFFC0007080000007FFC0000FFFFFFFFFFFF800000000000007F23FFFFFC000F00000000FFFC0000FFFFFFFFFFFFE06",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y49_N0
\inst28|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000407F20FFFFFE000F00000000FFF8000037FFFFFFFFFFF9E010000000807FC1EBFFFE000F40000000FFFC00024FFFFFFFFFFFFFFFFC040001807F43F3FFFC001F70000000FFF8000A7FFFFFFFFFFFFFFFFCFC000FE0FF43037FE8000F10000003FFFC00027FFFFFFFFFFFFFFFFFFE0001C0FF01027FE8000380000003FFFC00035FFFFFFFFFFFFFFFFFFE0000C0FF0040FFE8000380000007FFF80003DFFFFFFFFFFFFFFFFFFE0000F0FF8002FFE80003B000000FFFE0000F5FFFFFFFFF1EFFFFFFFE0006E0FE8300FFE0000E70000007FFE0000FFFFFFFFFFF1EFFFFFFFE000E00FE0706FFE0000EC000000FFFE00003FFFFFFFFE787FFFFFFFE000",
	mem_init2 => X"000FA1C4F7F880007FC00001FFFC00009BFFFFFFF9A01FFFFFFFFE00000FF40FFFFC0001FFC00003FFFC00003BFFFFFFFC0009FFFFFFFF00001FD77DFFFC0000FE000007FFFC000033FFFFFFFC000BFFFFFFFF00003FCF7FFFFC0000FF000003FFFC000033FFFFFFFC000FFFFFFFFF80803FEFFFFFFC0000E6000003FFF0000137FFFFFFF8009FFFFFFFF880C03FAFFFFFFD000060000003FFF8000007FFFFFFFC009FFFFFFFFC00607FBFFFFFF0000000000003FFFC00002FFFFFFFFC007FFFFFFFF000607FFFFFFFF8000000000003FFEC000137FFFFFFF8107FFFFFFFF000E0FFFFFFFF70000000000003FFFE000287FFFFFFF80FFFFFFF7E000100FF7FFF",
	mem_init1 => X"FF60000000000003FFFE000003FFFFFFFF0FFFFFFFF7000001FF77FFC00000000000003FFFFF00011FFFFFFFFFFFFFFFFFC0000021FFF3FFC00000000000003FFFFF00013BFFFFFFFFFFFFFFFF00000C01FEE0C3800000000000003FFFFF1806FFFFFFFFFFFFFFF9F300000F01FCE083000000000000001FFFFF80061FFFFFFFFFFFFFF9F100004FE1F0E053000000000000001FFFFFC003FFFFFFFFFFFFFFFFC00000FF01F18000800000000000000FFFFFD003FFFFFFFFFFFFFF0F0000077F81918000000000000000003FFFFF81043FFFFFFFFFFFFFE0000001FF01990000000000000000001FFFFF8900BFFFFFFFFFFFE100000003FF0383000000000000",
	mem_init0 => X"0000001FFFFFFFCCFFFFFFFFFFFFE0000004FFFF03020000000000000000003FFFFFFFDDFFFFFFFFFFFF8000000EFFFF03100000000000000000003FFFFFFFFFFFFFFFFFFFFF0000003FFFFF07100000000000000000013FFFFFFFFDFFFFFFFFFFFE000001FFFFFF47000000000000000000013FFFFFFFF9FFFFFFFFFFFE000009FFFFFFC7000000000000800000080FFFFFFFF9FFFFFFFFFFFE00001DFFFFFF874000000000000C000010FFFFFFFFFFFCFFFFFFFFFC00003FFFFFFF0F40000000000000000000FFFFFFFFFFFFFFFFFFFFF000017FFFFFFF0F61C00000000000000000CFFFFFFFFFCFFFFFFFFFE0043FFFFFFFFF1E63800000000100000000CF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y48_N0
\inst28|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF7DFF9FFFFFE00FFFFFFFFFFF1E67C3E0000000C0000000CFFFFFFFFFF9FF0FFFFFC03FFFFFFFFFFF1C07FFC0000000C0000000CFF83FFFFFF9BF0FFFFB807FFFFFFFFFFF180FFFF8000138C0000080FF903FFFFFF99C07FFFF007FFFFFFFFFFF180FFFF830017C83000080FF93FFFFFFD1D803FFFF00FFFFFFFFFFFF391FFFFCFFCC7FC000001C600001FFFF3FFE00FFFE006FFFFFFFFFFF381FFFFEFFCCFFFC000004780000FFFFFFF000FFFF80FFFFFFFFFFFF381FFFFFFFFDFFFC00000738F000FFFFFCF004FFFF80FFFFFFFFFFFF301FFFFFFFFFFFF80000071880008FFF7FF000FFFFC06F7FFFFFFFFF303FFFFFFFFFFFF80000011800000FFF",
	mem_init2 => X"FF4001FFFFC07FFFFFFFFFFF703FFFFFFFFFFFF80000001800001FFFFFC001FFFFC067F9FFFFFFFF703FFFFFFFFFFFF900000018000003FFFFC001FFFFE000F1FFFFFFC0607FFFFFFFFFFFF900000060000002FFFFC000FFFFE00673FFFFFF8EE07FFFFFFFFFFFFF00000002000000FFFEC0007FFFF00607FFDC9800E0FFFFFFFFFFFFFF00000003000000FFFEC0007FFFF8008000008800C0FFFFFFFFFFFFFE00000003000000FFFE0003FFFFFC000000010000C9FFFFFFFFFFFFFC00000003800000FFFF4002FFFFFC000000000000D9FFFFFFFFFFFFFF000000271000007FFF4003FFFFFE00000000000099FFFFFFFFFFFFBF000000071000017FFE0003FF",
	mem_init1 => X"7FFCC0000000000083FFFFFFFFFFFFBB00000002800001FFFEC003FF7FFFC0000000000003FFFFFFFFFFFFF300000000000001FFFEC0039FFFFFE0000000000E03FFFFFFFFFFFFF000006300800003FFFFC0003E8FFFFC0003E0000001FFEF3FFFFFC78000000000800003FFFB00003E3FFFFC0007F3FFFF01FFFF068604048000000800800002FFFFC000FF3FFFFE803FFFFFFFC1FFFD0000E07E8000001900000000FFFFC0008F3FFFFF803FFFFFFFD1CC00000000000000001900000003FFFF0000478FFFFFF9FFFFFFFF800000000000000000000100000003FFFF000060062FFFFFFFFFFFFF800000000000000000000100000001FFFFD0000000007FFF",
	mem_init0 => X"FFFFFFFF80000000000000000000C000000001FFFF00000000003FFFFFFFFFFF000000000000000000000000000001FFFE000018000027FFFFFFFFFF000000003800000000001600000003FFFF800000000007FFFFFFFFFF400800043CC0000000001F00000003FFFC000000000005FFFFFC7EFF203800180000000000000600000003FFF8000000000004FFFFFC7EFF607CEE1C0800000000000300000001FFFC0000000000007FFFFCFFFFE1FFFF7F7F4800000000A700000003FFFC0000000000007FFFF8FFFFC1FFFFFFFC18010000003F10000003FFF800000000000070EFC0FFFF00FFFFFFFF190F0000001F10000003FFFD00000000000070CFC01FFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y54_N20
\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst28|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\);

-- Location: LCCOMB_X38_Y54_N6
\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a20~portadataout\))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\);

-- Location: M9K_X37_Y62_N0
\inst28|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B43FFFD0F3E3FFF3FFFFFFFFFFFFF7FF0007FBFC003EFFFF8FFFF5FFE23BE2A0A01FFFF3FFFFFFFFFFFFFFFF0001FFFC001EFDFFCFFFF7FFDC040169EA5FFFFFFBFFFFFFFFFFFFF00000FFFE008FFFFFFBFFF9FF1001A062CDB17FFFFF33FFFFFFFFFFF80000BFFF01CFFFFFDFFFFEFC2F7EFD3840FE1FBFF9FCFFFF3FFFFFFF00003FE28141FEFF8CFFFD80DC3A47F607CBC494E7BDDF003FFFFBF00007FFE30840FFFF8FFFFF8F99E7DF707FF3F27B0470D6461FFFFFFF0107FFCF8800FFFFFFFDFC1A88C83F6FAE03E51A006385838EFFFF7F1067FFCFC80FFFFFFFFFFC57AAD9A3860043F65A161FD98087FBFFFF10FFFF8FE04FFCFFFFFEFCF136C0F0B7",
	mem_init2 => X"E307CB57CE8E81C005FFF9F303F3FFC7C07E0FFFFFFFF9EEE20C24002EDDD306EBEA063802FFFFF30363FFC7E07E0FFFFFFFFA1888380C2203FFA3BF1E3F4B46EC3FFFFB3FE37FC3707FFFFFE063766DC7B86738477DD0BFA90110FCBA1FFCFE3F7FFFFFF05FFFFE667F379027A032E647FCE3786B12F094084BFDFE97FFFFFFF01FFFFEE423B16204286E6FFF7C4DE043AF0D1E4023FF9F80FFFFFFF81FFFF111F80420003F43C7FC6815CBC7231E2AB5FBFF1FFFFFFFFFFC1FEF8FB80F83F033EFAA6307F8C2F5E78F75B9F50BFFFF1FFFFFFFFE1FFE361FF17F8161FF818F800E2416F031209B1E34FFFF08FFFFFFEF1FC3B13FC7FFC067FECB1809818207",
	mem_init1 => X"D03E03FB88ECFFFF4F7FFFF8279E393DFFFF840003EFE1000C42141E63F0CF73E188FFFF00009FFF33F89DFFFFF860088FFDFC1F9030225003D30CFA3622FFFF00000001EB0E1FF63FFB00F881FFFFFE19F853410FC0D8222E43BFFF821003FE3F32E7E6FFF003FF801FFFF810030380E7C03862610BDFFF00001FFF4659FC0FFFE06FCFF000FFF40F8678BC3B203C7261A927FF031100002B47807FDFC001FE38003FFFFD8787DF09601E70A51AEBFFF8941DEA64A003FFF80000FC0003F019F9B812FF0CE38712C72FB3FFE0357008419007FF80000000003FF0C069B0002007DB981152D6E1FEBE37FFF783F01FF700001000407FE0706610E01207FFB130",
	mem_init0 => X"93D099FEE84FFFF65361FDFF1001B600007FC0F806AB76166FF6FE02D6F9EBFE92BFFFFD7F03F73F00803C00043F43DD76999702DFF2F400EE3C21FE047FFF689C0BF33F0180180000FE03FF685D0EE0FF03C604632015FF00FF3F93701F801C00A0180001FC07F075858E3D7FCFE39011F89D7F2A1C037FE07800F80080600001F027E40848CE1D7FFEFFF409180E3FA4000181FDE037F00080400007E0737B597FF1DCEF4FF705A910B13F410000DBF9C0DFDC0000002607C07FFD5E37F65ECE778300B520F53F10000016E326C020100107E60780FFF87DBFB6FB86CFE038F360F09F000000AAECF9C000020407FE0F07EFF14F2D6B3B823D00394B70F95F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y61_N0
\inst28|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000020993EE11F200BFFFF71E06711BFBE1DD206063862CE83A794F0000059B31B8F1B0001FFFF99C08001252BE7D1924FF8316FAEC3CFF00000733E6B326C007FF087C1C183015C65C4C7B71DEC31EB748AE17000007E242643FE007F04002187838C98EB399937BCE05031320DDF3000097F6AA60CEF08071E3E13CF83DC5DFE2F3D21C4B21229C165E1B0000376D2BE386FE19FE701CBDF83FF4DB8073529D8D619209052F7200001DEB35881E4F8F8189C68CF07FF8F7D1D1561FDB60904D00272C0000EBF1FA3E7E0FE7F1FBB365E37FFD74214D7107FBB09D9C86C72000007398299FE001F0FF835F9423FFF530D480F20DEB20B906021B440000FFC1",
	mem_init2 => X"507F800020FF009ACA23FFFC1EBF915B0DCB46BB830C00C9000B6BC2A0F60000707E00F1B367FFFB55E71F2904D86F5D881BF04D0002CFE57BCE00400FFE0039DB77FFE206E83A1BE3F03ED7C90FF83400108F6DB7980008009B07E85349FFFEEFBF7D5D33F097F3A5FA1C3A001C04EE8F18818023C507746BA9FFF80FFD7C75E3F897DB92FF0E16001803CAC21080000634823D35CCFFF8158EF149D9B81EF8DEA7218B003000DCE33084729C32C71FE0ACFFFD05AC756899A00B79EFF80898001A21DFBE3001FE7A10E593BEB666E46CA37EBCE3D008FC66410F6B001001D5DC100DC13FF48F0633D37AE01E8EFB88E3000444D3880E39460201E184123FA6",
	mem_init1 => X"E17A7E1035FFBFFB5D6AB7D3E30403665B48B7DAB00001AB0F163F02006186120CA923F64870079373E0036D4DA5E3E3956843AB4741EE9DBA2A740002FE78192F1C2C6979C018759DC3FFC8DFE057211104CC3600B0FDC02EBBBFE37404C8D6D9F089731F4DFE3AE700D7B719128A8F46A0C44067FBA5FA4E26BF4C79F08D301CE13F01A400D5D6181179FB80217300C766013EA90D9152B3F0CD7806380D86D0809B447010B2BCE4B2EF320768B81CAF99E131DBBCEF4C39803837C6408B57601213BFE3684E008369A80ECC12D2E31A1FEECD38007C11ED40A34477179FDF2110C6016F6CF61EDF1455C10A1FEF2EB8008F19E14123A0761481FEA39E9185",
	mem_init0 => X"5F41BCFFD1582980D8F7F546F2408F70D0B023A16018F3BF4C36F045B03E07FFFC402E4010E7D0EAFC0C7FDDF0B022B5E01FF5EC46211093D8900DFEE70076009063D4677C807C4EE0F120B5E0CF709B5D6029EF87706008039C94001061C475E0800096D0B1792780CD71BD5AE0398F9751BED800E8341B141386B1F0E20026D0B1619A50C43EBEFCA17FD00DBC067E002EDF7090F9C5307E080886909161BB40051EE81603BF70E23E0000FE3DD80153F1F518FF040280109140AC41831D9C16FC35CDA30620003F044E431ADF759BEE60B2800053C5ACC0801DF91CC663CB21C5E7300060546111BFF099E700D0C00053D9AEC2002AFE1CC5A8A7A100FFF6",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\inst28|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"1C1E0118CE070F0C3C9FFC3FA4F0093202B8011FFDFBDE8E0001411B8FEC0200F001DE0E3C1FFEDBA0562FB000BC49FFFC7AAC980000412FC3F13200F8010C0E3E1FFB59671F2D98109C09CFFD7AE7C9000081B260F8CCE01FC1000F0F07C2E7BEF2B98B39F01FFF71DF8A8A0000247C40330CE07DC780070F07C055BC7329C33FF81EFFC0CFC8F80000121C480F81F039FE80030E00C2045B3FFBC3FFF8F7FBFF4FD2170000C0263F079DFC0DFF80830FC004704812DB07FFB4F6FB6F5BD61A800000021407FFF00023F001B1003D1EC8ED8E13FFB3FAFF93C3E16E8000004A8E007FF0087FE807F180CF80A76911903FC3B9E7DFE7E1C2C000000D0C0037F0",
	mem_init2 => X"087FE80671D85FA4885833807FCBF9E7FF3680CCE00000218B0801F9010FF00061FE1D3AC676FB007FE1C9E7E730E37BE000004A85FE019C011FB000F80F357C5EB907807FE1E3F107330A17F0000001E1FE009F801FF0873E07EE428E12BE04FCE3F7C003330282F8000004E00C801FFC007FFF1E07CA62D6C5DC07FFE79CC280038A9EF80000008200900FFC307FFCFF03E9CC775A9E7FFFFF9C8010002216FE0000002C000100FF603FFFC6E1C4D2FABEDFFFF7CE71000010FF68FF000000770000007C000FFE1E601996CDFD1F83F7C8E000C0236FFEFF0000001D2201003F0008FC00FC533540F1800066C0E4E00001CFDFFF8000001EFC4130018001F0",
	mem_init1 => X"10FECDE172E5006006036C7002035384FFC000005F6F3FFE61F800E087FC0755CB400000111271708803021AFFE00000079C0FFE407F817FC3FC0126C5A30040F70BD4B4080500A8FFF1000037E384FFF87D033FFFF0628C7BE1C00007EE893C00854038FFFA00019FFEC063F907C00FE3E333480F38400007F70A78674144C6FFFE000F705F410000370000EEFDECC000333E00170E1ABF0A01C7A0FFFF200FF803A400186F0003E0F7FC008000FFF9FF4C3A0F910ECC40FFFF8C07F98BCE00981F8043E707FCC800E677FBFE083001F18AF203FFFF8A07FF7EFC5DD7DF8003BF77F848090F99E40118A001F5C89400FFFFDE0F7E5E097FF7FF807E3F66E370",
	mem_init0 => X"000205C10D050601BDFBE60F07FFC199F87051BFFFFF01FF8F8FF373803033871F0C041937F9EB1FC0003430CB0F79DCBF0001FFFF0C7A61C0086F07F33C0C18A1FC363B0000A0BF90FFF785EB00007FFE432B01E00787807F1B9010E1F7A07EFF00204C0FBC17D278011EFEE6F433805AD01D804F5F8D18712FE474B003CDE3F9F000E5600539C003F01EAEFFDB26824C4DCDD8411E85FC78FE103FFFC0401D9C86D1F243C46C1F7CE22CC07879F842C19E53FC01E3540F3F0080168019AED2A18E7C3FC0CF20037B617E614370FA700000010000011F167009C0DED35FFBDCC000E24B7B407860C62731200000000000427F360629B01966C80E6B670AF1C1",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y54_N0
\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|ram_block1a52~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst28|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & 
-- !\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\);

-- Location: M9K_X37_Y70_N0
\inst28|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0018704F17ECD68CED0689BA2053F9AE5040339E18CEA1C0A002FFFFFF88406F19ECC60FE7834BEE205371E6D02237FA2CCA33416110FFEFFFC4706F3CEE0687E7995FED205377A6E0E2B5FB2CE373016110FFEFFFE6740734280A06F7C968F4C04379A5E024B57AFCC023130094C39FFFE1D80770B062AB2B843203C0672EA3F02EA532ECA7EF1BA1D40001FFC5E08768E0A003BBC6130980272EA77014A77AD0E86EB85EC08118070DE04770C880439BA3418380A72E9C3037A67F80B43F0150E0FFFC0034386F2508D2C3F30901D200A70F94383EAABF0586039E465CF9FFBF53D87C3500FB417A0002C0C00F0EB47839B3F2258363CE849DFBFFFF9B397C",
	mem_init2 => X"B90BF3404E7102F1A04F16D538B1347360DF51E6C4B43FFF6F109B6EBC9FF100464B0961C04E8953B9197113ECEA31DE0C37BFCFE621C80735D6D1006D674D7121DEE45377087AF3C4A8F0C330BDBEA7D402886E9FC4580204B708FB58DEF45373BE7A45718FD1E06EBBDF23EC8C9C869380F80130A704FB408F7C7370FFBDA8159A03FC91190F02EB761C872790FC0190E7841EAC8BF82B78798C30DCD543BE5A309E05D6BF1C058DC4F60387F4840FC617E02B18F7C069A9F633FD58C1DC0BEDA56C25CEC6360780E47746EB9FE0E57F36C05627F0B33EC5C92223ACE57C0DC7923203007E7F87F0BFE0F93C3BF8D67783B03F2550C0000843F00F83B14201",
	mem_init1 => X"8F253F97F93FC07AB9BFF0B67F63B1FE612B1A130D3AEA0F81B1420183A5E9D7F4F3C01D4F3FF821341A0C2E83943858A668B1C104914000F77D3F1AB023C33EE63F78ED30670C0D12CC79ED41B9860188D1800C7FFD5F8B74E8C7FE9727FEFAF8CD0D08E7C1F1CA9538100008C8D0307F81FFC12CC8C41E29A7FFED9FB99FAFFEB9F01C0B528D00094850335F808FE31600047615F3CE282DA19F6F4C67F284BE6C9209C1E1004FB7F390830A32037832FB663835B71D07B2C7FE0B0210A660C0E0404FB0FD370AD2C7836E113F330072870601CE4FFE80F288E56046264033F00C078100206F69093FF60018310A3D18EFFE50ED9500A05236020F700C1FCC",
	mem_init0 => X"7810AF914CC12E1FF19EBBEEB20FFF7509E31640100A3C7DDB005E85C8159F8816C37F3FC0FE4309321FFEA1D7A12D60001E005BFF83A3C6A012EFC02A63FF26003F0D5A463FFEA5A3672FA000164358DE03F3C0A00C27041700F17E00063CAD8C7FFEAECFF34F98003EE17C7703F7C3002731E712CE6079FE19EA59381FFFAEFBC44D18002E003FF700F873800191F10317803F01C998A3383FFDDE93805BB8000F0037FFC06C13004CD43101807E2C07E38242303FFCDAC64200B8000F3B3FFCB0168A000584C0D1C40BF604F1FCC670FFFEBA9C33B5BC0E4FA13BBBF04B88000059007C38001C603EE3043CFFFD2A9A310DB107E98118FFCE2F2A0001A108",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y54_N2
\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a60~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ & (((\inst28|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a60~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\);

-- Location: LCCOMB_X38_Y54_N16
\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\);

-- Location: LCCOMB_X38_Y54_N22
\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\);

-- Location: LCCOMB_X47_Y54_N22
\inst7|$00000|auto_generated|result_node[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[4]~3_combout\ = (!\sel[1]~input_o\ & (!\sel[0]~input_o\ & (\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \sel[0]~input_o\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[4]~3_combout\);

-- Location: M9K_X64_Y66_N0
\inst30|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFF0000000007FA000000000000381E7FFFF600007FFFFFFFFFFFFFFFFF000000000FE230000000000038003FF3F700007FFFFFFFFFFFFFFFFE80000001FF000780000000000807FFFFF300007FFFFFFFFFFFFFFFFE000000001E00038000000000000FFFFFFB10013FFFFFFFFFFFFFFF6000000001FE000180000000000037FFFFF180413FFFFFFFFFFFFFEF000000000BE00000000000000000080FFFF880007FFFFFFFFFFFFFFC0000001C7F800400000000000001807FFFF880407FFFFFFFFFFFFFEC000000000F801000000000000001907FFFF88800FFFFFFFFFFFFFFC0000000118F0006000000000000000FFFFFFC8068FFFFFFFFFFFFFFC0000",
	mem_init2 => X"00031800007C00000000000000FFFFFFCC00CFFFFFFFFFFFFFFE000000000000026020000000000003F7FFFFCC00CFFFFFFFFFFFFFFE000000000003020000000000000001F3FFFFC603C7FFFFFFFFFFFFE0000001C40000024000000000000000F3BFFFC60087FFFFFFFFFFFF380080018FFFC002700000000000001003FFFFC20023FFFFFFFFFFFC800001802000E1038000000000000000FFFFFFE20033FFFFFFFFFFF8800003DEFFFFFE0380000000000000000DFFFFE2003BFFFFFFFFFFF800000FBFFFFFFC0380000000000000000CFFFFE200307FFFFFFFFFC000003FFFE2F8C00000000000000000000CFFFFE20039FFFFFFFFFF8000007F364000C3",
	mem_init1 => X"0000000000000000000CFFFFF2017FFFFFFFFFFF8000003317400771800000000000000000001FFFF28173FFFFFFFFFE00000FFFBF700B3C000000000000000000000FFFF38003FFFFFFFFFE000007FFFE700000800000000000000000000FFFF58083FFFFFFFFFC000007CFFFC61C3B80000000000000000000FFFFFD0000FFFFFFFF0C000002FFFF00003F80000000000000000000FFFFFC801EFFFFFFFC0000003FFFFFCC000F800000000000000000003FFFFCC1FFFFFFFFFC0000007FFFFFFF010BC00000000000000000001FFFFEC1F7FFFFF3800000007FFFFFFC01FFC00000000000000000001FFFFEE1E3FFFFE000000003FFFFFC7C003380000000",
	mem_init0 => X"00000000000053FFFEE107FFFF000000000FFFFFFFFF000BC400000000000000000071FFFE611FFFFD000000003FFFFFFFF30EFFC401000000000000000000FFFF604FFFFE000000003FFFFFFF7199F340093000000000000000317FFB705FFFFE0000001C7FFFFFFFF1FFF0C003700000000000000000FFFB103FFFFC0000001C3FFFFFFFF0FFF100016000000000000000001FFF107FFFF00000008C3FFFFFFFF9FFFF3C0700000000000000000407FF901FFFC000000E9CFFFFFFFFF9FF96800EE01C0000000000000C0FFFC80FFF8000000E3CFFFFFFFFFDFFF49008FF00000100000000000FFFC80FFF8000003C7EFFFFFFFFFFFFEC1800FFC1C8FF0000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y62_N0
\inst30|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"8000000FFFC80FFE00000030FFFFFFFFFFFFFFC08000F8190FDE00000000000FFFE517FF0000001FFFFFFFFFFFFFFFCC0000007F4FFFFFCF0001041FFFF517FF000001FFFFFFFFFFFFFFFFE80000F0FFFFFFFFCB00000007FFF40FFE00011FFFFFFFFFFFFFFFFFE000003FFF7CFFFFE1C0001003FFF40FFE0007FFFFFFFFFFFFFFFFFFE00600FF3FFFFFFFE000003003FFF60FFE000FFFFCFFFFFFFFFFFFFFC10F00E37FFFFFFFF8000070FFFFF20FFE000FFFFCFFFFFFFFFFFFFFE10030FFFF0FFFFFFF8002F1C7FFF227FC001FFFFEFFFFFFFFFFFFFFF000000FFFFFFFFFFFF80FD0C3FFF327F8003FFFFFFFFFFFFFFFFFFFFC00C0073FFFFFFF6C70230083",
	mem_init2 => X"FFF9B7F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDF000007FDFFF997A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000023FFFF9C7E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000021FFFF9C7E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01000003BBFFF9F7E001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE000003FBF0B9F1C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000023B0019F3C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000110009FBC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001900CBC9C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0080040E00E385C0",
	mem_init1 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8080003F00FB85C00FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF019C0001007F85C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC3101007F06C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003F46C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003F46C00FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF0020001F82C00FFFFFFFFFFFFFFE67FFFFFFFFFFFFFFFFFFFF3FFFFFA171000FC7E0FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFBFFF9FFFFF00110007E7E17FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFBFFFFFFFFF80910007F7417FFFFFFF",
	mem_init0 => X"FFFFFFFFE3FFFFFFF97FFFFFFFBDFFF1FFFFFFFF0003F341FFFFFFFFFFFFFFFC7BFFFFFF999FFFFFFFBDFFF0FFFFFFFF0003FF41FFFFFFFFFFFFFFFE3BFFFFFFFFF7FFFFFFFDFFFCFFFFFFFF00015F21FFFFFFFFFFFFFFFFEFFFFFFFFFFFF3FFFFFDFFFFFFFFFFF70000E3A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBFFFFFFFFFFFF0000E1A1FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFDCFFFFDBFFFFFFF000061A3FFFFFFFFFFFFFFFFF737E7FFFE3CFFFF99B1FFFE6FFFFFFF000000B3FFFFFFFFFFFFFFFFEFB037DEFC9FFFFF3FFDFFFEFFFFFFFF000001B3FFFFFFFFFFFFDFFFFA11E7F0095BFFFFC07DFFFEFFFFFFFF000600B1FFFFFFFFFFFFCFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y55_N26
\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst30|altsyncram_component|auto_generated|ram_block1a76~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a68~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a76~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a68~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\);

-- Location: M9K_X64_Y56_N0
\inst30|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C007FFFFFFFFF7FFFFFFFC00000000000000000000000000000000004003FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000001FFFFFFFFFFFFFFFFF800000000000000000000000000000000000041FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000001FFFFFFFFFFFFFFFFF00000000000000000000000000000000000101BFFFFFFFFFFFFFFFB2000000000000",
	mem_init2 => X"000000000000000000000001009FFFFFFFFFFFFFFFFF000000000000000000000000000000000000047FFFFFFFFFFFFFFF00000000080000000000000000000000000000047FFFFFFFFFFFFFFE000000000880000000000000000000003C0020007FFFFFFFFFFFFFFC000000000080000018000C000000000DFE8610007FFFFFFFFFFFFEF80000000100000700180000000000000CFFF801C07FFFFFFFFFFFFEF0000000000080000038F000000000007CFFFEA1C07FFFFFFFFFFFF3F0000000000080000BF8E3F100000000FFFFFFB9C04FFFFFFFFFFFE310800000004090000D70C3F900000000FFEFFFD8C00FFFFFFFFFFFDC00000001006F80000820381F",
	mem_init1 => X"00000010FFBFFFD31BFFFFFEF21FF900000000A3EE7FFC00F03800C000000000FE3FFFD300FFFFFFF700FFD80000003FE67FF80E6001C4FF0000000FFFFFFFD001FFFFFFFF0007000000007FE67BF9FF0003FCFF0000001FFFFFFFF889FFFFFFFF0000000000207FC673FFFEFC03FECF00000EFFFFFFFFFE007FFFFFFE000700000000E00E23C400FCEFFEEF000007FFFFFFFFBF883FFFFFFE000000000000800403C400FCC7FCE100007FFFFFFFFFFFFF1FFFFFFE000000000007000003C407FC27FFE10000FFFFFFFFFFFFFE8FFFFFFF00000000028A008100040FFF3FFFFF00007FFFFFFFFFFFFA0FFFFFFE000000000070700006013FFFFFFFFF00007FFF",
	mem_init0 => X"FFFFFFFFFF07FFFFFE00000000000060000201197FFFFFFF00003FFFFFFFFFFFFF0FFFFFFE000000000300204003C1FF7FFFFFFF1000FFFFFFFFFFFFFF9FFFFFFE000000000B00008081C0FFFF3FFFFF0000FFFFFFFFFFFFFFFFFFFFC0000000001B38000080008CFFFFFFFF8000FFFFFFFFFFFFFFCFFFFFC0000000003C18800200008C3FFFFFFFC8000FFFFFFFFFFFFEFFFFFFC0000000001D00000200004FFFFFFFFFC8000FFFFFFFFFFFFFFFFFFF80000000800F00000000F007FFFFFFFFE00017FFFFFFFFFFFFFFFFFF80000000E01318000000C00398FFFFFFE00003FFFFFFFFFFFFFFFFFE00000000F00018000000000290FFFFFF600007FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y55_N4
\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & \inst30|altsyncram_component|auto_generated|ram_block1a84~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a84~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\);

-- Location: M9K_X64_Y51_N0
\inst30|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000007FE000000000001F7FFFFFC03800000000000007C0000000000000007E20000000000013FFFFFFC00440000000000000F8004000000001807E00000000000001FFFFFFC06040000000000001FF80380000000180FE800000000000006FFFFFF0000000000000007FFD0C000090000000FCC00000000000380FFFFFFC200000000000003FFC1F0003C0000000FC000000000000730FFFFFFC300000000000003C7F1C100FC0000000FC000000000000013FFFFFFC318000000000003FFFCC3083D0000000FD800000000000011FFF7FF83DC0000000000000FFDE7003C00F0600FD8000000000001F0FFFFFF8B8800000000000007F3FC10384071",
	mem_init2 => X"000F80000000000000043FFFFF9300000000000007FFEF0804030000000F80000000000000077FFFFF0000000000000007DFEFBF00000000001FB4000000000001C76FFFFF9200000000000003CFEF3E00000000003F90000000000000F01FFFFFF320000000000003DFEF0000000000803F10000000000000F03FFFFFF3E0000000000003FFE10200000000C03F60000000000003C16FFFFF7378000000000000FFE1A600000000003F60000000000008F3EFFFFF73E0180000000000FFC00000000000603E20000000000009FBFFFFFFF3F9000000000003CF800000000000C07EC00000000000003FFFFFFF71FE180000000000F200000000000000FEC000",
	mem_init1 => X"00000000005FFFFFFFF3FF6000000000002200000000000001FE400000000000008FFFFFFF80FFE000000000000000000000000001F8800000000000000FFFFFFFC3FFE002000000000000000000000001F9800000000000000FFFFFFFF7F7F00C400000000000000000000001F180000000000001FFFFFFFFF1FFD8080000000000000000000000C1F2C0000000000000DFFFFFFF007FF0C0000000000000000000000001F2C0000000000000CFFFFFFFFE7FE7F78000000000000000030400C0F5800000000000007FFFFFFF7FFFF9EC0000000000000000C6FD8080E5E0000000000000FFFFFFFF1FFFFFFC0000000000000001FFFB0000E3E00000000000",
	mem_init0 => X"01FFFFFFFD077FFFFC00000000000000011FFFC401CBE0000000000001FFFFFFFCCF2FFFF8000000000000007F3FFFFC038BC0000000000001FFFFFFFEEFF7FFF1801F000000000077FFF7748383C0000000000001FFFFFFFFFFD7FFF7F01800000000007FFFFFFF039780000000000001FFFFFFFFFFFFFFFFF80C000000000008FFFFFF4797000000000000017FFFFFFFFFFFFFFFFCCF00000000001C1FFFFF07170000000000000FFFFFFFFFFFFFFFFFFFB96000000000014FFFFF0F2F00000000000001FFFFFFFFFFFFFFFFFFF8200000000003FFFFFF0F2E00000000000001FFFFFFFFFFFFFFFFFFFC2800000000017FFFFF0E2C00000000000009FFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y55_N0
\inst30|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFF0800000000011FFFFF0E2C0000000000001DFFFFFFFFFFFE3FFFF7FFFA00000000003FFFFF1E6C0000000000000DFFFFFFFFFFFF1FFFF7FFFA0000000100FFFFFF0C4C0000000000000CFFFFFFFFFFFEBFFFFFFFFE000000030FFFFFFF0C4C0000000000000DFFFFFFFFFFFEFFFF7FFFFC0000000F1FC7FFFF1CCFC0000000000003FFFFFFFFFFFE7FFFFFFFCC0000000020FFFFFF3C9FC0000000000003FFFFFFFFFFFF7FFFFFFFFC00000000003FFFFF3CBDC000000000000BFFFFFFFFFFFF7FFFFFFFFC00000000003FFF3F383848000000000003DFFFFFFFFFFF7FFFFFFFFC000000000033FF7F397108000000000003BFFFFFFFFFFF7F",
	mem_init2 => X"FFFFFFFC8000000000300030B97008000000000003FFFFFFFFFFFF7FFFFFFFFCC000000000200000716000000000000003FFFFFFFFFFFF6FFFFFFFFCE0000000000000007266400000000000003FFFFFFFFFFEEFFFFFFFFCE00000000000000072E700000000000000FFFFFFFFFFFFFFFFFFFFF9E00000000000000062EF90000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000000000064FFF8000000000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000C5FFD0000000000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000CBFF800000000000003FFFFFFFFFFFFFFFFFFFFFE000000000000000CBC7000000000000003FFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"F00000000000000097C0000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000009F00000000000000003FFFFFFFFFFFFFFFFFFFFFFC00001100000000970000000000000038FFFFFFFFFFFFFFFFFFFFFFFFC00001000000002C000000000000003C7FFFFFFFFFFFFFFFFFFFFFFFC0001F000000002C0000000000000030FFFFFFFFFFFFF7FFFFFFFFFFC0000D000000003C0000000000000013FFFFFFFFFFFFF7FFFFFFFFFFE0000808000000580000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF000201000000050000000000000008BFFFFFFFFFFFFFFFFFFFFFFFFF08037D0000000B00000000000000089FFFFFFFFFFFFF3FFFFFFFFFFFF0000",
	mem_init0 => X"9C000000A00000000000000009FFFFFFFFFFFFF7FFFFFFFFFFFFE3261CC00C00C00000000000000103FFFFFFFFFFFFF7FFFFFFC7FFC683801C00030080002000000000011FFFFFFFFFFFFFF3FFFFFFE7FFEF93871FFF030000000C0000000000FFFFFFFFFFFFFFF9FFFFFFFFFFFF80870E7F000000000C00000000013FFFFFFFFFFFFFFFFFFFFFFFFFFF01C0F0E7000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFF87F1100F0C700004161040000000007BFFFFFFFFFFFFFDFFFFFFFFFF8FF93007FC70000C1C18000000000039FFFFFFFFFFFFFDFFFFFFFFF8FFF90033FFF0000008080000000000003FFFFFFFFFFFFFFFFFFFFFF8FFF90077C7F0000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y55_N12
\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a12~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst30|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & 
-- !\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst30|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\);

-- Location: M9K_X64_Y38_N0
\inst30|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"659F878FB58EE800000000000019F8767EF4C10C83EA53A418FA0903BD9F9F9FE5B4000000020500F813CDF61F52013E21813FBB3046B30CFDBDDF2B716900000000000C306700FFD00164BE66C14311E008CB83B1582C4F30DC00000000000020D600FF86C1428D199DF75FA100BE8327582046DF5C00000000000121CF00FFBBE041901A76261E24007D26360060BD04D400000000000121BF8007F0F85CFC8308D3463FE017963F24E4FE2BC4000000000000807FFC003C70A08A808346E27EFF8DA53F25CD1E75C0002100000001E33FFE000F1E06F12883E31079FE0D886F9FD6F68D800023000000C1617FFC0003E202A95C40AFB37BFD9085CFBF91F7",
	mem_init2 => X"680200FF0000000463FFF4000079FF9980DBAB3A5BDF40E52A7CEFD2B00211FF00000007E8CFF0000007C7AB4781170E7C2F07859AA6CBFC58021BFF000000009FEFFC0000003F03629976AA78AECDD020285DF9A0033FFF00000180B9FFFC000000007E5B2170B7F97D89E98FE27447A003FFFF000003C077FFFC8080004003BDB07C75E3FE35B9C59F570E0003FFFF000000667BFFFD000000800066EFA40E7BDFFE9C2BBD3F780003FFFF00000006EFFFFC000005C04C1B1C767EFC0D9FA74A616CF900F9FFFF00000000E77FFE000000C0EF0EE0F79670001F3B2D99080003FFFFFF00000001C77FFF000008007E03B8F5C0F00A1F1A797F400017FFFFFF",
	mem_init1 => X"00000000CFFFFF900000017F007924DBD87E0203F7D2C0181FE1FFFF00000003AFFFFF10000003F800017C7458E0010C3230EFF83F1CFFFF00000003AFFFFF00000007FF8001FC27690C7E001A813FF8F03CFFFF000000075FFFFD00000007FFE0001FE6747DFEFEA40039E0E008FFFF000000061FFFFD00000007FDE000008006C6FC150002784C0200FFFF0000000E9FFFFC80000007F9F018E00000007FF80019F0040000FFFF0000001E9C7FFC90000007FFF6E8F00000000000000042800000FFFF0000001C3F7FFCD0000027FFE7F1F00000000000000047800000C3FF0000003C7FEDFC30000E7FFFC23F800000000000000000000000213F0000003C",
	mem_init0 => X"7F6DFC1000007FFFC03F000000000000000000000000003F000000397D0FFC3000017FFFC03D000000000000000000000000001F000000397D87F03000033FFFC03E000000000000000000000000000E00000039FE47F00000037FFFE3BC000000000000000000000000000000000039FC47F0000007FFFFFFBD000000000000000000000000000000000079FC4FF0000007FFFFF89C00000000000000000000000000000000007BEC4F7F000007FFFFF098000000000000000000000000000000000038FF3F0FE000077FF1F836000000000000000000000000000000000032F13F0FA00007FFFF3906000000000000000000000000000000000033C1339F00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y58_N0
\inst30|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0007FFFF190F000000000000000000000000000000000075E13303000007FFFF190F000000000000000000000000000000000075C00301000007EFFFD08F01000000000000010000000000000000006BC0020D20000F7FFFFC9F00800000000000033F00000E0000000041EB80010100010F7FFF9D9F00000000000000131F803C070000000000E700010000000FFFFF841F1C000000000000131F8000037000000081C700014100001FFFFF111FB4000000000000003FDE037FE1C0000003D600000000001FFFFFBC1E34000000000000027FFFFFFBFBE0000007D600000000000FFFFFFC0000000000000000017FFFFFE3FBC0000007D600010000000FFFFF",
	mem_init2 => X"D90030000000000000017FFFFFFFFF880000079E0001D8000003FFFFFD100000000000000001FFFFFFFFFFC00080071E0001C0000003FFFFFCD10000000000000003FFFFFFFFFFF0000007060001C0000000FFFFFD8100000000000000037FFF7FFFFFF800000F2E0003C80000007FFFFF0014000000000000017FFF7FFFFFFE00180F2F00000000000CFFFFF600101800000000001DFEFFFFFFFEEE0018072E0000000000043FFFF6C00001000000000011FFFFFCFFFEEC80000F2E0000000000002FFFFEC000000000000000713FE1FFFFFCFC00003F3E0000000000042FFFFE0000080000000000211FFFFF7FFCFC00000F1C00000000000CFFE0F7C00001",
	mem_init1 => X"0000000000200E7F777FEEFC03004E58000000000003FFFFFFC080010000000000008E3FFF67CF8000004C78000000000001FFFCEDC00000000000000000000D7F07000080800E20000000000000FFDCFDC2000000000000000000017701000000901C800000000001077FFC7C42000C00000000000000006100000000003CC0000000000009FFFC7CC6000C0000000000000000400000000030FC40000000000008FFFFFCCC940E00000000000000000080000000F0FDC0000000000000FFFFFDCC9C1E0000000000000000000000000080DD800000000000017FFFFD00001E0000000000000000000000004180F9800000000000017FFFFC00000000000000",
	mem_init0 => X"00000000000000000101F2000000000000093FFFCD0014000000000000000000000000000003DA8000000000005D3FFFCF0004380000000000000000000000000C0773000000000000F8FFFFFF22001C000000000000000000000000BE0373000000000000D3FFFFFC3684180000000000000000000000000E0171000000000000C3FFFFFF0600000000000000000000000000000C0371000000000000FFFFFFFF8600000000000000000000000000000C0B750000000000001FFFFFFF860418000000000000000000000000000FF500000000000007FFFFFF9E84000000000000000000000000800007FE000000000000C7FFFFFC1E00000000000000400000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y55_N22
\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ & (((\inst30|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ & (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a20~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\);

-- Location: M9K_X64_Y70_N0
\inst30|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"802F84B02F903A08EF06830FD030FFE0AFFC30C7D001D64E3B0D245FFFA7BD8098E03E2FEF830306E030F6E02FD87187F04024CC2ACD807BFFE79B008860BA97E7991C06A020D4711FDA65272044E4C06A47903FFFF78938C221FA04F7C90003202072E01FDA4786A00530DC2F43BCFE3FF65CF89911B88B3B143478402020E00FD645F2602891DE0403FFFFFFE2043C978DD803BFC6023640222063885C4126982E1BFF0A6370C03FF213188D17F841FB23433D40622077C05A4AA788578FF7027F40003FE22990EA2766C1FB09033DC060ECF7C07750E73841ADDC050F061801B93803C22F23407A00039D20C070FA803ED18E28481FBD02820478883A4B23",
	mem_init2 => X"823FC3604E71070E10C1707AE03E9437F8217FB50681800D807B4F9B83FDC020464B0FDFF0C35470411E19CBF00C7D2F8702400C2621A3BB9CFD20006D264FC6B8010271830FCAA31C6C3F3206C24080267A67BE8FBB200044B208829403827081BFC4097C691F458AE423236F34AE7BA47F000170A60D944407C3B080FF6528A81CDE01CFEAF300EC84466F647F000190E785036E89F390807E3E352832DE02A7CE7782104507FFEC3B800187F484F19473F19B70E6BF3048318CB1653E3FE03B5A675DECFBC80080E47E4B40FEF1F90037BFCE203A8FE9C5B7C3E4800A6F73C47FC80100FE7FD8C8DDF3FD803FE59A000FA7C8E52903CC3AAD6973816FF801",
	mem_init1 => X"8A253BB448BEF665843FBDC8003A87C1C05C101F00C5687F81EBB80183A4FF28081E3D07603FC7F7005533F89164F805B097303F8CF8BE00F77C3F14290E3BA1F01FEF7E003473FAE211E85DDE06243F88F9FC087E718B1C650B0FE49007FFA3C00A77E3E57388820987F4FF097BEC207F808F9E2A9B0C105E01FF914013E3D5CF73982D74AF7C60096FAA335F83030CB8D1EFA87401EF5F4D7DE34707CC1F9C40333261C1EFF94FB5F27C0C6BCAEBB7F241633F95D7AD642DC819D7FEEF7610C1673C4F90FDCF2513077B11F1C013BCCBA08C00D0D101544DF70F184E27BE33700DFCFE07C0BF92D1C874D7FC20D661259342B86ECB70905217BE0F7009727F",
	mem_init0 => X"8702DFE99C6E3FC0070FD844C67087ADF2DCE638846FCEFDD8023E7A2F84A7D4D66033117F8F8088C6E007A120BED59CE70DFF7BF803067C5FE0F7DD4E343FBFFFFF422B9CE01ED10368D74DFE0DFF78DE03273EAFC019EB37DF9F3FFFFCC86E38F23ED7A27CF7C75A0997FC77030C3CFED0BFFAD1E7FE1F8161E19E67F23D874237F1074201F2FFF710839CFB8016FE2378798EFC1FC73E60E03D0F2207EC870031F737FFE0E3E9FF805BBF011C0983F80E84EC61C07C0B62DDFC860034C3BFFEF869F9FF480FCFC08E6403FB87FDE8F5C27CC3E5FEC98400177BFFFBFF74EBFE800DEFC41078639FC1E3F8C1C37D0B02CEF08C064FFF1CFFF7B0F9FF0002E7",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y58_N0
\inst30|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"94197F10E04FFFFF87F6FFFFBFFFFFFF000080D1FFFFFFFFFFFFE7FFEF7FFE988C3FFFFF9DBFC67FBFFFFFFF0000F053FFFFFFFFFFFFF3FFEFFFFCBB81C0FFFFF0FDCFF7BFFFFFFF00003053FFFFFFFFFFFFF9FCEFFE700033821BFF077FFFFFFFFFFFFF00001E51FFFFFFFFFFFFFEFF8F3AB0880E8F01FDE977FFFEFFFFFFFF00000728FFFFFFFFFFFFF71FA0114187C3FAF4230867FBBC7FFFFFFF000007E4FFFFFFFFFFFFF1F8C3F8CF34003D4186098FF9BFFBFFFFFF00003FF47FFFFFFFFFFFFD98A64981D015C30602D443D9FF7FFFFFFF00003FF27FFF0FFFFFFFDF6465067239FFFBAA0BDCE0C9FFFFFFFFFF00003F727FFF1FFFFFFFFE6C5AE04F0C",
	mem_init2 => X"1CFF0FA9B1C67E6FF7FFFFFF00003FF11FFFFFFFFFFFFCC6226C9AFFF023A37D6BFD41F9F9FFFFFF000003F11FFFFFF8FFFFFC6F8A3B1E80EC08A33C61D27716FCFFFFFF000000B11FFFFFF8FFBCE5EFDF3F1FC0F80C10BFA78ED3F786FFFFFF0000001C9FFFFF5E7BE7374DF8400F19BF2183786BB6803187FFFFFF0000307E4FFFF37FE7F7F4D8FA590000004CCD2029BF034441F7FFFF0000107F47FFFFF0C018600DFFC66F8007F89AC3E3DD01A54F5BFFFF000013FF23FFFFC713FFF0CFCC3FBC401C487E7DA170F77CCF51FFFF000033FFD7FFF0FC7F0E87FE003D899CCFF27E178FCEC0047E9FFFFF000001FFEBFE07FF016FFF3F000F8B3843FEFF41",
	mem_init1 => X"13DBEBC47C79FFFF0000007F35F81C2007FFFEFE8039C3FC0C0723E19F031B781E5C7FFF0000007FFA83F91AFFFFFFFE2003C1E006318DFCFC3AF07A30487FFFFD000000613F807E1CFFFF0F3E006001EFFAD6BEB03DA703EE110FFFF69BFFFF1F8103E00FFFFE073FE00023EFCF327F03E5E60FF3128FFFFF7EF00DF4C80C02EF3FFEFEFFFF0200F0487F0311E4E78FF9B84FFFFF0E00000BDFC0387E7FFFFFC7FFC000037817F481603387591843FF37638A15A19031F037EFFFFFFFFFC0C0064FC0E40F218DED116C3E7FBFE36000774001CC7FE7FFFFFFFF83E6964FED641F001FEFA4343D7F018F3FFFF0000E7CFF8FFFFFFFFEC1FB99E51E3FF8001BFD",
	mem_init0 => X"0AC237FF680FFFFDB403DFFCE7C7FFFFFFFF03FBFC149F9D90491FFD490F03FDBCBF9FF26017FDF07FE3FFB9EC7E43F68B2669FFB05C1DF9F1C97BFCD437DF16C00AFEF8FFF01FFE67FC83DF972BFBFF02FA3E61FD3F74FFE8000003000FFFF37FF9FDFE03FC07F18B97FE6201EF13E77C3EACF7A800000E7AFFFB0FFFFBFFE4817807E437582DF223F68F81A6FE38D7B00000E08381881FFFF9E6009F78237B24E6076107CFCBBBB6FC3C7F6000002827C62033FFFFF0003FFC7FFD60E3E7E085F7F1FA4EDC3F7F400000501E011FDEFFFFF8002FF87FF852508785ABCFF8792E8CFF7F000000791CE33FFFFDF1F800DFC1FFF19159E704BF3DBC06368C7E7F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y48_N0
\inst30|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F008DCEF3BFC07F1E1EE7C0F638FF58800CFFFFFFFBDF0A1FF0000D0DEE09F7F9FFEF3F1E1EC78220EF1958C00BDE63FFCE7B082FFF081CC3FF0FFFF07FFDFF0F0E07B20581495CC10FFE687FF67DA80FFE044803FFC1FFFE13E7FF07C786656C0BDA9FB39F8E2FD73F0359AFFC01A343E731FFF82FC7FF87C7020750BB84E7BFBEA013FFCF03783FFC0243C271FFDFF86017FFC0C3F4674647EFB7BFF6E08FFFFF82E81FFFE201700CFFDFFB2007FFE0F1FC44935F78BF3FF79D8FB6FC428087FFC000E40EFE7FFFFDC0FFF0739872A8B373FFBFFF885FFD2E63EBF7FFFF804C0F07FFDF6C017FF033F0D618CFEF3703FFA04E7FFFCFCADBFFFFC0223F83379",
	mem_init2 => X"F78017FFE780095C3EE4C2707FD80567FFFF7C8F9FFFC04030FF211DBEF00FFFC381524EB3B47AE07FFC70E7FFF79C1F5FFFC7020A7FC1879EE04FFFC1FCB2895E9585607FFC59FBF6B4FC41EFFFFFC0007FF89FDFE00F78E0FC46B990AF9B607CFA49FFB3B5FC0FE7FFFFE807FFF81FFFFF8000E07DCC5AF0CDDF813FF264FFF13FF1B797FFC796B2FFFB5FBFEF800300BF9938B7D0D100FFF476DE300F9E8DF9FFEFC315FFFFA5FFFFC0003B0F732EF8BE806CF9E005BD400D0183FCFEC2FF797FFFFDFFFFE001218FE06FCDFD007FDBE709FDC09C91B3FCFFE0FFBA3DF4FFFFFFE0038F00E6C942F1E7FFDFF105B7F8CE3329F27FFFFFFF7FBE0F99F8FE0F",
	mem_init1 => X"8B00B15FF2F5FF9FFBDC841598EDBA29FE3BFFFFFE8DE00181FFCE077800FE6AEBF2FFFFFCC55864DDBCF248FF9EFFFFFFFFF001006FC00038036CD9C783FFFF38903C6CDFF6EE1CFFCCFF3FDFFBFB00006FFCC0000F8CD2E273FFFFF25078EF1F636C9CFFC47F7FFFFEFF8C0103E7C01C1CC8B7FFE7FFFFF8484BB710BEDC9CFFFBEC7FFFFE5EC28003FFFC034211FFFF87FBAFF0F035C3F5FF9C78FFFCCBFFFFFA6FD01C03FFFC1F0001FF7F41FFFFF9A239F2EEF0D160FFFC537FFFFEBFD9DC0DFFF83F5003F7F70077FFF9E079FE6E70C560FFF171FFFF9177BFD787FFF078740FF7F68799C0FEE4FFFF4A30FE6007FFA1FCFD921D0FF7C2FC07E967BC8F",
	mem_init0 => X"FE0247811ECDFFFF421A44C0F801B67E0E900C43FFFDF038FEEFFC8C7F914007703D1BBE880ADFC03FFFCBCFF4057AF0081F10013F2F7F9E3F8C1070F0301FBF5E1A7F00FFFF7E60607FEA8E00009001FE532F0B9F007C7C77187DFF1C112B00003FE0120FBE220F87500003F23843FFEF97A5FC0F4033FF8EE6F300CFDF0FC079F02F8760F98FFA001FFFEFFFE58B7C0C0313FFBEA8C7001F1C52FFFFF17C463818AB25E001822D1C9F8CFF8D8607B9BCBBCB00CFFF748FFFC3B042FBFAD102BEF7D3FF3F30FC4F809E009C3533CA0000000101C08FB063DFDAAF3ECCB74E4323C0E24FC5BF869DBFE2CC0000000400001FF07C7FF8BE996F280F2019AE71E3",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y59_N0
\inst30|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000005CC23E9F0CFFF0000003F87791B84D8EC23107BDF3017C07BAD000018D887AF0EFFFFE000063F8C781ABC167D1EC0BFFF1625103F5B000119B04E9DB9FFFA00E003FC1C001FBA524C78F0DEFF1CC8330DBF000068C19833C57E7F8FFC01983C00DD32AD991B980FFF01EC5B4C8F00009DD62ABF053E3F8783647C7C3944295C73DDF94FFF3261E88FAF000729A6413E040FEFF1E0FC7CF83FE0320770F16D8D8FB236FA87D7004F6BACA4F01601F2FE181E3EF83FF81410D0104FDB9EB23277876700CE1616D9C13E091BFF91073DF307FCE3E15D11E7FA5098977F837F00260EBF6EF3E0060BDFF321C823CFF1A3A1004021EFF07959F9E171008C8E0E",
	mem_init2 => X"CFE3E03EC0FBFF90CE23E7F0AA139ED8E5CFB6657C10F0ED0008D44DBFE3C0FF93BFFFF03627FF78AA349ED1F7CB97E426488E63007234F9348F80FFC18EFFB21F77FFE09F1835E213DDC7A23007CE2E001161E14A0F1FFFA31F0F14028BFFF8E42763ADDBFF67C3005FE32A002443E3770E1FFE6C160E38435BFFF7C43146843BFF6FD481FF9B930005C0C23E1C1FDEC0058C0A21A8FFF69C36CEA87BFEEFD4CBEF041501CDC1470F303E09E007460300D4E3F2D6046298793EFB644778035303B9806E5270FE3C80068300446A40E87132D0560371F8C20A65548D0380006D3830F26F800263002015606C563EE4782311E5410B00045D019904DC7C00D298",
	mem_init1 => X"401D40903A0B802D4B4EC8203301C1F13148C3AEF2110C98F210C0D6800028020204003125D3B06093E903A19985E1C730201D19F34002B5450367C0E4667FEE28C3C299B3CBC8A89DC1FEBB3C0011126040372E0617E6E0C1B0B0D675FB75F17BFB28809F65FE1A9FC011102011654740935FF95E91000A4DF943EE33F32D848CE11F0D240191B12008286393068BFF2698600E20524EDC33F50D528FB80D8B24C0B223C0162E9EC50583DDC987D8066FB611BED3BF4F680B800008F7C0351B8C2D3187C91703FF218010322C6D16EC17B74F48B8003806F480353B802D99DFA1172BFE31C016036AAB35CC96BE4FBC3C000403F8402447802C9992E30CEB7B",
	mem_init0 => X"01903F01208469DED6FC7D1092400407E87224C69FE6839BDF3D0BF9A2E16FC102B66A7C30E438886C0C3C816852A0F21FE7F4C4072EEA6E836C5F80D706663FB4E638687C003C00C0522EFA0FF3E495F87FC88C4A5DB4021C96860F34667461200000C0A8707E7B7FE174F1FC77B08C5AA79F830BE066071C1E6230F0E20071F0706F65AFF12EE3780DE814FE43403C07C1470F10FD75106E08088CF0706E75BFF31E31F80CA89F95430100FF02A91F5B7F31107E040FB7F0304EE3BF7B1C58D079228B9DFBF7A03F83AE1CC81E99838E6093F1F030CEE13FF938CD9058B4071833FFF0001B2F9E81BC3808E700D0FFD030DFE0BFFC7A2B9042330B392705DF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y55_N0
\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst30|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst30|altsyncram_component|auto_generated|ram_block1a36~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\);

-- Location: LCCOMB_X65_Y55_N10
\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ & (\inst30|altsyncram_component|auto_generated|ram_block1a44~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	datab => \inst30|altsyncram_component|auto_generated|ram_block1a60~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\);

-- Location: LCCOMB_X65_Y55_N24
\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\);

-- Location: LCCOMB_X65_Y55_N30
\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\);

-- Location: LCCOMB_X47_Y54_N20
\inst9|$00000|auto_generated|result_node[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[4]~15_combout\ = (\sel[2]~input_o\ & (!\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & (\sel[1]~input_o\ & \sel[0]~input_o\))) # (!\sel[2]~input_o\ & 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & (\sel[1]~input_o\ $ (!\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[4]~15_combout\);

-- Location: M9K_X64_Y10_N0
\inst29|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF000000000000000000000039FFFFFFDDCFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000031FFFFFFD9CFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000171FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEC0000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE600000000000000000030FFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF70000000000000000000CFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFEFE0000000000007F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000002DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000002DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE20000010000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFF000000100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F7F7FFFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF0CFFFFFF000001164FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFEFFFFFF8000001007FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF07FFFFFFFC800000017FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFE03FFFFFFF8800001D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7EE3CFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF7E610EFFFFFF0000017FFFFFFFFFFFFFEFFFFFFFFFFFFFFF77FFFFFC06210DFFFFFF0000017FFFFFFFFFFFFFC7FFFFFFFFFFFFFF77FFFFFC03733BFFFFFE00000F7FFFFFFFFFFFFFC2F1FFFFFFFFFFFFBFFFFFFCC1708BFBFFF000000D7FFFFFFFFFFFFFFE73FFFFFFFFFFFF3FFFFFFE20708FFFFFF00000017FFFFFFFFFFFFFE781FFFFFFFFFFFF3FFFFFFE003303FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\inst29|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000FFFCF7FFF40000000007FFFFFFFFFFD80087F0001900000000000000FFF1F6FFF10000000003FFFFFFFFFFF9010BFC000004400000000000FFF3F2FFB00000000007FFFFFFFFFFFD600F840000040000000000003FFFFAFF3000000101C7FFFFFFFFFFFFE8FF8FFFC0000080000000000FFFFAFF6400000000CFFFFFFFFFFFFFE0FF8FFF1CE000000000000007FFFB7FE400000000FFFFFFFFFFFFFFC3FF7FFF7FC000000000000007FFFBFFC40000009CFFFFFFFFFFFFFBE7FF7FFFF10010060000000003FFF9FF80000066F8FFFFFFFFFFFFE3FDE0FFFFF01B123E0000000001FFF99F000001E261E7FFFFFFFFFFE7FC00C5FF30F9827E0020000000",
	mem_init2 => X"FFFDCE800003FFFFDFBFFFFFFFFFFF92FFFFFFFFFE80068F8E4407F8FFFDEF00000FFFFFFFFFFFFFFFFFFF927FFFF93FFF800600C0000600FFFDFF00000FFFFFFDFFFFFFFFFFFF1F0FE3F937FF61640000000200FFFDFF00000FFFFFFFFFFFFFFFFFFD1FFEE3FFB7FFE7640100000780FFFDDF00000FFFFFDFFFFFFFFFFFFFBFF87FFFFFF9CEE48F844107C1FCFDCF00003FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFBCEE7C9FC410201FC3DCF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFC9F8210011FC1D8580003FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF07FFCF33790319FE0D4780001FFFFFFFFFFFFFFFFFFEFFBD7FFFFFFE1F7FFFD88C060EFC090780",
	mem_init1 => X"003FFFFFFFFFFFFFFFFFFFFFFF67EFF7FFFFFFFFF89C063FFC010380003FFFFFFFFFFFFFFFFFFFFBFFEFEFFFFFFFCFFF00180367FE180300003FFFFFFFFFFFFFFFFFFF7FC7EFFFFF7FFFCFFF9C383B7F130C0300008FFFFFFFFFFFFFFFFFFFFF6FEFFFE0FFF97FEFFC003F7F9F0E0100019FFFFFFFFFFFFFFFFFFFFF6FC9ED833FF97CFFFF30007F9F0E0100007FFFFFFFFFFFFFFFFFFFFFE7DDC1FF0BFFFEFF016300F908070100007FFFFFFFFFFFFFFFFFFFFFC7DEEF833FCFCF0FF077F3F30006008000FFFFFFFFFFFFFFFFFFFFFFE673F16E07B4C70FFFF3FFF30007008006FFFFFFFFFFFFFFFFFFFFFFFFFBFFEE87B5BFFFFFF0FFFF0001008007FFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFCF9AFBD3EFFFFC0FFFF0000008002FFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFBBDFEFFFFFEFFFF000000C000FFFFFFFFFFFFFFFFFFFFFFFFC3F3FFF999FFFFFFFFFFFF000000C003BFFFFFFFFFFFFFFFFFFFFFFFC3F3FFFFDBFFFFFFFFFFF7C000004001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF78000004008FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFDDF7FFFFFFFFFFFF00100400FFFFFFFFFFFFFFFF7FFFFFFFFFFFF7F99BBFFFE6FFFFFFFFB010040CDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF000040C1FFFFFFFFFFFFFFFAFFFFFE7FFFBFFFF77FFFFFFFFFFFFFFFE004400DFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y22_N0
\inst29|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF0000007FFFFFFFFFFFFFFC607FFFFFFFFFFFF37FFFFFE003F33FFFFF0000001FFFFFFFFFFFFFE003EEFFFFFFFFFFF3FFFFFFFCF2733FFFFE000000FFFFFFFFFFFFFFCC67FF77FFFFFFFFF3FFFFFFFFC3773FFFFE00000FFFFFFFFFFFFFEF00F036F7FFFFFFFFF9BFFFFFF383673FFFEE000000FFFFFFFFFFFFEF807012FFFFFFFFFFF1F7FFFFFF871F7FFFFF000000FFFFFFFFFFFCFF8003C679FFFFFFFFF8DFFFFFFFC5D7FFFFF60000027FFFFFFFFEE61A3C070181FFFFFFFFF8FFFFFFFFFFDFFFFFEC000003FFFFFFFFFFE00810000001FFFFFFFFF8D7FFFFF7FFFFFFFF00000007FFFFFFFFFFE00000000001FFFFFFFFFC7FFFFFFFFEFFFFFF0000000",
	mem_init2 => X"7FFFFFFFFFFE00080000000FFFFFFFFFC7FFFFFFFBCFFFFFFC000001FFFFFFFFFFF020000000000FDFFFFFFFC7FFFFFFFFEFFFFFE0000003FFFFFFFFFFE0008000000007DFFFFFFFC3FFFFFFFFFFFFFF600000063FFFFFFFF7E0000000000003FFFFFFFFD3FFFFFFFFFFFFFEE00000841FFFFFFEF7F80C18000000003FFFFFFFE36FFFFCFFFFB9FBC0000063DEFFFFFFFF8860000000000180FFFFFFE3EFFFFFFFFFFFF0C0000003FFFFFFFFFFDF60000000000003FFFFFF73FFFFFFFFFFFF380000011FFFFFFFFEFFFE000000000000073FFFFFFBFFFFFFFFFFFFFE0000017FFFFFFFFFFFBC000000000000001FFFFFF9BFFFFFFFFFFFF0000000FFFFFFFFFF",
	mem_init1 => X"FF1C000000000000001FFFFFFDBFFFFFFFFFFFF000000C7FFFFFFFFFFE3C000000000000011FFFFFFDBFFFFFFFFFFDF000000FFFFFFFFFFFEE00800000000000000FFFFFFDFFFFFFFFFEECF000008FFFFFFFFFCFCE008000000000000003FFFFFDFFFFFFFF708FC8000087FFFFFFFE7BFE00040000000000000FFFFFFEDFFFFFFFFB8C00000006FFFFFFFC3FFE00000000000000000FFFFFFECFFFFFFFF11C0000003FFFFFFFFB31CC00000000000000000FFFFFFEEFFFFFFFE0080000007FFFFFFFF3F08000100000000000000C7FFFFEAFFFFFFCE1000000007FFFFFFFF1FF8080000000000000000C7FFFFE3FFFFFFF0000000001FFFFFAFFF02100000000",
	mem_init0 => X"0000000000007FFFFE3FFFFFFF0000000003FFFFFFFFF00000000000000000000000FFFFFF3FFFFFF80000000003FFFFFFFF1C20000000000000000000008FFFFF17FFFFC00000000003FFFFFF7FF800020000000000000000003FFFFF1FFFFFDC0000000001FFFFFFFFB800030000000000000000001FFFFF1FFFFFD00000000005FFFFFFFFB8000200000000000000000000FFFF0FFFFF80000000001FFFFFFFFFB8011E0000002000000000000E1FFFCFFFFF80000000003FFFFFFFFF98000300001C0000000000000FFFFFEFFFFF00000000189FFFFFFFFF98000E00C0000000000000000FFFFEF7FFFE0000000018FFFFFFFFFFC8E01E10408100000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N2
\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|ram_block1a68~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a68~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a76~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\);

-- Location: LCCOMB_X63_Y22_N28
\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a84~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~29_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\);

-- Location: M9K_X51_Y19_N0
\inst29|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F0000000000000000000000000001FFFFFFF2080E01FFE1B0003FFFFF0000000000004000000000000033FCEFFF303E0F01FFC3BC003FFFFC000000000000100C000000000037FFFFFFF8FF0F1FFF834C003FFFFF0000000000000CFF0000000001FFFFFFFFFFFF8F3FFF8340001FFFF78000000000000C7F0000000003FFFFFFFFFFFFFE3FFF85C0001FFFFC000000000001FC3F0000000003FFFFFFFFFFFFF3FFFC8680001FFFF00000000000007E7F0000000003FFFFFFFFFFFFE3FFFF8680000FFFF0000000000000345F0000000007FFFFFFFFFFFFE7FFFF06800005FFE400000000000066FF800000001FFFFFFFFFFFFFFFFFFC06800005FFE60000000",
	mem_init2 => X"00003E7FFC00000001FFFFFFFFFFFFFFFFFFC1C80000FFFE6000000000003EFFFE00000001FFFFFFFFFFFFFFFFFF03D800001FFE6000000000003FFFF600000001FFFFFFFFFFFFFFFFFFC3D8000001FF6000000000003FFFE400000001FFFFFFFFFFFFFFFFFFC1D80000097F6000000000003FEFE400000007FFFFFFFFFFFFFFFFFF00D000000107100000000003FF7FE7C00000007FFFFFFFFFFFFFFFFF03D00000010F8000000000001FFFFFC00000007FFFFFFFFFFFFFFFFF07D00000000380000000000007FFFFE00000007FFFFFFFFFFFFFFFFF07D000000003800000000000037FEFF00000007FFFFFFFFFFFFFFFFE07A000000001400000000000F3FF",
	mem_init1 => X"E0F00000007FFFFFFFFFFFFFFFFE07A00000000000000000000077FFFDF00000007FFFFFFFFFFFFFFFFC07A0000000000000000000001F7FFFF000000067FFFFFFFFFFFFFFFC0780000000000000000000001FFFF8F800000006FFFFFFFFFFFFFFFC0F40000000000000000000001FFFE1E00000000E7FFFFFFFFFFFFFF80F40000000000000000000000FFFE7C0000000037FFFFFFFFFFFFFF80F8001000000000000000000FFFFEEC0000000010FFFFFF7FFF8FFF80E80000000000000000000003FFFFE80000000000FFFFF801FE0FFF80E00000000000000000000000FFFFE00000000000030FF030000FFF00E00000000000000000000001FFFEF000000",
	mem_init0 => X"00000010FC000000FFE01C02000000000000000000009FFEE7C000000000000000000000FFF00D02000000000000000007000FFFE40000000000000000000000FFF01C00C00000000000000000001FFEEF8000000000000000000000FFF01800000000000000000000043FFF430000000000000000000000FFE01A0000000000000000000010BFBC000000000000000000000000FFE01A00600000000000000004803FF8030000000000000000000000FFC01A0060000000000000000580FFFEE00000000000000000000000FFC03200000000000000000000347F3FC00000000000000000000000FFC0300000000000000000000070F21F8000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y12_N0
\inst29|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000FF80300000000000000000000080FEFF0C0000000030000000000000FF803C0100000000000000002080FFFF5A0000000000000000000000FF803C0000000000000000012080FFFF58000000000E000000000000FF0035000000000000000001C3C0FEFFD8000000FFFF910000000000FF0030200000000000000000C7C2FEFFC8000000FFFFC1007CC82000FF003030000000000000000C9FC0FFF8C20000003FFFF9C110C02000FF00783000000000000000011FC1FFF0480000001FFFFFC338002000FF0068C000000000000000031FD9FFF8400000003FFFFFC178002000FF00618000000000000001000B99FFF0C00000007FFFF7FCFC004000",
	mem_init2 => X"FF0078390C000000000018011CB7FFFF00000000FFFFFF1004030000FF00781C80000000000000031937FFFE0000000047FFFFFF00000000FF00400EC00000000000000619B7FFFF0000000007FFFF3C00000100FF01C004000000000000000019BFFFFE0000000007FFFF1000000000FE01E00000000000000000011DFFFFFC0000000047FFF13000000000FC01A00000000000000000011D3FFFFC0000000007FFF1B200000000FC0BA00000000000000000011F3FFDFE8000000007FFF00000000000FC0BC00000000000000000083B3FFFFC8000000007FFC00000000000FC07C00000000000000000313F77FFFC300000000FFFF06000000000FC074000",
	mem_init1 => X"000000000000003FBFFFFFFE2000000000FFF00000000000F80F4000000000000000007F9C9FFFE68C0000000227F00000000000F80F8000000000000000007F1FFFE7EF0C0000000002800000000000E00E8000000000000000007F3FFFE7FDC04000000002000000000000E00E8000000000000000001F3FFFFFFDF00000000022000000000001E00D0000000000000000001FBFFF7FFFF00000000102000000000003E01D0000000000000000080F1FFF6FFFF7000000000000000000027FE07B0000000000000000007F1EFFFFFFEC00000000000000000083FBE07BC00000000000000004DFB8FFFFFFFC000460000000000086FFFFC07BC00000000000",
	mem_init0 => X"00000DDFF0FF7FFFFC000F000000000000DFFFFFE0F7C00000000000000061FFF8FFAFFEF80007010000000061FFFFFFC0F7E00000000000000001FFFEDF0FFFE1807F200000000077FFFFFFC0F7F00000000000000001FFFECF0FFFE7F0FF00000000007FFFFFFFC0EFF80000000000000009FFFFFFFFFFFFF9FE00000000043FFFFFFFE1EFF800000000000000FDFFF3FFFFFFFFFDFFE00000001FFFFFFFFFE1EFE000000000000000F9FF6FFFFFFFFFFFFF6000000003FFFFFFFFE1CFFC000000000000007FFF47FF3FFFFFFFFC600000000FFFFFFFFFC1CFFE000000000000003FFFEFFF7FFFFFFFFE200000043FFFFFFFFFC1CFFFC00000000000012FFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\inst29|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFF0000000FFFFFFFFFFF83DFFFC00000000000012FFFFFFEFE7FFFFFFFC000000EFFFFFFFFFF039FFF800000000000009FFFF83EFF3FCFFFFFE000000FFFFFFFFFFF073FFFC00000000000009DFF9F7EF6FFFFFFFFF000007FFFFFFFFFFF873FFFF80000100000009CFF9FFFF8FFFFFFFFF000007FFFFFFFFFFF0F3FFFFC000402000003FFFFFF7FCEFFFFFFFF8F000000FFFFFFFFFF0F3FFFFE0000400000021FFFFF3FFFFFFFFFFFFF00006FFF7FFFFFFF0E7FFFFC0008400000000FFDFF0EFFFFFFFFFFFC00006F7F7FFFFFFF0E7FFFFFFF19040000038FFDFF068FFFFFFFFFFC0000063F7FFFFFFF0E7FFFFF009F8FC00001FFFD86009FFF",
	mem_init2 => X"FFFFFFF800000739FFFFFFFF1C7FFFFFFFCFDFE00000FFFD87001FFFFFFFFFF800000060FFFFFFFF1CFFFFFF00EFDFE000003FFFFF007FFFFFFFFFF880000000FF7FFF3F1CFFFFFF07EFDFE000007FFF0000CFFFFFFFFFF880000001F87E00FF39FFFFFBEF1FFFC000003FFFD00067FFFFFFFFF800000000009C007F39FFFFFFFFC7FF7000003FFF180C77FFFFFFFFF9000000000000010039FFFFFF7FE3FFF800003FFF801C7FFFFFFFFFFF000000000001000073FFFFFB37FFFFF800003FFFC10017FFFFFFFFFF000000000000000073FFFFFF07FFFF9800000FFFF80007FFFFFFFFFF800000000000000067FFFFFF07FFFF8000000FFFFC0007FFFFFFFFFF",
	mem_init1 => X"E000000000000000E7FFFFFF42EFBF9000001FFFC10007FFFFFFFFFFF000000000000000EFFFBF3E20213FB000001FFF800003FFFFFFFFFFFF00000000000000CFFFE701807E8000000067EFC01003FFFFFFFFFFFEC0000000000000CFFFC0008000000000017FFFC00007FFFFFFFFFFFF80000000000000DFCE8000000000000000FFFFC01007FFFFFFFFFFFFE0000000000000DF0000000000000000011FFFF03C072FFFFFFFFFFFFB000000000000DC0000000000000000011FF93000077FFFFFFFFFFFF0000000000000B00000000000000000003FF90000077FFFFFFFFFFFFF800000000000B0000000000000000000FBFF001863C7FFFFFFFFFFFFC000",
	mem_init0 => X"00000000E0000000000000000000E1FF100060FFFFFFFFFFFFFFC0000CC00C00C0000000000000000000FEFF000040CFFFFFFFFFFFFFFFC01C00030080000000000000000003FFFF000001FFFFFFFFFFFFFFFFC01E3F0300800000000000000000033FFF00000FFFFFFFFFFFFFFFFF871F7BC300000000000000000000003FFF0000CBFFFFFFFFFFFFFFFFC0FEE3C3C000000000000000000000FFFE8000009FFFFFFFFFFFFFFFC0F0C3E3F000000000000000000003FFFC8000411FFFFFFFFFFFFFFFC07FC7FCE000000000000000000010FFFE8000FF9FFFFFFFFFFFFFFFF71FFFF840000000000000000000103FFF8000009FFFFFFFFFFFFFFFFF3C7FF003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N20
\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|ram_block1a12~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst29|altsyncram_component|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\);

-- Location: M9K_X64_Y27_N0
\inst29|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C077C78BFA80C800000000000E07FE0A800B6A0DA60D2157F041EEE3E063CFDF8888000001800000038BFFF9421E417E7E74C179E6114D83C363DFA789750000000000000187FF7E90FEF0BE7538BEE21E013B53CEFFAFC6C474000000000000072FFFFECFFF7AAD1E6201803C714915F8FC20202616000000000000063FFFFFE3FFB9D13589D9E0BFFF86EC79FB66F4C6040000000000000C5FFFFFFFFFCFFE86572C80EA1FC01A20F3E659F2840000000000000C2FFFFFFFFFDE0AC048B9198010678B6470CBC1828000000000000008DFFFFFEEF6F90128801CEF9261F0FF7061540B300000000000000009DFFFFFFFFE4D015C41524F8503F8A6729FB302",
	mem_init2 => X"F40000000000000000FFFFFFF87FFF46E0C054CD8600FB70C56CA4928000000000000000030FFFFFFE607F2DBC1EE8F183D0FB4300AE9CFF2000000300000000019FFFFFF02007C94D368B55C7413336F55DE3FFA00200030000000006FFFFFFFC000007AAAF8B4B04827295311F0407A0020007000000000BFFFFFFFF000001C655838A1C0A8240246012020002000F000000002DFFFFFFFF8000007F8F57F194294163D04641800000000F0000008015FFFFFFFF0000000D27AD8143F7F858B7E0C0000000000F800000801F7FFFFFFB8000000F2E286F387D7EE4D27C000000000087000000047B7FFFFFFFC0000001C01E6D43E0766506200004000000CF",
	mem_init1 => X"F8180180AFFFFFFFFC000000001E67BA9D003FF3AF880018000000FE3F100380DFFFFFFFFC0000000000DC7458011C7CA0440000000010FF7821038097FFFFFFFC000000000003FF8B0C00FC4D0100000000108FF0000781B7FFFFFFFC00000000000019CB83FEFF58000000000000070000078367FFFFFFF8000000000000308039180A30020000000000070E040F03747FFFFFF80000000000000000000000000000000000000300040E0770FFFFFFF8000000000000000000188000400000000000000000400FF0FFFFFFF8000000000000000000000000000000000000003084C80E90FFFFFFF0000000000000000000000001000000000000000000380E",
	mem_init0 => X"80FFFF7FE0000000000000000000000000000000000000000004308E80FFFFFF8000000000000000000000000000000000000000800E200E807FFFFFC0000000000000000000000000000000000000008046860C803FFFFFE00000000000000000000000000000000000000003C61E0C003FFFFFE0000000000000000000000000000000000000002F603E0C003FFFFFE000000000000000000000000000000000000000FF603E0D003FFFF18000000000000001000000000000000000000000FEF1FE0D4007FFF9E000000000000080000000000000003100000000FF81FE1D0003FFFFE000000000000080000000000000077BFFFF0000E38FFE1D0003FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N30
\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ & (((\inst29|altsyncram_component|auto_generated|ram_block1a28~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\ & (\inst29|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~26_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\);

-- Location: M9K_X64_Y24_N0
\inst29|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"1C1CCC02013C07F3C3CF82CF1CF02577FC47791C9F0423707FFFF7078FE09F0600B6FFF1C3EF85C234562567FF439BFD968513601FFFFE33E3F0FFF600B79EF1C1E004B0675F35A3E773BFD9678598310FFFFF7FF9FC1FF280007920E0E0B906FED2AF84E60FB7FCDE30753ACFFFFBCFFC371FFF00003720F0E03F9518515784E407F3FCFF303784FFFFFFD7FE0FFFFE80C06FE0F1F93984511FE7C4E08723DFCFF02DC6FFFFFFE1FF87FDFE01E007E0F830BB984A138F0CC08F00FE41E429C337FFFFF1FF46E3FF000801F80EFFC0FAC8ED3844000D00FF603C1EBFB7FFFFFB7FE03FF8833E00F00E7FF061A740F1CFF00440FF70DC1E3193FFFFFFDFE033F9",
	mem_init2 => X"820C00708E7FE4148C58C987F03405FFFBCD7F87DFFFFFFDCDFC001D800001F98E0FE1AAC256491FA00201FFFCCF1C96ED7FFFF7FFFF000798000D180F81CDFC5E9DB38FB30A09FFFCFCFDE9E73FFFBFFFFFC087DC0000004383B962902FC69FF30D09FFFFFCFDDCF3DFFFFFFA9FE00F7E78000001C033A2F4CE2C1FF209C4FFF3FDD186FBFFFFFFCD83F0073FFE000001E066CC33D0BE7FFF0B5EDFFA6F9CDEFCFFFFFFEB005B00FFFF800000788CDAFDF0FFD3B70F81BFE64D00F0FEFFFFFF968000007FFFC00000381FBE6DF81F80E79C897F7E9C9076FF7FFFF675D000003FFDE001083F8B2545A20800648F04F7F8EE31E7FF3FFFFE08A0000001F82C03",
	mem_init1 => X"01070EA172200060043E8415D8ECA9E5FF8FFFF809700D8001FFCC03201F01D5C901002303FB596DDDBCF970FFCFFFF8100865F4007FC000381FF326C030006304FCBCEAD7FAE130FFE7FFFC082410C2007FFC80001FFB3E7BE04007B83179E31F72A3A0FFFFFFFC00650003C107E7801EFE973E1F184000BC084BB790BEA2F0FFFDFFE00019A4400003F2E01FF9871A20337E00FCE015C2F5FE2100FFFF7FE0005D90001003FFF81FE3EF180000FFFBFCF2B9F06EF14280FFFF7FE00014C081980FDFF87F06EE1C00027FDBFC6339FE4E713680FFFFBF80001938FFD78FDFF0FC77BF0CE38799C4FE6427EF0A375980FFFFBDE000B2167FE3FFFE07FF67FF87",
	mem_init0 => X"760207811F4E07FE42054AC00007D7E006800DFFFFFFF038FEAFFF06FF800207103C0F3E080590C8000F047834057FEBFF9F1061FF2C7F0BEF8C3010F03C0E9F12055100001FFE36004DF7CDFB039001FE432B0BBF811838737B39FF360F4300C01FE0120F9F17E4FE000877F2B0738BEFD772741EFF03FF8EDEA300DFCF0F8079FE9F651F048FD201B97FAFFFC0F97C4C4F03FFBED0B9003F38F2FEFFF83F62C7FDA9F6E1FF002F3CF5D37F887D83BDBED81200FFFF749FFFF8FF710405D0D2BDE0007F6054FFFE8B7FC09EBCCA2A00F807A103FE80BF612007A4DEC1281027C1FF1CEE8471869F3880000000F000007F03FF4580075C19E657F196F0F70FEF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y28_N0
\inst29|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFEA369189EE0C3FC080003C7C00641AC8E420EB9C7E3117C11AFDFFFE876721C70A4FFFE000003C781065A9376C193B0A371A1C100C3FFFF4864CF71DD03FFE00E003F870FFE80B528C3B6F233F15DCB30CCFFFFE073E6333C01FFF8FFFE9F0E07FE3742D8B936F717F10ECD10C3FFFFE420986BC710F3F87C19CE4C067B8E9DC67D206B07F3173F00E77FFF0560929347903EFF1E0067DC3E38FB3D777569272AFF352F8860FFF00101330E7C1203FFB99E378C7E10717D8D156B024D6AA22FA0323F310F00DA9CD81A01FFBF39889C7F803EE315D57180450BAE3790113F3C1706026007FFE23FFF35668EFF00AA05100F71A04F07873FF6057B343C073",
	mem_init2 => X"4F48FFFFC0FFFBEB346F3803AD2180D71214F7657EB3F6FAB31740365F81FFFF847FFBCDCE6F100CAB08DF57080F97E23FC02F7DF38D421D8421FFFFFE7EF3A02566001480259C53C80FC7A236E0C7BCF36C801148273FF7CDE38015909B0001CA19B86C0C0FE7885A0FE372FE580015720F3E7FAC090000A95B8007CA1D7DD78407F7540D63D3DAFE9A00333C0E7FFE300A80CA3269F00FF82DF18B8407ED97E16D0C18FE30003F1E1F7BC8E004C0208934F8A2C81AF5FE26DFFB861554375BFE1A201E5018FE030005730C4693FF984E4B7F54DCAFF80398ADB088FE100036301CF835800592F9536D7F904D40BBF0DCFFED490D1331D2FE4620247959D047",
	mem_init1 => X"C002F1EF8BB2FFD075B0B0279CFF41F1B4000022ED846025F010C0A9000341E1F3D5BFCB3A380163C81E03B0924DC1C83FE8E0EBF03A014ABD08BBFFFC7A401E771C60598C3F0B8A5049FC341FE0C4EF602837C1FE183ABFD595BFAC7204C4F7A40F288CD3F0BE130E20C46A200965B8908CA3BF9E971FF50E21BB6D9C0F2ECBCBF1132C4E20D448202E8A1C430151F43A9A7FB07F9F98D3580F0FC7CBF00039F48098D9602E4D616B93DDC1D7B7C779440DE19208634F33CF8203C8E980886BC86DAC78A04A7DFD079C17FC2E1ADAE788624F7285E000CFF88088DFC02DA63B511ADFFC52990BFC6F0455CFE9606DF01EEA0066F000A8BFC02A3E5F13112773",
	mem_init0 => X"623E73FE295BA9DFE81870B90F12008FF040283EDFE70A7C6330C3F981C17B3F0341AA7FDB18308D063430217040200A9FE6C30AE102467FA56C72FFC521AA7FD81E340804C21030F000218A0FF089610240388BF69D9FFEFCC96E07C31E74421F820160F001188B3FF0890F042849BFAFAFC17CFFF2EE05634E640A5C420771E0613287AFFBC1148C6518200A73E083FFC1410F6A1E66D10E0A43BCE0614083BFFB614E0833591005FBF7E41382AFB4EC2E755007105FF7E0614593BF7E61B60025DB80E4FBFFFFC0FBB3B4C42C36030720097BA060D4143FFF627210240408E63F1CDFC61FEB9EEC307A488316423F2020D694BFFFC1C4101D8314457F004F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N16
\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst29|altsyncram_component|auto_generated|ram_block1a36~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\);

-- Location: M9K_X15_Y24_N0
\inst29|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A43FFFE4074FFFFFDFFFFFFFFFFFFFFFFFE000600DFFFFFFFFFFF7FFCB7FFFE332FFFFFFFFFFFFFFBFFFFFFFFBC000201DFFFFFFFFFFF3FFCFFFFF5F9604FFFFFBFFFFFFFFFFFFFF338000201FFFFFFFFFFFFDFFEFCE1E13C318FFFFEF7BFFFFFFFFFFFF040000300FFFFFFFFFFFFEFFD1EDCEB781CEFFFFF9FFFFFFFFFFFFFFC0800112C1FFFFFFFFFFF7BFDEC519F1D00ED96BCFFFFFBC7FFFFFFF8000019801FFFFFFFFFFF3FFF9FFCB1F0023437BFBDFFFBF7FFFFFFF000000C919FFFFFFFFFFFDFC873F769055F8F8242BBF7E7F7FFFFFFF0000007D9DFFFFFFFFFFFFF59AD94C69FFBC5683F21F3E7FFFFFFFFF0000007CCFFFFFFFFFFFFF97D603F17C",
	mem_init2 => X"1CE8225731C793FFFFFFFFFF0000031E0FFFFFFFFFFFFF566279677FD0022C82EFF1761BFFFFFFFF0000019E0FFFFFFFFFFFFF5F8A7001DDF4006CC79C2D756191FFFFFF0000009E3FFFFFFEEFFFEEAFCF30203F90832F05586117787B9FFFFF0000000707FFFFFE71FD412FFC5A200010031C08D4FA72261C3FFFFF000000038FFFFFFF7D090C1C385CEC040083B214BC3BFC44905FFFFF0000000387FFFFFF1C180747FFC283C00195EA2128DFFE255A6FFFFF00000000C1FFFFFB9000FCC6C83AC2601E073D08186004B4CF4FFFFF0000013FA7FFFFFC00F37FFF8000719CC719DFE90FCFFEEB1ED3FFFF0000001F933FFBF0FFC6863F800D13F9C1872DF8",
	mem_init1 => X"2F83DF3708FBFFFF0000001FC9FC23DFFFC0FFFCC03843FC0C4639F9D802F0170193FFFF30000017E5D03FFFC687FFFC3012C1C0161005FFD43A7705CD39FFFFFF7F00F03E41FFC0081FFE077C006003ABF2361C903D85DDDDCDF3FFFFFB1F7F0101FF00011FC0007FC0000FFF8E0B8103E57F9D1E8CFFFFFF7E101FF0C3F8C0601F00300FFE001FFBC8D08111E036D91B8EBFFFBF0B00002B838000701FB201C7FF807077C01FDC00F01ECF18F273FF3B63E615C7E0008027FFFF03FFFE0FEEFDC300FC0CE387EF185F1FFFBFCA80278F99000C7FFFFFFEFFE01F3FC7C7CD640F8B9B3B8C33AFFFC3C800031FF00E5EFFFFFFFFFFC0070ED69FFE33659393F9",
	mem_init0 => X"0C2FADFF039800064B610FEFEFFEEFFFFFF81F04F6BB3E1EF882BFA1490FDFFF7D40200D9901FDE7FFFFFFFFEFE01E096E00CFDF8001FC48F9C9377FF8CC01C92C0EFFFFFEFFFFFFFFE07E00683B0EE1E8FCFE61F97F9BFFFFFFEF78F009FEFFFF1FFFFFFFE07E0E65959C3DB230F3836C3E8FFFD7FFFFB0C07FF18FCF7F3FFF9FE3FD1BCE488E1F98096F81B4EE01FF4FFFFF9F7DE00CFEFF7FBFFFBFC3DC0491F7F1DEF8B0071BB6FC17FF9FFFFFD7D9C633FFFFFFBFD8FF81DC1280F7E6FF7008013ACADD12FF3FFFFFABC3013EFFEFFE3818FD07E207835386FA443000786C9E13DF7FFFFF861C0239FFDDFBFC01FE0FC61E3579C73B44826026348C119F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y14_N0
\inst29|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFE78FB0EC117668E09FE7072023D22CBFFFC53A005C825165ED0018C4E7BF90E611372EE09B1614202354189FDDCA38101C164666CD0018C07F8F98C313DE37E1D99813402354981FD94AD8501D120656C70019049B8BF8AFD7DB0622CD930BC02378B88BDB523CC03F02D413431C70003F27F84F0F0B8B0BED85FEC023293C8FD67A8FD057E009324BFFFF603B1E38871F0BCB9BE6C6FE806721988DDF58D94814383B066F7EE7F8F31F18CF3F02C183EBC27C80472D93C7C859D8705858961C5FC803FBC7CF90DAF723C1F3ABC72F00470C0BC7475118F4644A1F0E878F0079AC2383CA3C13E032B48F3F40C76D0B81C6C5315867A81E82828E00086CCF83",
	mem_init2 => X"46F403E0027B1F0EA0C717CAC78E9F88D83E886680810C0080FB6C9343E001E141F7DFDEC0C70E8840C61A94D0132AFE8083DCB0E45FB7F9C8E901B0456FDE8F3006875D80E3C93CFC5BF6438887831BE10667FF6138D89800B7C8047843E5988C01C5F6C44EF40616C0605C788B67FBEC7A000800F7790EA00FFC48870077F7E41911F8B586C0FFEB3B426BDC6F04000077CDE0AC0BFEE881863EC7C83718FD5B8F48FCD69B47FE723B06208305FDF0C6F3FFEDE3181F6AA8005942593F601DEDA563DF31388330006EFCBDEAFFFF0580580790600718111936CC9AACF56F727868C10100AE4174F05FFF02838600A4007FBC30D9AF7D3C0C73E9727C4E8801",
	mem_init1 => X"08817069F6FFFF82CE0000C6002DBC0199D4DFFF1D1AE8767E0E380D0102FF2DF697FFC127C00058005F2F91742BC7E4AE28B01EFF6E940050329AE7DDC3FC40B3C4801480396FB0E51387DD41B8A41EFF2E3C007C008076F8937800D0D00002201567F3B8730B92B7B8147FF7B738205E02013A69B4F3E02CF80011A029DFD121660BAC0740AC7FF6B762334F03701EBBFC1350341C71D3358F8E91B2D80F1CAE78D2367E1E804DFF824F7C55C6004E72041FC7AA7F1CEA40D801F50216A61FBF9EC00FFFE288FD3AF880E191000EEFF53705FD7491C174B2DF8D0FFDD9E023FFF3887EC7DC60E009800FFFF831879AF113F1B8A884B09FEDC9C205FFEBE033",
	mem_init0 => X"83FFA0111C68DBE0719FDB8366F0C0ADB7E02647E7F47C787FDAA17837FA40381620C1C005DF93164DE043E1E5AC5563FFE01E587FCE5C091FFF08382A3400C03FFF6D14BDC00371416B15A3FF601758FFC60C3B5FF7267417DE0E80119CF49239C2837741931C83FF2103787F670C3CBFFED01311E707800421EAE6C7E3024621C41118FFB1003E1EFC870C3FFFD98B0378FFC00E9F1C5CC7C0020A41E40C30FFF80237FF7ED2ECBFFFA469019C3FF91F0E8B29C7C9034301623DB1F1B00335F7CFEB755FFFF038D0862F9D2EC786798F870343431320BBF1304111EDCFF575FFFFEB1C7C18580800C1F0F3C38382CB6C3168B3F80679007FB1D4D5FFFFFD14",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y22_N10
\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a60~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\ & ((\inst29|altsyncram_component|auto_generated|ram_block1a44~portadataout\))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~24_combout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a60~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\);

-- Location: LCCOMB_X63_Y22_N24
\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~25_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\);

-- Location: LCCOMB_X63_Y22_N14
\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~28_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\);

-- Location: LCCOMB_X47_Y54_N16
\inst9|$00000|auto_generated|result_node[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[4]~13_combout\ = (\sel[1]~input_o\ & (!\sel[0]~input_o\ & (!\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \sel[0]~input_o\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[4]~13_combout\);

-- Location: LCCOMB_X47_Y54_N18
\inst9|$00000|auto_generated|result_node[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[4]~14_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & (!\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & 
-- ((\inst9|$00000|auto_generated|result_node[7]~0_combout\)))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & ((\inst9|$00000|auto_generated|result_node[4]~13_combout\) # 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datab => \inst9|$00000|auto_generated|result_node[4]~13_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	combout => \inst9|$00000|auto_generated|result_node[4]~14_combout\);

-- Location: LCCOMB_X47_Y54_N8
\inst9|$00000|auto_generated|result_node[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[4]~16_combout\ = (\inst9|$00000|auto_generated|result_node[4]~15_combout\) # ((\inst9|$00000|auto_generated|result_node[4]~14_combout\) # ((\inst7|$00000|auto_generated|result_node[4]~3_combout\ & 
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[4]~3_combout\,
	datab => \inst9|$00000|auto_generated|result_node[4]~15_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \inst9|$00000|auto_generated|result_node[4]~14_combout\,
	combout => \inst9|$00000|auto_generated|result_node[4]~16_combout\);

-- Location: LCCOMB_X47_Y54_N28
\inst|blue[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|blue\(4) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst9|$00000|auto_generated|result_node[4]~16_combout\)) # (!\load~input_o\ & ((\inst|blue\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \load~input_o\,
	datac => \inst9|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst|blue\(4),
	combout => \inst|blue\(4));

-- Location: M9K_X78_Y40_N0
\inst28|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF8000003F80FFE3FFF80003F803FFFFE9E1FFC000F013AFF807FFFFFF8000003F81FFE1FFF80007FC07FFFCCFFBFFC0003027CFFC07FFF3FF8000003F83FF003FFF000FFC1FFFFFFFE7FFE00238276FFC07FDF8FF000000FF03F0007FFF000FF83FFFFFF6000FF00FFC478FFC03FFEC6F080000FE07F0006FFFC00FF87F3F380E003FF003FC4E1FFC01FFFFFF0000007E0FD1006FFFC13FF8FF3F7E38003FF01BF84E1FFE01FFFFFE0000003E0FD0003FFFC03FCBFE0708000041F011F0DC3FFE01FFFFFE000001FC0FD0001FFFC0FFC3F80000000000F0F100953FFE00BFFFFE000001FC0FC0001FFF00FFC0F8C00000000030F821BD3FFE00BFFFFE00000",
	mem_init2 => X"0F81FC0000FFF00FFC0E040000000003F7C23313FFE05FFFFFE000001F01F800003FF001FC3E004000000007C3C03A13FFE00FFFFFE00000FF03C000000FF001FCFE0000000000072FC0FA13FFF009FFFFE080007F07C0010007F001FCBE0000000000033F017322FFFC0DFFFFE0C000FE03C0010001F007F8FE0040000000010098F763FFFF833FFFF00000FF07C000001FFC06FE3A0180000000110018F72BFFFFC13FFF300001FD03F0014004F807FC3E0080C00000010010C76BA0FFC07FFF301003FF03F0000000F007FC7E00180000010300018739007FC0FFFDE01003FF03FC0C0000F807FC7E00100000010307038718001FC0FFFDE00000FF039C01",
	mem_init1 => X"C000F807FC7E0180800000010F030498003FC0FFFDA0000FFE03F001C003FC07FC3F01F00000000900830CFB783FF0FFFF10000FFE03E01D0003FC07FC2FC1F080F8FFFFC0868F7FFC01F04FFFF0000FFE03E00D8201FF81FE0FEFFC887EFFFF3883D91DFC00F00FFCE0003FFE03E01F40013F80FF0FFFFFFFFFFFFF03861F9FFF00F807FF80003FFF03E01F0007FF83FF83FFFFFFFFFFFF018C1F7FFF01FC03FF80003FFE07003F0003FF83FF81FFFFFFFFFFFF00CC1CFFFFC07C07F780003FF803803F4007FF807FF01FFFFFC7FFF830CE1EFFFF803C00F2E0000FFE03E03F403FFEC07FE00FBFF8071FE0E38C107FFD003F007FA0000FFF03C01E001FFFC0",
	mem_init0 => X"7FF00F1FF0000744C38C317DFFC03D00FF00000FFE03803C0003FFC07FFE000F80000000030C127DFFE03F00FE00000FF807C07E003FFF00E0DE0003000000009C08533FFFC00C0032000007FC03C03E007FFFFA009FF00000800000FF0C7A0FFFE01E0072000005FF0F003F00FFFFFE001EFC00F0F1FC001E0C180FFFF01F003E000003FC0F801E03FFFFFE0000FFB8F3FFFC000C1D200FFFFC0F0022000003FC0F807C00FFFFFE0001FFFEF3FFFC008C14220F9FFC1F407080E007FC0707FC0FFFFE7F81011FFFFFFFFF12CC30363FFFFC3FC07080790FF81FC77C0FFFFFFFF30007FFFFFFFF9F0038363FFFF03F80F0007FFFF01FC3780FFFF7FFFCC001F9",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y47_N0
\inst28|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00003FFF7DFF9FF0001E0FFFFFF000002667C3E0000000C008FFFF3000007FFFF9FF0FF0003E3FFFFFE000006C06FFC0000000C0087FFF3007C00FFFF9BF0FF0047E7FFFFF000000680EFFF8000138C0087F7F006FC007FFF99C07F000FC7FFFFD000000680FFFF830017C8308FF7F006C0061FFD1D803F000FCFFFFF87C0000C91C7FFCFFCC7FC10177E39FFFFE007F3FFE00FC01F06FFFDF004000D81C7FFEFFCCFFFC00F7FB87FFFF003FFFF000FC0070FFFFCFC0F030D81CFFFFFFFDFFFC00DFF8C70FFF003FFCF004FE0078FFFFCFF907FCD01CFFFFFFFFFFF8009FF8E77FFF703F7FF000FE00386F7FFFFFFFCFD43FF7FFFFFFFFF8019FFEE7FFFFF03F",
	mem_init2 => X"FF4001FE003C7FFFFFDFFFFF9C3FFFFFFFFFFFF801BFFFE7FFFFE00FFFC001FF803C67F9FFFFFFFF9C27FFFFFFFFFFF900BFFFE7FFFFFC0FFFC001FFC01E00F1FFFFFFC0AC43BFFFFFBFFFF9003FFF9FFEFFFD0FFFC000FFC01F0673FFFFFF8E2C43EF6E39FFFFFF00BFFFFDFFFFFF0FFEC0007FFC0E0607FFDC9800208307EE807FFFFF00BFFFFCFFFFFF07FEC0007FFC07008000008800408007FEC03FFFFE003FFFFCFFFFFF03FE0003FFFC03C00000010000498007FFFFFFFFFC003FFFFC7FFFFF03FF4002FFFF03F000000001C4D98067FFFFEF3FFF001FFFD8EFFFFF87FF4003FFFF01F806000267FF9918E7FFFFFFFFBF001FFFF8EFFFFE83FE0003FF",
	mem_init1 => X"7F033C0403E37FFF8330FFFFFFFFFFBB003FFFFD7FFFFE03FEC003FF7FC03EE0FFFFFFFF03E1FFFFFFFFFFF3003FFFFFFFFFFE03FEC0039FFFE01E3FFFFFFFF103FFFFFFFFFFFFF0001F9CFF7EFFFC09FFC0003E8FE003BBEC1FFFFF09FFEF3FFFFFC7800003FFFF7FCFFC0FFB00003E3FE003FFF80C000019FFFF0686040480003FF7FF7FFFFD03FFC000FF3FFFE17FC0000000D9FFFD0000E07E8001FFE6FFFFFFFF03FFC0008F3FFFF07FC0000000C9CC00000000000001FFE6FFFF81FC07FF0000478FFFF00600000100B800000011800000017FFEFFFF00FC0FFF000060062FF8000000311F380000007FC0000089FFFEFFFF7E7E03FFD0000000007E00",
	mem_init0 => X"000F7FFF38000001FFFF000009FF3FFFFF837E07FF00000000003FC01FFFFFFF7C3C6EFFFFFFFF0507FFFFFFFFBE7E07FE008018000027FE3FFFFFFFFFFFFFFFC7FFBFF5BFFFE9FFFFBE1C03FF800000000007FF1FFFFFFFBFF7FFFBC33FDFFFFFFFE0FFFFFC1C09FC000000000005FFFFFC7EFFDDC7FFE7FFFFFFFFFFFFF9FFFFF4FC1FF8000000000004FFFFFC7EFF9F8311E3F7FFFFFFFFFFFCFFFFC03E1FFC0080000020007FFFFCFFFF1E00008080B7FFFFFFFF58FFFFC07C0FFC00000F0000007FFFF8FFFF3E00000003E7FEFFFFFFC0EFFFC0FC0BF800020000400070EFC0FFFFFF00000000E6F0FFFFFFE0EFFFC01C0FFD01000007C00070CFC01FFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\inst28|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFBF0438360FFFE01F40F000FEF3F00F83FC037F723EFFF80061FEFFFFBB0818781EBFC01F80F400DFFFF00FC7FC24FF09FFFFD70000003FBFFF1819303F3FC03FC1F700DFCFF00F83FCA7FF9FFFFFFFB00000303FFFFE31343037E17FC0F100003FC02FC0E027FF83FFFFFFF80000001FFF1C70381027F17FE03800003FC0FFC0E035FF007FFFFFF98000001FFF0C7038040FF17FE03800003F806F80603DFF003FFFFFFFE3FEC01FFF0F7034002FE17FE03B00003F00FE00E0F5FF001FFFF1EFE7FE001FFF6E706C300FE1FF40E700000F809E0000FFFD021FFFF1EFFFFE001FFFE07060706FE1FF00EC00011F019E00003FF8023FFE787FFEFEC01FFF",
	mem_init2 => X"007631C4F7C77E007FC0187E00FC01809BE000FFF9A01FFF0C0301FC0070640FFFC3FC01FFC026FC01FC01003B8000FFFC0009FF000300FC0061577DFFC3F000FE0003F801FC0000338000F3FC000BFF300000FC0041EF7FFF1BF100FF001BFC01FC008033C000F3FC000FFF2010007881C9CFFFBF03F900E6001DFC01F0000137C000BFF8009FFF00000770C1C98FFF8702FF00600067FC07F8000007D0003FFC009FFF000003F2619DFFFA000FFE000001E7FC0FFC00002F90003FFC007FFF10000FF0639FBBF10007FE8000019FFC1BEC000137C0027FF8107FFF00000FF0E137B080008FF0C00000FFFC1F7E000287C0007F380FFFFF0081FF01033F2180",
	mem_init1 => X"009FF0000001FFFC1FFE024003C0007FFF0FFF600008FE00023FA8003FFF8300000FFFC008FF00011FE0007FFFFFF000003FFE00223F6C003FFF83C0000DFFC00BFF00013BE6037FFFFF800000FFF00C02FE1F3C7FFE0000000FFFC009FF1806FFFE007FFFFE00060CFF000F02FC1F7CFFFC000001FFFFE000FF80061FFF00FFFFFE00060EFF004FE2F11FACFFF8000001FFFFE0001FC003FFFF00FF1FF200003FF000FF02F27FFF7F19000000FFFFF001FFD003FFFF1BFEEFE000F0FFF0077E82927FFFFF870200007FFFC0183F81043FFF8CF9FFC0001FFE3001FF1E9AFFFFF9FF800000FFFFE0003F8900BFFFFFF0FFE01EFFFE0003FF1C849FFFFFFC2000",
	mem_init0 => X"00FFFFE0000FFFCCFFFFFFFCFFE01FFFD804FFFB0D059FFEFFF8E00000FFFFC0000FFFDDFFFFFF7FFFC07FFF000EFFD31D5F9FF80670000000FFFFC0008FFFFFFFFFFF70FF00FFFE003FFFDF395F030006E1400000FFFEC00C0FFFFDFFFFFF200001FFF801FFFE005B0F00007FC00000003FFEC0000FFFF9FFFFFF000001C00009FFC400DB0E000000800080003FF7F0403FFFF9FFFFFFFC0081F0001DFE00039B4E00000000000C01FFEF000001FFFFFCFFFFF0000380003FF20000134C000000000000017FFF0000073FFFFFFFFFF0000F80017FF000001761C0000000000000FFFF3000000FFFCFFFFEF0001F043FFFF00000266380000000010000FFFF30",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N4
\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst28|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\);

-- Location: M9K_X78_Y52_N0
\inst28|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"25A0D9A6CEF8120002FFBFF3FE197F057E2C2CE29AC9220390B3DADFE7EC6792814BC200387FFFFF03A1FF97BE25BBF1809E87D2F612985E4294EF2B58870400FFFFFFFB87FBE707EED9AFF9E6AADD9A3FE1FF904EA74C5781BED800FFFF7FFFC8F1FFC1089467C6F2132841D65AB096D0A451FBF21D0000FFFF7FFE0D0BFFC048364F942F8977EE9C039C7579278766E4FA0010FFFFFFFE5F7BFFC4A3917D88CD537FC6DE205C5D284B72929AE40030EFFFFFFE56F1FFEFF4122B94C98660DBD7318D9644A5167436060000FFFFFFFE2E297FFFE3C49BA8F31D4275B5A7328FA26687E7EB020000FFFFFF189958FFFF1E60073F49924FFC8237B79FF7F82954",
	mem_init2 => X"E1020000FFFFFFF89991FFFE041F6EDF671218D524F04C2FC881D019B6000094FFFFFFF0199FFFFF1F6E00105802F8D540AE2389A9C836BDB7020000FFFFFFF67F3FFFFF3FE1F4A7C95075A74BAE73A602B4563375030000F9FFFFFE597FF3FFFFFF1FE321F03E39C875A978FD891F688902000478FFFFFC127FFFFFFFFFC00EF7B965D52E748378E0125ADA940C001F7FFFFFF8043FFFFF7FFFC0016A921037E8A61EF943AC72B3BE0C001F3EFFFF79063FFFFEBFFF8030707CD96BBB16E03C1D5C682DBE00801F187FFF3E0E1FFFFE1FCF80383EB2DFE617F236786CB80AEF9C0180F77E3F7F9E4C87FFFF3FE7E0718E8E6CAAED779681CC5142194C0F80FF",
	mem_init1 => X"07E7031C8E0FFF44FFFDC000060018CEC5212A99770C18253E0083FEC0C6030CF803FFC6FFFDC00701C796C44B799C7C43393FE7FC001FFF878C030DC007FFE6FFFFE0000078ED72FA8DF644C31EFFFF70001EFF0F9C030AA403FFE6FFFFC000007E3C963E156246EA73FFFF700000F7E098011A4C07FFE7FFFFC000000FC336803EC710B7E9F9FFC000007FE0000170CC01FF47FFFFC000000FB1FFFFE867E0F807F9CF8000003F000001E49F01FF40FFFFC0000001F07F6187AF7E4013FFC00000001F000001EC9801FF00FFFFC0000003E03FF81800E0008FE7C100000004000007DD1C00FFC0FFF18000003F007FF138FF8000CFE00000100007000007D8",
	mem_init0 => X"1C00FFC0FFFF8000007F03FFFF7FFF8003CF80000200001F00000FD01E01FFC0FFFE000000F803FFFFFFFE80003FC0001F80000F00000E531E31FFC07FFC800003F003FFFFFF9300003FC0007FCCF004000038F33BB17FCF3FFC803003F003FFFFFF0000003F0000FFFEF000000070B33BB17FCD1FF8000003F607FFFFFF000000FE0073FFFFFC00000001B37BB07FCC7FF8040F40FE07FFFFFF9C08083C0000FFFFFC00000001B37F803FCF7FF8040700FF0FFCFFFFFF04F8FE0033FFFFFE00000001207F003F9F3FF8000C0178077CFFFFFE003FF807FFFFFFFF80000021327F80FFDF3FF8000003F80FFCFFFFFF001FF00FFF7C0F8FC00001813A7F80FFFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N14
\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ & (((\inst28|altsyncram_component|auto_generated|ram_block1a27~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ & (\inst28|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\);

-- Location: M9K_X78_Y46_N0
\inst28|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"9A3EFFD4F31C000C000000309000080003380473FFC100007000130FF23B626C6A1C200C00100073000000008F7E0073FFE102003000161FC4040242725FF000043C00638000000FDFFF1011FF7000000400200F06F25EFECF397000078206F3E0000007FFFF4E7CFE300000200042CC2E933C03A14C1FA1E974E7FE380000007FFFC3237EBE010073020B8D9FD4A03E3801BCB5D03DDBC3B000040FFFF800E2F7BF000070000F93A3801F93AE2CA382C47BD6A690000000FEF810CE77FF00000002346E10B7B75151A012E5BB9C0C430D000080EF98384F37F0000000003085D256EE61A8425DD81A12A27087040000EF001F0F9FB00300040105FAE63089C2",
	mem_init2 => X"236534E5F4B6F63FB580060CFC0C1FC5BF81F000064018BAFF8AA37426D980787C1487F1FAC8000CFC9C03C79F81F0013FE27810ADB30D5D930CF8B379F2234D18300004C01C80D34D800003E063725D8606478746BE30450E8800ECC3F00301C08000FFEDA00000E9827BC0240032E647229BAF5D556A4D086902016800307F6FE0303F1C574F0DC38B666FFE8B7F3F05EB41452FD300607F00127F67E0003257786F2200022447FC6B70F511E39C4D4D5300E0000013F8FBE0119328F075F2346E96A318C74372B9F57E2D3A338000E00013FF9DE60E52E00E81929E3808B36F17A57A002EDF888096C000F70001FFD6E7C496C6B887DF999EA519EA6C82B8",
	mem_init1 => X"33C1D7F14B4EE000B08000381A6E5B027FC08527FCEBDD012DD528A1939028FBDF62C000FFFF601F2DF92E21C6E86FAB70DDD2202987A7AFD3E943740417EC0000B6FF0665432389C8FB3F076E0CE14E4DF4855108FD55DE2C582C008254031EC0D4671907F6FC007CE0C1185373F1A1E425C79A6D36380000B1100D5EEA3B72FFEF90300C3F00740BB947BD2AC4DA8A65D7040043E5870266035F805FCFFE01C7DFCFFFFDB845AB89BFE089A31030007D19179F455E7CD87807FF03FFFC30D9FB85AD9B0C1C18E9C9AFD800B5D7100F0610F81F83C7FFFFFFC033225188322067246722D91A6881A7B9FFF7A5F067F7260FEFFFBF83E38B4D70E1121D934EC9",
	mem_init0 => X"9FE0E5910051F3D7B9620DFF12CE49E7FF83C30787EF9654689F81E39009ABB92ED00776273DF73F0177C390EBDF5CBBE262A702A00EF3C8191E0D99F880008EB5FAF33F2E70A7FC6F0E1DE4E889DEE0FDFDC76595E205F8E900C07183E7811C3F59E5EE060C68FBEBEDEFB536B0EA51473B9B78E9E3FCD263886E983F799E409E11D8EC38EF1C355C017F75AADFF22C6BFFFEC2BEEFCCF3BF60A2009863AC67776629D4E88F0A9E077745205EFF7F35BAD913DD3FD9F0263AC1A1C1212BEE565B977CF853421CE12FF81FC125D943AE6DDAF7E63B877DC22512CAFA3DBE1C409C135A437FFFFF15F104577FFA05777E931928EEC7AB53CB3D25981F44231532",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y38_N0
\inst28|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"EC2126E731E6F734DD7F82089A3BEC4A6277C1176244AA25E001460453F322F90FFD5206DDAF99E394AE1AC84441A83E68D59055F00043203DF2321937ED2D14CEEC0ED12D0938245063E9B692BD39C7F80084D59F192CE0603ECED37338B88FC64C12332988F6F7ABEB9708F0002EAFBE53ECE0823858FB7378AB3DF40B7E5B3E9012333E31EF62F00012C5B7F781F04689781D160E396A1E041C5BFC90E8F4C0B4EDDDF300C002C0FB9DFDF3C0FC9D00DFC4174EBD5517EFDD09F52ABFEB414D0000346B4843F0FFD40E1EB7103A1846DE962AFB6B6DC0632447C5CF000056B1E380F274801708F680C01EA897A1A83839AE582F1815E8AF80000553F8CB76",
	mem_init2 => X"7480178996584640B6BCFBBC7233C37800C9746AC3C0002FC6F7361B7EF00E0FA27E076AF5D2124C721DB61818E7770AF3C0004DB201C26466E042FF18F1077A606CB5B0733D150EFB84F218EAE00044E601FF63A3E00F78DEFBA8C43EBD7A24FC19803FFCC4EAF9F4E0000562F37FE27F878000EE38063E764B7C07F115E63D73F448FDFD00000073FF63701C318003093C509A448A267FBF0B395F20672C47FC00000070005EB73F664400396637F34F4E28030F3E18B9E61CFF7CFE000008070481FDBC003001E1A7F9D6E805607C0E2B93FB38AB5F06FF80000CA9228161C3033703FF7C25CB45739F8F99301B57F8C1E1A0FF400008E7BE453C9E87FA0F",
	mem_init1 => X"EF66289177C5006F79D2B0459AC3BD79FFB000FFA27732FE6EF83F1F583CC904D7410000EDD7D104442DED19FFF0603FF8AC6B1E4787BE80343C0DC4ED9300400C0A9048D7BC9EF7FFE9403FC86B94BDFB851CC07130624D6669C00044BA44C3187BD940FFFE007E6018C1E3FAFAD9F023E25B880F204000441EA10777B955B6FFFD08308FA78542D1C90FBF2EFB9424804B3A5317B1FF5CB1019390FFFFA2F007FEC5D1A5910C1C60ABECE76EBECFF9FCF353F139C1DCB0FFFF1C380665D7DB67E0A75CE7B8AD2BFD194BFBFD97C9FF9C842273FFFFCB78009BDCA22822E7BCBCFC18BB3571562A01C35FEE054C11403FFF9E3081F3393048838F8E38EAA308",
	mem_init0 => X"9BF5C6D96DB4F99EEFF9688FF80FE9A60300AFC677FD1E388C85F10B804F719112CD8B26319AE61F3FF84FB700F08A44BF00FE01FE439A95D9745F17FCFE10879F9775BBFFF0A17EEB41C5DDEB3AFF81F5B86BF5A9E687B8739BA9AEDC80427EE0F03EA1DF5CB800861EE102E5CC73804AC767F4C45D8CE0D5EC847490733DD477705E03AF0449C503C9E16EEC7952B24BCACC26A7FD21FCBB3D183FF9C6F0F1AC8287E8A23B6C3F63125FD075C668BC3EB11FFC21E35D293F0720E3806D81E11C6E7C40E798211371DE9EF7B96EAA7002E05BF0007F5F39501519961E73EAEB21FFA95B5B3128D29717C120FF0F7DDFC3BD7F10063773842CBFF6B4975B49D1",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\inst28|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFF684B3019E11DE0BFFF97267E711B1EC6C6BD7F24465D8884937AFFFE095817013F4FC010FC09BC7000348456E2B1EB8C4B6CDD93C0ACFF800E05A85D1F3EE720F7846769CFF132B33ABC0619036B35455EB6FFC01320DE38F29C278E403E2B99472A8061EDB7AC23C572906E2B2AFF80FA3F8323CBEE80099C825D394A39C9C16A70C49AB150B819AF53FB00FAE4397D86F199F940ADC47BD86A95A8E3F5758AF1E12522D6CE7100C26032B01E4E6E8145DA35778C601306D16183DCE0F27D57DA9C200124EC2CDF600E1755C6D42C6483E9E64FEA7703F51CA701B939F88001CC2A7A6E1687ACD38AC6ACFC07FC689A38B5CDE6ADC05FEAC4998003C0F3",
	mem_init2 => X"E19C70BE3FFB008E5E6CC1CC4603EF8CCD4449DECB1C1F3E831CD4572335F0FC7B4E64C3D908E7E20FB4247F745780B9AC5B70AC808F322C3F4980BC01827C660A19FFF37C025E5813EC8575792E39CDE07F50AF3D971FF43E9978923EDAF1D5D3F93F39CBCCDC50A5E5F4ACF047BB3C15169E796BF5794FBD3A77FB34DFFBA69EC4900F131CD225F0033C185E9C8F8305D43E31F8A7075D4EAEFBE325840B2405C8A374FE0B3F082D289875DA02993E861983583FF9759761388E91A0ADB820EF5D5E066E280DA3BDE3EA93E1E599FBD137A9CCD0202D3E6C6EBB92FFEFFE4F440C8C5A3611603E3F7A057FA7301C59D2F021059A9B2E53A964724B384AB2D9",
	mem_init1 => X"A15872A929ED402DD0E4776412A5E6972A58B6E25FEE72245D06A3B39E6BDA2D1C859C268E6186F96B09FCCCD5E9E233AAB1A08C9779D3CCB8A614CEE57C3807A45B4C134139E7DD048E03EAC019B076312CA4D64128C13FEFD300EDD9BA2D2AA58A5DE38CBDE22E092518E9391A9106872EE8BB1694BA0ABBC7BCBC448053B493113D22BAAE1ABA3839AE02E3E167DFC22062CE69539FA2AA2432AA89C80DAADC06552D10156199DDA97F4C8FAD6B64901430B553435C24327B38FCD3C00414A83A5D1FD2A65DFA17E93FF2D423C4FB12785FAD8DEA7C564B4729EBB735D13878A86FE2F42CF1E087927ED1E3605E9AA7FE8F180806A93D963745DDB40FF1A9",
	mem_init0 => X"74D18301F7DC4EA430C8F5F66D5A8F775B773DECA9B00F170EE69043294F7880E8F47B45DFFA90629B3C4FDC79773CFB6DE7E99B84B339136EE452011FC6238D4B5CD06F0B637C4EE136B2576310662F54667393C011DEF430AA04FFDB5EC017DF420156DA76EBC40332656955C93BFB2F6E25241BE525A4770D9BBB8CA00C53C056F021D328225C77CCA9A71B0B467DE791678BF8E44BA370EA4B028036F318EDC9F01E1D792D9CB9416180C1388EFEBBCE7A48FE357D730032520FBE4FB3EF70D937A55AF9D7F7BE841FBCD6E0939AED68B9F150F4D790FD5C937FEAE6E93A5CCA18CF8070861A9D0376D1663F923DD0F0C8925DD2A49E6BD8F44AFC1DF029",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N16
\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst28|altsyncram_component|auto_generated|ram_block1a35~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\);

-- Location: M9K_X78_Y70_N0
\inst28|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FF369BB0397CD0E42DF9EEA5E0F4E8F2CE92FD1C0F8356691D355BA2106F9A9001BCC73FA75C5DE880F463BA08ECB91C3A967ADFDE270F9403333490B58E21B4E767C32B00F4654E34243AFFEABF27E6DE2907D06011D3EAF628ADBED796FAD5E1EE673902D928BE32DF4F2C742A3C61DB96FB03E1A18125286FB66280CA309F51F71BB122F250E3A0687FFE0626194EBB6D47CEB030D538408AA00B91CF517D84CCD971697C811838CA0CAB75DD7F821948A2B6C16B203451EE10F8CDEFB80F5E60FE640F3BEC108B2FA922F4A3C62E41EF1D2C5966A57F7BC3D621C13CF947BF15DFA7B72716A178F7DD1C4157860189A0981D43C5940AAE65FB065F5E8DE3",
	mem_init2 => X"2B342CA2CC8AFDF045179E60C92957349CE2462AC80AFFF290142B953F600EE357BCF6A4419661EC59C096FA107E04DC507A9FC2FD879468A9292AB96D88B2B5A2409C2597CE4F3034583F5D49C7CEA7CA7B1811503B779A0448F071D1E2CF8493A1C83E8846DE995196EF2863A9ED6D7F7FC6893058FDCA1DB167A430E03FA4AD876DE3A5733F4AC3F2A56CCBEC02019091791DCCBDFBDC38F66D35E8AEACBED45E6E66A663E5EA61BB2963FDF378EED6B9E1C1E8E920D0197E1746FE1F7C08165F74DA2239C93798ABAB0DECA8E12F8F293C2D467B54D4A3FCE2242C386CF237654D0310D3BE5DB93DE70C5C34068A743573F72399C512B03EA7907AD2B58D",
	mem_init1 => X"8FA44E23B0DEC789C999CFCD6883523E5FB701EA0924A5907440E5CD86A716FFF1A20FE4DF3877D589DD5CD7EE30D7B306D29A3EFA68B9C2F74FA40E80635CC6AE38B7107FC614F0091D923F87B92DFE66A8738F27FDDE97718C4B8639620104A739952EE532184784A9499FA7B311B03181F05FBA9CC8527AA6005280A1A789FFCA09BF41F6B287F637C42310838CE3531E48226E7231F717EF867136204D07E656E1AA2C8EFC47D831EC89A037AF36473B590638886A92E308C7D004E611913FC7734F4F0E482B1FC77DAF83DF25BF7EBA711B6F91C7CBD357699CA901413B1FF5F9363A6091AB9A43C9D7144E225849FFF8B26D51B2C59C609A0FDFE561B0",
	mem_init0 => X"25139088DB3E11DF496E9A1B94F7FDF7B32334B8F765AC75A48224EBE411C3BCCA1C6CB4308E026274ECFD368EDD781CEF51E05BD844ACB8EC12FBFD648CC099803F8806CBCCFC68D6ED3A1DFE1BA359A1C5D43E040C0F39A6234E41EE0537843487E433EB87D3A57E31194D0A64F03FF8279465ECD69C4605C7C54E5FE7C5913CF05C77FEACFD3FE9F83B8373018FFA3411B0B0FDA942045ADFFFE1540657D3FABCF876403089EA604CD7B03E63BE2BE79A669C51DFCEE5139D3506E039C73F0B5C7373A00584115035DB95FDC9055A851F4D85A3CC9500EE585D3B540F3F63F00073E5BCD787EB9FACEC3C7F1F89156EFE650D67A645D880799F53E001A463",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N18
\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a59~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst28|altsyncram_component|auto_generated|ram_block1a43~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\);

-- Location: LCCOMB_X77_Y48_N8
\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\);

-- Location: M9K_X78_Y60_N0
\inst28|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF007F07FFFEFFEFC00E7FFFFC7FFF82000FFFF63C0DFFFFFFFFFFFFFE013F04FE3FFFFFC00FFFFFFBEEFFC2800BFFF7D80FFFFFCD8FFFFFFE033F80FFFFFFFF000FFFCC000077F70009BFFB1C0FFFFFFC8FFFFFFE007F87FFFFFFFE001EFF00201077FF0001FFFB3C03FFFFFC9FFFBFFF003FC00DFFCF0C00DFE000000039FFC0037FF9AF437FFFF8FFFFFFFF007FC009FFFFC001FFF000000018FFF0027FF48E00FFFFFE2FFFE1FFC01FCD80FE670003FF80000000001FFF003FF49E00FCFFFC3FFFFBFFC01FFC003C02000BFE80018800000FFF003FFC9C00FCFFFFFFFFFFFFC01FFC00108000BFF48009CFF66003FFC007F8850C74FFFFEFFFFFFFC03FF",
	mem_init2 => X"C00318000FFF7000FD7F7E000BFC007FA840C76FFFFFFFFFFFFE007FFEC000001FEC60033F78E78003FC003FE4C0C3E7FFFFFFFFFFFE007FFC0000003F40002FFFF8FFE001FE003FF6B3C7C3FFFFFFFFFFFC000FFC000000FF000027FFFCFFFC00FF003F7CF087C07FFE3FFFFFFE018EFF30001FF7718143FFFFFFFF80FF001FDB6861FFFFFFE9FC3F7E00339EFFFFFFFB800FFFFFFFFF1C00FFE0035A6871D7FFFFFFFF0FFF0007DFFF3FFFF3800FFFFFFFFFFC0001FC036A583800FFFFFFF71FFF800FFFFFFFFEC3000FFFFFBFFFFF0000FE076E5830007EFFFFF17FFB803FFFFFFFFFC0018FFFFFBFFFFF8000FF07E438001C3EFFFFFFFFF8803837FF1FE3",
	mem_init1 => X"8001FFFFFFFFFFFFFC00FF07E43873FC3FFF77FFFFF8800117FE3FFF80017FFFFFFFFFFFFC007F0FF0AC03FFFFFFB7FFFFFE30001F7E08000003FFFFFFFFFFFFFE603F0BF08C01FFFFFFBFFFFFFE3000FE7E0000000FFFFFFFFFFFF0FF203F41738E0117FFFF7FFFFFFE783080800000003FFFFFFFFFFFF6FF6003E0361E003FFBFF7FFFFFFFFD000000000001FFFFFFFFFFFFF6FFF003E07C060CFF1FFEFFFFFFFFFD000000008001FFFFFFFFFFFFF6FFF000F8FC470E03FFFFFFFFFF7FC8000000000413FFFFFFFFFFFFFFFFF107FCDDC7C33FFF1CFFFFFFFBC90C0000FE0EFFFFFFFF7FFFBFFFFFF080FEDDCE83FFFFFFFFFFFFF9C9060000FFFFFFFBFFFF",
	mem_init0 => X"FFFFFFFFFFF0003FFDCB03FF7FFFFFFFFFF000020100FFFFFFFFFFFFFFFFFFFFFFFC001FCDC31E3FFFFFFFFFFFC0C0000080F7FFFFFFFFFFFFFFFFFFFFFF000F4C770A077FFFFFFFFFFCC00000CE3FFFFFFFFFFFFFFFFFFFFFFFC007C8779C077FFFFFFFFFFE000001CE2FFFFFFFFFFFFFFFFFFF9FFFFC0FD01F9C0FFFFFFFFFFFFE0000039E27FEFFFFFFFFFFFFFFFFFFFFFF07DEDDF80FFFFFFFFFFFF88000001FA7FCFFFFFFFFFFFFFFFFFFFFF881CF6DC0037FFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFF003CF178003FFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFC01CC068001FFFFFFFFFF7080000002FFFFEFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y67_N0
\inst28|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFF006184E00BFFFFFFFFFD00000000027FFFFFFFFFFFFFFFFFFFFFFFFF0020EC300EFFFFFFFFFF0000000000FFFFFFFFFFFFFBFFFFFFFFFFFFC000E8700FFFFFFFFFFE0000000000EFFFFFFFFFFFFFFFFFFFFFFFFFC080E9F001FFFFFFFFFC0000000000F3FFFFFFFFFFFFFFFFFFFFFFFFFC80E9B011DFFFFFFFFC0000000001A3FFFFFF3FFFBFFFFFFFFFFFFFFC3CE838111FFFFFFFFC00000000019FFF7FFF3FFFFFFFFFFFFFFFFFFE38EA5839FFFFFFFFFC40000000009FFF7FFF3F3FFFFFFFFFFFFFFFFE80EE307FDFFFFF7FFE40000000001FFFFFFFFF7FFEFFFBFFFFFFFFFFC0E6B07FFFFEFFFFFE40000000003FBFFFFFFFFF8EFDC3FFFFFFFFFF",
	mem_init2 => X"F0B5180F0FFFDFFE78D00001000000EF9FFFEEFF7FFFFDFFFFFF7DEFC01914070FFFF3FFCF5000000000C06FFFFFFFFFFFFFFFFFFFFFFFFFE0B956070FFFFF7FCF5A00000000E0EDFBFFFFFFFFFFFFFFFFFFFFFFFEF172070FFFFE7FFCD80001000002E8FFFEFFFFFFFFFFFFFFFFFFFF11F52B077FFF647FF8D000010000004CFFFEFFFFFFFFFFFFFFFFFFFF01142B877FFF003FFF42000000000007CFCF9F4DFF7FFF7FFFFFFFFF02E421C37FEFC17FFF50000040000007E6CE1F4D3FFFF97FFFFFFFFF3320E7C37FFF81F8FFD0000360000306F78E994D1FFFF17FFFFFFFFF7F16B8C0FFFFC1FEFCF000038000013CE7DE3E0CF9FFF00FFFFFFBFF3ECE42E0",
	mem_init1 => X"7FFF0006FF7000030000001FFFFFFFFDA0FFF1FFFFFFFFFF0F7082E07FFC0306CF0000030000800EFFFE3E08E001F97EFFFFFFFFFF7D8078FFFE07C00300000333C0008EFF3C100DF003FB0EFFFFCEFFFFF340637FFFC7003180000313800087FFBE107F0007FF7F07FFFFFFFFBB603B7FFFC0003D80000700000003FFFFBEFFCC0FFF3FF7FFFFFF6F9F00BF7FFC80010000000390000003FFF7BF78FE3FFF08FE9FFFDFFFCF80BFFFFC000080000003FE000003FC733EFDC431FFFC1F8FDE8EFF8F80B9FFCC01810078000079CC000399FEF01F90FBFCF8071FFFFEFF87E0D97FFE00C100C00000FF07000099EE001F91FBFDCCFF3FFFFFFFB762DF7FFF02C1",
	mem_init0 => X"180000039C000002FEEE006F7D6AE39FFFFFFF7FFFF1E0DFFFFF87011800000F80000002FFFE00EE5F6EE1BF62FFFFF9FFC0406FFFFD0E04181800078400000038FC3E0E0766783F2673FFFD7FC0066FFFF9BE049000C0073B00000000FCFE07422678016701FFFF3FC0406FFFF9FF040008C003BBC018000060000DD224000037E0FFFF3F68C067FF703004000C0007FFEE7C0107007188123084FF60F6FFF90FFF0467FF31A000004C0003FFFFDE7B004B01C86640008592107CE00FFF3037FF3038000000410FABFFDADFF8640180C000000102F07C0F03FF3C77FF30380000006007DEFFDFFFF927808010A0000101B00C0703F00C77FF80000000003006",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N26
\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|ram_block1a67~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a75~portadataout\,
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a67~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\);

-- Location: M9K_X78_Y42_N0
\inst28|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CEF0F7D802FFF90CFFE0003FFF00810FFFC80103CE000000623001000FF0BFE102FFF9043FE08033FFF3000FFBEC0003CF000000663000003FE01F6110FFFF007FF803FFFF73000FF3E003008E00000004000000FFE0F7E038FFFC00FFF003FFFF30000EF00000008480000000000000FFFCE3D030FBFF00FFF003FFFFF00005E00000000000000000030000FFFCE79860BFFF001FF010FFFFC1000000000C004000000000000000FFF8FFF0411FFFC00FF808FFFFC000000000000000000000",
	mem_init2 => X"000000003FF9FFF3413FFFC003FC007FFFFC8000000000000000000000000000FFFFFCFF003FFFFC03F8003FFFFCE0000000000000000000000000006FFFFFF1C83FFFC003F8003FFFFFF000000040000000000000000000FFFFFF33FC3EFFC600FC01FFFFFFF0000000C00000000000001800007FF87F0F5DFFFFEF00FC01B7FFFFF0010000C0000000000000180000FDF83F0F3FFFFFFE00FE0183FFFF6000040000000000000000080000E33EFC8F7CFFFFFE00FE0003FFFFF41007030000000000001B188300FF3FFFFFFFFFFFEE00FFE033FFFFFE302E004030000000009D3201917F3FFFF1FFFFFFE7007FE633FFFFFE614F037C7C0040000F9802101F",
	mem_init1 => X"06F000FE3FFF67FF01FF801FDFFFFEE7F908A2E0000FDC00FF780000007C00FFFFFFC0FFC0FFC01DFFFF0002DC7F02FF000BF80E011380EF00300EFFFFFFF8FFC03FF80DFFFFF807D8FF227F000138CE0103FCCF01701EFFFFFFFFFF003FF80DFFFFFFFFFDFFF67E000100EEFFFDFCCF00F01FFF9FFFFFFFF03FF100FFFFF8F77F6CFE0000008260FEFEFCCF00381FFEFFFFF9BFF01FF9017FFFFFFFFF6F360000008620FEE3FCC0801C3FFFFFFDFDFFF008FF003FFFFFFFFFF7B000000000003BF7FEE0C0017FFF9FFFFFFFF004FF107FFFFFFFFFF7F0000000000F7F7FFFFB50003FFFFEFF3FFFFC01FF803FFFFFFFFFFE700000000019337FFFFEBA001FFF",
	mem_init0 => X"FFFF9FFFFC01FF801BFFFFFFFFFC00000000000003F8FFFFB8001FFFFFFF1FFFFC003FC11BFFFFFFF7F1000000000001037FC7FFD8003FFFFFFF1FFFFC001FC33FFFFFFFF7F10000180000000C3FFFFFF8003FFFFFFF3FFFFC001FC1FFFEFFFFFF39003B187E000000FEFFFFEC011FFFFFFFFFFFFF000FC1FFFEFBFFFF30003F38FF800000FCFFFF6C031FFFFFFFFFFFFF0007C0FFCFFFFFFF80003FFBFFCE0001FFFFFF5E03FFFFFFFECFFFFF001FC0FF83FFFFF900007FFFFF871831FCFFFFA6407FFFBFFFFFFFFFE007F07F41FFFFFC0003FFFFFFFD80003EFFFBB7007FFFDFFFFFFFFFF007F87FF1FFFFFE0007FFFFFFFFF0003FFFFF2BC0FFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N28
\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & \inst28|altsyncram_component|auto_generated|ram_block1a83~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\,
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a83~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\);

-- Location: LCCOMB_X77_Y48_N30
\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\);

-- Location: LCCOMB_X49_Y53_N30
\inst7|$00000|auto_generated|result_node[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[3]~4_combout\ = (!\sel[0]~input_o\ & (!\sel[1]~input_o\ & (\sel[2]~input_o\ & \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[0]~input_o\,
	datab => \sel[1]~input_o\,
	datac => \sel[2]~input_o\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	combout => \inst7|$00000|auto_generated|result_node[3]~4_combout\);

-- Location: M9K_X64_Y13_N0
\inst30|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F38019F7FFFFF3FF807FFFFFE0800000FFC000003FFFFFFFFE000000F3002DF7FFFFFBFFC07FFFFFFF000002BFC000403F7FFFFFFF000003E70267FFFFFFFFFFE07FFFFFF300000FFF8000703FFFFFFFFFFFFE33EF0067FFFFFFFFFBE0FFFFFFF000000FFFC020F03FEFFFFFFF7FFF03FFE2BFFFFF7FFFFFE0FFFFFFF900003FFFC020DD3FFFFFFFFC7FFF03FFE3BDFFFFFFFFFFE03FFFFFE300E03FFF0001DEFFFFFFFFFFFFFF07FBF7FFFFFFFFFEFE403FFFFFDF01E0FFB2034FFFFFFFFF",
	mem_init2 => X"FFFFFFFF03F9FFFFFFFFFFFEFF60FFFFFFFF0301FFFF00EFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFB806FFFFFFFE3FFFF0000FFDFF7FFFFFFFFFFFF03FFFFFFFFFFFFFFFB802FFFFFFFEFFFFE0001FFFFF77FFFFFFFFFFF03FFFFFFFFC3FFDFFF800FFFFFFFEFFFFC002BFFFFFF7FFFFFE7FFF30BF87FFFF20179EFFF800FFFFFFF6FFEF80007FFFEFFFFF8FFE7FFFF01F83FFFF30007FE3F800FFFFFFF0FFEF00003FFFFFF7FFFFFC70FFF033EFFFF8300015E3F8003FFFFFF6FF3F00003FFFFFF7FFFF4071C0E03FFFFFF000000463FB001FFFFFFFFE310803FFFFFBF6FFFF28F3C061FFFFFFF001000273FF000FFFFFFFFDC00037FFEFF907FFFF7DFC7E0",
	mem_init1 => X"1FE7BFEF0040002CE4007FFEF21FF9000000FF5C118003FF0FC7FF3FCE1FFFFF01C0002CFF0027FFF700FFD8003FFFC0198007F19FFE3B00BE1FFFF00000002FFE0007FFFF000700003FFF8019840600FFFC03003F03FFE00000000776000FFFFF000000003FDF80398C000103FC01301FCFF10000040001FF800FFFFE000700002FFF1FF1DC3BFF031001101FAFF8000034004077C00FFFFE000000012FFF7FFBFC3BFF0338031E1F3F8000F024800000E006FFFE00000105FFF8FFFFFC3BF803D8001E8FFF000010AF9880017002FFFF0000034FFD75FF7EFFFBF000C00000DBFF8000FEFF380005F003FFFE00000FF6FF8F8FFFF9FEC000000000CFFF8000",
	mem_init0 => X"FFFF900000F803FFFE000000EFFFFF9FFFFDFEE68000000087FFC0C0FFFF800000F0037FFE000301FFFCFFDFBFFC3E008000000050FF0001FFFF80000060037FFE000323FFF4FFFF7F7E3F0000C0000040FF000FFFFFF00800000F7FC000073FFFE4C7FFFF7FFF7300000000A1FF000FFFFFF108003007FFC00007FFFFC3E77FFDFFFF73C000000049FFF00FFFFFF200010003FFC00007FFFFE2FFFFFDFFFFB00000000069FFF007FFFFF620000007FF802002FF7FF0FFFFFFFF0FF800000000B0FFE81F3EFFFF0400000FFF8030C3FF1FECE7FFFFFF3FFC6700000020FEFC0FDFFFFE0000001FFE003079FF0FFFE7FFFFFFFFFD6F000000A0FFF803FFFFFC00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\inst30|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7FFFFFF078C270DE00079FCF0000077F0000003F7FFF07E6F021FFFFFFFFFFF0206E287F001FFFE000003F7818000033FFFFFF80B0000030FFFEFBE0207828FF003FFE0000003F7FFE000017FFFF0F0000000034FFFFFFF80071B1FE033EE00000003F7FFF00001FFFFFC0008300001E3FFFEFFC8C7191FE007800000000177FFE00001FF9FF00C00000001FFFFFCFFC3C73B01E03F000030000077F0C08003EF0FF1C8000000007FFFF8F003C76F07E03F000030000077F0E38001EFFCF0000F00000007FFD0E383C76587C00E000010018077F0EF3000FFFFFF0000000000007F02F3C8E7558F803C00000001807FF0FE30003FF3FF8C0000000938FDCFF7C",
	mem_init2 => X"309BCBF00F002000060510FFF8C70F000000000000001020FFFFF802009BA9A00F000C00300419FFFC000D00000000000000007FFFFFFDC0801BD9E00F00008030041FFFFC8C0D0000000000000000FFFFFFFDE0FC7BC8E00F00018000051FF7FCFE080300000000000000FEFFFFFC44FFFBF8E07E009B8007051FFFFE3C89000000000000000031FFFFFC04F0BBDEC07C00FFC000A517FFFE33CDC00000000000000006FFFFFDC4015BC4C078003E8030A5077FFFFFC0C00000000000000007FFFFFFEE01EB8CC070007E07802F87FFFFFF60000000000000000000FFFFFFE6012932C0F0003E01830C07FFFFFF80800000000000000000FF7FFBF101117E40",
	mem_init1 => X"F000FFF9008F07FFFFFFF8E000000000000000007F7FFFC001045A40F003FCF930E7FFFEFFFFF8600000000000000000FE63FFFE0088784CF001F83FFCF7FFFFFFFFFF2000000000000000006003CEFE008CFBCFF00038FFCC3FFFFFFFFFFF0000000000000000000003FFFF004EBBCFF0043FFFC01FBFFFFFFFFFF000000000000000000001FFFF00C6BBCFF00C7FFEFF9FFFFEFFFFFFF000000000008000000000FFDF41E27ECFF01FFFFF7FDFFFFE67FFFFE000000000008000C000005E8E00703B6F0033FFFEFF879FFFFEFFFC086000000001C000600000FFEEFF78196E8001FFFEFF3F9FFFC3FFFF080000000001C0000000007F6EFFF809CE8000FFFE",
	mem_init0 => X"E7D7DFFFE3FFFF000680000001C2000E00000000FFFC0C8E00007FFEE7C3FFFC7BFFFF006660000001C2000F00000000FFFC00060000FFFFF7C2FFFE3BF9FF800008000001020003000000007F7EA06600007FFFFFC41FFFEFFFFFC000000C0001020000000000083FFF1CE6000600FFFFF7FF7FFFFFFF000000000002240000000000003FFF1EE600060FFFFFF3FFFFFC7FFF800000000002300002400000000FFE9EC400865FFFFF93F7FFF737E74001C30C00664E00019000000004FEFF140086C7FFFFDFEDFFABB037A103600074C00200010000000000FFFE140007F7FFFFFFD7FFDC11E70EF6A400703F820001000000000019FB16000FFFFFFFFF47FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\inst30|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000FFF0014EFFFF805FFFFFFFFFFFFC7E180000A8FFF81FFFFFFC000000FFF0007E7FFF01DCFFFFFFFFFFFC7FFC00C0B47FF81BFFFFFC00000FFFE8037FFFE00FFF87FFFFFFFFFF7F800000547FF803FFFFFC60010FFFE07FE1FFFE1FFFC7FFFFFFFFFFFF000000953FEC01FFFF9C40011FF6000FFFFFE01FFFE7FFFFFFFFFFFC8000006E3BEC01FFFF1C00001EF0000FFFFF41FFFFFFFFFFFFFFDFFF7F0000BA3FF804FFFF800000FFC0037FFE3807FFBFFFFFFFFFFFFFE7F800009A3BF805FFFF0000037EC0037FFFFF07FEFFFFFFE7FFFFFFE6F80000129FF000FFFC00000FFC00037FFEE70FFF9FFFFFFFFFFFFFFF00000051197001FFFC00000FFC0303",
	mem_init2 => X"FFFCE7FFFF83FFFFFFFFFFFFFF000000D51F3001FFF80300FFFE027FFFFFFFFFFD9FDFFFFFFFFFFFFC080000549F3001FFF80301FFFE107FFFFFFFFCFDFFFFFFF7FFFFFFFE0C00004EBC3800FF100103FFE000DFFE3BFFFFFDBFFFFFE3C77EFFFF0C40004B9F780079000003FF38C77FFE70003FFD8FFEFFE78680FFEFFC000056CFDC03F310460FFC81FFFE7FDFFF1EFC7FFF8FFF904FFFFF00000066CFCC007000064FF881FFFC21000001FC7FFFCFFFFB4FFFFFF20000664FC400700000FFF80CFFF040000003FC7FFFCF3F804FFFFFF30000664FCF80300010FFC00FFFC0001D073FFFFFFFCFFF804FFFFFF30000E067C600000032FF8007FF80C9BFFF3C",
	mem_init1 => X"FFFFFF3FFD9F4F00FFF30000F0668000000022FF8007FFCCE8BFF88E7FFFFF3FFD9B6FE1FFFFE000F0E68C000009B7FE000FF000408FF4C3FFFFFFFF9D806DF3FFFFF000D1E7FC00000FBFFE007FF800018FFFFF7FFFCFFF8FF86C60FFFFF00037A77C001BFFFFFC00FFF8300039E3C47FFFFFFF7FF6FFFFFFFF00003C33FF0001FFFF0C007FFD0000FFFFC07FFFFFFFE0F2FFFF7FFF00003DB3E10003FFFC0000FFC0000033FFF07FFFFFFF03FFFFFFFFFFC0003DD20000FFFFFC0003FF80000000FEF43FFFFFFF9FFFFFFFFFFFE0010F1A0800FFF3800007FF80000003FE003FFFFFFFFFFFFFFFFFFFE0010F3E1C00FFE000001FFC00000383FFCC7FFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFAC000E3EF803FF0000011FF000000000FFF43BFFFFFF3FFFFFBFFFFF8E004EBEE001FD000011FFC00000000CF1003BFEFFFFEFFFFFFFFFFFFF007FADB0007E0000E7FFC00040008E660CBFF6CFFFFFFFC007FFFFCE80FB99A0747E0000EFE38000F0F00E000F3FFC8FFFFFFFFFE09FFFFF00FBF5C0FCFC0000FFE3C00000E00F000EFFFE9FFFFFFFFFFFFFFFFFE0FF6480FDF00001FF73C00380F0060000C3F8FFFFFFFFFFFFFFFFFBF8FCA4E0BFC00023F163003FFFF00600697FF11FE3FFFFFFFFFFFFF3F0CCDAF09F80007FF1C30002FFF002000B6FF700FFFFFEFFFFFFFFFFF088C270DF8006FFC3810000FFE0000013E7FF003E3700FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N26
\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a75~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst30|altsyncram_component|auto_generated|ram_block1a67~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a67~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a75~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\);

-- Location: LCCOMB_X52_Y33_N28
\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\) # ((\inst30|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a83~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\);

-- Location: M9K_X78_Y32_N0
\inst30|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFF003834FF3FFFFAFFFE08004003FC7FFFFFFD2FFFFF83FFFFFFFFFFFF00182A3F6FFFEEFFFEC0000003FFBBFFFFFF0FFFFFF07FFBFFFFFFFF18382C7FEFFFFFFFFFE0000003F9FBFFFFFF8FFFFFE007FC7FFFFFFF187025FFFFFFFFFFFFF9000000FFFFFFFEFFFFFFF8002F3FFFF6FFFF007009FFFFFFDFFFFC7F0000003DFFFFDFFFC1FFFC003E0FFFC3FFFF007000FFBFFFFFFFF8CF0000003CFFFFDFFFC07FFC380E3EFF03FFFF007058FF9FFFFFFFFFEC0000003CE7FFDFFFE23FFC00033CF7C2FFFF007041FF9BFFBFFFFFEE0008007C23FFFF7F7737FFF00218FFC3FF0F607059CE93FFBFFFFE0F0000007477FFCB3F2677FFF80C03EFC7BF8E",
	mem_init2 => X"0070003F9EDB87FFEFFBC000006CFFFFFFFE7CFFF80010F7FBFCFFFF0070307FE29B01FFFFF8800000FFFFFFFFFFFCF7F8201040FFFFFFFF006084DFF03E01FFFE389000006DFFFFFFFFCFF7FC3010C1FFFFFFFF00C190CFF03E01FFFF0FE000000CDFFFFFFFC7F7FC2010FFFFFFFFFF81C170FFFE3F01FFFF0FC000000C1FFFFFFF87FFFC001EFDFFFFFFFFC1C182FFDFCF033FFC3E9000008C87FFFFFF86FFFF001E59FFFFFFFF01C9C3FFFFC1003FF70C1000008C1FE7FFFFC6FFFF003FFFFFFFFFFF63CAE3FFFE3800FFF6040000000C06FFFFFFC6FFFC307FFFFFFFFBFFC18605FFFE2C00FFFFC00000008E01E7FFFFFFFF3F0DFFFFFF7E7FBE0106C7FF",
	mem_init1 => X"FE0000FFFFA00000000C009FFFFFFFFFFFDDFFFFFEF7003F023F47FFFC0000FFFF700000007F001FFFFFFFFFFFFFFFFFFEC00007023901FFFC0000FFFFF00000003C001FFDFFFFFFFFFFFFFDFF00000302380003F80000FFFFF000000008080FF3BFFFFFFFFFFFF8F300000002F38003980000FFFE000000000E0027F7FFFFFFFFFFFFF9E1000000C6F4C0039800007FFF20000000FF800F3FFFFFFFFFFFFFFF000000000277C00FD800007FFF30000400018018087FFFFFFFFFFF0F00030400C37C801FF90137FFFF8000010080000613FFFFFFFFFFFFE000C6FD808F2FE03FD9C303FFFF00000300E0000003FFFFFFFFFFEFF001FFFB001F29E03FE7FFE7FF",
	mem_init0 => X"FE00000602F8800003FFFFFFFFFFE100011FFFC41EC0E03F677CF7FFFE0000060330D00007FFFFFFFFFF88007F3FFFFC1C8DC000067F62FFFE000000011008000E7FE0FFFFFF080077FFF774BC95C00006FFE7FFFE00000000002800080FE7FFFFFE00007FFFFFFF1C8180007FFFFFFFFE000000000000000007F3FFFFFF000008FFFFFF59AB000001FF7F7FFE80000000000000000330FFFFFF00001C1FFFFF193B00007FFFFFFFF0001000400000000000469FFFFC0040014FFFFF110300007FFFFFFFFE00000000000000000007DFFFEF008003FFFFFF130600007FFFFFFFFE00000007080000000003D7FFFB1000017FFFFF32440000FFFFFEFFF6000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\inst30|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"47C00000000000F7FFF8C000011FFFFF32440000FFFFFFFFE2000001F80001C000080005FBFCC000003FFFFF67B40000FFFFFFFFF2000001901800E000080005F3BC800100FFFFFF34940000FFFEC7FFF30000FF903C014000000001FF9D80030FFFFFFF34D40001CFFE83FFF20080FF93FC810000800803FFB9000F1FC7FFFFE47FC00007F3883FFC0000E00100818000002033FC91900020FFFFFFC52FC00000F30833FC0002F80000E08000012003FF9B0000003FFFFFCDDDC0000F820003F40003F8FC00408000006003FFFC0000003FFF3FCB58480000000017FC200398DC00808000000003FFFE00000033FF7FCA310800FF22701FFC40039800000080",
	mem_init2 => X"000000037FFE8000003000304AB008000030200FFC00033800000080000018033FFF80060020000083A000000010201EFC00017800000090000018031FEF9B0E0000000090E640000010201EFFC0187800000110000018031FFF11FC000000009467000000E0003EFF000CE600000000000010061F7CF1F800000000A76F900000180083FF0007E700000000000000000FFDF9FFFC000000A97FF800001C0003FF0033E700000000000000000FFFFBFFFF0000001E7FD00480000003FF00F3E780000000000000000FFFFFFFFF8E000050FF8000F0000003FFC0FFE718000000000000001FFFFFFFFF3F60C35DC7000030000061FFC07C471000000000000000",
	mem_init1 => X"0FFFFFFFFFFF70C323C000E0B8000045FFC03C0280000000000000000FFFFFFFFFFFFFDFB70000E1DFCE000FFFC03C00000000000000180003FFFFEEFFFFFFFFBF0200000000700FC70063068000000000000000003FFFFEF7FF8000440010E00033FC7FC38000068000000000000000003FFFE0FFFFFE007C0000F0703BFF7FCF0008608000000800000000003FFFF2FFFFFFFF6C0002F0781FF97FEC0019600000000800000000001FFFF7F7FFFFFF8843FFC030FFFFFFFC0019201000000000000000000FFFDFEFFFFFFFF1FFFFFF7FFFFFFF740001000000000000000000000F7FC82FFFFFFF11FFFFFF3FFFFFFF760001000000000C000000000000FFFF",
	mem_init0 => X"63FFFFFFE7FFFFFFFFFFFFFFF600C098000000080000000000001CD9E33FF3FF4FFFFFFFFFFFFFFEFC0000C0000000080000003800397C7FE3FFFCFF9FFFDFFFFFFFFFFEE00016800000000C0000001800106C78E000FCFF3FFFF3FFFFFFFFFF00001F00000000060000000000007F78F180FFFF7FFFF3FCFFFFFFFEC000060000000000020000000000FE3F0F18FFFFFFFFFFFCFEFFFFFDE00003300000000000007C000780EEFF0F38FFFEBE9EFBFFFFFFFFF84000A770000000200000940007006CFF8038FFFC3E3E7FFFFFFF3FFC60003F78000000200000060070006FFCC000FFF0FF7F7FFFFFFFFFFFFC001F380000000000001C0070006FF88380FFC0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N12
\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a11~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst30|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & 
-- !\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\);

-- Location: M9K_X78_Y34_N0
\inst30|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"5E17B929311278FFFEFFBFFFF1EFF86AFEF61B121B476F0C15447C1FA617A79D114C01FFFE7DFAFF066CCDCA5D5CA24121E573BD29BA95F04335F733107502FFFFFFFFF3CF8300E0883C6731EC30C28E81F7BF2F98F868769548C6FFFFFFFFFFDD0E00F17121C1275B40EFE0628EA969285F41993ECBEFFFFFFFFFFED83700FA475C2794C068BC89E4009E35B104913745527FFFFFFFFFFED22F80076CC58C394AA9897B2F606873E868F95DDB42FFFFFFFFFFFF775FFC00236F45584C2556545579949124AA0964B946FFDEFFFFFFFE14E7FE078CD1D80C24DC35D294723288E20011B9A5BEFFDCFFFFFF3E973FFC0783134C56523A7D6385CDB7DC4FC0C555",
	mem_init2 => X"B87DFF00FFFFFFFB9C7FB41F606558CB9EE46FDA22274DAA10EBB349C4FDEE00FFFFFFF8154FF0000087375EF669D7524F511F3D75F7AB04FCFDE400FFFFFFFF60EFFC0003D838F47EDCB5B5445095592E8A5E7A167CC000FFFFFE7F4DFFFC0001FFF0710571B273D6A25687518EBF4997FC0000FFFFFC3FB4FE7C8081FFBFE367187FD5D47434CEFF2B4AF667FC0000FFFFFF99B6FF3D0001FF7FF8551F623642A61EDD446F1A897FFC00003FFFFFF92BFFBC0000FA3FB3D2FE590CBFDA603C5210ACFA7F0600003FFFFFFF337F9E0000FF3F10E89E9F59080D6059FCEA09377C000000FF7FFFFA5F7F7F000077FF81E367E224B28A615F7B493CEDA8000000",
	mem_init1 => X"FFE7FF7FC7FFFF9000FFFE80F865A771C47E357B49B23FE5E01E0000FFEE037C9FFFFF1000BFFC07FB00FABBD4E10D73B1B71007C0E30000FFDE033CFFFFFF00003FF8007F01D827BD6C7EFD2B88C0070FC30000FFFF31390FFFFD00003FF8001FF81FDE2E6102FE7C9FC61F1FF70001F1FFF03AAFFFFD00003FF8021FFC70A786C2036079F587B3FDFF0000F0F9C0F22FFFFC80003FF8060FE71FB60000383819E60FFBFFFF0000017181E7EC7FFC9000FFF80009170EFFE18039F2FFFFBD7FFFFF0000C17813ED5F7FFCD000FFD800180E0FFFF918F6FFFF7BB87FFFFF3C00033027CD2FEDFC300FF180003DC07F7FFF3FFFFFFF31FFFFFFFFDEC000B087CD",
	mem_init0 => X"BF6DFC100FFF80003FC0FFFFFF3FFFFFFFB1FFFFFFFFFFC030F08FD8FD0FFC3039FE80003FC2FFFFFFFFF800FFDFFFFFFFFFFFE038B01FD8FD87F0301FFCC0003FC1FFFFFFFFFFE6FFFFFFFFFEFFFFF13E3078DA7E47F0000FFC80001C43FFFFFFFFFFE7FFFFF0FFFCFFFFFF1C1861CB7C47F0000FF800000042FFFFFFFFFFEFFFD3F00FFFFFFFFF001FC18B7C4FF0004FF800000763FFFFF7FFFFE7FC00F03FFC073FFF008F01896C4F7F045FF800000F67FFFFFFF3FFE3FF00000FF00203FF000E01CAFF3F0FE03FF8800E07C9FFFFFFE1FFF980000000000003FF003C01C5F13F0FA03FF80000C6F9FFFFFFF1FFD0A0000000000000FF002001D6C1339F00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y33_N0
\inst30|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"3FF80000E6F0FFFFFFC07FC0800000000000000F0FC00190E13303003FF80000E6F0FFFFFFC1BFC000000000000000070FC003BFC00301021FF810002F70FEFFFFC0FFE10001000000000003040007A3C0020D200FF080000360FF7FFFC1FFE100033F00000E00000C00463F8001010006F080006260FFFFF9C3FFE700131F803C0700000C000773000100001FF000007BE0E3FFF980FFE000131F80000370000000865F000141001FE00000EEE04BFFECF0FF0000803FDE037FE1C0C0000C4E000000031FE0000043E1CBFFFEE2FFE000027FFFFFFBFBE08000087E000000031FF0000003FFFFFFFEE0EFE000017FFFFFE3FBC00000187E000100030BF00000",
	mem_init2 => X"26FFCFFFFFE07FC000017FFFFFFFFF88000039B60001D80103FC000002EFFFFFFFF031800001FFFFFFFFFFC000803B360001C00003FC0000032EFFFFFFF83A800003FFFFFFFFFFF000003B2A0001C00007FF0000027EFFFFFFFE820000037FFF7FFFFFF8000131070003C80007FF800000FFEBFFFFFF820000017FFF7FFFFFFE0018F007000000C86DF3000009FFEFE7FFF0FE08001DFEFFFFFFFEEE0018F916000000C07FFBC000093FFFFEFFFFFC080011FFFFFCFFFEEC8000F31E000000B07FFFD000013FFFFFFFFFF80000713FE1FFFFFCFC0000C76E000002383FFBD00001FFFFF7FFFFFC0000211FFFFF7FFCFC0000F74C08C0013C3FF3001F083FFFFE",
	mem_init1 => X"FFFFFC0000200E7F777FEEFC0300B6381C00077EBFFC0000003F7FFEFFFEFC0000008E3FFF67CF800001B4D8020000FFFFFE0003123FFFFFFFFEFE206000000D7F0700008083F6830FFC00FF7FFF0023023DFFFFFFFFFFF062900001770100000091EC47032303FFCEF8800383BDFFF3FFFFFFC071000000610000000003CC8303380BFFFFF600038339FFF3FFFFF9C0408000004000000000370D4043FC07FFFFF7000003336BF1FFFEFFC003BC00000080000000F70C4843F901FFFFFF0000023363E1FFFDFFF1FFFE20000000000100872E0001FF01FFFFFE800002FFFFE1FFE0E0F8C0AF00000000C001418F0A8801FE0BFFFFFE800003FFFFFFFFFDFFF0",
	mem_init0 => X"F8BF82800000E011010E001401FE09FFFFF6C00032FFEBFFFFFFFFB0FFFF0FC04003FFF9000C289687FFC9FFFFA2C00030FFFBC7EFF0F91B7FFE07E0F0FFFFFF0C089618EFFFF8FFFF07000000DDFFE3FFFCFFF1FB7C1FE002FF3FFFBE0C971E2FFFE8FFDF2C000003C97BE7FFFFFFFDFFE3C200FFFFFFFF0E0E95183FFFEBFFFF3C000000F9FFFFFFFEFFFEFFFFFFBEFFFFFFFF0C1C85187FFFFBFFFF0000000079FFFFFFF0FFFFFFFFFFFFFFFFFFFF0C14831EFFFFEBFFFFE000000079FBE7FFF3FFFFFFFFFFFFFFFFFFFF00303B106FFFCBFFDFF8030000617BFFF8FBFFFFFFFFFFFFFFFFFF7F003834003FFFFBFFFF38034003E1FFFFFBFF6FFFFFBFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N6
\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ & (((\inst30|altsyncram_component|auto_generated|ram_block1a27~portadataout\)) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ & (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\);

-- Location: M9K_X64_Y33_N0
\inst30|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"BA197CD0EFB001707809000040000000001F7D76003EFFFFFFFFE5FFFF7F3D245CC000606240398040F80000043F0EC4007EFDFFFFFFF3FFB3FBC39DA84700400F0A300940FC00000C7FCF8400FFFFFFFFFFF9FCEFF86DD35272E400FB4C000000FE02007BFFE18601CFFFFFFFFFE6FF5EC4496F737E1E42118BC001E1FC0201000EF8F301FCFEFFFF7FF51C53E9A56FC4F5F44DC7D824AC417FC02003FFF82D00F8FFFFFFFDD1C6C51F6E342AF47585565026A0E47FF00F7FFFC07980C8FFFFFFFDBD5B297645B115CF7E1915BCA780887FF80F7FFFC03780CF0FFFFFFFD2E01F66D5A1B83ABC8E55131294007FE00F3FFFC0B4808F1EFFFE7EFD34731C4D86",
	mem_init2 => X"3368FBE6A45E3F901A3FF0E3C3FFC013678FFF7FFE627E0A3F6B42FF9FDE709404AC41C2061FF1E3E7F3FC126F0F8FF8FFC07AA7A3B4E2A3E307307C09EF65A50D7FFFFB7FF7FF52670F1FF8FF4318F21C80C0F89631C0450010CD732D63FCFE3FFFFFE5A7C73F5E1A58645585E5D4E650DD608F18B3F32B79C770F0FFFFCF82F7C7F379DA6BA4AAC67A13F9FFB380CB6A00732F2ECEECF3C3FFEF831B07FFCF21180EB5003B5398399A8F3D34EA81914AC40317FFFFEC004C00F83753FE0EB6355AA9DCEDB0BCDA4EF51D4ACFBA43FF3FFFCC1FC8000CC410EA854200C217A4B0145E417FAEC76F644040FF3DFFFE1FEC01E40EB15084DF63F96D3BA4046F46",
	mem_init1 => X"C3DBEBC174AE20FF7FFFFF9F360713DC07807AFE81C63FFC2D9AE0A5988C14F61F418BFF011F9F93FF7B161AC6071FE225FC35E1960E50FC97B77BB439978F7FFD000003A3287F61E3007F0F3E0D9B4656661B5D4802DD23EC35FFFF749BF9092F7EB31EF007FE073CE0F02C13CCC6209FDA666D1220F38FFF7EEFF293C80B3D10CFFEFEFC1F021F0BC8007CD41B2EA91DC83FC3FC1D00003E57BEC68180EFFFC707C078FCB815D461BFD2B7BE1C33F3CD116E00660CCA0E481000FC7E07DF26FB8DD7840FDA756962CD067014A9A027E8A0FE33A6180003703F9CD951802D641C9BE12316F9A57EE2473FF8E7CFB18320700000403EC6744F7AEE3FFF93E5B2",
	mem_init0 => X"7912FBDF7A95F2039C9D20031838100000771C350AAF81CBE8C8E00272F74DFDC090600476EBC28F819C0046139E5DD0E526A6243051EA0EFDF58C9C28C820E0F3FB4D87038FE001981C9DC5EF76F51C6A04DDBF760333FF01FFFF9DFFF01F0C83E60201FC0C69FA2ED6605591D022989506E5F76AFF3F5B8507FBF036C4401B3E98F8EDFB50A3EDA3E9B73E52C65E577EFF10517D818CE1068659FF60985D77A599FEB6170E4F55E76CDDFC699000C1D9D693CC00800FFFC47C01C1E0D41395B415961D075CDC7F50000F7E22E521A53801A4FFD7F889C3D1CB31FB52B468BE322C113F000781230F1906067A0E047F25C630EC2670DD7BC0255C40C234933F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y32_N0
\inst30|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7FC8B4B0C183CC682FF9E44FCC53EF71CEDC0E8DD04AA42351CD25563041FD807EB3495FAF5C35173053E663486ACFA9E00BCE94460D806B231C6B42CB736DAFE647B41F7043C4D634E8D07B304606D83E97912FF06FFD3EEDF625BCD50693C9004B6A23201EEA024005C2463A16B4DE3FCC84E3D65EB31730FBF9C660473D237012C32DA07EA9E8304043C19FDAE4AAB092DBFEB420CEE820452D84D798C7D1D00DA2D20BA08F3FC78AF35F5228FBAD79C8AD61B0252D985F9D6C76F9032F7B1A8CBC47C71211D4B1D14521FCA2EC16F0A7E003DF31FB5F4C263DC50A52F9187E6AE06F18D730AE78B7FCB2580F7E2E87B902337429EBBF831DFB78D7A97342",
	mem_init2 => X"C4CFC093CC0AF8508C4E7FBDE5B1A390281B0D998731BD8D077FD49BE6DDC3D357BCF1C13CCD5AB651D96C52341D27570631FD3C4180EAA376D421B96D4999C9761F84328BCE2018E17329178D47C081F893C9BDEFA3F99C4445FB860A3945978DA6BEB69C448B449326E32F2C6F326A48771C9D7051F69A17F8345608E759474C652EA65DEF334D487CDA54887416ED90907EE329730C77B0F023426005AE4C53D13784FD25BBE5063AB771BDF17D0987040E6C70FEB7BAE03134B4C3895FE5C91E635E8DFB4F3098EBA2F256C10E030028BFAA403CB32F3A4100EF1728F371B4174B1910513EA4CCD20C04B021E5460870DB8FC34663D4CD2F39537C217B9D",
	mem_init1 => X"8AA44BDD4D310998BA2BBD560017BBC62648CA2C7324665D77A582FD86A601031079C2F9AE3847F304091C6A1C2F70EE6F525BB852962FC6F75EADFB24AD445EB7D86E75800A7DF9F8E2E19364795F3167D7D49B26730B6AED58739BB6C67EA6601890BBE25D813F63E91C90A64CD4A831828FADAFEFF00F8ED13F90E005A44BC9F791D68034AB1FA6588A3710807312A1A5D3D79C2D949FB8236C292A7450AB67B699522EF179474A303370190C958674655CF8EBD8B07074F9D8341F06200F3E79FC4F6F0F4FD831FB446F10C0815BC9578B185962C027B0D77704A13E5F3A8FFE75A43210B8AD26CA6B287B51DF032A9CB32A0130380F9F5E5E0FCBE2D3CC",
	mem_init0 => X"24E56E6F6FAEA03076916C450B97475FC2437C6F639BB2E5A7089F0A986C67592EA2B2917851461F5B2FE4C352C5E0FB18EDEB7BC7C54A7D400C979A90543F6F8080400CA52F9DB4C3F1EECE016DF879A1C52B3FF03239E8DECB91BFAE7AC8B05975A4BA23119744A50897CD0864043649280D1E2FA8F99F8551F166A03537C8A00C9010BDB0F2CFE9EC8790C47E46CADC6FA64EE7D4225EA72F3F10E15E38F0FFC9B736401E79E7407F7F69BEDC767AE78D792DEE1F6A54E2C5F111E184C0BF493793DC80B6588CC17A6B9ED56406697ADD4A9C47321127E0273AFF16308BDE017FA48E4428786B9FBDECFB52DC41442586623AE65B8E1C9046762D00FF4F0F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\inst30|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"1016DCE93BF278F262A162F11683E0AC688986F360BDF3D580FFF5A8AEEE9D799F7D6C00A2237F6A4D5E40A844FE79DE7E66A3E2C00F7BF223F1CDFF27EC5101312F64984CF54048528CD97ED8E7DAB2E01FB98E38BDD31FE13E7FD18C9ADC5E81F0E67F29F77505BDC054A3003FE0D43D93131F82FC5EF88C929B656C2699BEFAEDF2C303C02C08003FD99D26EF7C1F86817FFC7DCF7D12CE86FC92EE292B203208EF780001DF2F1837E107B2807F3EF72FF4D8889BA48BCF36D8052E2CE9F74C03FFA64090190FFFD40E0F49C645D43AA54712FB308500B2DA2039CC00079CC8CF800D75C6150F0D40FD03D46812983806CD188F24F6A52E0003EC27C7CC89",
	mem_init2 => X"748C178FE9FFA9484D40498C722C04FA0437378343003F8D3AF852E4BEF00E0FDD82B0E68EBD711C72427118033A82B2B00038F43A7E327B9EE042FFDE0D7977EBD3329873225A050A7829DB0800007D807E076357E00F78E304D75B21025C907CA64E004D6969A014000013C69EC7E203C78000E185F9F85057B0713F8A28000AC78C036C0038693083F4A243D1880301578F1495144EC0FF852B21CFF76B370400103CD5C04B5A088FC6003B3348B64D5E5D6CF193944ABFF2EEBD02013D00855080023FFFE00121B006D1E8A51853D3D88A02BF4B5E1903801F00403A8B0000FFE0038F2F6A0D07536781D6CE02388730E5420D00000081FA41F066F8FE0F",
	mem_init1 => X"8B03A35EC7D5FE677A20E9DA6512ACFC01A400007356127E3E07CE07780F07C522B2FF80F2383AEFAA4F76000051000142FA6A0EFF904000393C924E0723FF00346CE9672CB3A29C002B00C09640343DF796FDC075B031ACFD931D104A41766CE82631CCF03B8080FF960970066427C023E25F88E0FFBDFBC44A4631AF3F82ED03861387F006953D7DFC9FFC3CBB92E4C9B6C5AFCC14D2C300925EFBFC03B403F827C92BE0FCFE1C21F3EEC76F53070405E77EB289CE74630F032C87F1E859A623F27F3BC056EDEBB70F4BAC0588B7276C8A7D6D008ECE2FFF884F9028787FF38713B0FB1588564CE1DC03C54548B0E3F8001E1CFDC80F6CC83D7C3956214308",
	mem_init0 => X"9A05BD9901CC070F4A6014D3F80E71BE0AE0E3B3776AF0C701E01B8B842E8CFF6F3EEA5A719475C73FFEEFB7C31ACA8E081D10FEC4608495DD93DF88EB13ECDF1EA6571EFFF1945EE081E6A198F0907E01AE6F0A7D009BA3781CBB964EAA133FE03F805C0456D58996AF1EFF711387FFB58B28738440CDD815C8337F56DCC221077196C9A0C2903A00197E2FE548ADF3AB9BEDFC25888F7D676342C00BF64C0FD81E7AD71E0171CD0395A83C0A0668B8BD880B0CCF3F7DA8FFCD70620400F9D140FB2C7FA01BFC4C741F1F1D3757620C004053F1C0FB305EAEAB6BE46268B59B1CC0095EBE39A9113A6CDCDFFF0FFBFF806C7073791F028466A3314B16A6C9B3",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\inst30|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FB26646D4D1F9ECFE0EFFD1FD1AB590187B9B7218F3C2943089297CDF8001ABB591335FEE016FC09F394780816E8A2970C4CCD6D3F90CD3BF0011D53F47E68C065E0E064042CFB8BB01E3AB36711CC69B5C3FC3700006093A4510561A00F1C1268DC791E445E6D38AFE2D37510ABBB1700008FD0F3CBF431C0747D65BDBC46B0C77E8B7FD18D9E43BA18D2610007192A93DE740E100D931CB938C01FAE26A057450AEFD5E5029A49004F6BA66937D601ED2D96E25F1BC041E02008B62B9C7EDD909F88CC00CEE6048B90A189140E6D194634F8CB93683F96D3F400B2F48784B400264E86B6F39FF8AB201285D0CD31FB1DCD9F4E11E3851FEA0EE2CB008E4E3E",
	mem_init2 => X"7DE31EC127F407BB464DD9C3DC0CA1FFD54B59000AE73035000F944412E23F00681FE00C5249C1567C13AE46E744D8467988BEAA007674FB4C8E7F40C26EF80C259BC3F62B2256418AD2BC8A07E7D6600001E16BFA28E07DC6F30F1E8CB8E1FC12302628D2A0D4CF5A58272B003843E9870161D8C4004E3CC568C1F3F62BC6AEA2D898F0ECDD69B0001DC0DC5213E1A3500CACC9E0FB83DC9C1ECBF952F912D3EAA2C98A81FDC157112FCDFE00039623E1F99C51E60D69CC40A13FE2577FB401E3A1A06E726F05CE800100083831B770477E50D6908E3DC1D2DAE5BDE39000741A2F8CF28005DBF9346012B4633DEA58B0EE20FAA637358BC19F24E53F59A821",
	mem_init1 => X"809C2F6932177FFE4A39B7E722B2C46C95D8C3B002156CAA420133C9808827FDF60EA3CB719C4ECB5B170F332BC964204D485D29DB7BCC29BB0818321AE3E7F308795D003B35D722EDEC1E8083E9D1E2AE6BBA02788EC1DB1F5A8F335F1A4EDE4684260C5CD5FE1760E4D535EE7CEF56821270C6F8295F9B3C2FAB410ABC234B67111F36362745D6EFA755AA534714C3E1A1832602B3A86B6A3A439576482DB9C7406A445FF89C8A279588D4FCB9880B56E7042CD95F245BC47B83CD0840BD3F13C36306095EA9E287964734F5BFB3EA1DD7263A7FEA38CAC900BD5A9FC0C75C810669E300531981725A9ECA5EDE3E4C33FE247D94C18C849FC15DB4411242A8",
	mem_init0 => X"00AE64C2763FAED13EA48DA99D5A048B7EF22C448802777F9C0AC303E02490220E093E63E8FCE89D6B382CB394D2B0730982CAF6C62F0A3EE1E3A94311D9B23C64FAEC707BE33C3938D33E7E71D4D3C8F23C19304CCE2B8263A1120EE478B06B3FC201B950F1EEDB01EE02D8F050610D497456431F4D72974C12A73EFCA00FA81891FD9980E533C9BC6F4CC0FB08A0A3780DB84E78EB3BC360EA4FF518117E99A0D7C12F7629CDF37DC2FEC084D8791FB35157D07915724858535F2FAD5A9270D0439565777A285FBF78401C043EAFE289689E8EDC53DA2A7DD9B68380170C7072D3E72F8004339A6D8D4E60E43FB3C1E453CD3BDFDC55939040482053E405D0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N24
\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst30|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst30|altsyncram_component|auto_generated|ram_block1a35~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\);

-- Location: LCCOMB_X52_Y33_N18
\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ & 
-- (\inst30|altsyncram_component|auto_generated|ram_block1a59~portadataout\)) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ & ((\inst30|altsyncram_component|auto_generated|ram_block1a43~portadataout\))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\);

-- Location: LCCOMB_X52_Y33_N16
\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\);

-- Location: LCCOMB_X52_Y33_N30
\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\) # ((\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\ & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & \inst29|altsyncram_component|auto_generated|address_reg_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\);

-- Location: LCCOMB_X49_Y53_N20
\inst9|$00000|auto_generated|result_node[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[3]~19_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & (!\sel[2]~input_o\ & (\sel[1]~input_o\ $ (!\sel[0]~input_o\)))) # 
-- (!\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & (\sel[1]~input_o\ & (\sel[0]~input_o\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[0]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[3]~19_combout\);

-- Location: M9K_X64_Y34_N0
\inst29|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008008FFFFFFF007FFFFF3C000000BFFFFFC60000002230000000000000008FFFFF7F007FFFFFFF00000037BFFFCE0000002630000000000000009FFFFFFF007FFFFFFF000000FFFFFE8E00000004000000000000000081FFFFFEC0F7FFFF79800002FF7FFE80000000000000000000000008C1FFFFFFC07FFFFFFFC30007FFFFFE00000000000300000000000009C1FFFFFFC03FFFFFFF1F001FFFFFF840000000000000000000000001BFFFFFFE601EFFFFFF0000FFFFFCF000000000",
	mem_init2 => X"0000000000800002013FFFFFFF7001FFFFFFF801DFFFFF3000000000001800000130C0000DFFFFFFFF8000FFFFFFFFC3DFFFF0000000000000000000013000007DFFFFFFFF8001FFFFFFFFF3FFFF800000000000000000000100C0007FFFFFFFFF8007FFFFFFFFF3FFCF00000000000000000000000000001FFFFFFFFF8007FFFFFFFFF7FFFF00000000000000000000000000061FFFFFFFFF8003FFFFFFFFFFFFC0000000000000000000000000000E1CFFFFFFFF8001FFFFFFFFFFFF800000000000000000830001161F003FFFFFFFFFB001FFFFFFFFFFFDC000000000000000000191001FFFF0FFFFFFFFFFF000FFFFFFFFFFF80000090040000F0000101F",
	mem_init1 => X"04C001FE3FFFFFFFEFE0027FFFFFFFF8060000C0C4000000F0380000000873FFFFFFFFFFFFF6005FFFFFFFFD20000043C4000000000180EF0001FFFFFFFFFFFFFFFE00DDFFFFFFFD2000003F040038CE0003FCCF0000FFFFFFFFFFFFFFFC001DFFFFFC180000E03E000000EEFE09FCCF0000FFFFFFFFFFFFFFE0000FFFFFFF780000F20000008260FEFEFCCF00009FFFFFDFFFFFFFE2001FFEFFFF000000020000008620FCE3FCC000003FFFFFDF7FFFFFF0003FFEFF00000047000000000000F967FEE000037FFFFF5F7F7FFFF0003FFFFF000004E7F0000000000FFF7FFFFBA0013FFFFFF0CFFFFFF0003FEE9B0004669C00700000013F737FFFFEC0001FFF",
	mem_init0 => X"FFFFEFFFFFF8003FFEFF800047D000600000011933F8FFFFD0001FFFFF07FFFFFFFC801FFFFE800007F10020000001F1037FC7FFD0003FFFFE03FFFFFFF8801FFE26000103F10000000000F03C3FFFFFE0003FFE7EE3CFFFFFFE001FFE00000F00F90000000000003CFFFFFF68001FFF7E610EFFFFFF001FFE80001E1FB000001000000018FEFFFFA8001FFC06210DFFFFFF001FFE8000BEDF8000003800000239FFFFFFB801FFFC03733BFFFFFE013FF080000FC30000003D0E000079FEFFFF70003FFCC1708BFBFFF007FFF280013BF0000000018C000018FEFFFFD0003FFE20708FFFFFF003FFFE803030E0000000187E000000FFFFFF78003FFE003303FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y64_N0
\inst29|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF003FFF80018CC8020000039F8000001E4FFFF5401BFFE003F33FFFFF001FFFE0007FF00200001FFC110000000FFFF4C00BFFFCF2733FFFFE0017FF000037F40000003398008800000FBFF4C003FFFFC3773FFFFE003FF000000330000010FF0FC90800018FFFFAA003FFF383673FFFEE003FFF000000000000107F8FED0000058FFFF2E8437FFF871F7FFFFF007FFF00783CC00003007FFC3986000007FFF94000FFFFC5D7FFFFF6007FFD801C27000119E5C3F8FE7E000001FFF96000FFFFFFDFFFFFEC013FFC00000200001FF7EFFFFFFE000001FFF15800FFF7FFFFFFFF0003FFF800008000001FFFFFFFFFFE000003FFF5F0007FFFFEFFFFFF0017FFF",
	mem_init2 => X"800018000001FFF7FFFFFFF000003FFF5B0007FFFBCFFFFFFC00FFFE00000000000FDFFFFFFFFFF020001FFF498003FFFFEFFFFFE0007FFC00000000001FFF7FFFFFFFF8200007FF058007FFFFFFFFFF6003FFF9C0000000081FFFFFFFFFFFFC000007FF158007FFFFFFFFFEE001EF7BE00000010807F3E7FFFFFFFFC0000FFF215001FCFFFFB9FBC027FF9C2100000000779FFFFFBFFFFE7F001F3F21D001FFFFFFFFF0C03FFFFC0000000000209FFFFFFFFFFFFC0003FF91C000FFFFFFFF38003FFEE0000000010001FFFFFFFFFFFFF8C001F719E0007FFFFFFFFE003FFE80000000000043FFFFFFFFFFFFFFE080671BA000FFFFFFFFF000CFFF0000000000",
	mem_init1 => X"00E3FFFFFFFFFFFFFFE0001F1FA133FFFFFFFFF000CFF3800000000001C3FFFFFFFFFFFFFEE0003F1FA103FFFFFFFDF000FFF0000000000011FF7FFFFFFFFFFFFFF001BC1E6001FFFFFEECF003FF70000000003031FF7FFFFFFFFFFFFFFC03901C7201FFFF708FC807FF78000000018401FFFBFFFFFFFFFFFFF000841FD0007FFFFB8C000FFFF900000003C001FFFFFFFFFFFFFFFFF000081BC00CFFFFF11C001FFFC000000004CE33FFFFFFFFFFFFFFFFF000010A200EF7FFE008008FFF800000000C0F7FFFEFFFFFFFFFFFFFF380010268C33FFCE10001FFFF800000000E007F7FFFFFFFFFFFFFFFF3800302D883FFFF0000007FFE000005000FDEFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFF800002D803FFFF000000FFFC000000000FFFFFFFFFFFFFFFFFFFFFFF000003D91F3FF8000061FFFC00000000E3DFFFFFFFFFFFFFFFFFFFFF70000F7403FFC00118037FFC0000008007FFFDFFFFFFFFFFFFFFFFFFC0000E6C07FFDC00D0C3FFFE0000000047FFFCFFFFFFFFFFFFFFFFFFE0030E6C1FFFD00FE0FFFFFA0000000047FFFDFFFFFFFFFFFFFFFFFFFF000C1E3FFF800FE3FFFFE00000000047FEE1FFFFFFDFFFFFFFFFFFF1E000DE07FF800FFFFFFFC00080000067FFFCFFFFE3FFFFFFFFFFFFF00000660FFF003FFFFFE7600080000067FFF1FF3FFFFFFFFFFFFFFFF000013E0FFE007FFFFFE70000000000371FE1EFBF7EFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y52_N0
\inst29|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFF00033F1FF4007FFFFFF8000000000027FF780FFFE6FFFFFFFFFFFFFF000E1237F1037FFFFFFC000000000006FEF403FFFFFBBFFFFFFFFFFF000C16B7B0037FFFFFF80000000000029FF07BFFFFFBFFFFFFFFFFFFC0001E9F3007FFFEFE3800000F000000170070003FFFFF7FFFFFFFFFF0001E9F6407FFFFFF300000000000001F007000E31FFFFFFFFFFFFFF8001D4FE407FFFFFF000000000000003C008000803FFFFFFFFFFFFFF80019EFC41FFFFF6300000000000004180080000EFFEFF9FFFFFFFFFC001AE78007FF9907000000000C001C021F00000FE4EDC1FFFFFFFFFE001A0700FFFE1D9E180000200C001803FF3A00CF067D81FFDFFFFFFF",
	mem_init2 => X"001E4A807FFC00002040000188C0006D00000000017FF97071BBF80700062B007FF00000000000718C00006D800006C0007FF9FF3FFFF9FF00063F00FFF00000020000208C8000E0F01C06C8009E9BFFFFFFFDFF00041F00FFF0000000000101CCF002E0011C004800189BFEFFFFF87F7E6C2F00FFF0000020000063CE0000400780000006311B707BBEF83EFCE43F01FFC000000000003CE6000000008000000431183603BEFDFEFC243787FFC000000000001866400000000000000030003607DEFFEEFC547D83FFC000000000001F67E003000000000000F80030CC86FCE6FEEEA383FFE000000000001FE0F801004280000001E080002773F9F1FCEAC380",
	mem_init1 => X"FFC000000000003FE000800000981008000000000763F9C0FCFA8780FFC0000000000033F2F0C0040010100000003000FFE7FC98FE678507FFC0000000000003FFF00080381000008000300063C7C4801373E507FF7000000000001FFFE000009010001F0006801003FFC0809F31E707FE6000000000003F1BE000009036127CC006830000CFFF809F31F207FF800000000000E7BFFF000018223E00F4000100FE9CFF060838F20FFF80040000000003FFF800003821107CC03030F00F880C0C0019FF8DFF000000000000FC79CC0000198C0E91F8CB38F0000C000C0008FF8DF9000000000000FCFFE7C0000004001179CA4000000F0000000EFF9FF8000000",
	mem_init0 => X"000000FFFFFFE0000000030651C2C100003F00000007FBBFFD000000000001FFFFFFC0000000014005420100000100000007FE7FFF000000008003FFFFFFC800003C0C00076600000000000000133F5FFC400000000001FFFFFFF8E0003C0C000124000000000008C000F0DFFE4000000003C1FFBFFFFC000000000000200000000000088000E0DFF70007C00003F3FFFFFFFC00020000000220800000000000F00121DFF00007D8000387FFF7FFDE50000000806644000190000000FB01009F320003D80007C9FFABFFFAC800000000C000000000000000FF00009F3E0003CC001062FFDCFFFE418000400008A0000000000000FFE6049FF20003F0003232FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y53_N26
\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|ram_block1a67~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a75~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a67~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\);

-- Location: LCCOMB_X65_Y53_N4
\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\) # ((\inst29|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a83~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\);

-- Location: M9K_X78_Y57_N0
\inst29|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F001EFFF3FFFFFFFFFFFFFEBE0001FFFFFFF2080E01FFEE90003FFFFF001EFFFBFFFFBFFFFFFFFE3C0033FCEFFF303E0F01FFCCFC003FFFFC001FFFFFFFFFEFF3FFFFFCF80037FFFFFFF8FF0F1FFF850C003FFFFF003FFFFFFFFFF300FFFFFEF801FFFFFFFFFFFF8F3FFF8DC0001FFFF7807FFFFFFFFFF380FFFFFE7003FFFFFFFFFFFFFE3FFF8B40001FFFFC00FFFFFFFFFE03C0FFFFF63003FFFFFFFFFFFFF3FFFC9800001FFFF000FFFFFFFFFF8180FFFFF00003FFFFFFFE6FFFE3FFFFBA80000FFFF000FFFFFFFFFFCBA0FFFFF20007FFFF1FFFE7EFE7FFFF3B800005FFE400FFFFFFFFFF99007FFFFC001FFFFE09F7EFFFFFFFFC7B800005FFE600FFFFF",
	mem_init2 => X"FFFFC18003FFFF8001FFFFEE9F78FFFFFFFFC6580000FFFE600FFFFFFFFFC10001FFFF8001FFEF6E9FC000FFFFFF04C800001FFE600FFFFFFFFFC00009FFFF0001FFC7269D83897FFFFFC4C8000001FF600DFFFFFFFFC0001BFFFF0001FFC3269811893FFFFFCEC9C000097F6009FFFFFFFFC0101BFFFF2007FFC6669818007FFFFF0FC004000107100EFFFFFFFC0080183FFFF8007F7180F306E31BFFFF0CF00F00010F800FFFFFFFFFE000003FFFC8007FFD8EFF43073B7FFF08F01F0000038087FFFFFFFFF800001FFFC8007FFF9FB0C11FBFFFFF38F03FC00003800FFFFFFFFFFC80100FFFF8007FFF1FF3D93FFFFFFE08807FF00001400FFFFFFFFF0C00",
	mem_init1 => X"1F0FFFF0007FFF8EFFD87FFFFFFE4980FFEE0000000FFFFFFFFF8800020FFFF0007FFFFFF8FEFFFFFFFC7BE3FFEC80000003FFFFFFFFE080000FFFF08067FFFFFEFFFFFF7FFC38C77FFEC0000001FFFFFFFFE0000707FFFEE006FFFFFFFFFFFFFFFC3177FFF38000010FFFFFFFFFE0001E1FFFFFF30E7FFFFFFFFFFFFFF830C7FFFF0000000FFFFFFFFFF000183FFFFE40037FFFFFFFFFFFFFF9F33FFEFF8000000DFFFFFFFF0000113FFFFCFF010FFFFFF7FFF8FFF8F2BFFFFFF0000009FFFFFFFFC000017FFFFFFF800FFFFF801FE0FF78F27DFFFFF0000003FFFFFFFFF00001FFF5FFFE800030FF030000FFF0F67FFFFF70000007FFFFFFFFE00010FFFFFF",
	mem_init0 => X"FF800010FC000000FFE1EDFDFFFFF100000FFFFFFFFF6001183FFFFFFFF0000000000000FFF3F4FDFFFFE00000FFFFFFF8FFF0001BFFFFFFFFF4000000000000FFF7EEFF3FFFF0C0001FFFFFFFFFE001107FFFFFFFF0400000000000F3F3EAFFFFFFF0000003FFFFFFFBC000BCFFFFFFFFF7C000000E0002FBE1E9FFFFFFF0000007FFFFFFEF4043FFFFFFFFFFFFF000001F3CF2FFE369FF9FFFF040000FFFFFFB7FC007FCFFFFFFFFFFFFF8013FFCF3FFCFEBFF9FFFF0E0043FFFFFFA7F00011FFFFFFFFFFFFFFC03FFFFFFFFCFC7FFFFFFE060040FFFFFFFCB80C03FFFFFFFFFFFFFFEFFFFFFFFFFC7C5FFFFFFC0400107FFFFFF8F0DE07FFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y53_N0
\inst29|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A4E8592C6D80D87F000000018E0DFE0C21B7B0F3255CE2F3E8B3E7E25D9477D162E8000D01801500FB85FFFB22EF42214DEA76C29613B48D7694E7ACF651000D0000061FF19FFF7E483D937012B6C092FE01F0507EA7ABE98992C01F00000041E707FFFEC8E6190703C0E6C99571B796D8A4016627750EFF00000043E62FFFFFFAEC39D5ED68BCEE9BFB9BCB417B97597E6A1EFF00000009EC3FFFFF7F7DE30B4D4989C6D5E357CC1C5372A7E1A20FFF00800000ACAFFFFFFF81C48028CB5659FCEBAAAE5A550ED4AC868FFF00000001E89FFFFFEEC91B742C0735F6EA9AFD779EFE92A2DE069FFF000000C1685FFFFFFFFD302052317E70BCFC2833AD20260A",
	mem_init2 => X"3A023FFF8000000062FFFFFFF87C096B20BB6B52590F09B1EF317BA92C42FFFF000000038A0FFFFFFE6070993399D7574FD91C46120A52C24453FFFC000000008D9FFFFFF02007CA53ACB73705409E46157D91F3F451FFFC008000003CFFFFFFFC000007770EB638F4A25254B2DD2C07D6FDFFF80000000073FFFFFFFF0003C1AC257BD5D46B7CF8E1AA850263FDFFF00000000658FFFFFFFF80016070A2EE3612AD4EFD436479C067FFFFF000000086E5FFFFFFFF01E1CC4ADB2D0C5307B83C1D71D3737BFFFFF080000080E77FFFFFFB81E7E42ED12F56B782BE783C8C073FF1FFFF7800000005937FFFFFFFC0067C01AB16565C959691DA987DA1BEFFFF30",
	mem_init1 => X"F81801805FFFFFFFFC008F3D381D649EAA8FC70BA557FFE4FFFFFF013F1003814FFFFFFFFC008F901304A2BBD70EE283224BFFFDFFFFEF007821038337FFFFFFFC00C39DF1008BD8E22C0903567CFFFFFFFFEF70F0000782D7FFFFFFFC0063BFD3FFF9D64E7A02FFABFFFFFFFEFFFFF80000078527FFFFFFF80067F07E7F334F7FC2E61ECBF5F9FFFFFFFFF80E040F1D347FFFFFF80067700FFFFFFFFFFF901FD9FFF9CF87FFFFFC00040E19B0FFFFFFF800EF7F07FFFFFFFFFFE77EFFBFFFFFF3FFFFFF0000401370FFFFFFF800EFFE07FFFFFFFFFFE6FFFFFFE7F917C3FFFF3084C83210FFFFFFF000F3FC3EFFFFFFFFFF9FFFFEFFE00403C1FFFF00003832",
	mem_init0 => X"00FFFF7FE000F7FC26FFFFFFFFFFFFFFFFFF000001C1FFFF000430B280FFFFFF800077FFA6FFFFFFFFFFFFFFFFF700040041FCFF800E2036807FFFFFC00104FFBFFFFFFFFFFFFFFFFFC700000000041F80468635803FFFFFE00106FFBFFFFFFFFFFFFFFFFF8200000000000F03C61E35003FFFFFE000FFFFFFFFFFFFFFFFFFFFFC000000000000032F603E35003FFFFFE000FFFFFFFFFFFFFFFFFFFFFC00000000000001FF603E74003FFFF18083FFFFFFFFFFFEFFFFFFFFFF00000000000000FEF1FE744007FFF9E0077FFBFFFFFF7FFFFFFFFFF000003100000001FF81FEED0003FFFFE0037FFFFFFFFF7FFFFFFFFFF000077BFFFF0000E38FFEEF0003FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y53_N0
\inst29|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFF87C5FFFFFFE00001F7FFFFFF7F0100F3FFFFFFFFCFFFFFFFFFFFFFFF87CBFEFFFFE000007FFFFFDF7F0000A5FFFFFFFFFFFFFFFFFFFFFFFF8FCBFFFFFFC000003FFFFEDF7F0000A7FFFFFFFFF1FFFFFFFFFFFFFF0FC6FFFFFE8800009FFFFE3C3F010027FFFFFF00006EFFFFFFFFFFFF1FC3DFFFFE880007FFFFFF383D010037FFFFFF00003EFF8337DFFFFF1FDFCFFFFF9000027FFFF3603F00073DFFFFFFC000063EEF3FDFFFFF1F97CFFFFF9000003FFFFEE03E000FB7FFFFFFE000003CC7FFDFFFFF1F8F3FFFFF8200007FFFFCE0260007BFFD7FFFC000003E87FFDFFFFF1F967FFFFF860001FFFEFFF466000F3F7F2FFF8000080303FFBFFF",
	mem_init2 => X"FF3FE7C6F3FC8400801EE7FEE3480000FFFE7FFF000000EFFBFCFFFFFF2FB7E37FF88000400FFFFCE6C80001FFFFFFFFB8000000FFFFFFFFFF3F8FF13FFC0000007FFFF9E6480000FFFFEFFFF80000C3FFFFFEFFFF3E3FFBFFFC000000FFFFFFE6400001FFFFCFFFF80000EFFFFFFFFFFE3E5FFFFFFC0000003FFFFEE2000003FFFFDFFFB8000ECFFFFFFFFFFC3EBFFFFFC00000083FFFFEE2C00003FFFFDEFFF8000E4DFFFFFFFFFC34FFFFFFE000000BFFFFFEE0C002017FFFEEFFF8000FFFFFFFFFF3BC749FFFFE70000009FFFFF7C4C000037FFFE6FFF8003FFFFFFFFFF0FC79FFBFFE200000007FFFCEC0880003CFFFF7FFF0000F9FFF7FFF10FCF96FFF",
	mem_init1 => X"FE00000001FFFFC040000001DFFFF7FFFF000FFFFEFF6200F9F1EFFFC30000001DFFFF806360001973FFFFFFFDD80FFFFEE60000F9F1A4FFC000000019DFFF80E0001810F3FFFFFFFFFD7FFDFF040000E1F2AC0C8008000001FFFF80C00018023FBFFFFFFFFDFFF8FF0C0000E1F29E000098000003FFFFE0C00000020FFFFFFFFFDDFFF9E3800001E1F41E0D001800000FFFFFE0400080000FFFFFFFFEFDFFFF00000003E1E70A00800100000BFFF7F0E000900008FFFFFFFFFFFF7F0000027FE189001F980000000FFFFF80E100000013FFFFFFFFFFFFFF000083FBE18DC006008000000FFFFB204700000003FFFB9FFFFFF1000086FFFFC39FC00000800000",
	mem_init0 => X"0FFFF2200F00800003FFF0FFFFFFE00000DFFFFFE313C000020000000FFF9E000700500107FFF8FEFFFFD00061FFFFFFC379E010000000000FFFFE000120F0001E7F80DFFFFF800077FFFFDFC379F000000000001FFFFE000130F000180F00FFFFFE00007FFFFF00C365F800008000001FFFF60000000000000601FFFFFC00043FFFF400E267F800000000001FFF02000C0000000002001FFFFE001FFFFE6003E6F7E000000000003FFF0600900000000000009FFFFC0003FFFF3F00E6D7FC00000000001FFF8000B800C0000000039FFFE0000FFFFE0100CED7FE00000000001FFFC00010008000000001DFFFE0043FFFFE2100CED7FFC0000000003FFED000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\inst29|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000FFFFE00FFFFFFF70008DCFFFC0000000017FFED000000101800000003FFFF80EFFFFFFE0001DAFFF80000000011FFF600007C100C03000001FFF9C0FFFFFE080801B4FFFC0000000001FFF6200608109000000000FFFD87FFFFF7C00849B43FFF8000010001FFF6300600007000000000FFFF07FFFFF7C000437463FFC000402031FFC00000080310000010070FFC000FFFF8FC039374E3FFE000040001FFDE00000C0000000010000FFC06FFF7FFFFFFF3680FFFC000840001FFFF00200F1000000010003FFE06F7F7FFFFFFF3680FFFFFF1904001FFC700200F9700000000003FFF0063F7FFFFFFF3E85FFFF009F8FC00FFE000279FF6000",
	mem_init2 => X"00040007FFF00739FFFFFFFF2C87FFFFFFCFDFE007FF000278FFE00000001807FFF80060FFFFFFFF6D07FFFF00EFDFE007FFC00000FF8000000018077FFC0000FF7FFF3F6D01FFFF07EFDFE007FF8000FFFF3000003018077FFE0001F87E00FF5A33FFFBEF1FFFC003FFC0002FFF980000003907FFFC0000009C007FDA00FFFFFFC7FF7003FFC000E7F3880000001006FFFC000000000100FA00FFFF7FE3FFF801FFC0007FE3800000000000FFFF000000010000B443FFFB37FFFFF801FFC0003EFFE80000000800FFFF804000000000B6FFFFFF07FFFF980FFFF00007FFF800000008007FFFE00600000000A27FFFFF07FFFF800FFFF00003FFF80000000800",
	mem_init1 => X"1FFFF2040C0000006B7FFFFF42EFBF900FFFE0003EFFF800000008000FFFFFF0FFF0600067FFBF3E20213FB00FFFE0007FFFFC000000180000FFFF7FF0FFF00E47FFE701807E80007FFF98103FEFFC0000000C00013FFF7F07FF4000D7FFC000800000007FFE80003FFFF80000030800007FFFFFEFFFFE00CFCE8000000000003FFF00003FEFF80000000000001FFFFFFFFFFFFFCF000000000000001FFEE0000FC3F8D0000010000004FFFFFFFFFFFFFC000000000000001FFEE006CFFFF8800080F000000FFFFFFFFFFFFF90000480000000009FFFC006FFFFF8800000B00000007FFFFFFFFFFFF00000DF030000009FFF0400FFE79C380000980000003FFF",
	mem_init0 => X"FFFFFFFFA0800633FF0000079FFF1E00EFFF9F0000C19F0000003FFFF33FF3FF410E6EFFFC05F9079FFF0100FFFFBF3000C2F4010000003FE3FFFCFF87DFFFFFFFC00F17FFFC0000FFFFFE00000006010000003FE1C0FCFF9FFFFFFFFFE0007FFFFCC000FFFFF00003000E0000000078E0843CFF3E7FFFFFFFEDC89FFFFFC000FFFF340003001E000000003F011C3C3F3FFFFFFFFFFFF99FFFFF00017FFFFF60000082000000003F0F3C1C0F7FFFFFFFFFFFFBFFFFFC00037FFFBEE0000002000000003F8038031FEFEFFFFFFFFFFFFFFFEF00017FFF00600000000000000008E00007BF0FCFFFFFFFFFFF7FFFEFC0007FFFFF600081000007C00000C3800FFC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y53_N12
\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\);

-- Location: LCCOMB_X65_Y53_N30
\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a27~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\ & (\inst29|altsyncram_component|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~34_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\);

-- Location: M9K_X64_Y67_N0
\inst29|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FF309BB03D7EB119E06291472044C24DDEDFF48FEB6D139BF72D5B18C4B40210818EF65EE0E5226D00444579B0EF9B69DA2C1519340D0018C1641498B48C994DE9AF392A604447EB30EB0E7A8E29710846150519049292CA9208DCFE2AFB0CD5A04C659B949D1447DF4A11C940921C70C325FB8321E148570B064E60006C361FD1703F8EEE7F3F340A08FFCF60011A8EE92D0C3699DB2B30402A2EAB923B59106408649510AC811838CB0C0FB5C5052D05173C3E008A22A4584F10B4C1731B9902A436641B37F791C92FB869F4553B2D40D81B7C58C1A81E325D79A587DA7047867DFBEFF7E4CF1EB14B731D805862378E051571CE59BBDF041D71867777D4E3",
	mem_init2 => X"29343D5793F4E37C405898F0C8EB8B50DC1B39AB021533F6EE8A37933EE23E1650412BFE00D9A7B856616AA2D407DB2D83B26343027E7C61AACB9A4F57B22EB430187AEC9DD33378FA0B868D0F2A1CE43D54087E51380764ABEA3F71307D99A99361BD82C668E5FE0753BFABF72FF9CBF47ADEF60E8A8344FC71C45838004A66F06FD2049A93CF49C3BD5C53C6EF7AFE2D65371CCCFDFEFB3E66A2CD151FF943559EC70106C459E661BB31DCFB0A06EE561CFFF6ECF9171D004F6ABF0D9EBFE616FE25DD223CB4C83F653C09A908FF088FB807C89046A924DCDCF3616CE83372776846FD7F278153389DFF073C66C0F6080F0C04349B82DEF68EB9127AD68FFD",
	mem_init1 => X"78539426AFFEFF8471C1C04608290C7C58873A3E59D4A65674027BF375587FFAE2363FC26838795B00162F91E660C05F4EB29B9EDEE9D5C650B05A0C6D723C40C43CB098001177B2013181D187BA8F1EEEA83FB37C02F4959C47BBC067680481003FFEEA455F0DEFA229FD7FA773E9ADDE7D715B455070517D060250D00FE00CD86A04774DEDD343A677323F4F7F8CE9AD1310D94CE271737F3191FC7561EF69F64BB1AA4CCE8465B79FCC8BDFBB83C994BA9F04ABA34989EDE9C7D684E951F18F46810F13E01823E82069E0723FE2AEB8CB73FC253636C7812885ECCD11A12B70B1893602E39D22FE938F97674E8F87563C0CAAB86E4FFDDC61C205501D61B0",
	mem_init0 => X"B322CE68AFA81BDF890B6B6DAB3F38DF713CCC849F6C4C725B2760E9E4011B4CCAE13D2EC5A1535AD06FBB82F1928513E7121E5859B2A48ABFE817C5F454E0803FC4684F84CFF2547323C45BFE92575D8E3AD4BA0D48D19FE4CA6E40119EFBB45AC5425A87FF8CBBFAD16B69E79BF43FBED199E9EFA904707831C4AE0864E32905F1A3E0DA4D083E1693BB033B803671347F78B10D54C4E4085FFBD547632C58C0360A77FF614AEABF904F563E5C408518ED490A48D6EE9C46AD42C9EE793B35F6C811735D6A0897517224632A247ABA8098CEFC9EEC0EC7EEC8C51129CE7A61FFC03D83BC24581440BDF7347D9C013474DE9BCAE5B659C07FB19B53FF800003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y61_N0
\inst29|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"8A3EFC1B18B000002000001000000000FFE080AFF20003F00027117FDB7F3CAB9D0000000000000040000000FBC0B06FE20000E0008E927FD7FBE1B9B43B0000041C0043000000003380384FE00001EF808EA4FFFFCB186D4E970040134AC041C000000004001E5FF00003CFD0B0C2C3012CCF4FC6B100E00923E000E1000000C08006B53E000080FC4255BDD2D4598653CBA6B5284068AC610800008000826BFE00011CB83093583B18EBEB2A15E2830C2B39A1700000000000C332E60003FD99A03D870E8D095155FB0026D4A75840FC00000000007F84620007FF8C0133121F5714518046BF266E131A3E7F60000000017F8130001FFF463E70430CC39E76",
	mem_init2 => X"237529A57409EDEFF21000000000FCE3F0000FFF4E6278B2727DC88027B98F8479F077DDF89800000100FE62F000077FFFC06077E34B12159B08CC7883EDE66992F8000001010F6AC00007C6EF8CD082CE8E20FB6E8F3B8AE16C198B0E900080001F7FF9780000A454F58EF3FBFA2519AF229B31BD4CFD171CF40080001FFFFCB00000E1676ABBCC3C74A404028B7F34958472E0D096000000037FFCB80007E10D186A787834E0581E6930E2CBE88C715D28000000033FFF5E0007E4D000B43931456CBCEE474371F9E7F332C798808000037EC04800000490EC896180FDF0A4B8EBA17E802FBE709E0BE0C0000C7FE064C00430BFB979C383D299FA227952B9",
	mem_init1 => X"3383B4CC8B6370E8000007E03203DCDD183F013CC1C7AFFD2DDB9A19479DEA64E72F7F4830000F68182F41A1397B0F2437ED35DBA627985BABB6877C1B011F6C9F7F00F152BE1F3E37E0FE077C1E9FFCB24AE0A36802A2DE20D283F07DEB188D3E0EFCC2FEE7C0007EC0F9D1E78939BE8BDAB912ED906E00FF7E1FE0955C94C79FEF00300C3E0860F448AF82D53DD55EE231BF00BC1800001E34403E8FEFB201C7DF9F8F8A41183CC62FED4841E9309FC11393FF9190337E5807FF03FFFE31D1047316980C1C5A232931BDFF15C61FD82F993FF38207FFFEFFE02336A677CD644F7464D73CC5C7F72DB8E00337F031A12007FFFFFB403B2EB09F3E33626C6C36",
	mem_init0 => X"7FEFF5E71468A0079F62F0101006EFF7FB78E314F5D0DE5C9774405E72128BFF3E00200E793E8A1801E7FFB85463EED07AD959DD4FB21BB7F5B52F5FFB4C01CDED740C807EF8BFFE07E38FE5C8E60AE115FD3D9B724398DFE9FFEF1BF3F61E017F1FFFEE01E78EFA39F5FDB1CDB0126C8506B0FFA29FFF1EC3877171CF7F3F40E06C65EDCE405C12E409160E49D630FF740100D17EE03902FF79B600CFCC54A7CAAC0856158E33E5E76CEF7F61000081DA56AC013FDFB027079E5D911EE012E5BE1786DD834DED7FD000007ACD27DECE6D9A37E70538E2432EFC32ABC2B440BF7C12FBDF8000002300F059FFDA05F37E8E77D6FE5A5EADC3C465606084047E9F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y53_N0
\inst29|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"EC03CD12C53218F4D4D063B05E3BD3044377791C9D442C247FF0080357FE9F0620B561DFDDB03D1A6AAE371C4041923D959454101FF08033DD93CFF670B412DECEEFE6E86F49A7D85873A6A1671DB9410FF1458FE61DD3129FC1792F61677CEEA66C29BFD988AAFC523B9740CFE01E9BC357131F7DC1B7277367F35D502907971A920D3CEC31EEEFFFFCEC09C1F47E1EF93E6FE37219BD023425E7D31E14D4DBCFF4ECB4FFFEB426F979E0064C1F87E108D084EF6CBC2B0B3F1907FAD1DFE820B7FFF02610B91D4F04FBF1F8F23FF96C668A4857FFBA7A7F4D2407A737FFF89C8C1FC0488B41F8F052BF23EBF8AE15C80F03AB6770DC1474D3FFFC0E241CCC09",
	mem_init2 => X"8A73EC50928392B0B23C41840F77EC67FB4D74C69FFFF04A390333E4815FF1F992717C9AF3F34C1C53438047FC8217214D7FF72E359CE3DB991FBD18118EF88AE3C9CB8C4C698A0185346A66F73FFF95809C3F7B5C1FF0005C8457242082A6980CEEBE0213B44A4BEBDFFFEAC5601FF086787DC00EC7F9D6D4540C180DCE58068C25AC21F3FFF7DEB47C0F78C3C67FF88EE29F0A3135DE7000A4C3A615976943FAFFFF9FD6FBA4B700DFBFE00098488B48B1DB2C48C1785959B2EF29FDFFE2FF957FFFFD87FFCFF8044807BE4BBAE07B18542A80416B5FB2FE7FE4F670ADF4FFC1FDE01908C3FC13502C7780934FA3798710E209F6BFFFFE09DBBE0F9EF82C03",
	mem_init1 => X"01F9C3517F2A04607A3DE99A2713BA2FFF4FFFF84B54CD819E47CC0324630784DD1CE42312C13B66AA4F6AB4FFAFFFF8101795F407844000B967F244E86CE463F3D269A9A43C8AA0FFD4FFFC286369C20386FD8073EF99BFE67E4007BFDEF762F833C8E0FFC5FFFC0073BD8FC2602780E11DBC7E1F0048009B3E46316F3960F1FFFBADE0001ADA82903CD2E021046BDA204B7E58E3A430C680B1BB43FFDC1BE0005C0FD00CFDFFB86F141118C0BE8FFBC2B6D4B129EB9E01FFFCD3E00015C15E67F0DF3B8C89129418FD43DB02034627C489EF18FFE30582804737002872DFF30BF84704EA9856CAF544D897054EF40103FE63E760EC05F05C807E39C0EB1CF7",
	mem_init0 => X"7605FD99124BFB0E4B7EDDC007F81629F6D0E2747778F0C72DA07C756E3FCA5F0F3D14DAF99EACC8800F30483F0A87EBFF9D109E06639F6A2F8320E8EF1C1D7B539EE104001F5E8998B2C47DFB3390FE81B86B2A5D8164C77C7B4612248B6701371FC05E06631F253959178BF18BB38BB540D7AB91BF39181DFE5F0B66CCC263874ECE4C2AFD97D301A6866FE4656283CB4C39DC25C0010547C7E2C10FF88368DA657D2C1DFC838F23EA5F9005FB84BCBF1B260CFE1E7D900FF9A776047B7FA1C39383BE5F6C03B10BC1CF17B9C9520CF807B2033E8AAF6FA4892414ED881C6EFE3FAEA161CE29139681300C00F004007F0FFF5A701FED048C2036B2E9594E2E",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y60_N0
\inst29|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00003448B263E13C2E3F7F9FDC849E9961A93F3DEB2478420983E4F1E0017AFB276BBB4FE81EFF8FFD89EF9CFB8933931B86B763469833F7E00B7D50B9EE963EE1E0E0041B9738134D1ED0FD871B3F66A953F0E70001F083FF55F6DC200F1FEA1723B8DFBADE16B7A7637F6E1661F01F000125F0ACDC8BCCC274327D6543E7B33FBE9E73D98C1F4CAD205117000F997B2AD586F3120DD01AFC44638E6DD627F9450ACF9E81E9899500FFCDE615683EDC207A55E519486100F30801F32B98B6C5EF5224E00CEFBFE27BF36056700B0AFBBACB78489D50125190F500D989B9027D0C3E83A72A0E7003D3033249A333F06CD30410BAD474C53ED58963BD4CBCBFBD",
	mem_init2 => X"9154F0362093FB7D5DB3388CD4521E11CD241833595C76144CE2FBCBE3BDC0F0764FFB3C5BB311CA729CC581677BD858643755070C709DE4BC5980FC3072F3907FEA019A1AEDA936266CBC8F7918FBF90C831F62B9D6DFF45417809982AD009D3036DA4AFA0F5C84A58F3C5801A3BFE702ECCE79FC2303C4C00D80EBDC183A5CC285037F726330F501753FD515E98FC2400D233B1FD2F015663A3B2D524410B4C575D58B01CF3FDB02D09830C00781DC6BE3F8B9D66E8769A0BABF11A5538907A1DD57F471D70DEE40057371F93A66D867C9AE1530A0BD1469121BA6A9EFF7DB13F386578009D23E80B9F0B057BE5E8730F128F6B164CA0C43A8DBE93AB6AAC1",
	mem_init1 => X"408462286A5ABE7B6B3A700872B1446F18B03C2BA26A936D40FF3349009C92010F0341C570A9B00DA6080F6EF411DDE850730323DC85CFE8071C3CFEE681C47F585F82CBCB29141D32753C0C3E1B6A3FAF97B8924086E5BF8B61FFB5473A31DF220B3603B340BFD91E1D2ABAEEE6ECDEAE027CBF196F6C385058B89C5A002030A8E71351ADDE3B99E7D1E23A2F5F1674DDF3E17356859672BE05D56A3226324A27A7FF4EAFC4E18E510C2E43D4CCE88A2BA934136D633FA439FDCC3D2B2747B357939D2496052BFD9AE35C0D82778CF46DE27E4DC21F87375D2713465FD037678F3585FD51A6021D758866CC8CE09DB3D9157398108F33184FC6A5864F8534B6",
	mem_init0 => X"5551B3FE79DF86DEC718801660AC7B7738C5370CC8038966D079AB2F055CBB3FEFF58C7C3450E59895C7B35380CD3F3989C126CDD81C5E2DABF7D2FFC223DE7D9786E197873D13C9108D30F271D76DE3355E51268D2E5C1D105DEA07ACD2B1DCC06C3E5D2088891341D4E8D9A7276831C46DA57B0B1E8A1588AEA144535D98B830EAA28200CEA6C0093857F7FF335F43468D060FED38A81E9FEC34C530EAD1B720C87EBD274BC46B113A081B937807B44BAE1BB48623A28A702A54B0AD4D5861EE249E49FE6B64B7A4041DB4F7CC406376BB4505B003C5377DCF5BC0FE1CC7D874CF14D7B990C61E9E73BD289BE92D212047C6B5DFDFB021FB271B38D7BDF04F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y53_N0
\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|ram_block1a51~portadataout\) # 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst29|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\);

-- Location: LCCOMB_X65_Y53_N10
\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\ & (\inst29|altsyncram_component|auto_generated|ram_block1a43~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~32_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\);

-- Location: LCCOMB_X65_Y53_N24
\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~35_combout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~33_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\);

-- Location: LCCOMB_X65_Y53_N6
\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\ & !\inst29|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~36_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\);

-- Location: LCCOMB_X49_Y53_N8
\inst9|$00000|auto_generated|result_node[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[3]~17_combout\ = (!\sel[0]~input_o\ & (\sel[1]~input_o\ & (\sel[2]~input_o\ & !\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[0]~input_o\,
	datab => \sel[1]~input_o\,
	datac => \sel[2]~input_o\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	combout => \inst9|$00000|auto_generated|result_node[3]~17_combout\);

-- Location: LCCOMB_X49_Y53_N10
\inst9|$00000|auto_generated|result_node[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[3]~18_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & (\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\)))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & ((\inst9|$00000|auto_generated|result_node[3]~17_combout\) # 
-- ((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datab => \inst9|$00000|auto_generated|result_node[3]~17_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	combout => \inst9|$00000|auto_generated|result_node[3]~18_combout\);

-- Location: LCCOMB_X49_Y53_N16
\inst9|$00000|auto_generated|result_node[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[3]~20_combout\ = (\inst9|$00000|auto_generated|result_node[3]~19_combout\) # ((\inst9|$00000|auto_generated|result_node[3]~18_combout\) # ((\inst7|$00000|auto_generated|result_node[3]~4_combout\ & 
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[3]~4_combout\,
	datab => \inst9|$00000|auto_generated|result_node[3]~19_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datad => \inst9|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst9|$00000|auto_generated|result_node[3]~20_combout\);

-- Location: LCCOMB_X49_Y53_N28
\inst|blue[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|blue\(3) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst9|$00000|auto_generated|result_node[3]~20_combout\)) # (!\load~input_o\ & ((\inst|blue\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst9|$00000|auto_generated|result_node[3]~20_combout\,
	datac => \load~input_o\,
	datad => \inst|blue\(3),
	combout => \inst|blue\(3));

-- Location: M9K_X64_Y54_N0
\inst30|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DF0C7FE608850673FF8F803FF81E80003F03427FF9C001009901FFFF1F0CFFD2080006FB1FCF8633FF400C003D41C37FB1C08C000100FFFF3C18FD98000000FF3FE783FFFA4CC0F0F01380FF81C0000F01800001CC10FF98008003FFFBEF03FF900FC3F1F03FDFDF0FC0D0ECFF908000FC001D40008081FFFFEF03FFFFC6FFFFC27FC7DF22CFE1E0FF938026FC001C4A000100FFDFEFD0FFFFDCFF1FC7FF83FE210EFF1FFF180106F8040802003F207EFE47C0FFF7A09E1F0FB204B0000C7FFF",
	mem_init2 => X"FFFFFF673C060063003F077EFF63007FFF98FCFE0FFF3F10C008C3FFFB00FC66C10020FF01FFFFF3FB87903FFF001C008F003F00A697FFFFFFF3FEF37C000F7F85FFFFFFFB87D03FFF8010219E00FE01C7B77FFF3FFFFFFFFC00303FFFC3FFDFFF87F1FFFFC01073FC20D401FFFF7FFF3FE7FFF374078F3FF20179EFFF83F1B7FFC090E2F800F801FEFFFFF838E7FFFF7E07C30FF30007FE3F81F183FFCCF0FEF001FC00FFFF7FFFFFC70FFF7CC1008F8300015E3F81FC03074C9033F0FFFC0DFFFF7FFCF4071C0EFC000FFF0080E0463FB07E33F74402631081C03FFFBF6FFEF28F3C06E01E7FF14C96F4273FF07F33FF7EEEDC023C8F7EFF907FFFF7DFC7E0",
	mem_init1 => X"E618406F005D00ACE41D803C921FF90219FF265C118003FF0FC7FF3F35E000FF01C040ACFF01D81DD700FFD8F9C006C0198007F19FFE3B0041610FF0E005F8AFFE01F8193F000700CDCF3E8019840600FFFC0300CDFC1FE1FE9FFF077601F0003F000003DFC0DF80398C000103FC01302C30F118FFFBFF01FF81F0003E000702FFD0FF1FF1DC3BFF03100110EC50F878FFCBF94077C0F0013E000007FED0FF7FFBFC3BFF0338031EECC080FF0FDB7D8000E0F91C3E00E0FEFA07F8FFFFFC3BF803D8001E5003013FEF50674081707D3C7F0003FCB06575FF7EFFFBF000C000608601837F0102C78805F0FC243E0C7EF0093F8F8FFFE9FEC00001C000920187FF",
	mem_init0 => X"00006FFD90F87C041E002FFF11FFFF9FFFFDFEE6806000034A83C73F003C7F77C0F03C9F7E000CFE03FCFFDFBFFC3E0080000003978303FE00FE7F6400603C9FFE097CDC00F4FFFF7F7E3F0000CF0003278F0370013E0FD7D200309FC101F8C003E4C7CEFF7FFB7300005C03C60F0370013E0ED7D030181BC001780003C3E740EDDFFB73C0001C03EE0FF3F000BF0DFF81003C19C031F8008FE2FFC0FDFFFFB0000E40039E37F3F80C9C895FC000F951995FFD007BF0FDC1E7FF0DF80080C000637C68E1C98F20FB7E9FF3478D4F3C071FECE7E0E63F3FFC67007C21F37D7C70208E21FF64CFE15E0D4F860F0FFFE7FC2623FF056F00383BF878F83CF18003FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y63_N0
\inst30|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FC3F05707EB100FE805FFFFC0007F6C47E18101FF478F8E0F88083FFFCFF11700F8187FF01DCFFF0003EE00477FC00CF59B0F8E4008083FF07F073E87C8003E00F7F87FC003B40377F801107F890F8FC0000039FFEF07FE1801E067E1F7FC7F00301031FFF0001F3CB5F2CFE670063BFFEE3F603F081FFE01FF666E00633C71F3C8001FF295A2CFE0700E3FF83E6F00FF08FFF41FFE0FFE0003CC3A73F7F030FD44FF9FB03007FFF1F07C0FC82FE3806FFA6FFFF0070980DE7F803C3714BF87A8100FFFFBC8EC0FC8383FF07FEECFCC118008004E6F801E7B9AFF03F4003FFFFF07C1FFC8FFEE70FFF9EFC8000000010FF001CE4FA79703E8C03FFFFF0FC3CFC",
	mem_init2 => X"00FCE7FFFF83FC1800000000FF001D647EE7303E0007FCFF0036FD81FDCFFFFFFD9FD998000000009C090F7CA163307E0007FCFE017EEF81FFFF8BFCE5FF71C0080000009E0C033CB3DC386F00EEFEFC0BE0FF201E3BFFFF05BFCC801C3881003F0C41DC860778E786FCFFFC07393B0C3E70003C058FCD1818797F002FFC0CBC8CA5DC3C0CEFADF03C8E00FE7EDFFF1EFC4CE070306FB063E3001F01BC01CC3F8FFFE9B038FE01FC2100C001FC5F60301004B001FFF203F18881C41F8FFFFF00387303F04000C003FC7E6030C07FB0009FF301F180B1CF8FCFFFEF01C1700FC0001D073FFFFC0030007FB0000F9300C6069BC607FFFFCD0381F83F80C9BFFF3C",
	mem_init1 => X"FFFC00C00260B0FF03930006165A8001FFFFDD0F81F87FCCE8BFF88E7FFC80C00264901E039FE016109A8CC3FFF648CE03F1F000408FF4C3FFFC8000627F920C019FF0DF31BBFC07FFF0430E1F81D880018FFFFF7F60B0007007939F00D3F191D49B7C03E4867F7C7F33F8300039E3C47FC09E0080090000239F000FDE0FFF3CFE007F0C7F87ED0100FFFFC07E010C011F0D0000810F001FDD9FE113FC9EFC00FF0FC0870033FFF07E0F7F1FFC00000001CFC03FCDFE000303FFFC07FCDF87030000FEF43C0EFF3F6000008001CCE002FED6081807338007F8FF8201F003F2003FBEFC078000000001CC6086FE221D3B03E00007E01C2280C383F3CC7F1FFE00",
	mem_init0 => X"0000000001CDAC0FFF28F8E4030300FEE070779DC000FFF43BFFFF07C70F004000308E0FBEA8E03E2503CFEE01C3079FFF0CF1003BF2FEFF120F00002D60FF0F8D0AB1FFFE011F197FC77FBFFF8E660CBFF6CF7086003FF89941CE830A34A38BFE00DF11E38FFF0F0E0E000F37FC8F300700001F6103FF07086AC3037C1FEF03E3C3FFFF1C0F080EFFFE9FC3700000009107FCE30CBF8302701FEE0F73C7FC7F0FC60800C2F8FFCFF0000000F007FB780383E340403FDC716303C0000FC600697FF11FE2FFFFFF3C01F1F3F132457361807F80F1C303FD000FC2000B6F7700FFFFFEFFFC01F0FFF07615B321807900C38100FF001FF80093E6FF003E3700FFFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y63_N0
\inst30|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7CFFFFF08515B0220C78604F0000F880FF78803F5FFF07E6F021FFFF879FFFF0D98CEB8F13E005E0007CC087E7E10033FFFFFF80B4000030FFBEFBE0DF96CF0F03C7FE000375C08001E01817FFFF0F0000000034FF9FFFF8FF9F520E34CEE00003F3C08100FF1D5FFFCFC0008300001E3DBFEEFC7399F60E0788000007F1E88001FE7CDFF9FF00C04000001FFFBFCFFCC39AD7EE0430C0030FFFF880F3F678FEF0FF1C8800000007FFBF8F00C39D978E9C37E4030FFFF880F1C7E0DEFFCF0000F00000007FFD0E38C398CF84072FFF8107E7F880F10CE0CFEFFFF0000100040006702F3C71934F69FCCFF700C3E7F800F01CE1E3E73FF8C071023C938F5CFF7C",
	mem_init2 => X"CF7E89F07003DFFF99FAEF018738F0B060000133048C1220FFFE3832FF62AAA0731FF3FFCFFBE62083FFF2BF2620F813040F007FCF407DC07FE2FAE0F71FFF7FCFFBE0008373F2BF06019002080F00FF0040F5E0038A5BE0F71FFE7FFFFAE0098301F7BC00030112000F00FE8FE0FC44FE6A19E486FF647FD8FAE00101C376FFF03373B37080C0318FF1FC04F3AA67C78CFF003FFF5AE81841CC323FF93BFEFF7084C006FFF1BDC503BA314F887FC17FCF5AF880E0003F3CBF7BFEFFF9008607FFFDFFEE32CA504F907F81F87FD0780760009FFF9FFB7FFFFF011E003FFDFFE63A3E624730FFC1FE7CF3F80FF00C7F7F1861EFFF0E013F80FF7FCBF11E1CECCF",
	mem_init1 => X"30FF0006FF70F817F00007131861C183FF9C8E007F7FFFC00E252C9F31FC0306CF18027EF0CFE79181C7C1F71FFE8600FE63FFFE4FB50CD370FE07C00308023FFBE800DB01C7EFF20FFC84006003CEFEFF32CB5070FFC70033C0023FFFE000FF00C3EF80FFF00000F803FFFFFFD4A950F1FBC0003FE040FFBDBF000E02014100F3F010001801FFFF6F09A05071F38001006000FEFCFF000E03084087F14000000FF0FFDFBE257550F1E00400802080E2673F801F439CC102FB4080C0ECF05E8EFF90392100CC0001007860FFFEFF03F78633017F0444F3608DE0FFEE0088DB3686FE7F0100C060FFC3FF08F7E011FFFF0444F2000DC07F6E00084B9287FF0001",
	mem_init0 => X"182820FFE3E1FCFF06803C9081427C0E0F8000000005CD5202FF8001183C00FC7BC0FCFF6660BE1980427E0F0F8000001C3C419A03FF000008BD001E3B06FC7F000B01F00082C7038FFE00009CBEA77A0FFF8000003BE00FEF007C3CE6030DF00082C7CC8DFF0008C03F1CCA1FF9FF0000080081BF8018C0FC1FFFFF03A4FC0C03FFE0E2C093128A1FF9F0C8180D0100FC6E1C43C01CBE7FA230780243FF0136708113281F79A118386D8A01B73746B8E1E3F3FF66DE1C4197FFF7FFEB01C7B8FF79381C1820D3032FB0167B03607F8BC0C20E410BFFF7FEC7000099CFF8080D00104A839111E6C977AC1F8F3F2200791BFFFFFFE3E9358ACFF0003000308800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y55_N18
\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst30|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a66~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a74~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a66~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\);

-- Location: LCCOMB_X65_Y55_N28
\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\) # ((\inst30|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a82~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\);

-- Location: M9K_X78_Y59_N0
\inst30|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C3F8470CE6F0FFF0403F803F7FF8C00FDC0CDFF0F0303EA26133030FC3F8470CE6F0FFF0E03E403FF3F8803F80FEFF78F03C3C964003010D60F814DE2F70FEC0003F001EFEF100238000783CFB1C0BD4C2020D2FF3F084FF0360FF74803E001EFEC33F00800E007FF3004A4C8201010FEAF080FF6260FFF0863C0018E7931F803C07003F32C03B990001003FE0F001FF7BE0E3E1867F001FE7931F8000037007FE40BA910001413FE02006EEEEE04BC0130F18FFBB403FDE037FE1C33EE035FA0000003CE02000E743E1CBC0011D001F82C27FFFFFFBFBE360E031CA0000023CE03000E703FFFFC0011F101F00897FFFFFE3FBC18060EBCE0001023DF43000E7",
	mem_init2 => X"26FFCFFC801F803F0A097FFFFFFEFF880800CAB20001D83EFC3C270002EF7FFFE00FCE7F0E01FFFFFFFFFFC13C80C9720001C27FFC3C0700332E7FFFE007C57F1E03FFFFFFFFFFF1D801C96E8001C7FFF83F0700B27E7FFFE4017DFC18036FFF7FFFFFF900E0D35AFEC3CAFFF93F8700C0FF6BCFE4007DF818014FFF79F881FE0018731B039008379E130F00E9DFEE67438F01F5FC1D7AF6FFF7FE2E1F186AEE0FF00B3F80DBC7C0693FFFEEE08003F5F811FFFFFCFFFEAC808174761FC00F4F80EFD3C0013F7FFF43C007FCF0713FE1FFFF7CFD000340263FF00DC7C25BD3C001FFF17703C003FDF0211FFFFF7FFCFD800371DFB73F8EC3C2330F1F083FF1FE",
	mem_init1 => X"C00003FCF3200E7F777FEEFC0303B2CBE3FFF88146FC0F00003F7FFEE10103FFFF908E3FFE67CF80F802BD1BFDFFFF0004FE0303123FFF7FC90101DF9FBB000D7E07000080857A24F003FF00807F0323023DFFFFF830F00F9D6F0001772101480092F5D2FCDCFC3836F8860383BDFF73E1C0703F8EFF8600613000000005D50CFCC7F43E01F603038339FF734000C63DBF7FB20040180004183B16BFBC23F80070F70F0003336BF1C481603DFC4333100F8F800F05F90675BC06FE007DFF0F00023363E1EC02400E0001DFFCDF3FFFFE018B24BDFE00FEE84FFE8F8002FFFFE1EC1F5F073F50FFF0FCFB3FFE41B319B7FE01F40C8FFE8EC003FFFFFF4002400F",
	mem_init0 => X"07407D70FFFF1FEE0176146BFE01F60001F6CFE432FFEBFF0080F04F0000F03CBFFC000608752FA978C0360C03A2CFDF34FFFBC7D00F56E48011F81D0F001C000CF88167118007000F070FC000DD7FE3E003700E0483E01FFD00C086BE1482E1D3C01700212C0FC8C3C97BE7C0001002801C3DFF00000FF60E168467C3F01400013C0F2C00F9FFFF000100010003004120003FF70C2D9F6781FC04000F000FF10079FFFC000F0000000C000800003FFF0C75B9E103FC14408FE03FF60079FBE7800C0000FFFE0F8C00800FFF00510FEF90FC34402FF83CFE80617B7F87040001FFFFFF0FF7F0FF7F314930FFC0FC04200F380CBE03E1FE3F0400900FFFBFFFDE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\inst30|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"70799A9B1794A8000106F983CEA418F57033DBA6D6A44D047B67DBBB110302239580D00F31A578FF15F34D687A149674AEF1D56F3EA92151F5A1EB6062DFB90F0038DF73FC2500903093A4482AA8E21C42166B42EE5E0C612443E91F2FFFFEFFD25A608E3D17D121E8D5E92864D11C01D0FAAB0B029F103F07FFFEFED66B00F55A8BD8BC11AEC663217B043F7373A9D28D3D86FF03CF8FFECCB380079A2E9CCD6FD07CB132A8FDD1363334D61C6903FF01FF0F1B6303DC3892C9D0377BF058ED2D963DE88A5AA8327FFFCFDE03FFC0E21898CE387B987F373C2413A47EFCC8788CE74C46E9C39FDCC31BC03E8BE41C7870D9B0F598554CD33DF5F99CC0FF15BF",
	mem_init2 => X"EC80FF00F1FB0FFB831C54E09FD7A155A0A61B287B2A707A2565A461A070EE00000F7F9816C8107FFF41AC252D77D7C422BAC34B620284E8CF51E403009E1F9F6E6C0C187CA524BBE364DD4273553B073B9E538A2D90C00300FE0E7D523804001ED88F686009889F62D6E6D3E201B4DBD21E000700FE0C2F8B798C808EFFBF9AE3265A687BA0B5B6FC8AF70F925C800F00F90F99B3E0CD00067F77671FFAB2FEAA24AC24A7F1EEC3C7FC800FC07003780AD044007F7A3FB33D1D029813326FE08F268DFAEF068007C030033F4E406218FF3F3F1035F8CC004072A9D230392E08B4B900C73C800F94CE408F33FF94478DDA86C88DB5F2EABB5C72813668BC00C7",
	mem_init1 => X"0358009F2B8017909F123E81A756A3856B4E0FF0312B7FE6E01E01FEE011FC8CC002FF10FF523C87F4F14D679FE291139FD81004C0E31CFF0021FCCFF103FF00FFD6188070FDA255579C487ED446C0070FC318FF0700CECBF397FD06FFD638031BF71CE4985A6043A87FC61F1EF700660E000FD8B3F7FD06FFDE38021E73A878465FBBB7902F87B3FDFF003F0F063F37FFFFFC86FFDFF8060FE750C9FF775749E6260FFBB7FF001FFE8E7E2A3C7FFC967F1F780009170D221E4FD60D64CFBD7FF3FF00003E87ECF44F7FFCD27F1FD880180E0C1C16E709F3BEA5B87F17CF3C00FCCFDBD1D7EDFC30F01180003DC0788060C09F1900CEFFFFC7C3DEC0FF4F7B55",
	mem_init0 => X"4F6DFC90F00F80003FC0F70000C09C00004E7000C1FFFFC0CF0F770A0D0FFC30C60E83F037C297813F8F87FF00207FFFC07BFFE0C74FE04A8D87F031E03CC0F03FC1F7E13FFF00190001E00FC1010FF1C1CF87494247F00FF03C82F01C43FFF062C3131800020F07E30304FFE3E79EDAC847F00FF03807F00042FFF1F0039A10002C0FF0F00100FFFFE022B2DC4EF00FB0F80FF087630FE008038E1803E70FC203F8C063FF70C695EC4F7F0BA0D80FE0CF678FC1000C1F9C00E7FFF00FFDFC01FFF1C84F1F3F0FE7C3F8BCCE07C987C4001E0C067BF87B8FFFFFFC07FFC218D7F13F0FA3C7F80F80C6F90FFCE40E0C2F5FF1F00F0000FF00FFDE08C4C1339F07",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\inst30|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FF918FFF30C93200C0F005203E088FB303FC7FFF009AD00CFF83FFFF7F1DCFFCC0E966C090F011003EC00FF743FFBBFF0300F00FFFF07FFBFFCCEFF818D9798010F000003FE00FE7C3F9FBFF0000700FFFE007FC7FFDFFFF1891340001B000007FF90FC300FFFFFF01000000F8002F3FFFF6FFFF01B1D40001B02020C47F0FFE003DFFFEA20C3E00FC003E0FFFC3FFFF00B1530041BC0021E8CF0C78103CFFFCA2083F801C380E3EFF03FFFF00B00700603C0020FFEC0C00103CE7FC22001DC30C00033CF7C2FFFF00B60E00643C4200FFEE0108107C23F8008088C803F00218FFC3FF0F6197C6B16C3642009E0F0300107477F034C0D9881FF80C02EFC7BF8E",
	mem_init2 => X"32F6F3C06124480097FBD807186CFF8A04018300F80010F7FBE4DFFF02F783809D64EE0007F8800F38FFF90004000308F8201040FFFF0FFF03E127208FC96A000238900E306DFC04040030092C3010C1FFFF3FFF0342C3300FD93A00030FE00C300CDEFE00003808FC2010FFF8F901FF825E970001C0FE000F0FC001B80C1F9A83807800FC001EFDFEB900FFC25E45002030FCC01C3E9051BC8C87FE83187900FF001E59FF0380F306576C00003EFFC0970D16103C8C1FE78F9139006F003FFFFE00803764748C0401C7BF0E16040910390C06FE8E81B9000C307FFF000004B2C2BB6A0001D3FE0C03C007303D8EC1E53EC0003CDF0DFFFF30818041023B2800",
	mem_init1 => X"01FFFF009FA00D70FC0C149F7E80003CFFDDFF690108FFC00606E80103FCF7003F700CFFFC7F0C1EFFE00077FFFFFE98013FFFF80F493E0003CDF70F1FF008FFFC3C001FFDE603730F378ECA00FEFFFC1CCFBFFC07FCF7001FF000FFFC08080DF3B60673806607870CFEF0FF1C343FBC67FCFF039E0008FFF80E0325F7E706730EF600061EEFC03FDB397FFC67F8FF83BF2078FFF8FF830F3FFF1EFF07A20000FFC0C11E1CBDDFF0A7F9FF801F301CFB1C018018087FBFFE8000C0F0FF030400DD3383E006FEC8001F8004FE1884067693FF8CFFFF00001F20C6FD869166E3C6263CFC011F000FFC90E000F043FFFFFCFFE3500F81FFFB2029E863C01800180F",
	mem_init0 => X"3E013FF9F2F8802003FFFFFFFFE21EFF011F9FC42655E3C09893080E3E0179F9F330D00007FFFF7FFFC077FE7F3F1FFC25D0C3FFF9809D0CFE0160FFFD1008000E7FE0F1FF00F7FE77FF97749DE4C1FFF9011800FE03417FFE002800080FE771C001CFFE7FFFFE8F3FEB803E80820000FE03FDF1FCC000060007F37FC000EFFC08FFFF004295003FFE0C8081FE83FCC0F4600006000330FEFC807FF81C1FFF3F2AFF231980660000F00FEFF33FE340030300469E1803FFBC014FFF2727C70119806600007E1CFFF3FFFF0003100007DFD810FF7003FF7F0135C2011C80720000FE18FFFFF8F70000F00003D7C804EFF0017F71001480301E00320101F6037FFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y55_N0
\inst30|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B83FE000F20060F7C0073FF0011FF91054B03E1F00320003E2037FFE07FFE1C08608E60584033FC0003FF099AA2C033F00000003F21FFFFE6FE7F0E10648F005CC4B7FC100FDC0F85D48014700013800F31FDF006FC3E1410663F8C180627F030FFC04CE5DB1010630017C10F21F5F006C036101FEA7F4C30346F80F1FC40F862D57C27FF80C77C33C63FF1FFEFF7D81F801DC33C36E6FC820D0FC3F4EF7C01FFF0CF7CC3CC21D07FFFF18813FCED103C064B0C88038FFFFD72DC00FF07DFFFC34801C0703FFB9811F8F93038103B0C0803FFF3FD1684807FFFFFFE83CA7FC6723FF7C89FF8FFB83C101FBE08033FF7FD891080F00DD8FE0FC4BFC67DF7FCC80",
	mem_init2 => X"EFFFFE8360017FFFC0B000305F700807FFCFDFF07C13FCC7FF77F0800FFFE68338007FF97CA003C097E00007FFEFDFE12C13FE87FFE7C0911F3FE603181064F17FC00000A4A6400FFFEFDFE13FC7E787F8CFC111FF7FE7031F00EE037FF30000BB27000EFF1FFFC10F03F319F80F6001FFFFEFE61F830E07FFFF77C18C2E9004FFE7FF7C0F03F818FCFF70003FFFFFC04C02060003FF77FFF43CFB6EFF637FCC0F01CC18F9FF76001FFFFF800C88040000FFF2FF4CBFD37B7FFF3FEC0F010C187B3F1B00FFFFFF800F8C40E40071FFFF0D7F83FF0FFF1BFCFFC30018E6072F23FFFFFFC09F0E800700C09F3C3EC702FFCFFF7F9EFFC383B8EFC7FF331FFFFFE4",
	mem_init1 => X"CFFEC00FF0008F3C9DC0831F47FFFFBAFFC3C3FD7FE7F7F11FFFFFF08FFFE2FFFC0000206703E71E2031FFF0FFC1C3FFF8F0E7D0FFFFE7F003FFC02EF00E600EFB0519FFFFFF8FF0C7039CF97E7C07007FF79EE7703F013A0F007FFF3C0FAF1FFFCC0380C381FFF9628177507FFF9CE7C03F00E0F70001FF94FFFF0F8FC40083CF00F79F737CFE081EC79806C03FFBF2FC000000A7FFFD0F87E006A3EC01E69FFE7CC4081EC1F838C01FFFF7F50000003BBC003FCF000003FC01E6DFEE0007011DE71800700FFFDFEDC00301A20006C0808C81077400FEFFF200770039C10800700F7FC82FFF33FF76000400C00CFF3F7600FEFFF23C710C19C100007000FF7F",
	mem_init0 => X"63FF3EFF68C03C0000BFFBFFD6013F67FE0070C91DE79CC0E0001CD9E33FF3FF13C0FE30000FFF3EFC1AFF3FF8006008F7C7FF38C0397C7FE3FF3CFFAFF8DF7000EFFFFEE01FE97FF810050C03031F18C3106C78E000FCFF4FFDF3C000090FFF0007E0FFF9800FC607021F8000007F78F180E7FFBCFFF3C3000F1FFEC003F9FFF980CF00FD37FFC00000FE3F0F18FFFB71FFFF33010D03DDE003FCCFF98000011F3D83FE07A0EEFC0F38FFE1B69EFB70181D03F84007588FFB807D210F916BFF07006CFF8038FFE33E3E7FF03008CFFC613FC087FB80FF211F80F9FE70426FFCC000FC0FFE7F7FF030090FFFFCBAE0C7FB8004811ED1E3E070C36FF88380FC3F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y55_N20
\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\);

-- Location: LCCOMB_X65_Y55_N14
\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a26~portadataout\))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ & (\inst30|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\);

-- Location: M9K_X78_Y54_N0
\inst30|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"02B55DEEBAC38806B071805A88A0A3D7947C696DFDC98CD170FEAA7BE2BD9E729E893CDF4493861E65FB454B2B7EDEE1C960F6733A0F3C039982A2985618D2DF53C4DABEE18DD56A853D3BCB27B063B01E1F2300334ECD8C61234C26B12D5C76C7808A37F9CF813189D15365FA3FC51F23325C2EBACDE98B25A540D9581359D1EB8D23FC4311CA8BFA3FDA74E1E081E3054D1904F45076E178BEDCAD11494051CD486745FB01D61B60B1148BBB71FACF19732776043E5F79B019DA747BF30D443303FE6B5056D872664EA1F1B9166359A80C9CA705A5EF4F2E26663C73C007FF44EF80F5B17956975DC0212DF0C5BEAF379B277E5FF0E24C51C003043BB4CE92",
	mem_init2 => X"B7B2544673A7C028016B83AB7D66C89DFB3A5A121CE03FBA63049EA52FF081F0049C03B882102ACA212643DBE4B9B4E897F038A16F792C1E03AFCF07C2F4203977E4FE743FE152040E0CDA8757F8003FC4DDC647CBA02B683D7F5907666EC499704330064E5D838F13F0031633E1A7ED37B9E980EF9916FE99FF42693063D00686C35472E7E039684CFC84AD541FB73B88EA1282AE69EEB0F87A2AA7D07147F10560103CD300B452F77659E03B54565D05E10AECA95DBE52E64772B780053D1FC16E60A242C0217925D3D51D2200012DCB91BC72FE22138983061F1FCED62A603FC720FA8E514F425760A71E4D8EAAA91075291F8DD0000F776144CC6683F2CC",
	mem_init1 => X"9AFD8AF0B850017800A22B107B90EB07E5D4E08FCFDA1DCE5EEA4EC7DE33ECDFF5F3E41E1F0F0869467FAF1CFC61F01EBD1D91F09796800C924CDF85EAB0E49E7826BF2CEB32D374FE2B20C759C30D830B913EDF9A52526E88FAE2EF8EEBDEAC314A397C0FB580878C1DB4B3BACC0541DFFF7C09999F4E0456574A3ECBBF4C84FC431B986FE1CE7452316FBC5C8A06C7B62C25AB0BB91D8FB16CEEEC03C2961DC48436CD1B4D01BCCEA08336566D88FBC56ED547A1F2B6A4F0F23CB9EE86E6C7B102E7D84CD19CD651F7A856C7A4CED8F4F2A2B2FF4E0DD3E3EF7FAFE958E7F18C4BD0483519FF9674E7E42BE85A2C6D1940182CF5CC0B1361B5BCDA96CA5E06",
	mem_init0 => X"6401BFB113D80C91EDA6136C3BF2001E0C40DDB2F8923347FDF6E776EAEABD10729CA0594C3ACBF03C715DFEFD8AB2FFC85A917CDA209DF97B6DD48884E2BC589D0BC1E5FFEECAD57BCCC29465B8908387E9C4806B7FA09BEB9B1E2B9A4F19C1D73CE042030AF508EDAFE8749367CB745735B027A844793D9CFEE180395AAA02B686A953CE36B62B0C5E87993ED246BF9FA129DA97D18782ABA258A6757A54730A59827B440DDDADDF81A671F8041008BD6491F3CC46FFC78CD7C3B4145F57F0BCA9AC3E409F4C52C5DE6FF564B6D1F302BE9E0DC896B09AB5668DE2806AA08A3D47A2C03A7751F5547E2C2080F240844EA5FCE9F6C41E821694C7E07E4D83E6",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y62_N0
\inst30|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"04D98D15E68176C3EED7F218CED5215B1E50719BE478F38905484C8907F69F0049C582018C49F3D15DA8783514A44EA397FDDA2E796D40710F810B67474CD1BE8D36ED9C1C4D255A0483058CF70DF30D5C91B21FFFC06B404D7497DC9878E1287F4DA7244C2485681BCC2C1186DA15DAFF8045CE5C96002D4F824736D0D5C6880F33EADA0B16134D173CACFEFB0747A9B64BCD2D922F5FB98543587649696C49AF936ACB64EB2D97714F5994620F7730CD57453EEE6FC6AF1515F7A66753CA986DCDB3A920CEA6164C4E7E7A2405688A4C50FB6610F1D3B0883E27EB353E9D65032776D03B9352B17BA061426F10F64BDA0E6BC7006B5A2035049EA4038D2E18",
	mem_init2 => X"5208F1D3198DC851D79618B5321D47DBC59161B141B35D720312B45C8D29B000756DDF59E7EA2769B5A697F47F8D283E15ADF44A80F9B7FC08397F3CD5C2E40E1D712598C6AA1304110258102EF63234E07D61AEA2402098AC474F8C0F5DD2981C2F68D8D54C984AF2431881F06513CD75E9A224583A8EFD059D32DF580204C196AC9B9C1ABE4890F00741CEA6F26E24700DCD2163334476081400C7E74102370FD59D7479CFC16BF23EDFF200006EE3B9465F1BC602AEBA1581C4F3F20C39D01B87C475FB4009C140025B65DCE2EA50C746BABA5EDAF5DC914A460CBF80612EF9A04D3A0153ACB0E1310D19D36B94EDFA23E2DC07430CB4EF0954CE0497652B",
	mem_init1 => X"82D6B920BE99A058EEFBC528A8EDC5638C624EA8BA3B1C34D218AFAD0E11679D1242FDC3E6B1D839003F10D8D59AA9C11089F74FCFEEA5704DCAF6ED0583B860A7A253884A20C33C569126865212E716D9CD2507F186D7D5950BCF38BAA063E69B77B80BEE9541D20D09C46AF48AC9F9D8182BC3D97984721EE79618AC40AB054AD61C2F468951B0F476499085141458F34DFD933477B716304BBEF1406EDDB18E663AC4091CF1079A918059D5147F068D4CBFB84880D982E806448AF160BD4AB016226D7957D17F400906FB0F89A8A98FD1F86D1DD5B92C4025919B3852503848099F9083CD165D5A94DD813DCCE269E8EB54A74BC4225229D818F1F49227C3",
	mem_init0 => X"66E4D8BF112317EC965C29A18DE6745CB83316862016EED2B0698E2C4348379E7F4DAD1FA3FCDC012CBF9486CA1389A4667D29FBC603A6D4C59C467C52EA31808CDCDC63CCC685F0BE52870912BCBAE9B3524C428BE80A4A3534B6C8B75A9187DDAC73074670603706446BA3AA5409128D018EFB75AC561A3B65567AABBDD0181C7B5CD453D5122E412E37BC0B171B1E8B8359B96A739305E8063B31D4BBADED0D223E51B15A24E1E2A6E6A06BA5015FD76B4C607726D0CAB47C0A4C1F6903D2CE16461A05BA4CD3EC7DAA5DAD22EF868DD3D08F607D1CD682C92490D87BA19BA660B1DFCF974F5C0F7EE20E22569E68EA7C1A418FC7E4718B5A5AE64347F586",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y55_N16
\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst30|altsyncram_component|auto_generated|ram_block1a50~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst30|altsyncram_component|auto_generated|ram_block1a34~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\);

-- Location: M9K_X15_Y55_N0
\inst30|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"31997BB400B1168F780900785BFFFFFFFFEF7262FFC100708027093E2D4ED8AFD4441399625039F05F07FFFFDBC109B9FF81C261808E1A3F65E5233EED8D11230B36306A4F03FFF8D3B0FFC5FF00E02F808E22FCB6327BEBE2FAE5E1FC46C643CB01FDFE841EBFC3FE3273CF80B01BC24CD77F3AE694622218A82661CC03FDFE3FF17BCCF80301C018821F58FF1B43CD7C4BD9D8AF9ACE9420883CDFFC00F98E110707FC183AAD3CD4878D1C944AE979A26B0F7994800FF08003C0948F37FF839FA37573A50433FABDF7FE645EE429C0748007F08003C87C8F300E07FFBD1D618E35C901C2190DAAC344B72A7F011FF0C0014CD19F711D0F8791382452835B8E",
	mem_init2 => X"E329D33C9B295795A9D90F1C3C00C326E871C0BF07DDFB9430EE0E004798330C095BC865A7FF0E1C190CFC85A1F17178C820A4934E1CF5B68B344C3491ED88636306000481093F713AF3E3FBF8C0D8A19ADA288127745BCFA1695479D7340301C01F7CEC6A3AC34DEE3A71997E6AF1BEC81F893945F9000472C98F8F001FCF8CDE383364B4015B5BB272BF87963AFDF46EF112E2DE49130C3C036F9DCCF87F2977DA1391F9F933B7DA138CCE65D30C6FFFE4FCE800032C69BDFFC60463018173BEE4C48A74B77DABF4DBCF0855CCBC00C0034D61F1F8EEF96E04CEBF615A46CC773EAB1B3C2CF9EF7A54BF00C20C72E0D051D331CF167AC31D94D739B18A105C",
	mem_init1 => X"B3DBCE42CA5C5F00800003A708141B9F3547840282D22A9143BEC56B345C1C950FE7F400CEE063AC7B6220BAB8CA8FB6AADE393E3BD637F8CB7EDCCD1DB010810DB4CF0DD47518562B0CB3082E3284BA66937E41C0DFD7594E4A9C0766CBF636256A4B87F3083E07332E4D35776A0B934B9B341AB5737C734F7EF072734AAADC10D06EC6FB271A6BFF8F5101E169155C085833BC600500000C7BFDC5A18F11FC44F8DF8772F9D7971798C3C02C1747CC4E8019D6171B4689CBD3FF7B81F8C30F659A6A602BCE11B5B47D2A4F5165CFD23824B630D99BFEF48BDFA53B7288ED7E73E7BA2B95E4C141409027046B31518A5E70BE7FB146FAE4715E702D9DFD867B",
	mem_init0 => X"2903A7A3253205CAE306A7C31839AE03F10B20DCD0B9AA976F5FE3A1A19BC80DB16CEF4AAD298B4F805C3E4647AECC1460BB0EF9341DF2460B9D24ECAC4920695DF3A167756FB9818CE4EDDC599C14A2B68663DA851F891F12FFFFC64FF1E1EDBC169AE5B59418FCEA23627FA391D109D0F28234371CC1C595486AD10934B01BDEA922E9CC3FC374B89B40CBBBE733543500EF54368DB0E2B946B9FBA0A9F62795B5E0DEAD51EC4BE1BC1BFFF66F3F3FDBE821CD3F59EC99C29CA3A90E34800FB576722555ECF5A47EFC30E44F72E22B441B5319D079947C1737DA61D7FA793EA78036E47DF87ED5FF134BF9A00B7331AACE19C288E60EAE12364D9486099E96",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y69_N0
\inst30|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7F5FD4FE070D7573CE9BF50A207E7CAB0946B2E5CB43BF8B70DD3E4FCB561DEE50FCBA0B48A9977FAC37A2F504935731CA53D29E681D9972D997AAA55DB454A00DE88D350C6681B2F9D41BFA4E1F656A238CB4B6E91C93EB1B36E17DFE9D9F1E9C674F73428D33906D3C481265AAA8AA6B2A98FFB7BF2B487B9CB5A63C2A1A72196D2848B461084131D6BC0E661C0DDB49B705C92D3B65D8586813A8A5A92622702591C206A18E65FF548989E78598907CDC90DF68AD1EE36F948408C408263F1193BAA1C8421DB378FE7D5C0825DF3B786AFBF864B28EAE8E0750850874C94E9AA8EE72AB302A10C1448FAEF4567D5EA96E6AA15A48D68DA2F5EA6E87215A5F",
	mem_init2 => X"EDFBF4465FD61B24A896E68AE2AB055A351C32D783DC9E258A4B1EFEC9AD654503CC5A254A14FA09A4090A2703167EBF00FC9A82DC0F69BA9CCD237638C9A77D0D16E11537B9B7B6FA3CB6500FE4CF8AF90FAE2742BBA678C68DC4B739B43138393F884B9A10D5C787704A2B83602040481FC2696ED964D0EEE9AC49B719985E44C4930E70DC013B3AC9587F9E9B6C11F9F1489E24EE8D030D688641851D52BDE563C3FBC96D91BA9DA186AD46EA7A87AF580E797FD8A820C07431D04FF61AFC776099431282BBC8A48A16B766A98EFA3C2F9EAC502C74E0E37483B84A4A0C323C320DE56C7687E9B64F8CE38F98E58A00489859D62F19901823FF21D143D06F",
	mem_init1 => X"F217DAAE7F6F89D80815BD360C2179C9BCBDF8720A3E3A2AE8E5790FF3FE682423EF22FB65FD47310013B6FC70801F60E9BFB1E73396B23AA76CF615675BA45E861A2D710206D64B79306F8523DFAE2816A3AB2B5A712A7D704BB25B295B9DA8A0147A5A37E08313E65ED5ECFE15CD25E6ACFEC21420F4D98768C317000D7EBB017DF7BED159055FFF9F708855BC4371C06B1389E1D1D2ED38DAF6391C159A77A9BD363F919A296EFAFECEFB37AFF64C1259F43C846863E81A54997D626D6C01464E977E673F06FB3DA4A5AC9AF65CE7015F0AE57755E4FF0D1EF25493D802F7D0B48C92AC6EEDEEA258DB342391468312A4A3A9A0A04E8DBCCAFC4B9418B27C",
	mem_init0 => X"95F85C0638AEE42F8F835B4058AB659B328180746B1CE2D7E3F58DE16C76A0971B817051773299180900165686AB7D5F0CD815239FAEBCC5AC997F469BD6E030614FDB0B69C05A7FB12C30EA01846F2425EF6F84F43517E0C5F58E0F55B6DCF7AF9D7933A0368680A4E99CA44EF3D0A9910641E23F1175D3A87C42AEB85DABFBE359BE0CBDCCA3F9FAAB059197510DBA5511D6AA7A0B0976BF37A343E239CC1FF3917551ACD13380AC30CC37F58436F15469FFFCA6CED60780203625FE7D3A88959F068765B3AF5BEF484A6B2C17FCA37A6D77AB7587479EF1AF6BCE3CCEF7B5F17F6E1D87FE68339E0EE43F0E0CA9F7895AE0895EADC51CEFD76D0EF0FEB0DE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y55_N2
\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ & 
-- (\inst30|altsyncram_component|auto_generated|ram_block1a58~portadataout\)) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ & ((\inst30|altsyncram_component|auto_generated|ram_block1a42~portadataout\))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	datad => \inst30|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\);

-- Location: LCCOMB_X65_Y55_N8
\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\);

-- Location: LCCOMB_X65_Y55_N6
\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\ & !\inst29|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\,
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\);

-- Location: LCCOMB_X46_Y54_N12
\inst9|$00000|auto_generated|result_node[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[2]~23_combout\ = (\sel[2]~input_o\ & (!\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & (\sel[1]~input_o\ & \sel[0]~input_o\))) # (!\sel[2]~input_o\ & 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & (\sel[1]~input_o\ $ (!\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[2]~23_combout\);

-- Location: M9K_X37_Y66_N0
\inst28|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FCFF3F039EB598B40C6F9830FD00033F00027FCFDFFFF87F0FDEFE1C079F3F01D3FA40F1014F00CF1F001E000000FFFFFFFFF83F4BFFFFCF0FB90FC1FFE784F0004F1FF7FE00163FFC00EFFFFFCFFFF3FFFFFFCBFF990FC07F6648FE030F3FE3FC00063FFE00F3FFFF8FFFF37CFFFFE1F9881EFC7F60ACEE200FFF43FC00023FFC01A3FFFFCF3F7FBFFFFFE013883FFCC32164EEE00FFEFFFC0002398C099FEF7FFF3FFFFFFFFFF80F8C7FFEC72304C6040FFFFFFC40033B9C389FEF7FFF3F3F0FFFFFFF9FFEFFFE7F260CA0201FFF7FFE40037B9EF01FFFF3FFFF7FFEFFFBFFFE7FDDFF3F2CFC8080FEFFFFFE4003789EE03FBCE0FFFF7F8EFDC36CFF7F9CFF",
	mem_init2 => X"0B513F30F0C7DFFE58D00072DDC708EF9FFFEEFF7FFE6DFFFFFE9DE93BED3318F1FFF3FFCF5010FFDD80C86FFFFFFFFFFFFF7FF1F04E26391F4D5058F3FFFF7FCF5A1BF3DDF8E8EDFBFFFFFFFFFFFFC0F000E201E13569D8F3FFFE7FFCD81FE2FEFC0AE8FFFEFFFFFFFFFFFF7047F7D1117110D881FF647FD8D007FEFF00884CFFFEFFFFFFFFFFFFFFEFFFF30E52C67883FF003FFF42037FFF008007CFCF9F4DFF7FFF7FFE7FBFF3FC429D3C87EEC17F7F50033FBFFB4007E6CE1F4D3FFFF97FCF79FE3BCD76593C8FFF81F8FFD082FC9FF84306F78E994D1FFFF17F0F79FFBF81FA9FB70CFFC1FEFCF0037C7EFE013CE7DE3E0CF9FFF00FBF9FCBFFC22C259F",
	mem_init1 => X"8DFF0006FF7003FCFEFCC01FFFFFFFFDA0FFF1FFF8DFFFFFF18AC19F81FC0306CF00C77CFFFF600EFFFE3E08E001F97E9FFFFFFF003A634700FE07C00300C77CCC3FE08EFF3C100DF003FB0EFFFFCEFF0090A1DC80FFC7003180037CEC700087FFBE107F0007FF7F07FFFFFF00CA81848DFFC0003D8003F8FFFF3003FFFFBEFFCC0FFF3FF7FFFFFF90A6F10081FC8001000083FC6FFF2003FFF7BF78FEBFFF08FE9FFFDF43D3712000FC0400800790F481FFC403EC733EFDC4B1FFFC1F8FDE8E0E907FE600CC018100780F9F8633FC0399FEF01F913BFCF8071FFFFAFF881F9686FE00C100C0001F00F8FFF099EE0C1F903BFDCCFF3FFFFFFFB09DB087FF02C1",
	mem_init0 => X"1800080C63FFFC02FEEE006F7CEAE39FFFFFFF7F1FF61F3002FF870118020D107FFFFC02FFFE00EE5EEEE1BF62FFFFF91FC3BE801FFD0E04189803187BFFFC6838FC3E0E06E6783F2673FFFD9FC3F9881FF9BE049000C118C4FFFCF800FCFE0743A678016701FFFFCFC0BA981FF9FF040008C13C443FE7E08060000DD3A4000037E0FFFFC3682390BF703004100D0338939183FEC7007188123084FF60F6FFF973FE6796FF31A100384D87FD3C803984F04B01C866D00C8592107CE0E0FEB7C7FF303800100088F32801ED3A0464018040ED0E0142F07C0FCCBF3DA7FF303800001013FA13E0287EFE23908010DD0779F1B00C07EC1009ECFF800000003262F9",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y64_N0
\inst28|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"66F0F831817FECC103F0E7FC003803F823FF0100263F2001B080800007E0EC30B063FFF003F1FFF0004110FC2BFF40001D71000003278C0103E0CC18F03F9F400F20FF033FFFF897703F64005331000000370C000FE0F81881C03C001E216C0FFDF6F887F03FE0E0113FC00000360C048FF1FC3C0F20830F3C4D39FEEFF3FC611C18C800AF0BC8000070080000F1783C0F6F8003FC1F80FC46FCFE700700D804DDDFF000011D0001E09C7E3CD8F1198EE02E07FC0000987E11F0FC015E9FF030003C0000413C7E1FC37C3FDEE0BE17C01880803F11F0FC0097BFF03000000000007C3E0FC03EF7F8CBFCB4809CFF6600C0FC3F83DA2F38B00001000000FC7C03",
	mem_init2 => X"C00CE7F0CF6C8D10FD7F7E00F4FC3F82F2F738900430000000027B81FECF9DC11E139D033F78E7808C341FC24C733C1800100000103E3083FC0F000F36BFF9AFFFF8FFE08E2207C0568C383C0030000088FC00F01C0F0000F0FFFCA7FFFCFFFC1F0301C0C8CB783F8001C00100C602711F3F001EA88E4D43FFDFE7FF9F010CE87B179E000000F003C1EE00CDE17EFFF38444EF83F9004F1D4101E03D8A358E2800004600F07F01F8227F38380C484F03101B0FFC87FEFCFDB247C7FF000088C8E07F81F0066FF8093CDC0E0300404FFF071FFEF8B477CFFF8100180E83FB81C0000200003FD98F0310404FFF801FFF382A17FFE3C100000005F880C7C800E01C",
	mem_init1 => X"7E01FC00F81F0F00FC1F3F180A378C03C000880005F8807EE801C0007C017000F81B2FE0FC0F8F301EE3FC000000480003DE3007E081F7FFCC03C00090002DC0FE61C7341C4BFE00000142011FFE31EF0181FFFF8C0F80008C882C4FFF21C75E9399FEE8008680010FFE78317F7FFC10003F8C00760600096360FDEFD519FFC0040080C03CFFED01FFC6800301FF0001E002000901F0FC659EA1F300E00100E007FFFD01FFFF008001FF1F1C0102000901F03F781E78F1FC01000007877FC8007FFF000413FE3F3D8303008001F1183525DC3CC000E300071FFB490C0000FE0EFFFE0807780343C001F09F06259D7C00000000473EF9C9060000FFFFFFDB0E00",
	mem_init0 => X"F803000001F013CF0D18FC01800762FB3FF000020100FF70FFFF1EC70702000003FC01E03C11E1C10203EFFFC7C0C2000080F7F9FFF30CFFC20203902FFF00F1BDB0F5F8B9000CFF20FCC000004E3FFF67FF3C7F860000009941C179389363F88100003F1C7E000001CE2FF3E33F7E38070000006103FCF3206A63F0011000CF9CFE0000039E27FEFFBF6681700000009107FF382ECC07F03C1460FF8FF88000001FA7FC3EFF008FF0000000F007F88E37B63FBC9C3662FF9FF007FF801FFE1FFF7FE33C7F730F0001F1F01C007D7F9C0176FFFF3FF000FFF007FEFFFF3FFFF09C7F870001F03C1E33377CBE006EFC3C7F708003E002FFFFAE7FFFC3C8FF0010",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y54_N18
\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst28|altsyncram_component|auto_generated|ram_block1a74~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst28|altsyncram_component|auto_generated|ram_block1a66~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a66~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a74~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\);

-- Location: M9K_X37_Y56_N0
\inst28|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000310F0825FD07F9331FE006C000FE810FFFC80103CE0000006A300100F00F401EFD03F93BC1E0AFCC800C600FFBEC0003CF00000066300000C11FE09EEF016F7F83F87C00008CE00FF3E083308E00000004000000011F081FC7002CEF17F0FC0000CFE00EF00300708480C0000198006000031C2FCF05230300F0FC00000FFF05E00000700000C000FE1B017F000318659F402303E1702F0000BEFFE0040BCC704038EF03FE183B670107000FBEE003C1F0383700003FF9E00CCF83F800304F1F",
	mem_init2 => X"983FFE06C006000CBEC007C1FC1CFF8006037F000F4FD0E4100001FF8103F8000D000300FFC003FDFC087FC002031FC00FC3F8F1879FBFFFFF73FC619000000E37C003C07C087FC002000FF19FC3B0FD87DFFFFFFFFFC7FF000000CC03C103C61F0C0E0000000FF3BFEF39FFEFFFFF9FFFE7DFFF800780F0A200022F0F0C0E4830000FF2FF8337FFFFFFFF9FF8E7FEFF0207C0F0C030003E070E0E7C00009FFFFB7FF1FEFF79DFDFFFF7FFFF1CC10370830000BE070E03FC00000BEFF8FCF0FFFF7FFFDEE4E77CFB40C00000400006AE0303E0CC000001CFD107BFCFFFFFFFFF62CDFE6E80DC600E0087E0070783E6CCF000019EB0FC838379BFFFF067FDEFE0",
	mem_init1 => X"190FFF01C03C989F1E1FA6692F00011806F75D1FFFF023FF0097FFFF0E83FF0000003F8FCF0FC2E28D00FFFD2380FD00EFF407F1FEEC7F10FFCFF1000000079FC3C1F8F2080007F82700DD80EFFEC731FEFC0330FE8FE1000080001F03C1F8D20100000002000981EFFEFF11000203301F0FE0006000001FF1C0F11F01000708809301FF7EFF7D9F01010330FFC7E0390020065FF3E0F91E810000000090C9FF3E7F79DF011C033F7F63C00000020207F0F77F3FC000E08300084FFF870FFFFFC408011FB8FE800F60000080F0DB672F8000008300680FFFC38FFFF081800044EAFFC00C0100C0010C0E07AFC06F760600018FFC81461FE6CC80000105FFE340",
	mem_init0 => X"00006063BC060F8FE46D27C00303FFFC80071FFFFC07000047FFE0C00030E0601C0743CEE55D07C0080EFCE080031FFEFC803800C6FFC04000FCE0001C0F63CCC1FF7F40080EFC00180001FFF3C0000056FFC0010108C08C3C0FE3CE1BFEFF1100C6FCBB187E00FEFF01000063FEE000010C218C3F00F2CA1BFE7BFC00CFF8BF38FF80CE7F030000A3FCE100008C02080B00F9D91FCFFFFC007FB83FFBFFCE023E0000008DFC00011C8130601F0EE3C13F83FFF086FF807BEFFB87184E030000E9BF8103488F200E27E1FB7198C1F14003FF03F8FE21FD86BFC130047CFF8001208E200C02F1F8398071FCC001F007FCE700FFF09FC00000683F000081800000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y54_N4
\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & \inst28|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a82~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\);

-- Location: M9K_X37_Y60_N0
\inst28|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"90A5CB4392DC300C07F6064E68000800FCD884AAFFC100707027B6F0F2AAAA1B0407D84C9DAF078CB800000070B2F08BFFE10260308EA5E3ADF585B735448B41F4CB0F9D7C38000F2C732BEDFF70002F048ED9F32B3952AE4EED0BE14331F94FDD3E000779FF53989E30000F20B1A435D1AAF84C3F61999E1FA0D861E57C0000983FCC017EBE018073415E037DDDDEC66A2C8C9FD7A0CE2C2198040F3FF83D20F7BF031E703CDC3CC267F7F990018D070854F324580C0000FEF86C4D77FF460F09A3C8A3FFC5BE2A5B5C5EC26CCE753389600080EF9807E8B7F0F80FFFB1C580D5070DDF1670DAFF4BFDC3BE86750000EF0020A91FB0030FFA71F86EA9AC34DA",
	mem_init2 => X"138A72207EB139644579060CFC0C61427181F03FF9B26B98A318998B3E80CA924F9F8521E6B4000CFC9C7CD45181F372C05D0CDAC105DDF5722A74C40DDE20C774AE0004C01D9F8B2A101FE560204AA76743655155CE4BC0EE965D77CD5FC381C09E7E6ECAA0FFAE6EE50A922004D6BC17140CD9A21E54D5ABCA72016807CF808EE0CECE12DDF08537432A6981E7A16890EC33C4ECB6C0607F036DB09664E05D328061CD783278943C0A88B6DB09FD32A672C0E000012C0610EE92B13D360B743F2BF43A29FC4177485A5BDF5A1F6000E0006C1F09E9F6DB8762CCAE1EC5D71556A3A4D491AC80C71ECA300077007E1F9CEB49D8F9F87A019A2C3B1BCE12E279",
	mem_init1 => X"BCE18202FA219829B08001D8AD72EA429927049B7D2C5D92D3CC8C6403403E87239F3F4F0FFF6323371B35943B12744F5731A3F97049B8ABAFA1FB1C33D3936F02494CFAAD354D6E170B530752337EB23AED9DCDBF00485208479BF76B39F3ECED43A79099193CF8632E3ACBB4A83652CF8879F330C11FE7EF4EFA124882C0B4076091B30BDF1D94FEE1A73AE6D901237FD5D3F3AFF878FDEB59E4BED7D0EE99C623D07E730962576F983DFA3E8346FEB8AB8666F105B1243AFB4D027FFC110A4D926C5F2C3862255898CBFCBAC4A00AC3F71BE8343B1C43E1C7F135F2978C3B87AF33EA3DD6FD7DBA96E035D677A81459F1EE70B13C25F6F3146CD2802DDA80",
	mem_init0 => X"340CB26D80C6FC26EE31F5CD15325918F304D7135DF1B7F3672A719A929BD645AF2F889D67D5D5272F4BC3694043CD6AE7450120A4BF91790CAAACF5D4B798A02872F0BFD27F4583977269A8DF9028AE689CF4F517A14D84FB00C0E4F0E98E1D0356A2D0FAB5D920ADC5EA695B3184B6E234FD46B4E33D97B0FF15E9F67699A68236D2E9E940B758AAB76C74070103F32AFFBEF4546070314719BD00B82CC736A2B5D86DAFDA27F41F9844FFC8F09FD84933A5DEC4A6E0A6CD46DF282F34820CADB4DC9AEB9D24A68207E1DB4F5B9164AA24EDE6CC99085D8A99C68F473543913DA0BA54810001501636AE8633848CB2F56AE5E099CA71D73D37B7647C14535D",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y54_N0
\inst28|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF9A43C08DC118DCD9B08149508FB50A38D39BAB612E928E919A7456B446711970C094146B968606502230C46F1F91EA346CFF8DDAB70737DAEDAD796F606BB0EC865C985422DCA8B3F45BF016EBA1C410F69369B7CA2DD3F156F03FD6D69E28CE543C161AC4DB7994276D96DAF6760E54DFAE1CFBE953267694FD3254393672F66C6DD287542A59C6AC28E89DADFEF75B257B979EB59E8839B7387680CB89C148811571FDD81D9FC9489BDDB8AB2AF9C5F0D28029EFE74267072BFEE601AE6D70CFDDDB46B5B8745BD1F4B70F6FAC3C2FA83F5EADF5818AD6EA1F5D36689A2397C2E4A5B3FC11FC99CA5D126400897BB759C5FC967332C94F88B836829593E",
	mem_init2 => X"1DE45F715F5E1D5CEA81DA708278FB43A6282678F6DB4D84D6941F11266A2E3503EFD6BAB7C339F4B1DDF49B36F80607AF4B7D837808EAF6AC02EC04381A8B91E0C61A5127E724181EF101A6D83CD223A89B13949AE36C0EA6A2CA884F60A8713F36716C1BE8531A6B4C54220B3A175970F514553ED64B7F07FF5DA487106592500D829AB2E0F5B2EC40DB00C243F2FCF9F64581AFBFF9EB8945CF2E095E270866F0BA151CA8BBB365785C9306E965985F6262E7E9EE3060845A9D890EE9488916A6A198BEBD71CFA4CE98B422FFA703976932BC97D628277AC206B266D3A49FA18DC5FA6CF400EE6FC7A879640CC1A33058D7D4976B4AAD42F2E28DF64E6D50",
	mem_init1 => X"F706D5A541479A829DA22A8C34C7E64467CD042047F37EC1EBDB90B6F0A776278DF3F7AF37212781BA9D1F51092D498972F353AF98956304A675091ABE222CC9A270C49F68E9FF750AC3A4388D07BD1315234EFC5BCED5429EF81B482624F9E7356B85CCA1102A4ED890B321FFD5CE1DEE837CCD04FD5FBC7CE7773329529AC5BA5A6374FF9B6609AC6EB99C5D83E03ED477B90434B3B754E166EB9D6CBBAC80EE905FC99E5A666E69D02C82979551BCD60A1180F1634F39344921C0FC04408F45AFDC7E5711FEC8E5FB0FEE706638DEE5B17CE372CFE8CAED70253ED838DCF66CE8736D39F75F394716A907FF0343592731F7FED50199DBBB09264B8B1E0D81",
	mem_init0 => X"16766F6A7557B1F2BC00CF82C238EAEEA8795149949CFD67FC7EC90E83B568B187475E2A2AD223485F73793B09028979F69B0853806DA73A53FA25EAD73023B8E18F9EB8B8D3013AA600C8DE7F49BBC42FE868861944121769292EC1157633D09D88D8E7C8184E06D9260D744CF01BA746F7EBBE4C9B1BF628D5EEE3286A393A9F539CA8592FE809FA94438C48C1DB136D9AC929606859E52D000A2A279F674C450BBD9128AE0F829ECCA97E8545DEAE5C571996E6F83AED6DC7FC511132B24ED66B9E16DD4DD70E963AB2F446AC03F67A27B86197D18CC23E24073A463EBB720E005BBA5D0C6FB79F108518DD21B5199ADEBBD9D5E60B187015F4801E01A8B4",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y51_N0
\inst28|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"1C8958A1B4D411D9662D6EA3317431061AF5BF1B02FF66D81F01706005A3DE120E08DED9C45D68C7DAF7220C2ABAAC5196AC36B78F60DD748014A2A647195ECA1333F42543B991E087E4E8B76A55597107C040CD9B2A0D8FA06FB12D354FDBFFE1403417F14C7B23962577BF0F0034ADBD834C0F3A29A60C250F725DA6CA767C2F4F12CC3DDF2A690F003F41B719C233C555072E62310295EE41C498CF8F7A053E8B448D0CFCC54059CD970E7A3972AC510106A5A3E57E2D90E4E904749C2C9032800827ABB8A5736FD8E122BA280B0B6F88320F04D14425F3E59BDD70F00C5CF9DC1F75343E54985BFEC3BA730774A1373A92BEA013DE73D07C0E00B7C50892",
	mem_init2 => X"971C5459F3D850EE9468C2527D46EC120E71FD389C3F0F7E86347B01CFF089F784834A2A0683AFB2215E76D81B9A83FECC3E0F6F19993460F82FCF073973A1EA83B58F683F54BC82F1CF267DF51F0F0ACE99E84755202B78CE6D99541E2F2C54F0F729BFB18E5098E31F07EE819360C5B4488180F2C30635A41CB0068E9999A5392C19B0F6FF0F97D5836DD2A0E68D3B879C3249759EBA734089F4E6EF8FB822F9FF0701EFCFAA694B69CBE0392AD48786D18799AC8E6ADF5851EF21FCFE0717961B6EA2CCFFD039E5E81594E2A0897CE18C9D74863F71E28E1E0333627B259E5D04D71AF78C3E273D50BB33F78D80119004E32582BBFFF727CD43337B83040C",
	mem_init1 => X"EE9A5E3CCC415F33FC0D41707A29F40D8FA3FF00274D3F7FF202C31C7C4431F9FA4CFF9E6912D21D1196512B1FD09FCF5B9090E04BFEDE808D4C69FFFDCFFF584798E1F08C2AB9AE3FFDBFDFA8C1AD43FEED21409ED60E4DEC87C9109364AB483F98FEB6FFF27FBE609D8C203A654E70C23F7BA989A94DF79FAB46C9E706EF6FFFF804D0AFAE67D7AEDA1153CECA0137C002042CD45DAE605ED09D82FFFEA111062C440A469773A4AB598DD651723609FEF5E2BC4D0A2E60FFFF0F5806353ADD45EDD84764CE5C1E1A19E82E7F9CED22058CA7CBFFFF0ABA009829A229A5984D385BA90ED4B6C0F1608047D0AAC22E60C7FF9853871AEC40A15CB092E53E4206",
	mem_init0 => X"65893B418C44816C4816206F1813988785DFA691087A26C58E9272F6EE78A286758F1E91ABE631973C07A07E3B85FCA4B769C6780443E81966E67565EC9C83A73EE76CBBFECB21300F0C14D18BD507838A94C323D0151C856402CDC7495F11FE02CEBD71A4F000541506FD766447C7841643CB89681EBEE59ECA3274C68EAA0826F54D14D21E19E8022E675A370BCF0E804E4E21D56C9BFC9841A52047C969FF84BE3538B6B8C3B260E7886D80BC31FC73845FFC5963DF562D18813C93A4D92E97035888B80222A38219EE1ACD737F70051ED70C014981E13ECAA26C820C097A0238D2EA2528D031A13DB12400F086200CBA4DD8963E117B489B3FC1D9CA4385",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y58_N0
\inst28|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"3BFE9DD08DB880ADCEA1FF751A6AF7F5649E806D34E4189C3515C4F4F801B025796AB54E284F1BD1A19BBED36DE5BE9A003CD7E11B69CA49F07E28D2245199BD0ED21780ACBEC99C715094ADA6E43A8A5C5652E5003FA93F0BE90FCA1F0943DC44BAC1CA2744C4B9680CB587461D6DF3007FD063900FDFCC8A7FDD2F417AF2754D9719137E21AA5BD579600F04F96C0669A8B2FC1934EB57982C640BFF3EBBAE077AA8F435CB524A8EB1221ED8984B4C6F04E98118B3B38CFCFC2990DB9258AA5275DD48DF30E531293C4186E2A1B251EAA88457777DE527C0FE93550AF03A277FDB35B5707D9979F32D977C31CDC96E60BE570DCC6D6E994A1BA78F7F7BA15F",
	mem_init2 => X"C38E7F501F954C4C0CDD2EBC48C1ED99258FDD963FB669FD7CEE558545578FE3008E9BDAA1AB19D70B7059CEA4D0CC3E3B93B5BF7F6F51E30CE57FAEEC6603767602039371470F0EBA7B7D05ABC81A641F9CB2D62BF620717637186934020EAF2D2EFD13FE2F88ABF2BD28C68FA5FB492BF4A250F5AA0B6F595288CC53EF313A1BBFCECF9291C2FA8FE67D5F344AB3C1E8568C76C905F8AC21C8280CB02017CF1F6A6EDE01C6DFE517B6AA4551FC3B1C92886C01980E8A5A46162D7FFB5629C3188486C261A4014BBCD09E19D565DB407B6DB5A92E689CD07AB49FA6AC0022BDA1F04DC8295E05D75C5F653E2ADD9AB720811BD0D4AF5BA21AECFECA3DA7FA98",
	mem_init1 => X"6107870091A9E026706DBDB0F8D49EC5CFA0B52545B5FE18E33E105C68C6BFCDE69255DB1AD33414429B83D89E30233F2BCC14FCB4E385DBDD0273F1F30DE866CB1CEEEFB52A8ABC49733D1427169A9E610414A6350F6D489C768155F3701C3F3841369B40ED5CA4AB3C34B72C624817D3E83985EEBC0A1CFF99AC2E617A68C744D622031C70278728D4CDD7C61FDD7B91C46C361A028DD27FD90F350FEE3190313988C6B12903BCD3658587670B6CAD6633A4BAD5DA4042B606BB390F6F49F8C4758138524322464C2988F799DDB3233160458537F54480A8890C22D75C793774DFBE115CFD09E2BD8DC5E9867C7ED684EB8B7A664A9E4EF6CF3624E8CD91D0",
	mem_init0 => X"04F44712C980229235AF25DFF9F68FD91CD98A3FD44286077BFD6F4A9A542861C1CF4ACA08D54CFD30FBF71006D9009D9AC6FB20BAE7B7A5CDD87B413C8BAA521C65131F7C5E4468CE9816FAEC374CAA51B1F6BA067F7D7644B9AB0680735D7CE52E321711C9E880EC169FDE43EE9FC4DDC873A0C8F428F004CC12C13BFD9314C98AD5FDA41E202EE7D4741E21C782C11A1C6184AA22586519062CB983EA25D0B2F99EBB36B3C04B03E486442D84894A0F9A11989016CF1E412E02F1EC725B1885BD00B57D204CABED705A3D92D3A1F8EBD3E74897C8946D7F42F8FF5B93A6DB29DAF3E7C41BB507108F36B981D6ADE3C50C0A7A35CD24BB9A5B47460822CB99",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y54_N8
\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst28|altsyncram_component|auto_generated|ram_block1a50~portadataout\) # 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst28|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\);

-- Location: LCCOMB_X38_Y54_N26
\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a58~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ & (((\inst28|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\);

-- Location: M9K_X37_Y52_N0
\inst28|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"14B17A5EB2EC320FFD00C80DC09243CB3F03972E506FB2F4850E7EC25607C38AEAEA3B0FC78335181A33B0E0A4AF682D0F6B9F909CF72DAE067F5357AD55A60F0038DF3BB64E1B1ACA3B7CF4351ADACB03EDA8FAD18E283E057B983F07FF7C6FCFAD03C7519CC01C57212D5A2B2B45FF58063309A78CC0FF07FF7EFE0BD203C1B4BE89BF480BBA9BA77CB6404BDE97C1B60574EF00CFCFFE50F3E1C4EDAF27BFE744EFC33B43C86E961D828E6EEEC0CF10FFFF1E58C9C0EFFDE10737C1B20D746B4AA6C76A701A9E5100C0FF01FFF0EE00C9701F21C055A45565C71CD9D5E8674C9E957F5204C0FF8118F018B6B8F800AEA691B6E5AC8C6325F8F95BB8D8CD51",
	mem_init2 => X"EE47D0FFC03BFFF8C251FC113C8F1B953AAF4828624771E5D932766097C4F16B0003FE911C7FEC00E3717F1BE7991C480EBB3CB045C3D158EED39BFF0080FFB679BFC000C0AA34A63DE73355CF56669EEBC8371C78C2BFFF06800FBE5B678C30041F63A5F209CB4503B8C6C35207ACCC10C1FFFB87000FFC33EF000000004FF74E039C68FDF7485FEF20BBA609CFFFE08000006A28BF200081E0C767781CA845D424EEDBBFAA38EB21CFFFE0C10000A986BF800147F19E3FFE7A6AEFF6CCEDE2C3C0653931C37FE0678000CEC59FC001E3CD8EA9151D0EB0DC7B5623AE7B6E9C93FE7F0881C08063A645F800C1646E748642C17355F1F79EB6BC83E34AF07FC0",
	mem_init1 => X"F818FCE4398EE0BB0CB4DF813A7C0C44622EEDDACD32D83631C77C11BF39ECF72E02C0391CBDDFC73E4865A6639B6E8888E43FE4F31FE000787384F66707C0190C3FEF800339F12A18A8D4A79A45FFF96C3FE100F063FCF0E3B3C0190C3FCF83039ECDAC8F951CA6B0CAF9ED6C0FFF091F67FEE3DBF7C018003FCF0000304CC9495CC66F451306003E03FF801BFFCA954BF1C0B8003FCF000010B2B00D69E72005FF0630701BFFC0FFF1FA2918F1E0BF003FC703001E70F29E786F71A0D3003FF00EFFE0FFF8FEB59FF1F0FF003FC7C000FC61C807E7F71F30AF183E1003CFFBFF307BC653FCF02F0131810007C1079E0EC79E7980CB1FFF00122FF8FFB0CBCB",
	mem_init0 => X"53FCF0BF011F8300079F0C1FE0809C51E3CA7F00020201E0FDF0F16311FDF02F003E000007180C37DF870160E03A3FFF1F8003F0FFB0F1F411CDFC3F81FC80000C300C33FFEF6CE0403E3F807ECCF0FBFFF0C754244D7C30C83C8C300C300C3FFFC09FC60030F004FCFEF03FFE988915A44D7C32EC380E001C36187FFF809B0200F1F073FFFFFC3FFC9FF897E44C7C3380F81A0F5F1E387FFFC163880823FC00FC063C23339FC497F07C303080F83A87130F70FCFF608CC4F8E1E033D0000E01037E805600F83060C3F83CEC3EB8787CFFE301E83AE507CF30000383017C21C54C70F020C7F87FF01C3870FCFFFF00D01F0D0FCE83F073C03F7180C97C78F001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y59_N0
\inst28|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"03F867DC1C38F0FE3FFE7FC03E7C3FCF0161E0FC3FEF03C7DC787C0003F8671C1C39E3FE1FFF7FC0703C7FF33300403C1FC3043B1C387C00C0F846001CB9C3F003F70FC0F031F7710001801E1F23869C9E3C7C2073F04F00F0B1C30007E30FE0F043C000009FFF1F1EFFC192023C3C013AF08000B0A1870086F303C0E0470C0C7F1FFC031E3FE841803C1CC000F0010008611D1186FC8353E04E0C081C7F9C03F9BFBD65001E1EC001E006003C673D0003FE0303F37F1F8F7FFF3BE3E11F7656001F1EC101E0000160CF3D0001FF030F83BC7FFFFFFF0FF1CF107AC6001F0B0301E0000360CF3C0301FF0FCF830C73FFFF7E1FFC0F826C5F001E0B0301E00003",
	mem_init2 => X"F19E3C0FC0FF0F8F830DFBFFDFFC0FFCF7C2C53F001E560001E000FFE11E783FFC3F0D818339FFBFFFF10FF8C340C8FA001E0F6001E0007F1B3D403FF40F0E0193E1AFFEFFFBDFF92FC118FB8CCF09C001E0833E9B38404EE6070E0192A18FFFF9FBFFFC3F0295CAFFC20DC001E0C33F023D4006E6018E0716F187BFD83881FE009A705AFFF87B3C4D74030F2718C07FE71FF306E1250270F407FF2ED01B7013FFFF393C6F30000E251CF0C6BC04E707E321037E3F077F3E0013CB53A0F83C703F3010BC033C70CFFC00CF05C341CFE6F0333EFC00028F01007E3CF035E010FC073CFC33ED00E707C341EFEEFC3B7EFC07088A16B81F3CF03DE003FF073C9C6E",
	mem_init1 => X"2000E7C7C351FA7C7FFDFFFE0F1C0CF7FE3FBCF81DA103F00EFCF06E3C03F3C7E330F20EFCFFFFF6008D2494863FCCFC1F117FF00EFCE062FD03F3C7F3AB3E0F7E070000C08A977303C1CC4E6FF07FF04E3CE0727A01F861F18F100377810148388DC9D503008E0F0CE11E403E3CE360A0013870E0CF800000387CC4038A2E53C0B087076F811FC00F3CE060E407F0738043C000063C100E0184EF29E0F1E303FF807FC0CEB80FC0EC03F073E07DF0780F7FF09F00C4EC69F0207387F7807FC0C83C8FC0BC07E0787E0C1BFCFFC7FFF830C60EC1F07E33F8F2E07FF07E3CE0C0BC3F613C7C1E0FBFF8071FE0E3B47141F2FE38FC7FA07EF00F3CC0E1EC1FE03C",
	mem_init0 => X"7C8F8F1FF0200744C2B5D745E03E3AC0FF003FF00E3C8FC3E403F93E7FE1800F83FC0000033FE075E09F38CCFE000FF109B8CF81E43E11FFE0D9830373FF3E119C3937BFFFBF0BE032187FC83C7CC7C5F07C1005009E0FF8FF7FFF86F3159A8FF09F1DE072013FFAFF701FC8E0FC0001F01E83FF0F0E03FF1E156D8FF84F18E03E01FF3CFC708FE1C3F0000198C0E0470C0003FF0C2CD78FFFC38CE02201FFFC3CF08F83C0E0800118C1F8010C0003FF8C35D58F9FC29CB0708F1FF87CFA18138FE001807EF11F8C008000EDCC11E9BFFFC23C30708786F0F8E6D8830F8000000CF6079EFFFDFC600049EBBFFCCE3C70F0078000F0E2CC870FD80800033FC1F9",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y50_N0
\inst28|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"44E3C0007DFF9E0FC01D8FFFE00FFBB1CB66C3E4003000C1F703FF3000008033F9F70F0FC039BFFCF01FFFF9B5157FC0000000C1F781FF3007C0F013C9B70F0FE4797FE0E0FFFCFFA3397FF8000138C0379C7D006FC0F8BDF99C77CFE0C37B0002FCCEFE22E07FF830017C8337015D006C009E1DD158BBCD03C3F80007818FCE195B9FFCFFCC7EC21E8BE39FFB7E8E893CCE7083E1CC6FFCA0FFBF7F4A7397FEFFCCFCFC1F0AFB87F8FF63C9FFF1F0C3C04CF9FEB03F0FCF6E5303FFFFFDFCBC3F2018C70EFF0341FCF074C18144F9FCB006F8037693037F03FFFC383F63F8E77E7F77497FF070C1C1266F7E80000030DAA0080F803FFCB81E63FEE7CC2FF040",
	mem_init2 => X"FF4331F9FC227FFF00A0000092830006003B33B80E41FFE7CC27E0701FC219F87C3367F900841FFFB39B0001003930B90740FFE7FC03FC713FC039F83E1980F127CF1FC0C37D4001005970B90FC2FF9F7107FD71FFC238F8BF1C867327FFFF8E733C1097C601E0BF0740FFFDF8076F31FEC0D07803098607FFDC98007EECF8157F8E009F0740FFFCF83F7F38FEC0007F0384E080000088FF8267F8053FCE008E0FC0FFFCF13E7F3C5E0413FF03C23860000D03FFCF63F804800000040FC0FFFC71001F3CFF4092FF00C38FE4008FFE3B5B7F98040010C3FF0FE0FFD8EC010FB8FF43D3FFE0C1C749FFFD98C118E71840000003BF0FE0FFF8EF037EBC1E07D3FF",
	mem_init1 => X"70F323FBFC1C80C1C6CF40C1C00C23BB1FC0FFFD7301FE3C1EC3D3FF7C30211F006003D74E1EE0C3E08F23E31FC0FFFFF000E63CFEC3DB9FFC1F11C0007F7FF14E0018FFFFE3FFF039E19CFF71080436FFC7883E8E9F0344141FFFFFF400AF3FFFFFC78030FDFFFF60307C70FB0F003E3F9FF3FFE80C000024F0FF06860404837FC0F7FF7000FD3CFFC300FF3FC0197FC0000000F1FDFD0030E07E831E01E6FFF8000F1CBFC3F88F3FE00F7FC000000065CC0000300E00039E01E6FFF87E0C391F03F8478FFF0F0608FC7EFF100006FFEE7F8107FE80FEFFF0FF0C303B03B860362FC7379DFFCEE0941F3EFF803FFFFF7601FEFF8081863C1FD39800200061FF",
	mem_init0 => X"FFF0800074FEFFFE0000FFFFD6013FFFBC7C82F91F039F8080813E3FE0000E00B3C3911FFFC400FAF83EFFFF30418238FE037F19C7C6A781C4067F107018287FC7C0400A401FE9FF3041ECFC0783BF01E7EF8786EE3FFF10B075FFFBC33C2000001FE0FF1003ECF61C073FE3FFFF85FF0EFC7E31DA47FFE7FFFD08800083F9FF100B0CE0381FFFF8FFFF04FFF0FC7EF0918311E3F7FFFF820083FCFF003FC6601C1F7FFFFF5F107FFFFCFFF01600008080B73FFF189F58FF013F8DF01C3FFFF0FFFF907FFFF8FFE02E00800403E73EFF03BFC0EF013F0DF4389FFDFFFFBF9070EFC0FF40EF00800000E6F0F001FEE0EF013FECF1BDBEFFFFF83F9070CFC01F00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y52_N0
\inst28|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFC40044BEB8FFE9B1CA0F16F010DF0F39C0303588DC10007C061FEFFFC4408E9BB1EBDB01C5CF40F2003F0F0C84324E0F6007028FB04003FBC0018E8F73F3FB03C39F70F2033F0F28C03A7C06000F0004F8380303E00FED0C13037117E38F10FFFC3C0D6C71E26C07C00FFFF87E7FFCD1FC01C91E31027097F1C3806FFCFC307C71E35C0FF80FFFFC67FFFFD1FF00CB1EE040F097E183800FEDF8397859E3DC0FFC0FFFFF01C013F1F000F905A002F117E103B039EC30706191EF500FFE0DFF1EC1B01FF9E006E9608300F11FEB0E70101F38F661CFEFF02FDE03FF1EDC101FF1E00E09795746F19F6E0EC80E6E70E6E1DF83B077DC07E787BFD113D9EBF",
	mem_init2 => X"30B199C4F6B741806FCEA7861F1C7E689B9E7F10F9AC1F00F3ECC1C302B7C40FF7B3C301FFC7D93C1E0C2EC03A703F103C0C09BFFFFC40C303A6A37DF03BEF00FE07FC381E1C7FC032700F0C04040BBCCFFF00C3038E2B7F30E36EE0FF0CE41C1E3C7F783230870C0C040F00DFEF00678256FAF340FBE6E0E610E21C3E70FFE137388740E8009BC0FFFF076FC256EFE078E2C0806001983D38387FF0872B87C0EC009BE2FF8F83CD62A29AE5FFCFC1901C021A3C703C7FFC2F6987C03C007900EF868F8F64A0840EFF36817E1C7E611C642CFFF13731858038107000FCC40F83E309EF7F008E0F3C01FF017C60BEC7FA87390780D80FE000F881FCF901405A73",
	mem_init1 => X"009E0FC00BFE007CE03E1DA0033F0780BF0FE09FF04841F007C14BE03FE07CF03FF00CC0B70F0E611F1F0F80CF770FFC803F010027CF0CC03F807C3F1FF208C0340F06613B593C8007007FF880FC0F0C002EFF3C7C81FFF01FF000C036071BC6FE619F800001FF860CFCFC0F0C7DDB7CFD03FFF11E00E8E03F0383961C009F0000811F860EC4FC4FEF7393ACFC07FFF11E01FCE03FE0C383FE009F00E70D80003F0FC0FE0574F3FF78E6FF401F007CF01E0FD0C3FF80E401101FE0F0FF0E87719F9640269878FD601F8046C167CF81043F007306003F401F21CF016E239E800006007F001F004FE3FFC38900BF80000F001F5EFF81FB03E0AD8060000003DF0C",
	mem_init0 => X"1F017FE3FFF1FFCCFFC00003001F1FF827C4FC04340D600100071F8C1F017FC3FFF07FDDFFE00080003E7C00DFCE9C2C26176007F98FFC8C1F01FBC3FF7007FFFFF0008F00F0D801803F88201A15FCFEF91EBCC03F03FEC3F3F007FDFFFC00DBFFF1800781FF81FF7844BFFE803FFF003FC3FEC1FEF001F9FFFE00FFFFC13FF809C03B1FC91DBFFFFF7F7C80BFC3F7F0B0C00379FFFECC03FF410FE01DE1FF7CADD107397FFEFC0C7E03EF016CFE0347FCFFB00F3F027FC03E8DFF7F35D201387FFEF8003E80FF0045F8C067FFFFF00FFE0E78817C0F7F3F397DC0003FFE10003F00FF30043FF060CFFFFD0FFC1E843FE00F7311486B80001FFE0100FF01FF30",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y54_N28
\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst28|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\);

-- Location: LCCOMB_X38_Y54_N30
\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a18~portadataout\))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\);

-- Location: LCCOMB_X38_Y54_N24
\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\);

-- Location: LCCOMB_X38_Y54_N14
\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\);

-- Location: LCCOMB_X46_Y54_N8
\inst9|$00000|auto_generated|result_node[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[2]~21_combout\ = (!\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & (!\sel[0]~input_o\ & (\sel[1]~input_o\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datab => \sel[0]~input_o\,
	datac => \sel[1]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[2]~21_combout\);

-- Location: M9K_X64_Y50_N0
\inst29|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7549EA9552DD18800020B9F66E91C2AE5372B417B99A4304390E6425947FD24CDF36D9F211BF6AFFB64EFF68832707DC328512A664F65ED32A7F5AB177970BF2FC7FF9E039F147721712B399E828E5E3C21FA8C0F9AEDF81F6B5A7E0FFFFFFBE15DFE7B0DD0039D1CF55E2D66C504D00CC0468E89639F100FFFFFFBC174FFB392157CEE12AE2F79BA016BE3E6F82AE49A6356100EFFFBFF60D9A01F8B08A7532671E7E43363CC091BB85BAD4B1D9F000C77F0F3B44CF00F9C2609EDA1CE558F6566DC23801582E40073F7000CFFFCEF23AD4801FEA294CB074D8918B801730F83EE60ADA52786001FFFFCC3E9A5E801FDDF2A48C184F4FCEC6CC69A8DDE435D2",
	mem_init2 => X"587FC0C77FFF0FFF80FC08FDE87E522566C61CA780463B8EA44A8AC184B601CFFFFF7F9C75081E8CFEE948C00A6DD08AFF37CE8FF8BD85A134AE1BFCFFFE1F9F319801F0F029870A16C40685BA4534E0D7B6384FBEAD3FDCE07E1F99C8F841F07C0FFFA616888C54C0D4EA2C1EAC0387B1113FF800FFFFE7B6F078003F0FFC3D715C0E68FA1F4DC8E54BE06F3641BFF03FFFFF619DF80C0C3F8FFE9908AC2EDE522B501C38C4D3BFDA13FFF3187938A828D0008C7F0E1E33AE7E7488ECD149E04076F98CE401FFF180301C8376780008FB8E18DBDFD8FA0FAD0ADE23FE11B3F00E01FF793C1F1C04887810037FCFF982FDD44470AE1BF7CEA91EC64A7109BF31",
	mem_init1 => X"F81801BB7FD040409C9770C2C7DBEF949271126DE38DE6A3F381FF013F10039E9DE000C01C97706DECFA29679CB2818B6E3BE7FAB718EF007821039DA7FE00C03C173C620EFF7655E759D64871CA9158F03CEF70F000078E37FA00C63C1F9C402C2006EC7F646DC1568C1000F100FFF90000079807FE20C6F83F980F81804C6F49052531CC2086000000F7F80E040F25D4772046F83F988FF00FC1900C37EF27273D063078007EFC00040E2B50FF0047783F1080F80068777986377166AF80000C00FCFF000040F530FF0007783F1001F800583DF91C19E03F739806E83C41FF3084CBD090FFF9C0F01F0C03C101E03FFE106E1B7EF11FFBFC3E200100003B14",
	mem_init0 => X"80FF884DE01F0803D900077FFE00000B3F80FFFFFE3E00070004379700FF8CC5800F8800590007FFCE0710EB1E88FFFBFFBE0306800E2013027F8EC7C07EFB00400007FFE0C31FEF06B8FFFFFAFFFBE080468610823F8FFFE1FEF9004309EFFFE0807F7F007DE0FFF8F3FFF003C61EC3023F9FFFE3FF0000070BFFFFF0819E4703E7E800FBF3FFFC2F6022C31E3FDEDFE1FF00C0189FFFFFFFFF880203FFF38E000431FEFF600E821E3FF8D1817C00601009FFE6FFFF8E0000FE0000000000F3FEF1DBBD4607FF99E1F888E4003FC767E7C7FC090EF000310000333EFF8108260E03F80FE1FC80C0000FFF7FF7EFFC008F00077BFFFF000FE38E1BA43E03ECA7",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y56_N0
\inst29|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F3FE160EC147FFFFFFFF80141E001FFFFFFF2081E01C3F211C03FCDFF17E160E40C7FBFFFFFE001C30033FCEFFF303E1F01EFD5DC603FC8FC07E06DE00C7FEFF3FF7803070837FFFFEF18FF0F1FEFBCCC603F00FF37C06FF9DDFFF300FE38010701FE073FF00FFF8F3047B401F01F0077BF83FFF0FFFFF380FF00018F03FC0010000F5FFE3CE7B341201F0C3C0F03FFF05BFE03C0FFC009CE03F010181000F7F3FE0CA2803C1F6FF00307FEF01FFF8180FF800FFF0BF4000001900063FE0F9140300F6E700306FE7387FFCBA0FF800DFF07E800E0001810673E0F50073045FEE407027E538FFF99007F8003F81FC801F60810003C060CBA8FF605FFE60F027E5",
	mem_init2 => X"03FFC18003F8007F81FC0011608700013C38CA9DFEE0FEFE61F0270003FF410001F8007F91FC1091603FFF03FC100909F0E01FFE61F0070038FF400409FC00FEB12838D9627C7683FC71C969FFEE01FF61F2061839FF40001BFF80FD316C3CD967EE76C383F1D37A3FFC097F61F6061C13FB40101BFF80D9377CB99967E7FF8007407730FBF8C1075C117F03F6FC00B8183FF805C0708E7F0CF91CA43FC02481F0F9C10F8CF07FC736DFE001403FF034C070027100BCF8C58EC17059E0F1C003837803CF72FFF800001FF035C04440604F3EE0410CD3487BC039C00393F003C070FFFC98100FF005404CE0E00C26C00180BE710F800FC20156700EA07EFF0C01",
	mem_init1 => X"DF0FF00FE078607180278001007EB26F0811FC0006F07E8F7DFF8801C20F800FF27F600007010000FF7D8C041C137E0006FC3E0F7FFFE080000FA80F7F6761808108004D883D4BD88EE13C000CFE000FFFFFE0008707FC011F86DF00887EFFFF0365D68B0D0C7E7C06F00C0C7FFFE00C5E1FF9000C8E7F8F0CFCFFFF3879D738C500FFFF01F0041FFDFFF00C183FE001BF937F0F1F7FFFFF3C0A3580E6707F7878F200FFFFFF0000113FE00300F10FFFFF77FFF80F0B14C1F3E00FF87FF620DFFFFFC01C417F600080780FFFFF801FE0079B0402FBC00FFEFFFC78FFFFFFF01041F80A11017EA030FF03000100731B88F9008FFFCFF87C07FDFFE00010FE6001",
	mem_init0 => X"007E8010FC0000011C66053DEBB80EFECFF00E87FFFF6001183FF9007C0F8E0000003C113EF51B3DEFC01FFE4F000E8FC8FFF3201BFC8001780AFF00003F3FFB01F8641F3F840F3F8FE033CFFFFFE019107C9903000FBFFC02FF3FFF0CDC631FFC860FFF03FC1F1FFFFBC200BCFF800CF8083FFCFFF1FFFD84EE6003FC7E0FFF0FF81F1FFFEF4043FFFE800C70000FFEFFE0C30DE1EDA2039FFE0FBFCFF0FF07FB7FC007FCF0CC0C00300007FEC0030C01D12C9F93FE0F1FDBC03807FA7F00011FF0CC0181C00003FC00000011D1021FF3FE1F9FDBF0331EFFCB80C03FF8E673F3C6E001008100007BD9601FFFFC3FBFDEF80C3DFF8F0DE07E99F07FD8FFD008",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y53_N0
\inst29|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"93FFB003F98921FFFEE01FE0FE080C73FF7F0100F398701C3FCFC7EC033FF000E399D97EFDC01FDEFF800FC7DF7F0000A5F0000F7FDFFBDD0FCDF2F843915DFFFDC03FFE7FC00382DF7F0000A640110FFFF1FFE3FFFFF7FF073310FFFDA177FAFF60F18E3C3F01002600000F00006EE3FFFFFFFF0F61F9DFFF3177FFE800D8FF383D01003700000F00003EFF8337DFFFFF6169CFFFB06FFBE5809CF3603F00073D80000FC080063EEF3FDFFF9F612FCFFFB06FF3FFC31CDEE03E000FB7000007E01C003CC7FFDFFF0F67AF3EFFB07D70FF819FFCE02618C7BE02800FC01E003E87FFDFFF0F2FEC7EFFB07900FE0082FFF4661C4F3380D00F8187880203FDBFFF",
	mem_init2 => X"3F469646F3837BFE6F6127FEE3487380FFC18CB2000C00EFFBE4FFFC365666637F877FFFBFF07FFCE6C82501FF8000B3B88CC010FFFFFFFC0741E8F1301BFBFFFF8067F9E6487000FF8010B3F88CC0C3FFFF3EF00352603BF01BFBFF7F001DFFE6407881FF803023F88C00EFF8F93FF0025EB8FFF003FFFBFFC019FEE2007803FFB02007B84D0ECFFEB9EFF0005E3EFC803FFF5FF7C106FEE2C06003FFB8211EF8390E4DFF03E0B00C542E7C801FFF5FF40147FEE0C002017FB3111EF8010FFF1E00E00C4CB5023E018CFFFFF6119FF7C4C040037F91993F78003FFF0000F00F05BA804001DEFCFFDF814FCEC0880003CFF0083F10000F9F008000ECB53A1000",
	mem_init1 => X"01FE82C3FE0FFFC040000401DFA0083FFF000FF001009DFF1A32D0003CFEC3FFE20C7F806360041973E70077FDD80FF80119FFA31B375B003FFEC3FFE6243F80E0001810F3FF0073FFFD7FDA00FBFF80A2B4D3F37FF6C3FFFE043F80C00718023FB70073FEFDFFC700F3FFC022F7A1FFFF66E0FFFC0FFFE0C000000A0FE70073FFDDFFC61C7FF90123F021F2FFE7E07FF00DFFE0400080000FFF107FFEFDF800FFE0F80302EC35FF7FFEE200F40C77F0E00E904008FF1BFFF7FEF084FFF0027E22C51FE067FF837FF069EF80E10E066093FFFEFFFF366000721083FB6EBBC3F9FF7F023FF06DFB20470000F003FFFB9EFFFFCEFFF086FEFEDCADC0FFFF7C261F",
	mem_init0 => X"F0CFF2200F0080E003FFF0FFFFFE1FF880DFFE60E5E1C3FFFDF8E69FF0CF9E000700500107FFF87EFFF02C0061FF8E01DD83E3EF7FF8009EF08FFE000120F0001E7F80DBFFC07C0077E38C215DCFF0FF7FF344FEE00FFE000130F024180F00F33881C0007F0080FF1F83F8FFFF737F7FE01FF600000001260006017FF883E0043F040B1F06B0F83FFFFC4C33E03F02000C0001060002C01EFFC1781FFFF19F7C6A20E03FFFFEFC03C13F0600900000070700B09E7C029003FF80C0FF6B987C38FFFE7801E03F8000B800C0030300F39FFC1F800FFE01FEFFD3983E18BFFE183BE07FC000100880003203E1DFFE1F843FE001DEFFD3D87FCC1FFE081FC0EED000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y45_N0
\inst29|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000008743FCFFFE1F8FFFE0808FFFB4E0FFCE1FFC001E80EED000000101800760E03FE0068EFFF0001FFF67F03F8603F8001EE03F600007C100C13660F01FE0620FFFE01F7F7F691007C003B0013FE03F6200609109010667F80FE0277FFF0083FF7BADFD03F90190113CE07FE300611007012E7FBC0DFF0D7FFE008BFFFB53D9CFFC0025021CE064000000803101F80AFC70F03880FFCC703FC653F1C7FE00004003E0E5E00000C000013FDEF100E0386FFF440000005A3F03FC00084000E08FF00208F101081FDEF303C39F6F7F40C000005A3F037FFF190403E09C700A00F97218BFDFFB03C78F063F6C840000D6BA03FF009F8FC7F09E001A79FF640D",
	mem_init2 => X"EFFBFF07E28F0739FE8FFF00C5B803FFFFCFDFE2F8BF000278FFE0410FFFE707F8070060FFCFFFFF847802FF00EBDFE0F83FC00000FF80451F7FE70778439000FF7FFF3FBF7E16FF07E9DFE0781F8000FFFF3045FFCFE7077F211001F87E00FFC8CC674BEF1FFFC07C1FC0002FFF9823FFFFC687FF338080009C007F687F074EFFC7FF70FC1FC000E7F388173FFFEF86FF73C11F000001005EFF076E7FE37FF8FE1FC0007FE38007BFFFFF80FFF0FFFF00C1600193BC077B37FF3FF9FE1FC0003EFFE807FFFFF780FFF87FBE00FCF003950047FF07FFFF99F01FF00007FFF801FFFFF7C07FFC1FF9FFFFF8C7C980E6FF07FFFF81F01FF00003FFF801BFFFF7C0",
	mem_init1 => X"1FFC0DFBF3FFF4CF2C8CF7FF42EFBF95F01FE0003EFFF800FFFFF7F00FFC000F000F9F1F3807BF3E20213FBFF01FE0007FFFFC00FFFFE7F000FF00800F000FF1D8BFE701807E8006807F98103FEF7C007FFFF3EF013F0880E800BFFF7EFFD0008000007F803E80003FF7F8133FFCF7FF807F001F100001FF63CE80000000137FC01F00003FEFF8031FFFFFFF801FFD9D00000000330002603000017FE03EE0000FC3F8D11FFFEFFC8004FFD0180000006C03FFFE790F017FE13EE106CFFFF8833F7F0FFC000FFFFF98033100703FFB7F7FFFFFFF603FC106FFFFF8813FFF4FFF30007F37FDFF791F10FFFF20FCFDFFFF603F0400FFE79C393FF767FF21C03F7F",
	mem_init0 => X"FFFFBEFFAD7FF9CC00FFFFF8607F1E00EEFF9F01BF3E60FF83C03FFFF33FF3FF0EF1910003FA06F861FF0100FFFFBF31FF350BE6E784003FE3FFFCFF38200408003FF0E807FC0000FFFFFE00BFF7F9FEFFC6003F61C0FCFFE0000E20001FFF801FFCC000FFFFF000FCFFB1FFFFFF0078E0843CFF418006000012376018FFC000FFFF3401FCFFE1FFFFFF003F011C3C3F40011F20000006673CFF00017FFFFF63FFFF7DFFFF7E003F0F3C1C0F83011F0800180407FFFC00037FFFBEE3BFFFFDFFFF7E003F8038031F17139F281FF80003FFEF02017FFF0061FFFFFFFFFFFF0008E00007BFF43008C00FF9008107EFC6007FFFFF63FF7EFFF0F83F0000C3800FFC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y53_N20
\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\);

-- Location: LCCOMB_X65_Y53_N14
\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\ & ((\inst29|altsyncram_component|auto_generated|ram_block1a18~portadataout\))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\);

-- Location: M9K_X64_Y61_N0
\inst29|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C52DC30BA8B10060A3F6C06A90300000FFEF1835F2007C0DFBD8FC80D944DAB1316CB1611833C47353FC8000DBC148C7E204FF1FFF71618013E59F6ADFEBF163B469C6B003FF920033B0F7E7E006FE107F715D00264692CAF2D7FBBF14F927B22FFFBFC0041EBFF5F187FC302F4F2C3CE048F86B29841318C05787F0DEFFBFFF40804A603E38FE7F03BDA028BED9CF6794FB2A9F9022B294DED7E070800F6E67FE000EE347CF62A656997B61144B5066C7A460786FCFFF1801673D38E6000C02661DC540D93B4D227C3B613C3F1B29BC8AEFFF1E3FFF8082620FF80073FEFCBC0E4E0E313A3B6BD686FC38718099F83E3FFE8705300FE080B9418FD492A32C16",
	mem_init2 => X"131AED43AA552D55BFE9F9F3C3FF04EEF007F000B5DD85B87D17749799E0609C6AA321DDE567FFF3E6F3026EF005F88006BF9C97BEFDED4978044FBB98066B2C8267FFFB7EF6F035C007F83AA93015F12C8B19FC28315413B02378E1A30BFC7E3FE080CBF8C3475A236DE980D97AEA3EFF140D489AFD8D339789FD7EFFE0324576023F1C7502E560364BC91DBDE7A9646C94F0AAC19DFFFFC3FC9F3D1800F818541873DB07E945C56608CCAE6554E1FF97CFFFFFFFFCDFF08E00F8DC8486C8E93AD43A2222800977BFEC9947599D7F7F3FFCBEC04800FF890EF9E493213A5E0D78BC21D33BBF6EDF01861F3F3DF381E064C0045072A979DDE5A0DCF83628D218",
	mem_init1 => X"BC8364CDCA798F177FFFF827E2035D1EE5277884C2D192BCC0415AA8D54D1D67C84980B7311F90A87C2C1356B86C90D1B8CF1945CAA988A4287DC7373317EC93607FCCF2C980A0A654EC3AF76C61814D33AE7A4220D847522301800F4B7917920E573BA40EE8C1F8614F46224B25E9F21F88908BB12111FFE77E0AEDF2E56EDA9F6701B30BDE178004AFEF1246CEF1578844E8FF280200005EEF3CDD0EF0B299C623818E8906DDE8A06833C3AC0BAB60C3F1121617AC4D79D8C96F327F9E1217059B391C2C382D4B417F3A005B95AFD20549C3F3A5C93CE6E060456B4A959D7E285034752A231A8870911F7B5BF7D1A95F08BE76E4C3F95AF5C5DF7373ED2907",
	mem_init0 => X"26F4D998943952CE2530F7D016CAAE0804FB2725D03B082AE71C405D91E55DC0B0D8A754B1C343D87F9BFE41BFACB3048EBB7EFFB44381BF6344082093CC8158C89B606082E759C1E8ED12BE20EF9CA536DD122EB146FBA0E0E3EF7954F66EE2B71899D086ABE72E169810E4047108FDCCC24240C96001A2D888F5560E7130B67BA49D0876AF4377E3EB917324F754602AFEFFD6346C0A0C3706A980505419F7E4CA29E2A2D368BB2F8437E078F8187FD88C4062D4A9A8A73EA65C58E78B9EB2BA340AC5D3D131E0E2301F6152516294AA643DE72D496B84F4CED8D144FA2D1F21BE66508987F1550F3AEB675A0438B006B3EE102BD47E587C7601BE40388E90",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\inst29|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFF5130EE3DB28C312F7F788D6DE787246CD9AD98E45EAF0C7971DD1F01FB41C87D734ED6613C465EBEAEAA2DDDD1BCE83604F10465FC51180B6B24F59D50B11912ED00E1B971EEA1AFEA4E1F26ECF9C36F2DCBF0819B52E9720B921878E328236DD1FD6224FB99134C70E4D9114A622001AE2FBF08A7AACDC22E20271FA41A06F3951853177E686AC760E0200F807EF177C22A95EF80BABE8C2824397D8EB2A990CAA59B14F37B00FBAE46ECABE0D236E810AAAB83A168E0C9014D6744B2C7ECFA84670CEF59E140D241589A5E8C68715088A29C58E9894B20F796B7F5C6D60C3A4D265F9D6EB583DCC08EBC31F59E08FBAFF0C5B61F1EF57879114CBAF18C",
	mem_init2 => X"4F46EAC8FF680AF2C4A1387C2EFEBE621C60B08DAD67962C4CED25D0F499B00F7587EBFA7AEF12BBA2C76A45873CAD21F76D9B870C6EA1277B115F62C646704B8B8E066AEC901091BDB3D83A8B36DD878C9272316451C0F3F16CAFE4764A21672C48EA8CACEC7384522AE7648199501FF3FAF251B42E6584DA2A831D22300014744E647073532548B168471BC8C7B38400069D0DECCBF765E2C34D3067E3FD98DA28B829F1F2C0BFAE30AA2BA02C9AC22C6588ECC006B149F594470C2DD7CACC59F4C9A27F271114080C95F3F818DBA480B8890EFAE9772A4533419645EE691F77C347DDC355E614AF422A11876FDF55AA10EAD368A8046B8D31545402846682",
	mem_init1 => X"8242D48915D40191A9FF796358E045EC72B7407F637B1AFD5D198EECDE0FA62114F13608DD8BC108AD1E11822127C70DBD1D561A49E5273181C7A6470106FBBBCF1B23C6FA3B10CC3474FD2FE1BDA3C51E43225CB79BE19BEBBF90B9969F832967C0ACFB3CEAAE3B80C7CFBB076C03772B53811BA0B0D3D26A88FBFD58FFBC837899D38FCC8FDC7308CCB0403791FAD6F1AAA2655A49962194382975BB9DC18303585012F9D07ADA751ADAB0DA99809EEAB2E0573433E4828279348AC6D8B8FC462EE15E981E577E10B26A177635EBE8711AA7E546CA49211019C60CC8EADFDF490D603DC476F3EC822619BA52285E29FD14ACBA38B1668499FF87CECD126EE3",
	mem_init0 => X"607C760AB83BC8F4F99BB2E08A098400600BF25061B0C8E4DB25B01CF347EB231949636FDCABD2FA0904349FF8437172A62913D75D96CEC64DEB82E4E2EDACCEF35AD238CFA195C7E023B69C12F0C8DDE34788558C4B9BE17FB7BA86682C9649DDD1C303102618F146F15DB95230DA3A649A020F5800589DC4A3D9C1D90268E85084A503D3F97B25BB1AEDB3F73C193EA9039E7A15DE4C23E8F98CC55004515ECD1E51C05EFD86459763699B52C576B4F86AA39B77E92F78F0C636EF135534612B3E5EAAB192B3489A91DCB5B12F11F68D2C6474A02FA47582D013527937612E2D5F0C1839EBF51313FD0CB6A2296D1EF06BF4F687C3F9827C7AA2D6839A0A66",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y49_N0
\inst29|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FC22EC2A3B2BE8196980097B4704E3AFBB7548340A06A0FE700FB9D4F92D9D12DEB73220C06C4C1E59071937ACBECA7CDD6DFA7D1F0F31C69C65A096BEA7BE70523FD8FEAD4F7D938EB4BBAA65B5DDBA0F0E610E162ECDF2A060F925A22BBDAE9D62D3C70D4FA13799D53F71CF1FC45032845C2F3A0E962B352FE88513AC0028594D23F4121F098CFF0311EBF91B8366870DEBE504795689C5620B4C1D5B4055CF4B6550FF0143161E4E150A3A1FC62F1971B729D9E69F993C28FA34787C1E5A17000FFB2FA95C376B2E813945503C974FDC1062FB08EF8F2E01D8747700072CBBD040B234C1C587A5E79EB7233CBA7FC8C5990E5FD61F0953E003E6BC1B0C12",
	mem_init2 => X"96F35866A73C7B77F0E8943782BBD7637B85BC833FF00FD7741B7FA1CFAD8DD9B6F0CC22F8A2095EDEA14EBB64672AC6957B88DA6062D5BA782FCF183293A1FA781A692BC0AB6FF37AB39C29573F80284D623818C1202BC74D899964618D02B70F080BCDAD7EA06E5BDFC091386C9813B248823F1F02162D5DFC3C14EDA40FC97D1D6C099FFF8821CB7CB388948E8D1470B502190A5EB64300D0032825BF4DD384FF806110C4ADE91F2FC61FC72B7E7FFA518CAD4EAA920019AFF3E080BE1D1F1150E1E2BAEFD0061A78166C5CE0FB05345CDCB301C7418F81CE1B167468AA6042CDF9E5084499DFAAE5971F0A09C9CF51D52427899B009E8D4644CC7ACB2DF3",
	mem_init1 => X"117A6AC0D75BFB0F01BDA95B3991BF83E0E3FE98185D3DCA0ABE4CE383A40281F5A21BA369F909E3CE70BE4EFC60F83850F211F5BB82C17F72A96F80FA471B6347AF28E173ABA6ABFC3F3C3C9C20A68326A33EBF9D272A736DE84D07949A5121E150753AFE340F7CCFE05FB3C6FAC58F1D2F63F69BDBD5B0A6CB403E0B86D850FF815A207FDDBEBC4DF3A2A2E2C8101EA10643A398C8628A714FC364FC22C6E1FC7BF9FBE90C7C5BB39887162772772B38B0AB4400D59776FFC23D27F9848E7A455D47D993301C5625E5F7DEFC6BB7D858F2FA07E0DC3B857FA2895729F547F17314494AF4EFFB19EB78DB79A85FDE463C019A689EEA16F09503BEDA2005BE06",
	mem_init0 => X"57B944BD645F0C10EC96FDF3397998760A71DFBA00843147D3B68D7591F946B01A93AA99C60C91CF780F2C32F112ED22779A939E1823E5F94978D560928EB1FCD2826D8B3CD8213883B31DC4DBC397430614C3DFCBA101250F631F8D74194FBE289EBC701934B8CD50B6F68812983F8B54CBB059BDFC75E896077B74C9CE8A40363EC16A55F43A16099E985B212C773760C944EA9744CD7A9B46F8A71149FC4C49953AF46287D26BA03B8E2C0EC27C048A4EA27371210038F4FA99458585DC6C351D5CC9C736055D45F1515A8D0C9FF3F8C7E1F2DE85B065AB5445EE0C0A16F522C3FAEF5A2D1162A4DB30F3C0F3698E7F52FF6109C470E2E95301C65E087B84",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y53_N16
\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst29|altsyncram_component|auto_generated|ram_block1a50~portadataout\)) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\);

-- Location: M9K_X64_Y69_N0
\inst29|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0047242C048AA386BA648AE6C428D30C114294360E2B433EAA25A7BED45B9D911032C0DEF846E88584285F6AFC14EBF0253BAF0AFEDD7FDEC2562ADBDDB45F8EF137624864684D1D0DC2B838AD378107AD4B62CDE48143FD9935F6BF029262E24D76C3D2B66BF055F4140F484F6557517CB35A6B0F6E2C8CD4964859AC5EB554A088EAAB410E6A98319842B166235C2FE7E72C85D2141A278018FFBF637B84C1B9C3AB610D2CC1D9BF91FF5938179D5083E06EA3C059F24C082E7E8A05BB9498823935DCA3656476971F77B47F0979C4008A873FE8A8D10D601CA18307A976AA06941A8318FC2A503743745EC028EE39B7A27542901293DBA047756FD7D6A6BE",
	mem_init2 => X"7204763AA0D1FC1300A91E5D814D2B5A4B2552AB872B73AB91F1E3066589673AF9C235E5504B511BAFBF04F6DF74B6770E9C03661A0E16F9A7ED670DCDC5689E901A37C62E1AA0E45D48779114962CE5E72BEFEF8164277F16593B8FE87F1D0A30C6A8305C34F4B7C1CAAC8497A3EBA2FBF2FDD4812D8AF160B7B05388E0EAE5A4F220A7C1870D1EECA88E3FCF44F3FC424AB686243102A08E95704F6CAACB2AB433F371A80EE3BC647E7952BFE6869F9C8539A4E41EC856DE34FF863E6A2BE012534E97BEBA044C5CF177B9641CF1FE91B8C6AC2A08BA2FBAE29019A62B8400E080F21990DBC5E08950F37F845E1A08B009578FC8E12EC584469767464A4B8F",
	mem_init1 => X"0F0CE2AA1FFCB2E344FA22FC2407D7AE78F93858950F1A2663BD26C10EE1812A135D6BC5C8200645847473F7775055A1AA97C1C8AC76957B5B75EE1DACCD7C7D3674C852C06C63B3626C903281F41E919933BCC3AFCF0A4C8C8FC92F5FAA3A4CE01F2928507D7420E67F46181D35082216A8FD8B040B86A8C4410DB4B04B0640DFBA6D500DA69FBC5C2E37A3A5BC4035C5F254F8D1E1F5F33FF3B652234A4A66F0A2EF3862BEE24DB9AE4C84027761942379C73A34F423E5A56EE04A50F0B61EB57E523FA42FAEC4E80096302D06EFCD4F6C3D1BA5A92DDEB39A31486CA868E693448F6DEF735A769AAE6E64BCE9AD209C7C40682A41828242289A4173D8ED83",
	mem_init0 => X"0843BC7A80A9BA360065F6E93FD7E5DA297C17EB7894E16800258D1D83AD3CA9E6420F91352E92E4A4B9BE91DA520248FCDC0A5C7E64AD09A4048F266697C720A1BBAFCD4F5DCE1CA6D1C9877184B4CBD5EF685AF6BBE9A92BF68E2D151ABD3CEE4D66102165AC9B44CE835B1EF11FF79909950A4F7B77CBA2DC01FB57ECDE9B631E9C7025CEA50A8A6BC32C907671446DEB357E6F4A9E9D528FC46541FAE3483B8132B24D51CCF2ACAB3C178137DDF150C93CE89936D03815B794190E7F3E75559E7D56579443659747A2692C927B1E15B8B310522168828CB56915C4CF4E71F83F9913DDF35F97A4EE99F0D2BD7C4803361EB8469FE9277BD8138FF07F42D3",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y53_N2
\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ & ((\inst29|altsyncram_component|auto_generated|ram_block1a58~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\ & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst29|altsyncram_component|auto_generated|ram_block1a42~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\);

-- Location: LCCOMB_X65_Y53_N8
\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\);

-- Location: M9K_X64_Y41_N0
\inst29|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CCF7E095FF71C64E3F1F800380C33CC1FF401E0FC6000000AA30000004FFC07FFF70C64E8F0786009020FE03FFC85F7FCE000000263000001FFFF06FFF6060CC1F0382000020FF0FFF10BC7E8E00000004000000FFFFF07FFF7E23C4FEC7091F00867FFFFD309F7E8000C00001980060FFFFF29DF73E21ED8FC781FF02003CFFF8001F7E0100C000FE1B017FFFFFF399F63E60F907C7C0F90280E0FFE029E3F842F8EF03FE183B67FFFFF7FFFE40237F1E6361710280FFFF00FFBCF000304F1F",
	mem_init2 => X"9807FE06177BFEFDFEC0077F9F73FE33371807FE204DFF30100001FF8118F800FECF3CFFF2000763FF837F3B8318403C21FFF001879FBFFFFE01FC6142CFFFFF820007773F817E370618600C03FF800187DFFFFFFE31C7FFEEFF3FFF8000043F1F8578373E08600D83CF000FEFFFFF9F783EDFFF7FFFFFFFE03004398F8178837E1C000987FF010FFFFFFF9F703EFEFF3FFE7FF9E0300011FF817C03003E0001CFC0000FFF79DFDFF1FEFFFF4FFFFFF1E3000019EF807E00023E000CEF81000FFF7FFFDEFFFF7CFBFEE9E0FFC0000011EFB07E10020E640CFDC00C3FFFFFFFFFFFFFFE6E7FE0000F0087E018EFF07F30F204FE43F8077F7679BFFFF0FC7BEFE0",
	mem_init1 => X"1B3FFE11C3BD0083EFE07D890FFFFFF80600FF3F3BFFFF670FC7FFFFCEF78C00002440977FF67FA90DFF4F35203FFFBC3BFFFFFFFFFE7F10FF7E000000A5F89FFFFE0722D9FFFEFD207FFFC0FBFFC731FFFC03303FFF00000FFFFFBEFFFC0FE2D9FFFC18007F1FC1FFFFFF1101F603301FFF00001FFFFF9F1FE00FF07FFFFF7809FC0DFFFFFF7D9F010103301F7F6038FFDFF91FDFE20FE07EFFFF007FFFFDFFFF7F79DF031C033FFF7FC03CFFDF7D97FFF026C0FEFF0003FFB8FFFFFFDFFFFF0698011F987C801FFF5F7F51DFF006C0FFFF0003FB180FFFE7CFFFF000800044FAFEC00FFFF0CF8997F003C06E9B000B9963FF8FC3C6FEC08C8000018FFFE3ED",
	mem_init0 => X"FFFFEFFFFFF803C03EFF87CFB82FFF9FC047FEE6CC07000092FFE1FFFF07FF77DFFC80E07FFE87F3F80EFFDFC003FE0EFC80380070DFC0FFFE03FF641FF880E0FE26077EFC0EFFFF8081F30FC3C0000040DFC37E7EE3CFDCFFFE1FE0FE000FF0FF063C8E038101FEC300000008FFE37F7E610EDCFCFF06E03E800FE1E04F388C130001FEE7010000B8FFE3FC06210DCF80FF01E03EA10F41207FB8C0380031FDC6000000A87E03FC03733B77DCFE66C0B0F967F03CFF80813D0E38E786010000586FD1FCC9708BFB66F0180172B8F2C40FFF1C00018CC777E7017000F80FC07E20708FFF40F03C033EB0CFCF1FF31800187E0702BF000008DCFFC03E803303FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\inst29|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F4F07C1FF80EE7337FD0180039F802C7DE1B010FF0FE40FE303F33FFF6F0FE1FFE3FF800FFD30001FFC11003D7FF000FFE0340FFCF2733FF03E0FE8FF038FC80BF70000339800881BFFF04071E03C0FFFC3773FFFFE0FC0701C0FFCCFE70190FF0FC90813FE700E3F81FC0FF383673FBFEE3FC1FF0C7FFFFFFF20907F8FED00F13A701FF479BC8FFF871F7FF83F3783FF0987C33FF203007FFC3986303FF830F6C0FF0FFFC5D7FFE1F63F8FFD8FE3D8E67D19E5C3F8FE7E139FFE003230FF04FFFFDFFFFBEC36CFFC363FFDE6741FF7EFFFFFFE039FFE027A18FF00F7FFFFFFFF01FC1FF81FFF7FEE761FEFFFFDFFFE019FFC067EB9FF80FFFEFFFFFF00283FF",
	mem_init2 => X"80CFE7FCE261FFF7FFC0FFF001F3C0668D86F82FFBCFFFFFFC0103FE010FFFFFA20FDBFFFFE1FFF02077E00E9200FC67FFEFFFFFE03F807C03CF88FF021F7179F603FCF82003F80CCEFFF843FFFAFFFF60FC00F9C3CF00F00A1F0CF9E001403C0003F80C571AF8C0FFF03FFEE0C6137BE0CFFFE10A07D2270000003FD007F00C645FFE3CFFFFA0FBC358E09C213C008181779080F14001F677BFE0C1449DFE1FFFFFE7F0C14071FC047FE000C1209EC000004103FC0FFC01B4EFFF00FFFF9B3803407EE00EFFF0010001FFC00000000FF8CFFE0838CF7F807EFFBBFE07C07E80006200000043FFC00100000FFFEF7F987A9FFF003EFFFFF00F317F0000200000",
	mem_init1 => X"00E3FF003193400007EFFFE06E36CC003FFF77F01F33F3800030000001C3FF003180400106E03FC0EC36FC001FFFFDF37F03F000027C000011FF71408D8040F3FFF01E43CDF7FE001FFEECF3FC0370C0FE70003031FF41788FF04020FFFCDC6F29A5FE011F708FC9F8337A80E0C6018401FFFB0F3FF003E2FFF0FF7B231BFF900BFB8C01F007F983800003C001FFFF1F40F0008063F0FFF7660BF3001FF11C03E01FC087000004CE33FFFFFF03F0008041F01FFEF5EBF109FFE0080F70FF870300C00C0F7FFFEFFF1FF000E243F39FFE0D433CC0FCE1000E00FF8201C0000E007F7EFFFFFC30008063F39FFC4CF57C006F00203F80FE228005000FDEFFFFFFFF",
	mem_init0 => X"FC32000001FF813FCC7DFC036F0FFCFB00FC779D00000FFFFFFFFFFF3F90800061FF001F4D7CE0C3F807FF9E03FC079F0000E3DFFFFFFEFF678400017FF1701F70E1FC3F401EE7FCB3FC03F170A007FFF5FF7EFFC6F8C0079FF3C00FD5ABF87FDC3F2F3C3EFE27FF000047FFE4FFFF7F070EFFE00FCFE05CF58FE03FD0701F001EFA03FC000047FFFDFFFFC771071800F98FFF07F33DC03F80701C00DFE007FC00C047FEE1FFE3CFD8E30000F9DFF1E3CC45F8BF8970008EFFC07F7F80C067FFFCFFFF63FFF3FF1801FFF0078CA7F19F01C07E1E6760377FF8C067FFF1FF3FFFFFFFFF38FBFBF00381DBF1FE0F80DC7F670000FFF0F8371FE1EFBF7EFCFFFFFC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y65_N0
\inst29|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFF7F0043D2E0F41F82803FF8003FFFC07827FF780FFE669FFEFF7F0FFF7F000EEA8AF1FC8718FFFC7E3FFCFEC006FEF403FFFFFBBFFFCF0FFBFF000C6609B03C803FFFF8773FFFFF80029FF07BFFFFFBFFFFFFFFFB3FC00068E131F801FEFE38033FF0FF8000170070003FFFFF7FF1FFFD3FF08068E165B801FFFF30013FFFFF80001F007000E31FFFFFF17FDC7FF8006B31E4FB0FFFFF00013FFFFEFC003C008000803FFFFFFD1FFEFFF8006CD5C4E37FFF63000137FFFFFC04180080000EFFEFF9FFFFFFFFFC006F7981F8FF9907001107FFF3F81C021F00000FE4EDC1FFFFFFFFFE806B990300FE1D9E181907DFF3F05803FF3A00CF067D81FEDFFFFCFF",
	mem_init2 => X"3984868380CC2001A04099FE773F396D60000000017FF97071BB7807019DE70F80300C0030009B8E73F4186D800006C0007FF9FF3FEFF9FF8019130F0030008032009FDF737C18E0F01C06C8009E9BFFFFEFFDFFFC7A271F00F001800000BEFE330F9AE0011C004800189BFEFFFFF87F81966D1F07F09B8027049F9C31FFD8400780000006311B707BBEF83E045EF51E07C0FFC000809FC319FFC000008000000431183603BEFDFE053BA3980FC03E8030A4BFE799BFE000000000000030003607DEFFEE71AAC89C0FC07E078025FFE0981FE3000000000000F80030CC86FCE67E078F8C1FE03E01830007E01F07C1004280000001E080002773D9F17D18BB8F",
	mem_init1 => X"1FC0FFF900813FC01FFF700000981008040000000763F9C07C74FD9F1FC3FCF930C3FFCC0D0F30040010100000003000FFE7FC98FEE5FB183FC1F83FFCC3FFFC008FF880381000808080300063C7C480133218183F7038FFCC013FE0001FF8009010001F00068010C3FFC0809F745A181E603FFFC0001FC0E41FFC809036127CC006830000CFFF809F574F183F807FFEF000BF184000FEF018223E00F4800100FE9CFF0608988F107F81FBFF7B87FFFC9807FC783829107CC1B030F00F880C0C0069C3927F333FFEFF83FF038633FF38198C0E91F94F38F0800C000D8778E1927901FFFEFF17FF0318183D7C00040011784A4000000F000007F6E32078007FDE",
	mem_init0 => X"E7FFFF001C001F7D000003065042C100003F0000047BE400FD0033FEE7F7FE0007703F3D0100014004C20100000100003E7921C0FF00FFFC4767FC00877037FF003C0C0006E60000800000003C2CC0603C407FFF0FFFFE001318071C663C0C0000A4000F80000008C03F0FA0FE403FFF1FFC3E00420003F8C000000001A0000F00100008809F1FA3F706F83C3FFD0C00838003FF82080000A3A0B00000000000F08152BFF0007825FFBDF800348039AFE034908066D4000994E00000FB018F473204FC27FFF87700EE01CD12089B0002C0E9005E00030000E70001433E06FC33FFEFF500FDE459B18958402008DD807EB0030080F3E91543F204FC0FFBCDFD00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y53_N18
\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|ram_block1a66~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a74~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a66~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\);

-- Location: LCCOMB_X65_Y53_N28
\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & \inst29|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a82~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\);

-- Location: LCCOMB_X65_Y53_N22
\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\);

-- Location: LCCOMB_X46_Y54_N2
\inst9|$00000|auto_generated|result_node[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[2]~22_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & (!\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & 
-- (\inst9|$00000|auto_generated|result_node[7]~0_combout\))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & ((\inst9|$00000|auto_generated|result_node[2]~21_combout\) # 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datab => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datac => \inst9|$00000|auto_generated|result_node[2]~21_combout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	combout => \inst9|$00000|auto_generated|result_node[2]~22_combout\);

-- Location: LCCOMB_X46_Y54_N30
\inst7|$00000|auto_generated|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[2]~5_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & (!\sel[0]~input_o\ & (!\sel[1]~input_o\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datab => \sel[0]~input_o\,
	datac => \sel[1]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[2]~5_combout\);

-- Location: LCCOMB_X46_Y54_N0
\inst9|$00000|auto_generated|result_node[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[2]~24_combout\ = (\inst9|$00000|auto_generated|result_node[2]~23_combout\) # ((\inst9|$00000|auto_generated|result_node[2]~22_combout\) # ((\inst7|$00000|auto_generated|result_node[2]~5_combout\ & 
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|$00000|auto_generated|result_node[2]~23_combout\,
	datab => \inst9|$00000|auto_generated|result_node[2]~22_combout\,
	datac => \inst7|$00000|auto_generated|result_node[2]~5_combout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	combout => \inst9|$00000|auto_generated|result_node[2]~24_combout\);

-- Location: LCCOMB_X46_Y54_N28
\inst|blue[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|blue\(2) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst9|$00000|auto_generated|result_node[2]~24_combout\)) # (!\load~input_o\ & ((\inst|blue\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load~input_o\,
	datab => \inst9|$00000|auto_generated|result_node[2]~24_combout\,
	datac => \inst1|disp_ena~q\,
	datad => \inst|blue\(2),
	combout => \inst|blue\(2));

-- Location: M9K_X37_Y30_N0
\inst28|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B4E38B23F59B0D42206079C1907DB1000FCB0103CE1CE7E0F3360166B0E3435CF51C09CBDE21D6CC786C9C031BAF807B49007FE067367060C6D7E3F6EF0E97879C19A40090AC100F33E3724C8A006DFF059F79603EDF0A57C78F5013E813650F0049930EF00C1E0CB59F21FCFE64339F20C39C29CF061FFD0313740FF70FC0F5EE0F160C1F3FE3FF01833E800FC39BE29F43577D62936F00B67E10100BC48C884FC710FC01E7C4983EC7830BAEE16CCBF199F70026BF0610132144051FCEB0E0",
	mem_init2 => X"67C701F9C3F48064AE59284BFCAD07A1F99B70F130802EDBEFFFE6007EE407FF7233E3C0EDC10CFC0C7907F3E51B52B7B03C44CE48ECC080868D039E91300F4E35C03CC18C7907D335186F2E613DADE278AC9000023138200130F0CC03C97C06E37572033E886F7D4F13E6F0130998613826201EBD378FF0AA3C7DEF7370724BCE9C0FEE0F7F08F00301806F3726390F4207CCF0C8487FFA0832307CF63E9FF3BB83CE710786A02FF1F6FC015DD13B709B7BFF7A08321DFC033E0B2EF8FCCF7C088081A1E4E774F5A1DE3F00B8CFF968040F61CC070E614FD1FBB0CC3069938C62CDF66E80E21C6EFF481F61018D66DC0E06ED93B27D8383B6BF839064796880",
	mem_init1 => X"E9EFF339C38198632A0D19A4F8FF811A06F4549FE670236780AF87E0F192FF1800247F33D111652B52FFFFE5218C7400D67407F1FEED7E10805DF10300A50720CDC2CB1AD5FFC7F8277FDC80D67AC7357EFC02310680E1071F7F00A00DDE8B22FCFF0F03026029811672FF110C020230A10CE07F63BD00A2325B11EF3EFFC708809301FE85234D9689E102301844E0C5009C8643302839EEBEFF07832190C9E0C183495081DC023FF8A2C1FE00269A989717871FC1FF1C7C65684FC078F3CF7FC42981193F7E837060A499DF03AB1B6F80FFFF7CEF8A8F003C700EF2A2B087A5F377CF33053FFB88B0F21BD7519489F9F6018C734EA1E1264CB3FFE1F047ECBE",
	mem_init0 => X"04387E9D4C1A33B72592D837EC83FC6243E0E1193CF700FFE68FE70076CCA017E4198C7266A2FB21EBCEC31040E4E1FA3CB8387F248FC78FF302A2642C31AC70C20987B3C80ECBC0D891FEFFF35F0307F58FC74EE2F6F353DE306C72253836EE00C63B7B187E3101FF1D7F07400EE75FE2F2125BCB3F15F62478BB0301CC1D7D389F8135BF0F3F1F710CE6CFFF7301F4B63F0AE7284D7603817C45B063014EFD7E007E1F81B407CEE35DB63FE311E5DA5923E00F46CF78757464B71B8EC3FFC007A6B2FC56505FB55AE32C926F80CEBFE300FBF7E1DEED89D8C14FF557C0935EA351DFB37DF2595A3FB1F33CE18836F318E307E760C03FF9C238031F725FFE3F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y36_N0
\inst28|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"8300C30C98D514553396E44F05003CC0F11A7831A20C0780F1A101E39860C01E5D614E313EB01D30E32021FCFEE1F90D700E07C0BAF89990F047F6DEF37D6B7007B0E1C8060029C003E0ED48303EF00C0EE08035006670C76F30A5FEC471CF1D040039CF01C0F3C0C777F88C83C3801A067761FC7F368BEE27F100BCCC003DC003FDA3C1CF37389CB8838159EC7740FCC255B72EE7738104FC013DC672F59CD17F3F3C3FEDB20347307380FEC65AF7761BF300FCFC4134C463C498D1677F3F31F1B23F4C600101C67F451F1020E9667EFE510484610F00E0CC33FF60FFB67A0C398022C33F4ABFA2040EE27FE65904A7651367BB1303F0908A95429370A36383",
	mem_init2 => X"0D124DD3F3FB5E062895998EAAB837A29EFCEEFF4E8195D70005A46E3DF752EB721FF3E74F548B73AA64D5227FFFF93FFF80868E0FB1D9C69F515DAAF41C0F7F495A842DAA04F5AD0BE3F937FF616E3F0FEF9DFE1C575AAAF4DF0A7FCCD8A11ECD3392A8FEE2FFB7FFE76E008FB88A2E70F386A886C7657FA8949862CCFF514CF87EFFFFF9CEEEC10010138DF231114A8CFF00387F42DCBCE4FF4DC7CF4F9F4DFB4EEF708180500D36C1CEB4882DC17FBF54FCD82644A0C7E6CE1F4D3FCFF970308611C5C92D74B1903C85F88FD57D1C07E7A306F78E994D1F07F17F7186904098C59E2B330C41FE8CF0049C61F9C1BCA55E3E0CF81F708F40E0BA04CC3361DF",
	mem_init1 => X"B21C00860F71FC3DE103B0DFFF67EFF5A4FFF1FF87280FC1F3AEB5D79E1CC306CF0338B1F2F0504AFFEE3E88E681C97E600C3FF3038F97277F0687C003033880CCB01B8EC72C10CDF0F3CB0E000C4EF3FFA2B37CBD07C70FB181FC9CEC6F38876FAE107200E77F70877C7FFC7C1E5DA4920FD8E03D809C381BE04C826FC9BEF7CC8F7F3FF77E3FFC910FE8228E1CBF01000F7CE52FFFDEF2E7D5BF78FE3FFF081E9FF3DFACF60BDA4F3D6A06BB88EF0919FE3BFBD45A3EFDC531CF3C1C8FDA8AF124664C6F440DA1187BF06F8733C37BE672F15F957FCC98871F00360F88D2AE89327CCD00D7BFEF38F8CD0C996AF3DE947FBDCCBF3F0FFB03B89540883302CD",
	mem_init0 => X"181FD7F46BE7C34298EE00697DA8239D9FCF1F7EE3FA50F81D37871D1A85F2F35600030299FE82EEDEACE1B062FFFF992F5FBDC8E0FD0E041A1A3CEBFB38CB9438F43E0E0666783C2673FF85AE7D491023B9BE059084DE2BD47FFB04E6FCE2C74326FAC16701FFE35093A780E1B9DF041138CE4D563FE45C606E016DD226000037E0FFF74C2B30B7487630C42F3E0DCBE4518AFEBF1C718813F3B4FD60F6FFF9BC8175B50F31A2D8C45E92FE88486984EC2B3D4A227B13D4D2107CE016B17064CD34391BE81324D0C64E3582C0E411839B53817BAAF37C0FF45F3F0CC136390F986FA689E044729BC640A0A3175AF8FF89B30C8751070FB70D8403F1804D1F8B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\inst28|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"9931397286BFE33103EBE403E7F806E8A1E73AFF24B123DE4B7C7E3FF8E16D73B1A2310C036EFF0FC041131DA803591FA8EA03FF7BA7722E0CE14D2971D860BF4C52F8033E7FF8A971DC65F7888F03D96437D2FFF3E379690E37C2411D51AB0FED0A6B9933FEE1131DF7C3D1E73692E471121C47F1A37F0F33ADD5F9160C046E2C67C9FF6A0A4BDF04719700831288CFF1606083F3C270FBB91A02133B03DB0B5284F3CE02DDFE81E16596C4DB72D9895C3587C3C070678E2EF3FDC2805EF37F813DCC804EDCBEE7448D3ED95CA414FD18807FC72AF33C678B24F137C00000801FBD421143CEB4C73B02B7709CFF661FC12DC9A4D7EF38B38E310FC01F358D3D",
	mem_init2 => X"C0FCA5CF2E928EE8FD7F7E0FF52DCFA5282A38911BCCFFC3BC3685B372C0623ED15313D33F78E78F5CC9E3CDECBC3C597F2E7FC7ED42DE8D3D8089F0B8AF6669F7E9FFE75E5E99CF2288397C380E03C7771C3FDFE1F487FFAEF1C261E3FC60FC230D1E9F9D4479EFB839C1C6F9BBC6CD2130E7195A8C7D59C0AE18FFB30613B70DE4FE0367F8590BC2B6F94C673D00EC642B7C7C369FB71EA20E605E74F6FE28671FA9C0F3074E3BACA037C6CC17A8CCEDA477F479FF0C3E199CC7FF300F7408E3FF8E319990C7F53CA20DC43D7FB3DFF8AF022B02CC4F5F9900E4CE8C4BBEC01EEDF8C03F258CC0ED5FB19C830F03CF1ED47FE3D91832C03A089C47C860E01D",
	mem_init1 => X"4DFDF30005A070F1FD0FC22E2A5D8C03D81CBAFF3A099CFEA831C0204FFD4F3005A450117D109346102BFC00181F6AC73CE63FF9E0A1F7FF3273BF3F6D8F52310E6609541292620398FED10660CE169011A1FC00520ECF3F537753AF1E22CB6AB894E2E9F1598F42F07E4AB0784603EF9E3F731189F917E99C67FEE245E80FD815CE8F31C31F158660397F7C8DFF9EFE10FD00E96EF7FFBAA9731201E195031FB80F25020000E08181FEE0E342F100F966F6CF3B6846F1FD1EFC03F8795F4A03803CE10493FFC0C25CF013706EF128C82BBA3C5077EF2CDAE0FAC90CFFFFF20EC08F37F845F050306EF0A32A6B557511031CFEB9DD19C906C87FF173802AB1FF",
	mem_init0 => X"C7FCA3C06EF06CD0C6D8FC8283F89DE4CC702602C13FFC8F0702E138F8FD33BC7C3C7E2F7046A55E75EC10F139C0C505FF92F6F6072F92C02DFDB06F51630732B55BF5F8C6D913035F3CC3F1FCC938039808438069FEC00766BE429A1F006278FFF0DFC2E39E27FFF148AC0F97C081C738FFFFE07EFC3C30E40F62D07EEFE330631E03FCE3982422004199668F9F3E386ED81FC9664B84C14B6B8706F03887FCF019A43DFD07FF707FFF1F1C89F8189649CFBA4CA3C99D0E60F078807FDFFDE6869E1CDE808CF03CBA0E1224B6E3E26D7E89001EF8F037800FC7FD049CD8E70F638178FCFE0FCC260352E35E0F9103C3BE7080FC1C02F8CF4D88E0E5B700FFEE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N10
\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst28|altsyncram_component|auto_generated|ram_block1a73~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst28|altsyncram_component|auto_generated|ram_block1a65~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a65~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a73~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\);

-- Location: LCCOMB_X38_Y38_N4
\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a81~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\);

-- Location: M9K_X15_Y32_N0
\inst28|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"053898222DC937FE37017F31B1733C300161E73C0FDE7F1AA27672C704388CE22CC86C7E1F0060316F306C0C330C40CCEFE3FE8EA2367E8E5F38ADDEEC4844F0C3C8CF30CE8DC88ECC018066E4208F7521B27226753034FF1150040FF7DCCF10EE73B071CE9BFFE1ED0C787ABDB232CF2E10BFFF4362090776CC0020D644CC0C7F1E04FC2CAF55937FB2933D1F963EFFB9AE2D1276C37B93164D0D081C7E6C1C05AE8BDCFFD0143E1E2179EFCDE84147E3F9FEC38B301F897FC0C365DD0F04DB7FD4153E9E216FE6A1504505F1F8CACF73727FF0DC7E7E72AF1093C9BF5EAAF41E2127E4B9D14C2CF9F8C93C52C843E000BDEE7D8F82A9E2FFDDAAF58A2127E4",
	mem_init2 => X"33A64C703CF8C04E1A89CBE42003FCFCF442534AFFD559FF02212700633F3843E2382A447E358FA6890EF0F9C081DF35CFDD269F02200780045C80C7EA0CF9856EF9D7E59805217A2EC32E70330EC83C062084C1A55902B2F906CDC16BBC73E68604811D2720BB3E8C23A4BC8720C4C01EDC02EAF9014DF7EDCDCAA6A5D55A42019DFBC10601E222EE981C3352EB4E3958DEC24C9D95704E4B2A01022F58AB863F00A5231C3407F754EF3F3AA3C4940D1A91E57D3C7B83D350D144D7AC07A06C43B0134C7ECD933F43E03C0630F431E50CCDC611F08E382D3E61A2EC59E413007BCFFD5212F01E8430FCD1EFC3C5BE91E7350D4D4E1FF2FE046E0C077BCF1D9E",
	mem_init1 => X"1CF01E0422E9647A7C9A3FDECF2148CE3C3F7EF7A4AEFC00760DF39F21F30B06139FEC8D8BFC79F6F8B656C4873E0AF3E612800372006F22CAF3CF26032C22CE5D06004DC0B0221E13210E411CF18013B6CD2FB27EF9F67161D9D183F4E1FEB7B9A7E1F8C3E3FC7CC5EE65844ACD6CA0BDE1304C918FF3FF0CC4833B03BB15C43848D4F7918EE00FF7CDE7A05BC7C94B7033B3FC1943EFF15981377659ED1042788D80CF3249104ED6C36D4B9F71EF86FF980F67C74105774D194A66778980C738CD904EAE875CF6418A14F31FC7E0183372E7280D412A86F2E180F382CD6F4EAE3881BB03DFAEBC78E71FE1E319AC7E0EF920834FA181C3F7CDCF61531E1FB3",
	mem_init0 => X"034E4F1DF3D00745C9FE4EB95C3C233ECF09C407F2CDB0431BC3A6317E15400EBC033C111E550589DD5EB4B2CEFDF486C24B5399C83DE8FEE0D7FCF38CFCD9EA99D2A17BC026C7DE36A780B8C4A7585BCC43E90580918F0712702079EDEE0FCF0F5F91D67282C70A03B3235690C3F91F0FDE72000F0E03021038EAC027AFD4DC3E861FDF0CB7B771030FFC1F67001046FC107FF2ED5E53C0603340DCA23EFC07CD97B7B2007E7E1FE73D87F90D31FFF38D671CCF903150AE54B01FCB8D0D296B6F1881807E0F00729F7CFCEDCD43CE32E021302F548986F00929E293C87F00238C09E76180820360319BEC30F321306E814B8033102D548688A5080103343109",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\inst28|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F791C34074816FCFFD5410B0F092816E0074A4F303218DC11C443FEDB21DC244EB3BCE1EBA3C0262B5772184701FFBB32458F6068F28E4DB0E3FA300197AC1BF383C32A7373F21B5F27D3CF2A62860060FFC487C7FB035FCF642BBB0341D79A6F190FFCDC3D15F5D27387C04F00C67D800325C3F1CA2D09025855813AFF9DCF0C5085D1D943CF786FF863779FFCADC0F0C8251878E0511172B7F0DE09C939A9D8D3CE7C74FCF8F1C013CDCFF0FA7E007AF9D111FBB3C6DCD191A261DD4E0E76727F1EB9901FD5DFF6EA993B79E1D83BCE75E9E35916AE3F1DA426563C3FDEA3EF1FCDDFFEF2BD0D2EA978C98ED7F1A781272EA760607854386786519E13A7F40",
	mem_init2 => X"4EC899C5978F7C7C574061FF650083579A112EAE39B2C71F93D6A0A33D5F380F887BB2CDA7C8594F2A3052B0394E47E3C4C2C958FFE4B0033CEA945D8BB31EFE7208664A6A2083FC3143F33FFCCACB53C8F9702335D3AC0EC8E69E1D3173042CEB77BB46B3A17B3FF7CBC2FC50E97016B60785CC5033161BE6E93A61DE333F9D74B73B4018FF943FF811C61FD716B0987AD2307FE8F39EC0D8F8A9CC45A43ACC147F941DFE7140BD670B551587BF316FA3FC1DCD91F089F0ECE64ECCC44D6636EC79487348E93CCE10C57141A190FEEDA5EF29CDF4B84C8948D14F36332A686CE24EAF63E08DFE038E414EBDA1823BC2B4B68E87E8671C6134E1E3B5C583E40C",
	mem_init1 => X"00998FFFF4CEFFBF20066C9C20302A835E07189F1CAEBD0F807E49DB3F9E64CFD8D4734357013FC51E5FF38333888E9B7C26E1E325F1853B3C7E6400F0C23743D403E9853AB9C4A3FBFF7EC56002CFCCFD50D33C731DE7CFA1F47F41D67B583EFD876FA3FCE5007CEC06F302B3AD957C92FBF4CEE20F1721DF3D244E1EE6EE211F75E0764E3AC34EF1E79DAC9107E04EEE0E7320CBEF6C79E1C26F20E8AC7FCD33CFF9F11AB15CFB44E6E2B0EB0F9B35EE105723E379A425901618FEF0F9670FAE453FD96078F59DE3E9A94286D6213420FF72276030A41FD54860944F0E1716868066FFE36DB4E0B84C0920A07FFEFDE0109EF87D35021E41A6E01083E3D6D3",
	mem_init0 => X"E3CE8DE470762ECC603F1F037F10D107A6359FE4DE60633107341653E3CEE1C4F8F78455601F1F80FF317BFEA82E6FADCDB423047988E252E78E05C07E77F822610F9F8100EEA4011E2316A15B9EBCFD7912B73CCF0C00C1F2F7F965E1039855FFCD40075100498C691EC43180B77C70CFDC08C241F08620EFE18C7F03FDBFC7C92E3BE0A4934432FF7CCFB34FFCF5F32FC08CA0EEF13302FF7D2F9F1DDD6FBC8954F8D68060C30D9F3CE902938E44BB9CC0496E48E0103C014D3FA76F581ED58060C701CEBF7F033A18C798BF63080E09CF0771438E81C1F3B941DCC060E801C93F3731EBCE739FCF7FF90C8310F43C1C0EADEEAA92B01EE020F9031F862331",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\inst28|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"BB1CC0FF7DE39F0C3F13CFF81C8F744E683DC3EB1FCE00C6170423318003800C89EB6F08303431030C1FE006E039BFC703F800C6159E913107DA702CB1ABECC81454F01F1CE0838010CD857803B139D9D5A31A036F5C7842881484A811BF04FFF27F3185B908812931916CBBD73EBA036D1C9EE2D4DB52EAFCF887FE670A70355732B27CFFE95906E2AEE29F85BEDD96233FE043998BEF03208FB0B9249AA81EF7CC9F3FEF0D1B87F70F1CC6CFC06083347B9601303F0FCF19BB1C0FFFE59B74DFA7E8C5090E0D8ECCB1E5816677968370C6F803CD4B0484FC06D3FBCF6C88ED7186788647B1E1B9BE1569414084003063628BF07F42035BE67CC6E132D09ECD",
	mem_init2 => X"005CCD87C31378C6FC2FFFCF232083F900044C58F65EC7E133D820BFE7D5E58672ABE799FE4BE0C0FD39021E80064F597F5F1FE703FC7CE2CF03C5863185109158B0E3C0B3E6561E80660F5977DD7F9F8DF8CDE27F71D08620D216725B81BF0E036F129DC6E21F5F094F1FFDC5389310FEDF2977C307F607FF5C99E36150F81B7FB1FF67594F1FFC1400870B1EFFF978E062D98F00008F011489EA4A3FD93F7671CF1FFC8E018F0FA20BEB88F2A1A79F0FF3747F99CFFB4B000F1FFD71C7CFFC4E3F670F034F6A0FF8BA685A0F7C163BF4E19A7BF813FC4171E7FFD8EB0E7791034CAF2F9F3DA7B003FD99369DE418AFF80F3C2D71E77FF8E80C86FDE2082BFF",
	mem_init1 => X"4FCF130AFC1C873E8BCCA23E3D135C2965CF3FFD4D0E060CE2FC2BEF632C1D1FFF9F7C286E165F3D9F50DC576FCF3EFF8D0F1A4C1ADCA78FF310DFD1F7E097F17A8027C0001C38F4466004C74D1678763FCB16E6C9187255541F03F871F04F3F7FFFC783CF3C7FE7503384B15A379C267C5F4A911A0C8000D90D3F06860404BC81C3F7F7401305CD0CCFFCF77E3F055DC000FC0384323D6048E07EBCE61E06F1F43EF76D40C404887F1F08FC9900FF1FABCC17FE4FF1017C6E1E07F0347E345AE02D0546FFE0C8E79503FE0F343FF9806E787EF88E833FF80CFF35F3C5044560462E20C86207CEE060E0C1FFBFBE3100163EFA987E99BACDE1D0679C5BE05900",
	mem_init0 => X"9FF080FF8FCD267FFFC40177B67E219C427CBC3AE82F68797F7EA1BF0019D5F04BCB91207C2B19FA99C1FEFCCF418CCB32077EDAB83920614A8984EF8867D606C7FF4F2A47E3E9FECF41E53C3B865EC29B120479E1C081EF38926E1BC3232FF01FE320FEEFC3E5362410DE1C03EF7500F13442CE42C5FE66FFEED771187C39FCEF8B1F23DB62BE07397FF480CF0C660F0A8311E3F7C801FD3C7CFCF8BFB7CA8FAC677E3F78DCE064E084FFCF4B7DF89F80B0CBC0E76358F8BEB794112E83FF30F87C687FA7A8FF99F6EF7F3B1FE1FEC0FC50C2EC8EB73415CA639DFFFFB668736FC0FEBCD5FF58FE0CE4B06D0611266C8EF7E4904D421EE0C8A76C77C0081CFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N20
\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|ram_block1a9~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst28|altsyncram_component|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\);

-- Location: M9K_X37_Y32_N0
\inst28|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"8F376FEB42ACF2803D00318CA20D81DE77DD11C668AD55F373E922C15B05EA67F79812F117A44DE7E39D4E058AC0110E5C1FCB17575FED0CE6DFB7B726515CF176C72C4AA5931D38445D92F2C673A67B39920A270AA1337307353EDC78114797650004DBD7168EF23E07AE0EAF4B25D0BF3D9C552651A63E788141FF22B7FC59EF88B029E5156B98A6997E45D85D3E27710E8A2C07B0B61A63A61ED4F450F6DE80A4CD320FEC4B9EF19BFB32AC1E3F4C939F00EA2B353F0FF0363604B4271FE9745CE0BEB7D2BC93E06DB9F08208CFD344380CE08D1D33C0928FFCC044D55F169C99CFC1AD66BE717EE7CF19F738853E460C7C219E2A2942DF33DFD382E9E71F",
	mem_init2 => X"E8932FF7B9C40078BFD18BEDCC6E61B80F890EF29E06454B8CDA3C0A55F18E6BE30C71729FDF12FE202291B9AF4A3E06A98E5E049EFFFB943ECDE4FFE15F1017ABFF21F8CF44C4DB47EBE31E2114AA674CC5EE9B14D040DF067E705A4FDB6DCE3BCF8564023128D1922E38B27D505F97D85100FB87FEF0E65B53F83F3DEFD3FAC6EF4D00E7A905EBF491E552BDBD9FE498F9FFC46923DE0C9E0F081A3743759B6157AD02276BA8E11FADDFE44170C0DF413A7F8D586EA144B2C955E60D42869C2C59271529BD5FE0A7B00072D2D83F11644AB552C52529824F7676FFAF967C3B9B0E4FE8BD408F609E222030C2A7E571B3E7B3D31828EFDA7D24E220370507A0",
	mem_init1 => X"F952C4691D6910BB13D94F1A189E85ECEEB3E236EA5598AAA1BB7CED7E3914549DB33039E3504F8703D9519D068EBAC7D07527E183E8E0FC5872788744B63019D3D627C9FD8F0110BD54E28E5AC6915E5F5EE183F3EBC41A534A3019F3D607DDF4A6443E8F524386757F16125AF3CF0A9167C00C6A86301877DE07F8F8517529F7155C224A88FE4C31FE078714F9F4A5638538B877DF46F87022264FF2AAB04783D5F6344FE41EC0E34E84C61C8D1C8777DF4EFC66E2BDA59E6E596F8F7BC03FC0310CE0FF67137ED68D0CC777DFEE2F473CEF511126CA13CA91DE38E60D31FB84CFACEC6230FD100ED1BEFB384F3BE1EE47677F70F41F04C015D0F8F04FBF21",
	mem_init0 => X"0AB08C4D1EEFFCFFA28730E01F8162281BCD70FFC20D7EE07A0F861749F1CCD579C67FC32A7810C82478F95918B53F001F810CB03C4B3DD8C9C9C207BE3CBEC3345330CC0ED06CDFB9B5207F794CF70B3E09544984494330C5FCB3B337D9F0C070A22339C1AEEFFBFB0293C61D638786164B5332E3F87D832597E181F06764E500EDEF73F8030CC0037C4664564A52138D38EBCF639EC983E02263C80833F3CCC3F9C0DDCCEC8AC14A7A3CBE9D98CB676D118385CE8110E4F8F01C332F0E72726C854911C6E40FEECCC85BCDC2D88B4CE39C0191B51227F4CFFF8F9CFEB62270B26CCC245898008FEC4983FCE70080E9900A0CB183F07CC300AD8B1F8274EE81",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N30
\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ & (((\inst28|altsyncram_component|auto_generated|ram_block1a25~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ & (\inst28|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\);

-- Location: M9K_X37_Y69_N0
\inst28|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"98D40FC74129519688CF3ECDE2760E9E49BABD0D4E104DABD52DFF14A523F55E9880206AC3C1B4D811F9448A4573409C50CC0724C20B1952B3207F9208BE81D995C2164D01BF651679CBAEDE76681FBFFE3EAD04F4DD3ED665DFE55F360EF9E0001887C921709AB8CC6FAE42EE3038CE66BEDCEE0B21D56BF2CAF57A4BD83826327D71786409E768AA91814031216680DDA51AC0A925901FED64161BE64103D7A1F815A2C390006BA37BA404EC6D472F1F789248908697855A0D331E94BDA869C1E768AAFFA9AE15DD52491783207AE79A1849FB3EF6D65BAC3EE46D77AC4F2CBB6B34CF447B9B83B5266160FA42929604C8769737595AA80A5862ED8C8AF31D",
	mem_init2 => X"72141CA7EC76D11F920ABF315D2685DE9DA00AA5D358D22F3C9B72226FD020C345DD7F86D210184618516F50433D3E5DD68BA27D1F89F6DC348CAED6CA3F9FEF5C07547B358568117A0D4B10528D00A50E53C981E42522729F1B45348A089C6D7AFC2DADC708CB1CA8D76940E7780DFA34D6FD24A00BBD2E49371DC811DCB93D21E9EDA5CF60095EFEF9AD4B42A475C154484AD6E7D3818518EF45706EAC81AD3830AEC04DAEA43EF6B4111A26FB5F14054AA999B3C04EDBF4F1A172BDBBE45C3832E761EB074146C7435F6183C77ACB3B25C852DD3915F3F3348AAEB87B85269EADE19FB39D75E61906733C8BE5D78D3B01CDA8DE967840BA939477478498B8",
	mem_init1 => X"0515C8DAA62C5D277AA7548F58ADF0990FCBC44A28AE9D0073768C3973591DF1F2B9590687DC0C4A339DE47DD62220E026058E90CFE3E0BE3119A48313CCA1824E4AAC5CBC9F895B09768F8437F3A5EFF378C11729BFDCBEF7D83AE69A81645CCACE3F2D76B2CA41D3E3F04FDDFCB4B8668A66840B066998DBB988B8846B211D799E309F13228CD28F41FD94162C4FCB0E1122FCF09DC464F67760100FA9319A3B2D634233F6432B6C61E246C2745D511134CB7D4AC9957BE415CA53DBCB06368FD34CC7FF2DC81CE2EBCC9D26A32AC0E1CDFDF0707134F644CAED411B9E1B100311F2143899100F0EDD28A20BACB096DE6E7414C751ED9A243B3FCFA480679A",
	mem_init0 => X"9EB266E246CE65BC1F9361A13F58D2B2A3D498EC53C99AC843CA4A90EA59F569624F524A9D04580459BDFE3835D1302B55A4D3C260CBA503B2E16657943AC55976366F8856D9FE96193E6A7AC10C385A05B09FDECBBB51565940A93DB1ACB911B1278346AA800D0BA6385DA5AD60F952DF782F88E0279C3F75B510289AE5FC078869D34983218A4C826870ADD8118CA3FEB60443E018FF09954DF7ED87D766B7855AA43F95FC3B72CD98B9230292FFA3F361D256C6077776AF8458857EBDCD3A434A5F517726B52D1EB5CF6295C58309917A9CD02E299C89FD6B8B6F7A8E890509C05342A2073DDBCE97E75F345B462FDC94CDA98B8B01338B9256B9118134C5",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\inst28|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C401240FC41F322FBF8EF83B889A906DE2D0063A65631FCA496FECE927E0852DBE89C643A636E78C6539D07E500B8CDF6BE86BBC5205BD06E875F4B9EE57C90215E4378C84FB7E5588DD6117E214AF425434FADDF0BE1EB4CC2D1C5756C34104CF2995580423318224B7FC731D066588207EA3DB11FC6399A44D7060AE48D75088C2C3C9E6C9AD8675B5001A24F607A1843D4F296AC7ECE38A9F4F903380AE1CC91759382CDC15AF8E4A36CCDF5BD473C3AEE6C29D1F125BD9FEEF9B9769890D32AEFD0ED3DEDDE6AE0ACBA964AB31C8FFF5AE4B0F0BC0A2E8A12E9311CD2E2E73ECDF37F3F148325E8F052216437E0E5A1A4CCB6FE6AF47641A21D273D5915E",
	mem_init2 => X"D4A96E67D603B6BF75D3177CC9848F87CBD848D8722CA4A6701DE28CCE31C0124BD7CB2F92314B922F40AB7D70B37CDF2E48274E731F6157B99BDF309B910AD225B065051F9ED66144A090BAC56827229374303DCB3C10F69B8EAFCEBFE56E3DF46B1E2A44ABCC24C111EB9D4E855B2CFA61A02DD360830A81658807ABAC2913DBC186981EE2374B7EBE84920E26944DEAC374A3BC918F5FBA7D5CCB2BB2CF2B7B79E6B5F1466355E063CA7EBD5C0B806FA214DCF77502A55C425F4F689AC312F0F05756C61F129C356AA3F19ADAF9764362CB3173699EF5C5DA19F6A26E459A2E9B18D8FD22B60C99CC34B907B91274ED13948C64E99884999C8C3ADB5A07D5",
	mem_init1 => X"72EC107A202E02FCEF3546F507B4332655EA3574ABCCE29FC3D0610155A6D28762A9892993CEF2299375FA5577AA0C1730D2E6F09DFB97666A6328736F18F0B09795CEB3D0E3044181FB7FC180A8D8C56384224FBED22F3384DCD08EE4CF98D49CFF535F9438990880282EE93BE8746FF525201AB99BF3FAD64F526851F70F15EC30120F99B49B24E43626F84BFAC763F39AB6EAE1D75B569B5BB833478E2588122975C188C0BED52C011DE9C06019E3647550AE21973E5FE6B68DAA0097850C7212EB9D4E30C627C718BF70E14DA5EB1E24790712D6FCB86EFAFA47DFA7B9FDC97A6CDEFE4C06BE8C10203DCF7BBAF1185425DEBA0CDD2AB309ED8F5C37B921",
	mem_init0 => X"FCEBCB2C6948972BD7AB4E21B4CCA966EAFD5DFF9A410A9E2D71E023AA55F756F44268682F89D787FEAA2072F9F976D7B39D111AA5EC134797F347AC395B26875467ACE75022695733A96698C584268914080D9C259D9193DACB6D996CE7A2F4A37448E4D5D05DC9375B622CF8D6CEC913430A62684D8E5648112684E13D63FDD3DB740E7E3AFB0E37A2DE13A7D567685DD8380F4F42C660BE6B5678ED7B7377C1B22B9951237D427107DAA093BDD8F60F0F218CC0481366675E83F7F4DE97DD86CD79D70FE7B95C90839E6FD5232A4709A55727E07035F8C2E113290722903EDDE018C2CB48809D62CDA1023C4B30FA4254D94549E96FBC5E0F0268C40B3E43",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\inst28|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"67D4BA7071968A45B96AB8B4E8ECA26ACE79A5E8D8C626A590F152B97B70C3A52F70EC39BBEEBAE521260AEDA1742BA65A3CAC266F902947FE8E56C70653606A7EC3D383C74E9D6D36A95D524E1577E7F731C6A8D0FBE17CFEB09134F878283D7CFA87F47F73C71A1884B9A43FE003B823F310A08318CD1B1FBE55B6F57A4AAA65263CF47D6ED5C20FFC161F907EB5D57BE7D5E569559A42ABD87F6F22F423FC31B2A6D50C02B23ED808D6F44E274BFF376E73C97ABF56BFDCCC1EE80C8FD4C1DA7C1682ABB169C444661BC50C41E738232AB6010511B01AD918B481FC8F33FCC1CDA3C7D237FDE121B1A2E0D3C5DF4EA6BF87780738E35FB043317330235820",
	mem_init2 => X"29AFDD01A8D9942F642C12A9083436C174BBB3FAD620106D9DD0CA2CA00037D8CE0C4906FE84AF205D6025F367D28EC6D43110536FE1EB8A5BF77DE93BD7BD0E8B28F94C669BDA498B7241D4ED18F7D12987DCBFC0865548E312E9087FBC7E65B4AE3A061CED2EDBFF181F864AF2D229AD71684F2D7A1D86BA0490F0FE82253C440E3A929AF0D34046042EA577013BDF57D6302A5A8BD5FE4027E52ECA1F0A168F70EF83E2B3B7EDD461921815FEAA12675133E49A230E9E4191E2D7DD07C0F135D25256958EFFC5DFC3834D9580921979DDBF8587B6D8E470E7E4D3C88C001CE4C891E17874B70791454DD09180AF3981AA14386D9703979A7CFB523C8B86CA",
	mem_init1 => X"751F34FB1BEA2E6735AA51680105F7B376C8FE8F82452D4B716C71DBA20173760F10C620601CB4715E0B254DE6CE98D0E9495EEAD0A8A28C1F97064897732D0617DF41DE75DD6F44C6C93062D469643239BCE49F0481BC12E53194AF718E177605191A16F3F8C38EED3BD86C9C69B631DCE35FD6AA72DC98C763DA882B4638EE03FCE140C72F602C002B8EEFEA5DBA0809642788109562E56CA34564F18DD830C4B3D27F5E983210049E61117514B1216A7DAD942EE39D81FFFECDA9364386A5F74FC26D2FE546373B03FCB8AE7672C5AE53E247FFF7BEEDBEE5B143C0AD8357BABBBAB91FC4B06B243E5986FD166EE1CBFF9DC4A108FA8482A473A73644FC1F",
	mem_init0 => X"CDECFA8525FAE96B5A266DB9EBE5990E7275A5D9F61ECA478A9A9F6CF4238B8E88EB78435C2FAAE73376AD8135100406BF9408EC3F83F088DCDD5BAB8E4C2A785DAF5F2A112497E5ECBEBFA048E548CC8B66591DCC47BDB7937FAE4B2EA822FED5ADA1CC30045AF99A69EBEA8E807D1144EC04324A523B9F39319B75F0BBD72DFA0BD936FE0AD2B3C147E002B7A54447E77788C071ADAAEDCC1B5D86A6419E37D0E8CB22F3386A2950D32E46B971DAE44DCA37DC9526DF6E92AB5204804354FC4832B476F86966F60195AE58A41E74507DDD32FA7AB8BFC62410D42D73DE577FDEE70F9B67661E3BC49A4B2B82F6E7AEB1A7327F2C2654665B967838A63EB61C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N16
\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst28|altsyncram_component|auto_generated|ram_block1a49~portadataout\)) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\);

-- Location: M9K_X37_Y42_N0
\inst28|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"577B0497E61CC96D8AAFF9C922000800FDE847D109413DA971585E73307B961D8000D72D7A43F808D7FC800054DC9B0F08E1229F3147D460DFE40E8288196C203D5DF6D373C7920FA3BDE7690974F0D087D1C8F1AD4CC60749036D40B872E9AC3AC1BFC7871F75886E37FFF6A34A98B042BDB5B30E54923CD60A1AD12283BFFFA7C0D5F258BE7D7E733CBEFBF7616BA954A9FBE6A685D454EF6FE47FC178C38E958704E119C387E49C660DF88BE5B160AC55B44E23F37F1822F8ABCF15EFA9109F9E8F584F7FCF34B8FEAA252B14C8A00B877F9E6F9954C534D304D38C4C7D11CF5CE4695B8D13C68A41263CE0A4283E6F6378184DBF90734F1B7D0FDC20CF40",
	mem_init2 => X"776A8C1AA8DC99A8161086ECF56DA2C62E8DF0016E4BE39DD08DCA1898FF2D79A1E6E98F03D3C1ECFD95958BE80DF5ACCE9C8CA530D60AB3F131FC8D15823D8EB769F0E4C376B1C1628D67D9A17F44D8C765626A82051E88AD052345A7C2336112A1B111822160F550A7F7BF3149F672D64881FC58D7B154CE02828168380EF85C676DC4C86CC61BAE98CA21B2D658813E74086451563C6347C4ADCFFDAB01F6FBFB5847B5E4F903FFC604777ED1DA994D248FE703C6ED618331707D8AD83E4CFD78F869FB39B8D337B14A56EA185F0F60CFAD627F3993EBBB216B7CB27FDE8CD9F8C5C4AF12DD04775CADFFB73F92229F399162D32FCC029C4C841A7E16029D",
	mem_init1 => X"6C45FF2D6B575556B08092037167DED02C3BAD510145BB6F678639C329E313DFCC85BCB8C13F64756888FCEFBCD93B7D09EB65C3CBD62C0F8424B3B99FC7D29D1D88AF894C92E448FC1AFDF07473D333D3499C6CD9D9FECB2E43AE8B4C727B6A1B7D000B6AF17D04537124E91032A9808F5255876134C29B57CF95EBCED5F291E1B790350ECF2A14451B162448EC784B07460B0C7A85FEFDA52A229C8C475C64552DF1F005F07C31C8AC883E8A61D791A558947245F311A2F14CB279989CD315F6465C991018FA71819133F2452AFD084384B8E4EF2DE2B71058544E40C850A051B6F7389FE034789BF8FF42A8019867DFF6AF8FAA8422ED724182DE0314CDE6",
	mem_init0 => X"4AEC18682B7E2EF7E3C011737D34081B0DA06D375D4B9EE78FACB91FFA772F7F603C58016EEAC1985E28426F18ED736BE6480826AF3CF6AF5E890DEFBE7B67A1A99C4E21556FE342A596645195AD3E75306315AEB7C2D29EEFF2D9E754FBBF107556C7358D5EB3CD24A206B7E54EBF3F2AB9B32D95A3FCF029889F4A3946D5B92C6243011691985D39E2867F93DA2231E1914207AC35DDD5725F34C068051F599642CE107926292CE8370FED7208A17D744CBA5C1B7FCC2F3C1A40C4B0AB024EE5EFEC7C27EDC43A61773FED7B04FCA0AFBC92A32DA292F521D57CA26FF201E4D3BCA38108C713106A1C4AE16DF0B7FB6FA6FB8DBDDA4C7B5926CDFA31C1FC01",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N18
\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ & (((\inst28|altsyncram_component|auto_generated|ram_block1a57~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ & (\inst28|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst28|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\);

-- Location: LCCOMB_X38_Y38_N0
\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\);

-- Location: LCCOMB_X38_Y38_N14
\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\);

-- Location: LCCOMB_X47_Y53_N30
\inst7|$00000|auto_generated|result_node[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[1]~6_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & (!\sel[1]~input_o\ & (\sel[2]~input_o\ & !\sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[2]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[1]~6_combout\);

-- Location: M9K_X37_Y29_N0
\inst30|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AE6C63ACFA5AFD823C9086C1871D8EF0C3349D80F60F4EFF0C81D8FFE76C8353FADFF90A60D129CC90A0F3F3C5529CA8BA4C83FF9880FFE6DF1811F910FFFF4FDFE9A40005BD2F0F002CBE7F8A0C4FF0FA5D20014F90F398387F64C7FBE3650F6F6F2C0EF2C1025F010F131301E881FE3C809D59387BA6C1C0E3740F02260FFBCD80DA5F22D0CE1F0E6BB3D93C809C5269FE634121636F00029C0F1FD86F607E2D3140E00EE47E793BC48BF941985F88FE595E000AE06A1FF0B2B8B0C8F38003",
	mem_init2 => X"00040098D5F78297C119F888F36D01A137648CFEF7CF021739172CFF05E783994233DC3E0E3F000DFB8910F383DC1E8773304FC3696490FD0E0D812C813030B17A1C8631FB8951D3065C131E6E703EEE08453F88FE7100FE2D30CFF309C2FFD9FF8972033E3F138D8CD3D5FE07DD7F0FC86600F3B537B0CF72397820FD8C724B7E3F931E8830FBFEFE799B18C766FC1FBE07CCF3333007FA378E307C0032F306F0FE7D7FFF61519001C60FF381D13B739F20C15A278E1DFCFAB297D3F301FC72FF617F8314071D087D1E33017C771ED42FB39ECC0ABA0DA31786C3C079BF6FD1928F3C066021806FB3D90B3D2FF199DCF285155545C4B08C71907F9F945BC6E9",
	mem_init1 => X"089841AD1262672CE402265A621FF925E67DDB5C55809367EF50CF3939E7333DF9C7BF2C1F1E5AEB2500BFDA86CF7BC0DD8017F191123BC14DA2F0F018A2072F3E02C8E4D900C707B240E39E1D843606F101C3CFC2FFEC204160009F761E80DDD9030FFCE04F1680398C004503FC9935E33311074BBB008FED9E101FCE0FC7B5095CFE1FF1DCBB6FDE100910315A7887DC89865777DD301E4E0F07F87E5F3770FB7C8B67C22BC31EB2DF871C0FDF7A5FC0E879E3CE0F1F96FA6BB8FFFFDC2A68C3DBC05E3C4102DFEF5465124954E5D38F0CFC94B09975FF66CFFA77F14FCF9121769C8F053D077185F1045B5E63819409C68F8FC3D0FED9713E3CFA33479BED",
	mem_init0 => X"043B0E626CD9BC7BAA6FD7FF121CFE9EC045FEE6B198C03C494CC92976C35CE834F340A09A5DF4F2E45CFCD0A1FD3E01803FC03CBB4C0CFEF30D5E9BDC6740A33EF684DCC735FC00437A310030D0FC3C2F400CB0E2C90FA42C01D0A1DA3838C1FC25C4B14719F5723C3FA23C10C10CB0E2CDEEA42830E825DB78BA1CFD43603F15A13572D8FEE03CB8F3FD000F4CFD0D590FCCE6DF4E78BF71E2B8B945FFF9B77811BC3CCACBF409136248D73E9F3AAEA6DFE50745F3823A5AF10A69787E3C3BF8E6AB22D550588A816134BBB20E3DFB1C2FE71859E12E04771A835AB9A3B7B32051DDCC9A3166A272CF86F1EEB36403D9DCC4F92F03C7C439B418FF8E5FFFC0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\inst30|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"62C33AB086B13B0180533803E7F809381218ED202FB70823377C7E0003136EB1F181807D01D0C00FC0011CF80BFCF9F08AC1082578587271F810BD29BCB87D604EA18703C344B7494380E8F80B87183C67C8D290063781608F9E79FF1CA0540F04E2F4610318FA0CD1EEEF3E9BC963B08EED363C704604E010E9A51EE9CC39E3DC80FE00B84BEF3FF88FE3F17CEA12F3F1178341F117801C46DA3C28C37F7CF450DE3A0B7DE27FF0E30BC10C8502200567197980C38F6672E7F81C3DB41B3B8A7E03FFF84C9E530CBC7DCF04E653EBBE1B7F7F3B66F91E18A1DE33CFBC03FFF8F0BD221CF00EE70EEF1D4A7FE31F99EF3F21231BFBA953477232FFFFF035C5FC",
	mem_init2 => X"7F0CEFFCE78273E7C28081FF0B21E29B648A31467F06FCFF1FCA7DB2023F9FFF811D5767C3E13FFF6C7AF183C51E3382F806FCFEFEBE2E8601CF74FC1DE1AEB90A033CD76E2D0CC30B443B9070293EFCF4E37FEFE2CB00F0FDBD32791C3B810C9F0C4E21B27A7B18F63203FDF9BB3942DED40633BB8DBF3D187B7F014FFC134BCA4A5CCC04E8A27C4436E073CF5CFF1290337073C96FB195148DE0FBFBB64CC78FFF51BFC98E7E3DA7603839A0289833E194B10203F23CCE31B7C4208EFF9907FB337D304EC0380ACC5D9E37C17FB00F67138EC6A9E74FB0CCFCA90006B071C0005D073F8F9AFF33115FB00CF073FF316CCD46383CFC4DCC0EC94080C9B6FF3C",
	mem_init1 => X"8F12FCC0FA60B0FF04733E3958AC80FE1C3F57F39ECB8C4CA8BEF88E4E3240F0FA64901E056C67691EEC8D3C1D366A363CF2C00240AEF4C3CE034F7F627F920C0E6337203D0DFCF81FF1D0F76382E96FF1AEFFCF4E9E3F7F5C87939F9E2DF66EC45375FDE55900FD870CCAB1E0B9E2441E3F651F860917E25C6101D44976FF53BE8E800D8FB8158680C6BC016DFEF3FE1F0D00E0AEF3002049A3E1ECFF653CFF1FF0C67AFC33E371FDF0C0E0FD3200F06634C043582A02F5000C3C388C20BAFDFE00E2F4AFF1D0C0633313726E3327FF33C60B2778D2801BFB07BDFE08030E3130413BF879F313F06E33E37A72FE1EC56C2020F962E45D7F3B830D4C70E43DFF",
	mem_init0 => X"FBFFA0006E32AC33F75AFB196F0CFF2AEF838A623EC00C743B00FEF8C8F0B0407FCF8E1EB1C1EF42D90430EE8644FE64604CF1003B2C0D001DF0B3935291F717D3CD327BBA1EE81A20DB87BFFCE9660CA6364C8F69FE3FF866BE4E8CD986248B833F201660937F0F01489C03AB3C8EC838FF001F7EFC301BDB284C130D60103CE0DD77FE13CD142EFE3E96A48F9F3E386ED8DFE4F03A0C02B86472F0F3FB3C7E000414310338F0B07FFF1F1C89F8D89BC7D66440DD475E81630CC3C48F063C6977111F297F730FC3BA0ED236A3FC176081878311FB0CFDC7FF023C8B6E97E4FC9C7E8703FE0F0C33755BC5228FB90F03BD8F27001C047C53871BE02237000011",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\inst30|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"43033303065B93AC33FAF88F06FF7891F1857F3D67FF0766F1A1FE1C5863301156B28F80ED6F1AE60F83C287E7DEF9717BFEF89FBAF899900048CAE1D0BEAB0334481E03048AC08901DFE7D43F8E0FE00EE08035F0694CF8FC390403C856AFE10D2CC09EFCC0EA983FBCC02083C3801A3A4B6DFF70B86213BBB98001390EE89B01FD8B11398C00FFB8838159D04B4CFFC2C24FF298473C0700C1F880F3F5873280701C97EDB203470C4F8F01C3C26F9364D81BFF10D9F8B1F9C45F168F4003EFF1B23F4C5C3D0E39C3C49FEDFBC160718BE7FAB1F10C5F0D10F010C1FFB67A0C35B02D3C71CBFBD284D1E8FF3FE7BB70F010CE031927F8CE8A9542938C9CFC7D",
	mem_init2 => X"C96B9973930D5E01C9BA8B225F2B78C29038BACC8B4355218E45420AE36F4BA1BD20F3E748BBA6DB5BCF1AD0D9DF07EC8BF0667FB0BE85D366E932E73B2C0F7F48BBA1F14B721A53F9FE6FFDF7F07EC0FFA489A0E2B01DE77BE70A7FCFBAA3CA43099D5CFFFCFEED7FF0FEFE701F84456F14D56B0A07657FA8BAA3FECDC3DEBF0FCC8C4C8F7F3E31744E1435F5B7A748941F00387F5AEA64ADCC323806C401008F7B3F868C4E51F4068784D0B19EC17F4F5AF8BC5FF32F3F4084610006FF7987082210EE4161AB11A39F85F87FD07878DFF38CFC6024800080FEE180C37A93E64438B918411F41FE7CF33A30C6F37E70E71E1080F5FEC07F9B4CBA3163CF5B97",
	mem_init1 => X"533F0086FF70FA6982FFE71CE79E3E7C0E6371007F7C0FC07251BC4F763CC306CF19F582AF30D79E7E383E88E6817987FEE33FF6B17012A3BD3E87C00309FDC3F4D7F055FE3910CDF0F37BFF63034EFEEC5DF320FD8FC70FB3C015C3381F30F0FF3D1072F0E8FF80277F7FFF60E152E13E9BD8E03FE0470F52407809FDFEBEF73C80EFC0A77D3FFF905E9AE4FE73BF0100609B029B3EFC89ECF7BF780E30FFFF116EF3DFA6BD9D1F7E607A06B1277B1EE4F8641CA46F3EFD353E7FC7137F5A8AFFEDE5F06F443F71187B630378CCCF1616CDFEA6EA800C60721EFFE307F9726089329C7D00C26303DBC6D4F7DE2EFC20EB811D30923F7F6EF3C3A30488337FDD",
	mem_init0 => X"18282007E802C34F8683C36F4257B37E107F009C104C67F61D37B1FD1ABC011C5A31CF4DE66341E6E153B16F907F008E2245A24E3C3731FC4A2503E63BF6494CF80CE209F99BB8FF7001C087A092A16E100781FF00BBE131AF608A2319BCCEC9BCDBFA327200E0CA5CD0D9BA20091FFF1D080186537F24E5E3A00160F22503F31C101F1D416CCFDEE0B9F034270E820F94506A7DB8E3418643F037325D00FEC9B01D8AACEC59A2E5C46E8DF274B78C8711D7327EA24AE318D9E708001BF98BD50079392BE4235BCCDAB13821017B9F8B9B63F1BF440F08C1F83FF26030F80932FC6040440D71CC27B6F623AE275AC707A40F80E05DB1C15331F03BCFF842CAC6",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N2
\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst30|altsyncram_component|auto_generated|ram_block1a73~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a65~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a73~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a65~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\);

-- Location: LCCOMB_X52_Y33_N20
\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\) # ((\inst30|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & \inst29|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a81~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\);

-- Location: M9K_X51_Y31_N0
\inst30|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"5ACA08F6ADA0B30F0179CE7DA87FE34E00974D50AB5E7D8BF79799468083A19681FE4F00C9DDB218E869BCAE975C0C6BA036BE52A5A27248E2214E335BF44500FEC72E93EAD040D91C61DF10D6103A525E96CC6D668E9F6947E2B12CD0118547381F82FA4DAF247DB9BF0893D7465EDE6430A5E28F3E96DEF88181FFFE0503FD7A04852BFC43B3173E97B50580EEFF9D0E43993FECB0761A9E6081F01DFB9148F02EEABDFA13365EB9A9F62ADD8A0C7FC69FF0E529052DC77F5F6DAE725C3184C1229BDE07E47015286830DECC083FDC2C9F36C843A126A46960F9B0AAAA26863EE1EE8807E660DC3CE43F2E9B0AECB94AA6E7A559E734E262089F39420CCDE2",
	mem_init2 => X"46743F038E05F06B40A84560861B89EC878708682B6C4C6BC605F4135146EE8FFFF088E8168C20807D14061E0C4421831D8D4F8321B1F80EB00EE48CFF61E0792D2A30E79C22B23FA6772D048D170F98526A8C57C1CEC00CE08172432854283027244894D876DB2BA291DCA33353EA776C4000180001F017B581B4809218B047345B2BEC9C450E1716D76FC333B35F373F06F384D418F50C3AF978F5A02FE30C1F51CAE60703F43A22F15F73D88FFCE1362F4C8C03FAB004473509AF6BE37C9EAF36321ED3065FF9404F1C51AD7D6E277F4C20569E7C6A434C79F0AE7ED2488888448F3942BF106F19BE930C7F27B8963C2BBE1DFB6B5D352BD6E305204B86F9",
	mem_init1 => X"FCBA00A36F43EB967127CE9855FB3A2EF7120168926B27BAE3DEFE3DDCD5FC91A3A5071F116FCC05CCFDD23FF2E4BAEC34C057DD82E3E30C8FADFCD592FC070F11EBE809EB63267F4C793F4E26BDD1518E5BE703089CCED22D6A0D0913EBC89CD4C6D85797108D2C0220D61D99F7C39AEE980FC51C8A0D0913E3CBF2F18B07589FF65EE3261F81B331FF01C3EB06391037830C8933E30B76C824BB49ECBA4098FDE409CB4BFF1860FE8E7AC224730C99AF22BB7FC91469D51E76BEAC4365BD7D8C1F003F3EA7ED20677F0CDDAF239B6ED88E6B63EEE7C9044194A079EA333C0ECCCF5F469BEDFC3D112183F834F4678D90D046A2FEFB6004383DDEC1FF4F4F9B",
	mem_init0 => X"436D8C5F711F87FC36F40861FEDF6399FC4E8FFF3E017FC7CF0F4060B50E8CFF4636B40F2AD2687EC47017E1FEA180073F8400E6474BEE277186803E61CC470F27DD08DEC0C7B3593FCE1FF2217EF011C1C93FA7AE44823139CC850F9C5300FF9DA4ACF97F81EFF813009B0FE2A39874B44492301FC87A0FF15203FE0FFC65D77C2C6FF200020F03FC801D1DA049D000B108FECC7772F113880411D803190FCDF3FAC19D3310C838CC487F8BA1A8F6F83C647032F80CEC5C007AE0330F0D7CF2637432FFEF3A4FABCCC8CBAAD74879BBE397F38676F5A47E7823FD39F14766F3733F0FAC58987070D679F0831B0EF329D37C0FF4FEFF0F0F3F5C70E84F329E00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\inst30|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B82398070DE39EF73E273008E11F76E9BBF8C1EC11CD001D62ED83FE07FE9DCF49EB1945640BB130F0310F6602B83CC500BB001D122001FE6C264CEE81AB6FE52C477031E0423F07FB9536BB0031393F1320A9006F42554EE8140639616A78E30F6BFB31F788C2EA30116D2C126008002D03798A04DA13B3FC54FFCF194FF0685E535D83F82974D5DD86FF1FFE7FC88B07CF53B3B36E6836ACAFC3C01CAFD7E3FF0CB7CFDD25ED07FF3F158FC0305E8320644B370437FFFC6485C3F3F075BFFCD54FE405030EB68EE7719CC3628B4B3F40FCFF3F79384B7800E6F8ABDF38046D220643960171F4433681B49F6CB3FF7FD401081000DD8F270CD5CC7DA480B28D",
	mem_init2 => X"109FF9435FA110C63E36FF305D9C0818004B5F1284AC0CC587880C8FF117E54306A85F99836E7C3F966802F8FF295FE1D42C3E87FF1830D6E3C2E5D397D0E4F180BF03FFD6E656F0FFA950E147D8678707308F5600B3E0DB90E2EA02878DFF7127B767453911F0D1731C3319D7F080021B10E916D0BB0E87FE2388366E89974A8026607CF31C38181B0C8FA7C13FF93883FA461F03FFA8E30B937C95C0A28134F11ECC18861C89B7E1CFF878EB75C5FF00FE0D014AD1D48A7F0FC115F11E0C1845C064FF0186F97FEC73B31A0071F003B2FF844F0FC0E4654DDD0018E1F8D05D0186FC3F5FF9632EF0C09F3CD24725E4CF30801E4DDD83B8EC3800CCE1CF981B",
	mem_init1 => X"8F0933F60F208F3C19CF741147FF002A0DDDC3FD41180A0EE13F986F6FEA1D30F3F36020334E184EA03100450FDFC3FF870F192F1910E4EFF3FF3FEEFCF19FF12F8DA6FE7E018CF6573C04E9418378F08C0869D888303E16EBFC43F8E4F34F1F7FCCF38FC39E7FF95D6688A38CF363183C397B23CAF081FF61033F0F8FC4D0BCCF1FF79F4C8301CBED3867393E3F04921FC00000C0FF3D0FB7E0C69CEC3E069FF19B3B09E13E17463F1F33D716C0070353BC16FF4F0F017C1D3E07D921E3F852E2D8E7B889C0C81F8A3F7C3ED607F90C91737EF8143F3FF90DFF8853C6FEF79FBFEF6009ADC0CC009EE0FAC0C3F300C0163FFAFF0D428ECDE626FCFF8DC0F0BF",
	mem_init0 => X"61FCC1FF098CC2C1FF460407B67E216710FF812AE2D9633F1FC11CD9EF3C13F0853D61CE32FFF9CE0DA5FE3F07FE9DCB3932F4BB27F9FC7022CFCC3F23C75E8FFF140F3EE1A3E97F07EFFACCBCF4E69B3CD0EC782400247FF072F23CFFE6D3FF09BB20FF067FF416FBFDAE70F3E67F787181DB00CB70F23F3EF1E3FEC09439FF067F30D305C81E30797FFE3F0F19C3C4FE719CC37D723CADE894FCCE0677FF9EA2C2820107DCEAC3EF38E311AA9EF88FE4EA3D884FFB588C044783B2326E6A0E077C68C080B8FC13663E700FCFF5C3FC62C0C286046705B0E67F390170B56EFCC000FBCFC547500CCFF613719F4526C70467FB52E1AFA21E77A46EF883B8F33F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\inst30|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"936E739CC9426500CE2F254042C87FBCC3F4FCFF1F02D0131DB3C3FE83E23293237ADB419908F19E42C0FFC8B29FBBFE5870F0000F807BBBC03110075B4B09801B08C0FEC3E0F39933F9FAFC5A007100FFE607FC7F8A46801BA3EC00024E8CFE83F9F1BDF0E7FC60DBCC000FF80E2F238036EFFF06D21620004EA81F3F7FF8C1F425DCE168C23E0FFC87BA0FFFC3EFFFFFD2F90342428B5ED2CFFE86EC24DCE361F63F8FE0398E32FF03EFFF9FD71F0363C2825B0F6C9EC3EC3CE4E3682F1DC4700C3B25F7C2EEFF0FD9F4CE67C3C4F80FEE9E08EC5D20E64A8188C91FF23A18BFC3EE0F6EB8E93F6E8946006F0F6550EC5475ECF6C75988E7CB8D3BEFC5A68E",
	mem_init2 => X"4DBC6C7B6DBC7EFE5B7AC078E464E375FAF92FB2A00C16170ADCA0CC3DB0E39C5DFC9E0FEBF8A6F3D5F7069EEA8307BB00ACD65E7CC3F00F3CA7D52E6F91960F7E3897F5DD6563FBCA8231BAD4BCD6D970F0400F351C90353E61C67F3D4EF9F3CD0CD901CEA2B92B04AC103E77367EA2B608710FB1DC023B3309D9F2451C38657C38F807444D1EFD3146EEA2D7190D34A0300CCFEC3396A3519C80017CA7F91E07391E591CFC601E0B36C4F9863E3FDF670451EDD39C7CC4F06ABF5E97013F3F01C760DAE8D4063B11C443B1E63596ACD63CE6B9D9F83F7F74304C3EFFC6F46DC580930FC1520DF3DC41484DD28627E249BF06C3CF0DEC6148A18C7DF73D9900",
	mem_init1 => X"01EE020F61A1F2BF130C6A8C8D7F06C300DDE896FDEE6ECE9DC69188C3834B3FDD7C7370907F76752F1F378902278165C126FE3B1493E60BC032CBF0F9D43770133CE4540DF9FC8DF0C87132C005F020E2DAE60C870A4B3FE1F40F7C1348EB0A02A9F98D7E9908418C0D0F23BE0FDE4C679A603C620FF71C350E74B3F6D8998CF1090FC61E903FCED814DF1D670560BC432F871F15FEBC893FC0A100195C080DF3203AA10F9F6AF1251FE300E13F630BF30187D848405001E7E730FEC0F384DE4FD01FEF9E868B7FEFE9CB3EA48A798753F8722100FF641FD6D66DBDB14864C9A6BF363EEF6D701C68E02F03A3F81EF3C01C91087D791A1EB770A00318881A10",
	mem_init0 => X"CECE40990AF886D263FC1F3CC01DDEF8811965C40A0920829A8A4A91CECE86F98F30D07067FC1FBFC03F74019F308FBD383A1CBB79B09D920E8E9D0333D708226E7FE07E00ECB4F917E3F6559E134602797218FE1E0CBE8311C62966E80FE7AA3FC130C1FF00C9702DAE93C180557F7F1E1C020E670FC1E0E00783803FE050F3C8EE741F6AFA1BC2FEB2CCB21EBC1B3F6B9FC360EC033CFD0362F9C41E1C40434F01DCE60018FF033130290CA49CB745BCC0469967CE9783C14F3C5872C53AE48099F8019E23190D6120B464EF6307D82610984E83B2807E69D27EE1BF8DF83B1E6707C1E8B6D0670F7FFAD7B624EBCCE170AE7BD8B1CFA11FCD391E36ED83C0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N4
\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst30|altsyncram_component|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\);

-- Location: M9K_X37_Y33_N0
\inst30|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C538A8D2E6F2170FB73FBC3D72073EF023F32471302EC39DED338210C438AC12E6F2BF0F1F3E403DECC46FC17E0100991023C5DEDE230105AF3852212D72963CF0373FDE81CDC0DC7EF187CC1BE2F1ED5DBA8D270530CB00C362874B7822BFDEA1A3BF237F0E7187120C7063BDB90193D210BF00E26EBC8F763020581A5B10813C0701C0D3AF016EBFB960C363963E001BEEE312767FBF1F1AD3118181037778F9AEFF7F7FFD67CFE1E17911EE644B6F130F26FE44003BDE036661C5210FC0047FFE26CCE1E16F185161CB2D011D3E187D827F61FFFA3AE55F1EDB4CFF45A5C1E1D1271859DF773F391F10189F757E209F627BC27F9D2DFBFFE125C0F5D12718",
	mem_init2 => X"A6FF4F437C1C803894F57E6E9F793F89F4795F57FFE19AF2FDDDD8FF82EBFC4C1E0C4E4EB0FDEF6E9FC000C2C0B9D537C3E1E5B3FDDCF87FCB2AFCCF1607C54EA022C5269D83897226FBDD2D7FC1C233F9DF783E4A1ABEC70A017DC3A62250261811893AC71A76E6812289A3F8DFB83E31912A730A006DF7603DF4661E1F7E7E075E05711C68F737D22737F51DA7ED24A46FE970429DF48903CEE28AE0DB1E1A330FF43FCDABC83F9D031CD25F60C330C69161BEFCF306699E42B7FA6E39F14FB7DFDCB37125800FBC3F07394EF13FA000C19CBC3CDDCBDADFCFF5C7F5ABDCB071F70E94EC3F033A4FA1DFBE80593CFC7889FAFC763072C3F74300DF6837FE02",
	mem_init1 => X"E1F833FB6CB06A7E77586EFDE35DBFBDA2EE08B1590C70C060317042DEF933F8E26FEABE8966CF800746B14F3D2CAF3B1B467CC3523F9CBF36F979D893DC418D5D06004D9C80F6A33022FF3FEF817C23423D9C1F80CD0C2E9D29CF81F451FEB7C7D72F09BCDCBC673A0999031BBD9FB3423C893D8E83F9FF614CFFEEFC48C994FDF7B4716E161C53813994B3A7E0363A333F4DFC4F27FFDBE431E98FAD13083B8D1770FC033368312B71103AFC42ECEC50907FF0FAF2D247BDE6FAF8821F70FC0E33636152E2A00E82B9100120C8C00E063D3D887A80FE16B00EB0EE02F71461531D3F073E52FFCF030430BE41D51F507A39F4F3400EB13F01F3BC3EAFC2A00F",
	mem_init0 => X"07427D6F40231FEE1C33F03AEA8D370ECEF6F41B72CFEB7CE770694F003EB233BDFC18073498F1F8690E36B2FCA2C4A0B3CFBBC6378FA7E480EC9F1A0D0323B90D11E0A71646442E80177087F4D586221FBB890E0493E11AFD80CF78B2EDF671D43F16262E2D373733C97B263330E0027B1C3DFFB0FF70098AFBE3A6C40F14000E35BFD3FCF8DE10E0E1800DFCCC8049D01F0038EDDCB4A6A303C424C000FC0EFC41DE33F36FCC0C1FF2CFF6313FC0300DA4BC712002D4AE4CE0CBC9FD41FB64706CCC0100C1F073F370F0801180262F938234AFEDDB40D17C617A9C6704E673C0C680FC988F0F5F4A98423FC32304D0B52BFCB1D361C5C8E499907000BFC02D",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N22
\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ & ((\inst30|altsyncram_component|auto_generated|ram_block1a25~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ & (((\inst30|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\);

-- Location: M9K_X51_Y35_N0
\inst30|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"590180FCCD19093489CF39A2A235815FE6BF9B1F8254F0B75C4FE61945D68A41B6B18555CE911733BC5EF74936BE672E2059FDF01A3C06D3D46B000CF34D46EC8522AA0D6C09CAC4880FDE008C1C38C8468D8654428E5118182C9B0122FEF62048160ACED87B96737654CAE85B41C8E490ABC2C84F2EAB851AF73AF5C87AA987C064E1D53E7C91C4017BF086E84B45EA9DAAC28E5071BCD0743DEAA03FE6F7CD45159FC81D724F8BBC43262AE660A780E21B0F0714D86AFC900D3B2D1822B4861D1CA76A8496493B501EA0287AB3D5690CFFF07D7BB9BE113E12F1A10171BC136840C487CC73F9B0B9DE56E7BE599DB5F835FE54F60607F983CE91D2A5905C5D",
	mem_init2 => X"62207DACEC8CBA18A21AC40FAA6D952B1E1DF2A48386E25EE5A81DCC7C3B818F45239427A5DC57CB8F5AF0CE6577281F820384FCC88F223AD51F999CCADBB11CB803153A9349919F463A882D890991D12CE27E2BDDD97EBA2F2B6004D48C63B9D43B699922C26548C7C105425B1AB4D0F8C8E26230011D9EC1190375853A3D0D24719359A560E29FB92CE1B6AE08281214443966983E406E4A1E719AF480817E35CF3CB8CA6649E40219080B66F20B247AD5E91B5738CBBA202BD9A89B13712C0E7EA83358C7487CC787D62D02197E0BD868ACEC105D5D39077957123B25B4C22D6D52A8B75FF9AAC001FC40467ACD9C006819002013A76207EC5582ABB26EE0",
	mem_init1 => X"0AE4C0963C6C19A45298B66A0B11C4457A09E81ADE7637CB0F472A8E70A406FDF8CDDAA499A3B7F50042799110EDB556A2C0593564201A0132E62433F34CC75CE15529750452945892B7EE3A85676CBF94BB6E682A4B9C8E29D2315965F1A789A01341DF24E28D5F55015FE892CFD8076A9A85F417EB631F4EA9C4EF603878488F9A9272498CC63FD0725B2B0A0DECBB0CBB230990921ACB6BB686492ADEACC4E0FEB8F73CC7C72A83517D89F09852C0AFDBDE7801CAAAE0630B44CBE1AEF9DC8CE2DCC7F01F47D3BC06FC12E70F7C531D6A7600AFBE82F41EB92A3E54A36C119061F21748BCE714C0C96A09B9C83EA8402588D64E8FA70024C9EACEBF082199",
	mem_init0 => X"92FBD8418B37D8421818A28316F5F99016BFBC99138A1CB81F9007EC1A7897F2FA04A3F7422F8E8326DC8858C2131090DA64EF727CCDBAFF17136F165E94A596C607BE01A57675A7F1ED52E242CFE7EACAB901511D09BDB5E95EC8F0410CFC82423083FE6046635921F00195EA7D355D274828D76F6B2C19856DD328EAF0CBAAE1051B7798DD48F08EEF3A9238698FA136FAF8571AAA0761E75A804E4223A6B0C8A5E14379FFCB4D23DA8D1E08B0904C3A5F7953A65B7C5704693B2710718B06BE4EABAEB935E7EBD706CE9F7E5A1EEAF106859440DB3697BDA56964D79A0CB90D702241448D344441A7DDB62760B41B0550878C044740C56BC9203A88F132F0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\inst30|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"8DB1B4AF6EAF8F5FA651DA835E190BEF43B75CB658309BA34FF113388E31833D94B61DF67BC29AB7C0AA7ED3824BFF66AB33F2C335001515809756211152EE15BE3A7AD081F63F418596358EBC6AD8D0111351CF647C3FFA3D6C92C874A9DF66A124FC6A07305C39E3FBEF80F533EC8CFBBB6BC140ECB565136733ED5CB9F907C905E6578AC1E0ED353FE818A4F6F5047A5976C9968E3CA384FD1481DDC1D89BCDDC08D834099D6D98EA5E714D6E9CD0489C0AC4413B2C3A2352D52F34213A50DBC3F8902C7968C5CD905B120B4E48F4F866528D04956D357A383FA3FB20040C82ADB04755F893CF26AFB9A19C37E6A9A64A404F055CEABFB13C02DF936335E0",
	mem_init2 => X"C9410D1FA8996F73327D8BFC08E5E0916A33617CD49F3F305E90DC4BB8DD0FC64E6CB22613511D145DABFC3F432ADD90ABCC38E68CDD0FCBDC777D4824787C471671659F664405368B7E7B9A02E78003093BEDA019665558EECD29AD797D01E63445CAC11CDD12A3E8CF80A5DB4D36FF7F6E957F2AA5CD59C16168DCA3B997D3B4248D8C7918BAF96F44B225BA86C5DF56495078A5E6A7F387B0E9A93A663BF28D9993BD27A7103B304169D8D271FC01244F7A61DDD54DB1BE8E9C2958C33DC8EE3D19F6EDBE8E851E243F10D51E062CD2430B33787565D672D01F2C44994C1CFF0A991181D626EE0234DFE2D77C248741B180B56D63E0D00567F752BF688F3A",
	mem_init1 => X"8967D950D61A5DABB35335BB437E0EE3DBB71E7785635EBB5AD48A245C71526AF550CA6569F706E98A75FC0EC2710C2EFD1FFD1AEFD45573E095ADD568F31939304ACB2B9829B703F156D058CD8854FBEE721C603B0577CD9912A8A8127FF46BD0F247320827B7BB71459496F3B2C2CEC2A0578F9BC9DBB409617F90D881A238FCA78588675F6F5F801681169D99B2199655860DACA244FF57755140039C94FCA3FF0A26E3853DE722876EE17124F28A62A2F9933E3BF451F0C9F198993AE45A885EBE8CD95464C874224CFF265726C2B31CE462E76F86549C8287ADBC82F31474AE2346FE27D083882D1C8343FCB3E6E2BC5C646D16126888B94C48B64BBB00",
	mem_init0 => X"04BDB4CC758D3341A582CC04C954E1988A214BAEAF965DC1180545687324EA7E6F25C9346BFF936B3389AE00FE6F2876398357EAC27C7B99C2F2B1B7F7947E5B3DD31AA110DAC3FA9380E772464E97CFF46CF463BBBC03B10B0892585F157CD82A225C20137A9CD9868CD56D982F499BB61EFB49AA3F4728DA52373CF0D5D722E231B64A921D6EC1575FD00278E78FAFD76764CBDFD49E0A33F9427814F57C2E4BB3B09F30055939911FD1D270D179E3CB8C2B736ADD20905FCDF703E52385CC95EC98B9872C9761A5D12D5313D1A3F305A56BEB5187A712A116A5BC9091B94FBFB8F72D74A7713805B6732C62F5290A71DE9315FFAE4F812CF80D885E0B87EB",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\inst30|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"04D9009DDE81B9B8D870EAA9AA48BAB12A0E71A40CFFA165B92EB664E70899BD41078AB35A3908E84FF5FAD25CA2FCF06FC89A957518B0A2E8759C2302ACF53C95DB3282AB155CF9CCE212A819285B8B90FD67B8F0BECFCA5CFA6461424EA4E663215FD3E541C2081FA66EAB50CA0628207E5559DA153BA8826F6A0CAC2A9DF043D4B1E9D9378F2A464BB05F24F73B24B2FABF1846138DF7D57F0D15C0C71AD728FB24689D27E6C18E4B6A20FD5097EBAED29F83C23F4922468113BC2AC5FC50FACAA18DD3DE70EDEE4C083D664E000E8CC5E7748E1DDA413CDAF87ED935CBC5F0E21BC5A2FEFC0B1A6103A3BBEEE32A672235C3BA0C7F3924E37AEEB0C9EDEB",
	mem_init2 => X"D1069B0562D77D08A62C8E433D3BDE6DF606D127936801EBB003916865723FF46EA26594E8F3C2269D097C658765AD129D9EB20073681EF6E8EDC0A7209A41AC3DA4F92CC41C08D1574A00275A2A635493151FC6B1561F06A6BB283111F5048E54318211C2516B457FD44C398E34E73BF564EFBB200B239E088DEEE116291C2175056F6B96105E3EBE9C268A888B266BA20C19724311E1306C0C41D37E456FE52E8910A277E95DFF37B150C1C024779EB8D744D0F2176B963CF283F73166C7C38AA131DA06E10924C0C4A7F1CC874A852A6D4CE0D8DCB2F769C8FF0788AEBEE05D7D5D8B420EE7597D1C18FF6332BDAE7E8623C7743B7761DEFAD7F3915C64C0",
	mem_init1 => X"43445C1AE693F29D88F64A4E8C1FEB8111F8D90407813AA50FDA5F4C838247B36C1ED5266CFDEE058A8223572BD4B958A259FF8557936038F39D92C579079CB5B926BD02AD38D2F19DDD7ABDD9B0568EA450F3ACDA99FB3F10D240CB4EF01887D05A14AF2586AEB6C8852B09CC183DBF755E5B62CEDFDBE59D11753FDB0C5447EDF04869C5991D2A0046205BB40006360D3C9533A62E25E009B68025060E1FDED2C9B2215E3009D60D0C913B49809B1341C42B56725C3EC085961D7311C7EDF1BB798974221AA1DB5DAC28B66FE7715875144E0804E6FE7C179B9F7CEC3B37DEF72C8A4F76FCD58DBA4097726702BBBD6A0415C52CEAF49D102BB70DC60EA8B0",
	mem_init0 => X"71DD5A0D32C8BA542DD984B8FC5CA52D147F547D91BA5A8E9823ACB8C075D6440B1CEDFF351909059A6E9C09995912D53849A4F46890A194850424650C43F2B83F9E0DE45C9A3F4754FA0B52CE55BEFD6956EB6D04F37BD626E4CF85E87E403BA7869AA4522D484722C67A7AA92E6ECCAE2DA96DF62C4D66E1C8CCC98D5D2431D026A59C37975CC9B52BF918F84C810FA49F45E1EF23C0D9AD4B6C347C0EFA8143CE9A55B430855FE0C168FCDAEDC41AA73FA6041778A352CEC12231F1012E336A0E26DF772528445EB6F65E943249D19EA54F0A8210BC3FECB9A6C2B679A3D6725E4A82C6951A7780AE1D48508B6CA638134C85F43EE62B68177D7B76E30158",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N0
\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst30|altsyncram_component|auto_generated|ram_block1a49~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst30|altsyncram_component|auto_generated|ram_block1a33~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\);

-- Location: M9K_X78_Y33_N0
\inst30|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"E6484E34E712A8E8CAAFC636F6FF801F01371AEF0DC17DA959589EC1C16561596BA0AD06FA4339830007F203AB7295641D85329E7D4794C23714B30E40B8E3BC3D5E36DA7003FFC7A383D8791F0610D37BD1841C1E7718617403645EE8B821F1E519FDF185A161C00FB58C377F4AD8ADDB586DAC77C5A082D8F701D1123BFDFE7F711FBA46737D3EE4C0430B20235EB9C38A88BF4EB8D498909533D87C0FBA5AEB650903A7C23047C3D705317F27F03EEA553F05458F0C308164C0169937837C699EDED92220B39776D7871FBE2F2BFF306F473CBFFC7456BD31E8F904425CE8B67A6FBE6CBF78ACDB3B73231AB81CF0C0F6936A0F7650316D6BF3E53E590795",
	mem_init2 => X"ECD4467F56C9A34E8802891C3D734559B9423ED7E99BBBBD22F89A55C96B4E80AF0C411D7489CE1C1A6D3D3B76C6763B361F584CFE217A40E4E25F0F85DFBB8CA289F02486EA50DCEDD5ACC1B01C4A26466097CA5D4B70937D365D0A385FF3A1DF20B2EAA589C7D64AB51F38120272F723243AEFC6A1B61AE084AD7E02E04E0543AB5276328186ED221887B22B348B65BC1A6492605D139CBCFCA7ADECF8FE0C2B3186FB34C395AD4262BB92B8E624B488DD4CE887ECE5174FFE252BB4812B637C58FCB7AAD5832072F62B97338F2C00C1FC86A65017DA3EDC0627B233C3ADA931EDF1371312AB41035A29C042F3BE67A0A936115731C2A197B7A72187EB3CAA",
	mem_init1 => X"12FF91915862D968891F90F920E60353CC33EDB43D4F476D9795D6C3E09D7471C489844D36E0770CE87726F1F1A7E7166A181EFBE4827D5C608FC41AD1C026EE918A6C70BB93F4A617079DFF9672D52BB10F0C2318BB83F088B4E212C22DF65FE354FBD205C842F42F71ABEAD07C44D1F94CA8E95B76FD74A4788A9A0939D4E41740908FF6C82604448E6E02D6B007CA98A7DF3F4A87000032C1231F579E5CFEC6996876060FF2314EBFB6598102DAAC8D72643F26E4056DEC954D87BDF96D195A489CDB961495EDBD6F3C2E0B4BEDDE78D84A33035D1D488C63A850F0190645D97D94DC5FC15601DD81187F1C3E7D95C17150B0AA7ADF39F59AA65E1D25B57A",
	mem_init0 => X"F1FECA644F0AECFF37F92A0F5E38F7240EAF654612B2AF827773255BD776A61538CB47BC9AE83E6CA4174D501EF2F6EA6E4D33D830D2B8866AB7F1503EFAACBC891D91D5AD58EC7D99C8A09B9AB08877D654B21A34F0718D05E3189F7EDF689CB4BE3BCECC6092238E187698A79E4881C58447570183C267BD2F7A86F9BDA84A5B8A73FED990B400EB1C60435762F6D0E003AF0AF981396571E63B045CFAD66ED34736A05A6B08842AE4FCA37169DFAF00D424EC1527C3E60B25CC76E3AB673ADCA2E19842E21398633BD077079B70601DE453A6180FEED5EEACE37F95FDD1D4AAF9D9120B887020F795D1619201B283AB1ADFE33328889169A194CBA47F152E",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N10
\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ & (((\inst30|altsyncram_component|auto_generated|ram_block1a57~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ & (\inst30|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\);

-- Location: LCCOMB_X52_Y33_N8
\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\);

-- Location: LCCOMB_X52_Y33_N14
\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\) # ((\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\ & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & \inst29|altsyncram_component|auto_generated|address_reg_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\);

-- Location: LCCOMB_X47_Y53_N20
\inst9|$00000|auto_generated|result_node[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[1]~27_combout\ = (\sel[2]~input_o\ & (!\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & (\sel[1]~input_o\ & \sel[0]~input_o\))) # (!\sel[2]~input_o\ & 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & (\sel[1]~input_o\ $ (!\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[1]~27_combout\);

-- Location: M9K_X64_Y21_N0
\inst29|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F10E59FDDAB81FF1E0007C1591B89FFFFE9F248E2452CA6422C28B20F29E51FD5B393BF1F801801D2FFBBFCECCF3036636110C03D9C382765F9E69219F390EFF3FC84E316E724773810E8F33F10101C0D9CB8ED4F59C690062210FB00BDC4C116E9C9F8C80F17078F2DA815AE0C98EF841184000F0110FB8890FC018E6A833FEC3F90A3F02B1B1BBEDC9AF3CC300C1000A58203D8903FA9CF6A0F2FE7EFCF0873C5F4F8C7C2DA80003D08610FE1E78180C07FEFE8800A071FC993E3AB05FFCCBFCEEE91B01D09018C7887CBA8E0708D88049400E0005851A4C5FFEEC8CFB56124190D81ACF087990C607203871FB0C1F609D143D3F9FD155009E56036310D81A",
	mem_init2 => X"DC00418CC307304879BA841160860076C241DE3A011EE1326210D8FFBC1B817DE1C770446D025091603FFF3D1A6910600F1E1E726210F8FFDF99807BE9F378854DD638D9627C768D0B88D100C011B3F3621279E7DE99C04FFAF870FAC892ACD9E7EE76C57C4B46ED3EC2096362163963EC15D417FAFE60D6CE832999E1E08181F8A60331FB973CC7116D9FCC200C1EC45B20E74E3E6AEF560CC11D75CF27505E30F639CFE3C08438E027E3C6A03B4E33384E6271F3BCF996B1B6BBA62FCE3E83BC48ECB08C077BCF401F08323E3ABC6E4F3E6343332DC314DF363E03A610ECBF8F07FDA4110F0C02BE325CE08C26C3037F4BFA839ECFBD016B90F15F81070D62",
	mem_init1 => X"1F0F0C0C1F0799F178A79102E89FBE331411C3783B51817082C08B62220C7C0C2D5011808699307F008480B8231361FC79EDC1F089C0E0FFC90C56CF70E39E425DF6FFB29747C013B11D33FC730EFFF04901645F7D0603E11E162C8EF4A10148EC181A0CF2CD71A34A113373BC016772BE1E86FE0C4E4E73F33B7CC4C783F97B3B78FA38FE717BE00A04F072583819E9B3E37EF0E6BC100EC3FED80D58887E878772FF0CCC8C0F3FD53C5BFB008D230A0FB7F098F13DE27C4D100804B876DF24CD0CCF63AD7883FF7F76FFFFFF801FE7F9ED1BAB05200DF90D1C87007D05B06FADC76AEEC1615C30FF13E01EBE1518F706FC8FBC305983F80201E03C50E191FA",
	mem_init0 => X"F8717E10FC28F8BAE2E3E3DD5446CC8130F1F178053D6F79183C06B983047182003FC3EEC978C795D0FF59CDB108F153389E7CDCCBC3791A872B03FEF0C0DE15F2D116A3204BEE2E71E8CCB60FE72725107B66FCFB2FBFF29D81D0864D3512E3E3790FE6DDDDE0E4CCFADD3CBCF07FF3870B3F1300F13FFD7507229CF3810FE0F1C9E4E0CFEE4243FFE17FF28CE38FB9F3EDC30D123CC89C9001EFA03DF100F90B46C206FC6F33F3FFCE400602CE030CF25062679F0DEF12AB0FC7F80A77163D1F6F33FE7E3EFF829C8B0012EE5060E2EC0D1F93AB374CE10FCA925C3807198D8C391F01877EFF9FB54889E0F0033FA02EFBB3C23F8F0C2079660F8027002FD6",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\inst29|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"5D30384750B2CB80945FAE8A5A213E795C5465B8167B940A5469C9595545516261FF47F26DC3E59F4B9E30DE76ABEE30FA77DA595B5EB28A3FDF3FDECB53B6F20390196CEDBABB084B1E33BC13125A53CA0C33E21E80CF5C9B79CEE02EFF9EBE384F194A8858254C11FD5412C884A111423E72830DBCC50207C38CBDF8F004C2276BED59329F0E18BF6532C4D32145C0FF23AD1F13874F7790EDFE3FF8D8F341E051E9323978BD9E2A6714A574AAF47F397FF7C55EA8C306E5D2C73DD64911EB6D269C2E7927117F49E870EF339C31CC190B40E1E0BB47B1212273D7A1142376437E8C4B5D236EEEC3003326280159E7BA2195BE509B872524C660CD5D28E8CD",
	mem_init2 => X"5144DF3B71F1F047417B970A72DB1D93DA7601E205F3B39541576B12523F3EB7000488CC6967E1737E712C2D4F5627562012DDC49B63B40F6F0AA40F0085E0694F95FE0F30BFC4926EA9FBC4362715E64E460E6D5B0C802C1F4DE0678077BA0FBC98FFD4AC30C4E40C9353203EADDD3DCB41C008FFCC00DBAD4887FFCF101C698FA1752C05B71F9561F1E9CAC43D5F17C03000C89380F2F3C7F7F6F6CC591C24F80E4DC6A62663B938E91F1427B6C7D109ADC773BF361E3E021377986B5CDC1CBF3C04A3C4769E12BCCFE3BD8105C3F73BBE180B18F1AD43D68F8AF478505DC66EBC8C7A5B20E39F6AC46CFC8F5C098EE8A4F4D0E4362FAA75BB8A6BC5B4C432",
	mem_init1 => X"F97BFD8473AEBFA67C2A70DBC7045638F4D0E27A2272D9458C40F31D3E142BA02A9EFF2FEC6A70EAEDFBFABC0653EA056A12D81E48E7EF0C58AF03869001FF3FDCEA3CE20F371FF0BF4C05A247236EA1AC51EE73F39E07959385FF39DCE29C4F2C5006D880DE766F7C12E9ED89FC40FAF0F9C7A8A1C1DF3918C2980D818FEC67745AC363DD0D7E4C83C1087BEE158902B468DFB938C69889F01062E8134BF8482CDAF6347BD8913C01240EFAFF80FFB8ABC65080F8DF94AA8669A1491D9440000C00031FC13041215080FFF8ABCF5081EAC3A75AFCE39913DF285E072A3CBE0433B4CF07961E062FF7EF6CC3C71E1F4C712FF1A59E0A9FFBFC22DF3E03303FDB",
	mem_init0 => X"8E967772E1E72803D907F88101279EF4D471F000FE3E71383184829C6EFE73EA81F3A83C5B1BDB0131F88F14E108FFFBE3BE0319BB1E2F5BFD7E71384986FB3F471FF8E11FACA0503938E08E8573FBEE9C56EECBCD3E7C0F6E3EF97F5C9610C01E43908600651F04070D9CF003D659105D3A6C0D6C1F06FC18B400806F4661A883DA178E040C00FC2F28DF51613EA12CEECF073CA70007E1700317EDFB020C71FFFBCE62FF8F23127B3E87A1824C0798A89E80DAFF0111C7F807E38F130C7F0DF2F72CC948C6E061E68837143B46B95BD83903D6810F70313001CCC6FF0C57E5F0C207F32E0C8F3C1BF60063C810030908FFE77B7C0F7FF0E38C6465C0C21358",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y24_N0
\inst29|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"47E0343778B402F8819C4FFE1F708BB199F33FD1E032FFE29D12D3C18001719F8A831F381B854EFC0FE01FF90CBCC389FC06FFE2EDDF61C107D900DEBB83681851698FE01F1F7C7F3DF3B947FC4EC6C0ECDFEAF360AD09128F9804881FA47300F183CE7ACE06CD3ACE6E92D3ED9F4BF372ECE792D7265ACA008A1001E0F78FCA802CD27C07D68AE5E1BA1CE00380BD4807F46370CCB710FC93703F4609D1D81E00F348FCE119E6F808C0215CC02A6E809FB769FE3BC00030703F1C0C0F8A4083E97317FAF6F10275E72EEC833C58697C7F3907FCBC9F0487FF190414E3047792DEF97565412FE483384896BE537BFFCF120AF40F00968FD8F32A0382597F4A72",
	mem_init2 => X"10DBF8879D6C8739C1D000CF4CC8FC07FFC05FED7B53033A7877E63EF13FE486C7C498667CB41FC0BCA97D0700E45FEE2BD3C17800E780AAE3B2E48667A22F0E7F4FDF3FF5E6290F07AE50EEB8279878FACF34AA0007E58660D189FD787E00F1AD4C98BA6F10F0DE8CE3CCE628CF995C1B70C677C04A7978009D62631EBF68B5FF4460730CE3C7E7E4F38B68C1FFEF76E08B3EE0FFC061015E7D40955F2281CB0EE1C3E779E381F859FFFD40F08CD060FF3D9A8234BCE88AB7FFC1EA0EE1C3E7BAFF687899C6F74CFB0675A5FF036FC4FD01B84F07E01B9A71E1F3E71EF7387E19C4B72E7F021F400C006739ADB819E407F0FFE271E1F04713F7F93259FC143F",
	mem_init1 => X"9F20CDFAF3E07B313CB3C8E142EFBFDA31E1E002BEF7F97319FC146FCFF3E0EF000F90E7F4F9A62EA0A13FB431E1600078F0E493BD70A7EF00F0E0910F0E6F31964F2701807E80F9B99FFB16BEEC853E8F1793D2F1303799D3E0BFFF493FCFE083F3FF80B0C28006A3C9786CCFFC94027079FDE8160FC1FFB4CEBFF979FBEC83C0E30860B3ECF804EEF79800601F0262FC0FC0007F313D9FC91F7AA3E3C2F9600FC0C8D6EEC1E90378C4C52CE53F3703547C1401B6F0FE83E2C2F826DF81C88CD9770803F9CFFF0065FCCE0F91C7FA7E91808107EBC3C006F300F886D9E148184FE070C9820086E0D10F3E203CC2F10FE9C10500F266943AD9C96703DA3F3080",
	mem_init0 => X"9DF34100227EB9CC00C601784981DE98EF8393C35D3668C07C3F7FE6133A1300DEF1957E03EA0639663E01C0F8BEBB36F72D0BDAD86A802022BF043C8C282AF7383FF0E9B81C1680F8BECE0043EB19C2C039903FA1C0C07FA40DF1DF3CDFDF80E01CDF00F9BFD0C004A25180F0009078648424FF1DBBF9F800123761E783C600F9B7241EFCB7E1C07020B120211C3C3BC506E0D80A3D0668C38303317987FF7D17BA7DC078B1B938EF041CCFE506E4F77F65040F189CA7737B87BEED4790FDFFF8B1BB3F80A80399199460D7E005010C03AF3D797B87016F1F819E07FFE0BE08600007BF7A83973C7006CFA2F9EED9387B87CE6D10521ECFC8229E00C3800FFC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y11_N0
\inst29|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"6C004FBC369AC8FFF91FDE7F4F28F28D3F77B113F3FD8FE3C04C38127CC00FBBDC8A76BE423A0EAD1983B03B5E7F6222A50DFFF0802F8522F0320D07A4B3B27FC23A3FC198C3FC66DF7F0401A7BCEEF00FF1F81C00096880E955FCFFCB5D77C50C6F0E723C3F210025C8FFF0001C6EDC7FCDF2FFF3271FDFD8CD57205006271F3825010096CCC1F000CE32F08335D2FF0326EEC9B14EEE25DD8F6A3360BF0CE79C4CC070CF778630EF3DD2FF602E18C8104EEE2C40CCE32EE0BE1DEF96C0623B67E33825C7FDD2FFF1285D3D914E7C8F108E6104E1A62724B9028733CFEDF8BE87FDD00F9144AA5D104E70FF108F7C1FF4E7ABAC0C8156738E7849D903FAB03F",
	mem_init2 => X"424C410692FBCA0156AFE026EB4B0D686E31F04D7FF3E6AF0ADDFFC34951C1A362DF6D00A377A63C26C85A810E706C44BF5326287CC33F837A462F112FA3650171879839664B8FCC8E60D1452B4326D370F0FE8F3FCCAFCBFE2235E0B13CFA1FE643A77F0C70B1D4FB53E02C7736C1CA36B8E60E0E13716418D8A61EE21387838FC8A0F8BBB2EECF314610803DF8013B5FB3FFA017C2697FE2D39983BF57A5E1F8C6EE4D1CFC9E4235F531835E110CA09403AE3EE0D3F2DD1F48976168FECFF6E1C71CBCD514BD59BF8B008E166F691755F3A1020EEA1F408BCFBC763FC608B339802D5FC15D02C023BEB74ED189E63B4E8F0EC030F28F8138A67EEA4B2CD710",
	mem_init1 => X"01E17D3C9E700D4050033A61DE5F0AC0FF228C0F1DE79DB0E9B555BD3CDD340022838C806B661A7972183389FDDA8805C119FF5C2AE31B9C3FCD34CF062BC888E807D850F2E0F78D0F3570A2C06AFF73404112937CF5B4001E0BC080D9F8D81A3EA8FF8D817DF7B181F2C030C8B5E01F9D651F039DF028E0D00F2393CE589E8C0EDD10261C6F86FD0EFA01F29FE51F83B1F27CE0480EA7D9CF01AF8006FCC7FFFFDF8782A12895FF591E1D7F14F394F4EDF093A7C8C0A400C807CC8BCE0CD27D4D3D2020610176A010165681F971219053F8017780C99EC08D29826AB347DC399940A5C110924B22471E0F00C3F81B9100002EFF0E86FD6185CF073FE773D9EF",
	mem_init0 => X"313172278F03871063FC707E0001D1077ED9899B386A84BE6574196E31311E06074353F147FC38BEC00F2BFE61F051D20246ECAE8677EE6DF171FA1F01A7F3F65E7F8054003C5BFE179C53A2BE12333086EDBB01E1F3FF330D36F3DA580F006CC761FFF8FEFF7C8FDDE23B107F4C8080E1E3F705000002D94006818307635FC436FACBE0BE893BDF0082334DE1430A0C6C3002F94C023E1D0021E79FE20D9FBCA3B963183CE003FCCECF16FF90E14FE198E3499993C16FC3FC72C067BE489D071C6087FE61DC80FFB91FC7E4BCFF0B98131E788EA1F17E0146584E244060E7C4E198C7CF173784F7CDFC1DD8C91F743F1FF15211D739BFD3E020F6E1C912D3CF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N12
\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\);

-- Location: LCCOMB_X50_Y21_N22
\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\ & (\inst29|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~50_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\);

-- Location: M9K_X37_Y25_N0
\inst29|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"EA873B854EFA7393248A266C3FCFF7FF013774FAF23E9CEA8558B580CB6A6DBEDC375A16B79F2A7CDC037FFFAB725EF9E27A035DC147199FA9555EC3A991BE9C45F22D259C386DF03383572DE0F922507BD15603AF88E4AB4299F52097781E0E103C4038F5A165FBF04A7C342F4B10A429A1CE24A30CA94527355E4A6C7C4000808EB3EDB9C77D4C10332082860550B456280BE760F2979F11A1DB8083F0541ED8FCF6E35FCC406C9C760F540C9034BE67D5ADE478BF40E77E9BBCBAE6CC9772665FF141B4FF7308C3025C2310ACAA633D7170614003836C6AD008E073BC43B6A3842A1C7C59952FF17E8E567E1727C1C0F6998D30C0E070ACDB8881F7E16DB8",
	mem_init2 => X"D03B7060005335A01DEF86EC3D73C9E451D83770A29B82ED2CC3F52D256098109B7B9515036D41EC1A6D848577FA19A33967C1AB0EDA52770B20491763EB9A3C9F9630E486EAF3625F7938384EF0BF870B4D3E997DE536A4CCC3EF127374F361DF20B206BF04B0C899E86D7E36DE04814AC89E6206FB239EFDEF727102E04DA9D3C57E1FDD2C589421B7E8A5DCD65495C29CF127A4144C93BCFCA2C40BEF3BDE50836DCAB5DA5EA2A200086381F9F01C12DC8FB787ECE30F98F8CB14FF78D8D07808DA6850B974DC884951360C3B4F7FC1FC82C7781C1F598F5CD69AC250992828638ACFD5ED30EF075E193C42F3BEE7CFDC37B0DC50CFBE983BACA666DDD26E",
	mem_init1 => X"EC262A015A0AC915891F987A219B91126BBB71514D419150738764301625C56218EF88B736E0778A12AABA2C33587EFE19E93FA5A7624C037E5F9F9EAF4C2293E73763F6F029FB378023760F5421D73348ACF82170B7920B1B1EFA0FA84366ABCCA3103492EB42C459102716DFBD1E6757504C9887BB79FF48318568660260EC9FB06F350ECE65EB4A4EA86CA8F611C411F0CCFF828880001CFDCE63AD672364552DAE0F0AFFCDB170AD9E586133066072A562C92F9EF155FB0399CB9862D4E64A492A59D0183308BAF81282FC5B8D0EDBBDDD127D32C31A11A7A0AFB8E26E45ADB605A430F64E4A358FC0B1D07905A5DEF950A954845E7E71260EA10D145DFA",
	mem_init0 => X"09097C58FEFF5104920F9B1DF138F74BF5A16548FB714EDD0834D11A6087F783BE372869AC5377B8AEDF7D57DAB5F61AF849BFD6B0B36A9B069727A047855DF224A59241A597DCAC6504A0681DED747857A8FF965CDBBDA00A1CED4BE807E090891038F50B419250E0DD8C6D59A611C5A33637891A7C1E1A557CE08A454A28A825B093EF86EF963D479C391BC5C2F44C1FFED0881C2E5A1682402140D03DE64F5FC2898C4A89C2F6FFA4AF0D8E97270F15FBA59FEB70A72F3F2AF873894AE48FDC005FCA8EADBB369FC821F2454900EFAC7C2EA11D82E2DC8728F6D3611FE387D4868446F778CEA1408FB59E95F14BFA5B9CD3F45329FFAF96C13AE50C71C886",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y16_N0
\inst29|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"04A8448B8997E35589DF1779A3609DA864897159D7FB0A8F6F0EEF9CEBBF8425D0B050F684C3546E00B7F4936742EB95163D80E1906FFB5E9AF05577F9929CA581F78D0850438358FF5BB5616225BAC308CE1C3E42E43F82FC0FD90367843EF6422F8A7300FC3F37D0B46582C01FEE5068F66BDF83273524C082AA604A69EB688AF5C75BD94E2F92F00320993D73F682F9BCC42E9629248FD4ED00E75D2F1F97CE921CAFF3FD697F7E4A5DF3CE901463C882AA3D050D7D23033FA64147AFEF39B4000C80ADB9C4BB426FFBDAEFA9FE2DDC5753CA052608C17A247EF5D4FEC75502CD9038D23F6CD2A2D8CD35AC1A5CDDA6B9F5D7050589FB129FC3C27BF34761",
	mem_init2 => X"28BEF134D46C3BAEFB8DA08A08365C12AAB779A877CFCFAB4A30C54DA0A2F3EFB19BC67251A4450B5D609AA083DF6509A96448B311E929E49BF77D1833A3BC738E76116C6699370A74BEBAEA0730402BC20FFC49148655B86126E9182D6248D1B4A8EEB5E3203057B7D9237D1772D6FEFA716BBF3243EDEBBD646F821DBD57B3BBC1B53805F049B7A9C4EADBC269382F5829C0825BCBCF2C18D9322135D005701E3043604485366C2DA79DD81425151AA493ACA845C570CEBE9E1896FF47DD2FDE7EDEB64DD67005DF91DC5D54476C54522008FD789831507017DB36BB488C1D9E352EE179FD581B69B833E19674176ABE19C9F269B7FC6E1A5DF752AD36A9CA",
	mem_init1 => X"753BC3FC67147A6732507077BD7951081E800161ABAB22B510AFC9DBA2694CB801AECA3AF6E980AE76ECDB27027A67C913F3D115CEEB368C1FA2418E18081902D13153E1648266440263C35C2AAD6BC2DD4D5C9F2CB2981266ED7096358175A9E245E999F1B630B53DDAEB9090893231251367909D8D644BB8930A17F8A66F7A00D55E0F671DB537E0DD32E1DC52AB24E8FA7826C72387FB3152F4F403AEE73F8FC1C3690E5E8E1EADB96ACD8E147ED201BB8F98551B84DB78B94248F78583DDB4B25E8C31E5C7498B1FEC88E27FC1CB5FDA01E61F9C31045E3182488851531416481A6D27A994724A789F5103D5529ACD799A3B96B816ACB454CE48ED78E335",
	mem_init0 => X"3244BBC39DE7BC8406A98FCDCA9A9871C7204CD928F95FC151A51F6374378E2317A8D6E4E1E4BEEB660C31CD8A8BDBC2C1D355182C636C982CD4BBA8E1E271A411673DF2C337940D8741B715388A903F7DE600835ADFA254EEE61DAE33143A1EBA5DA0CD853B2AD0C5A465EB78A05D09F31F838E314554D514E00FB50F4BA1453AB0C50E254B7CB0F537E3C118A13C79D09F15321E348DBACF14A27920B61D058DD9834CD70A19C6504529B52917A8A41674A8B3B86120909B9FFB3F100686520A739BB778455EF1B5A97FABE70D2B730226EBEBCE5A71000E4550A20A194780BE3CD98594620192EBAE13F3B6F456F547A54C9AEFED46F9E2204C263E4DA81D",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\inst29|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FB26DC3B5645CDCEB876783972EA2E63C11EA9D281628ADCB697715C18F76564CC5739D3A457D837575A6839C3469D39C027593782F4F1AC178A6C61BDCC90AC29F432EC2F0BC6175D92A2F411D71A10E4C185150F41FE112B0B98085E4CE108C45DEF779ABD432317774B21ADF0472ADF81E97AEE84996627AF9CE8E5E5A98F411C70E4A3361254C5450661DB0883181BDC37D6EC33BAAD915033CDFA33450306EBEF9A9D25B5DC71B42275B3353B1AAAB02F1138D30C654825793C22552623833758232C2130B9365200D82FAA9A0DD33DB374E9F51453439AA99D82CB2E220F1D87F65F19C3CCD60D5B6E574F42373E5489DDC1CBBA1BE47E10E24F372199",
	mem_init2 => X"4646849943BD01712B5F294136444413D9CF0464AED405564FFB0E052FDE3FEE59D95B8FA675542E977351BBEAADF86FEECE16888C80ADC6BFD420C9FEA8B33133AC7B28FC2F7A9F2C8A55DA24687F9D6CEDCE8A0A67EF75BFB9D775FB6952356A3E339E798C7C74A0690BE371F3AC229E72562E3D8918E6BD59A41E40BC1739E6D64658282D8D444148B9C17ABD94A91A0D9169E46EB3D6E46F2AFDAEFE6F9745BDE3EA0F2A5C7D65AACA97A02DF5BF9F49F2D33C259C30680DEE93515BF0CD4D6CAC598E8562BB50C8C3FA58A759E43B7630D42C8C380A04576E67B551BEC3F41B56FB8412AA4525A1050660184993D6AEAB73A7E540EBEFA2D7AC196A0709",
	mem_init1 => X"9F0418165C53E1D93F3FBC20380B7F7996D64AF7C6313CFF817039611F08F0A3AEFF6B25955B093BDF90B6AAB4962A6065AC5E631E9A83392A841008C747EAECF8813D95D812ACF142C75FD6255C12EC81CF163326D49E6C01014CAD0877E9DB1CBEBFEF52049ABC942D7DEFD4E289F081EA63A83A7E53D281A0AA49939AFD89224CB1B4A58191760F22FF0CDF4E22DCA16C845E3CEDE54150666AAB8B72E428B23857205348773153DF22FF8D89083C5D4EB308A888ED42AA7681442C9048D0B5B4A9DC3C1DEC7CA526A3E26130DD26063AAF845B167261E0FA483927603E420D3447C39347F98054EE5CD8D7D56C7151D51DC058A541FC53C65248643AB3F9",
	mem_init0 => X"100038174F908B549DF56341E7CC3579E87A41694054639F6E3FC212E72DC33D7D1FD7B3B5A9FAF9BDAA4C0E28329BD1E891B84A1ED1B58F9482785A6B87A77ABF57B6584F22D7685093DA118E8D73D7D4A5FF210493B6EB667B155448CFF9CAA474569B9A968956426B317D01D0A8B0FE49B157D05B10BB42217FBDF23D68EF90FE00D8D7AA4B708A78B1B737D1836FB3DC39ED8F4C2026AD6BA7FBE0BE4F8183E308B60CBFBE540E7FEADF575D4837D7F197C11F48E39DA084CF21FD3B249B4CE0AE4A86B2B96358E6196733FDFC4E9EA594E460AD690D6094B4D3E115F9C49CE598DAC9D0408903630C07004BF339540B1F9108121E6AF7791DEC5F87C15F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N16
\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|ram_block1a49~portadataout\) # 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst29|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\);

-- Location: M9K_X51_Y13_N0
\inst29|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"189480136D57549A71CFBDF29048D24B1A82001E2474F82F7779801065C1FA96573EFAEAB2C1B7E5204604717A61FEF8AFF97CD9F731192D5327700EF3404B1395C31A8E282FB9C594D14193C14D1B304686A9BB148131321A2307BF360E7523C03B71C9F55F131588D4EDE8390648F188FFFD647CDD27B94ECA39B580175202BA76A0F7242F30064AA2717F6F67E605AE52F833156554D03CB19F58CAD790AF6BCE43FDA6C53F68507DA912DF92A1FFEF387684D054BF857BB6E04E361026F3482267A968F6C6046AA1AAD7E3A0882BC0E7059D93975B130838E473885C4CF5DB7BCBB6B248794FB6D653A0EC5FE25106391B178541223AA727E1134CA8532D",
	mem_init2 => X"9E27FF63EF86E2D7A45FF9FB5035A8C8B9329394030311D08765123723E4834F4A2E6D4604ACAD5E5C8CF334773990F30EE66519798EA28CB8E14D58C5DC8D2F9374CCFF7B9BEF32B55A62160B928469A298F1051B29C103D0DC773864FB0410EEF17A97D433B6CFD43A6EAA84B9EBE61BDA3FB5EFC48FA3ACE8AF7CD9F9892932712027D9CB77A5620F561B0DA89F405BBB7E5E28AEF79490DB3749DA330A1F4FBF176DF557DA0CC1B9C85B29086D1CC09FC3CEFDF0DAC1186E827E13BF13E877251FCD88C89807C873672344311F17BE10665A1038F2E75EA711693B354C3645E2D2FFBCED43A3E40D88E08D57A4280C4EFD4BFE4D820435FA295AB1ABEBDF",
	mem_init1 => X"0B5A38985C01C5C3D31ED3CA531945D32E95F01C3303E7D50B997EB17D36EDF310BEB5AE705532C0940C16BFD37112DC07991314360032BE3EB9180AECFB214375CC240A523FE87A96A7B62E841C461A84E8141725FEA4BBED7BBAB5906F4872A403EB993B2D9803B612F5E5E21E06F86BD40549EF24F1123EDE353A211BC27EB3E6F8D3DE608DE5B1999E141A80EC06FFEA9AC2972242D8233C7B11A8BE14B213F6AA7F3C18295843A1A249554F0AE98E6BDE07E9F23C2975DDFC1E687E4CC0812C7E8EF02DA813ECDB136F40FC5639AC82430A07780934D6E017261661D1091C417217D5E28F63C1045C5BB912AF1F03042B96609F9874219A85D5BF387F99",
	mem_init0 => X"6186218F4938F9D99C657A68C171AF30BAE15140EE1690F85C0C5EECEB67F4DDF8C6A0303D07965CD494A6F4C911BAA81A781EE26ED6ABCC18A1E1535DD6588636CBC2CF5892AD56C4854890CEF3335AFAF8032212AAAE8CFA1CDED2B1904E923D0D2292C52EEE051DD71085526E65AE285954CFEB942365ABAC48BC1AA485F9C24A561C64CB495C7628835D37590C34FA05E3AB2F2BC4431507061FE0EAAA6AB495A11F607CC8823066C1C0045CE34F8C9A2B4176D69A8EDE94F6649F408C04CA4D6C918AD9F4EB9152101D6A34641721AB49A88DA1FA24729A6251FF89BEC5F63F0B7466FFC022BB975A17048F69E7048A2BC11B726C03048F60B9EE7E05F3",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N2
\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ & ((\inst29|altsyncram_component|auto_generated|ram_block1a57~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\ & (((\inst29|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~48_combout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\);

-- Location: LCCOMB_X50_Y21_N24
\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~51_combout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~49_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\);

-- Location: M9K_X51_Y18_N0
\inst29|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"6B139C26797167B37FDFE4E039F80528A21B3AF0E202431EC83F320009133E270E403880FF5CFF01E64110FDABFF1910D8B9433FCFA73221FCE13EB371C77C80B0AFFC03398008A241FF15F80E1DD319FC3772F003E33C3B0E317E4CE1AF250FF2F5939A83E7011C4867C3112B3612E48EED1C63F1B9FFFFC02D1507F8FED3902CA7020065A24B1FC87197007CF588C7F168603300C23007E7C299EC3CC380F4B174F30E045D7E81E16539075B62258998359E5C3F8FE5E6D603E3FD7F76F3BFE7BDCC804EDCAD07449DF2D998A5FC62E77F99E3D603E1D8B094F1F77E330080102142030E01B4F1188DFDCFE32099E06623C9983B67F873DFEA0FC0107C8D33",
	mem_init2 => X"8033A5C31D897837C2BF81F09E2DCF99E7D9F8510BCCFFC3BC373C3372C09C0055EF5599C01E0030AF89E3F12757FC990F2E7FC7E141BEBD3DB07703F011AF4609FC0318AFFD99F345DBF9BC781503C7631C3FD9DDF4FF0FAC51F3861FC6BECC1DFC1893DCC5992F780EC1C6E1BB154A693407192C67A0C0E784C0C14D081093DE34E2CC67F8AD3BDD5B1F9DBF42C0627ED79F470A53EE6B6B43E0D20FFEF2E7671F5EF0C6418E7D9AA01FFC3EA8913719BFAEFDFC10FC32F3043B3F300F642804CC8260B1208F1DEF9D623F119BFFF098D0FEEB6D14B39F990054EE794F8E98FF9DE000C75A033F3A13FFF00FB07F9FA8253F07D91832F0F336BF7FBE5F00C3",
	mem_init1 => X"C0E28CFFCA6CBFEFFBB0FE669CA8CCC3D81CBAFF633473B33F4E077181C280FFCA7FBFFEFAAFCF461E3AFCC3E81F34F49F0DF4FBBD827F3CD1FE4EBF7270BF0C03F3E6533D7B6207E8FEA4C43C7D473F018E3030B1603E871C8FBFDF80FD246DC668E202E1708FCAF8CC6C471FB9DD840DE01AF0C60E3C1D41F1034B4B460FACB5CB8C627079014C7FC683C101730CE0BF0E337F9C13007785021213E0F51CFCE0E0467BFFCC04CE33337C03BD0FB27FBE10E03E57BFF10A1FEC08F3730EBAFDFF3F0C0B7EFCEF02A30F3F1DBD93A7C2FAC73CD80CE17032078DBDFE307C0E607E4D3000BBCFFF7F9CD3A184BFBA753B970FDCC39F0E5D7FF5300FDEEFCE3000",
	mem_init0 => X"3BCDF0937E1FBECC3E9BFCE597F003351F1C8A62F8710F30DF07FC00426F70931E0003ECB40E24DC2898C290853DFE64FF21E3D81F710100987BFF9E800E73E581A78CC0C12EE7FCCC7C3C0E8FD904C709FF813F39073FF8E80CCFF329DD18805DDF2F3D413ED800F8794400D8C300887BF1001F913060A4190320D051B01F03E93AFC03E0F1467135C300BBAEF8E7FC0673FF1B1274C0C11DB47CCFA0E07803FE39467E20FF1C37D71CFF3EF620F1E437F6FB4DB6B4777199C3877F7F39660F9CFFC0AA1F0D0367FE00340940D0766F0E4481E1A460C87F073D66CE917C3FCE002301C60464100C4D77769E71872380A7007F038F07371F08ECBF62830E0003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y21_N0
\inst29|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C0009F073B7E61946C857DC060CEC33F3F8727F3180F01A66F8DF880F70EB9076A57DDF315A8E70F1C81DE03013306FEF402E03F0ABCFFB1F6950707ECFD4AB0C0AFCFF7F988D63FFC73029FF07BFFF37BFFF9810085C6C3C0EF26323B6E1EE23BFCC630FE600C150040003360FF614F708240F04CE8C6644B4E7F4333FEC23FFC7C1C1F067000E31CFFC3E880A380F8FCE83E2518F0FE9F03FEC239FD0260FD8F8020903FFEE7E2E40101F8FCFE9245E481FF6213BECB3BFC0264D980B03FEE0FAEF9EF0E0091FCFCFBFE22FB09990781AEFB7BF207FCC21F001FCFE5AD416FFC3F98EE4EFE9665030E1D9E19A6FB58F2CF9843E13A00CF07350161D83F0BC7",
	mem_init2 => X"C2EF64BD8C345E06276526725F27C62D9038BB00817E617171AABE11E26864318DD0F3E740A4748E5BCB252D800006C0807F79CF3F5E79F966ECFE370FD00F7F4AA57BD35B7B05A2F41C06C8F09E9A81F054F581E2AEC8274F130A7FCF275EE2330C62A7011D004870189A8EFFEFF8518F12A76F08F7657FA8AB679C31C0A1430781000006311B707BBE38327D8B016E08CF00387F7D634319C0BDC830B060B204B1183603BE3DF2FB7E5CA870DEC17F4F5B4326D9BB50C81931E0B2C03000B607DEBFEEBC9F79E474CF85F87FDA02E1F8185309087166B2E0F80030CC86BCE6BBC4B9B460EF41FE7CFF3B609E063D835AA1C1F307E080EF2773A9F19CEBEDB7",
	mem_init1 => X"61CF0086FF7EC3C31EFC4CE00098100A5B000000C76389C08D809BAF61C0C306CF3C074D0D0FAC75001110820FFC3007FFE77C994EA35D2840C287C0033C077C334FE7B138D3C1708678300F63C7C48153FFD968C173C70FB27EC3601390077B9051419F0BF6801033FFC0809F4978696E67D8E03E7FA3C4E41F737E9036127CC1E6830080CFFF809FA1ADE9CD8FBF010FFF4319D000E10E182A3E03F540010F1E9CFF0669421C218D9E0206B47890F56607C3862BA5107CC2F430F78C880C2D00ED2503EF44C24118440F038733F0446F8D0E91E90B38FF780C001C78F0D62B89321F0D00E8810327182A830635FC116A0E400F900F0091F80215AF8833812D",
	mem_init0 => X"1810DB008BE3DC829F7B83065102D133103F009C1B8F140F1D374CCD1A8AFE1FD880F8C29E83C141859311209D01008E41BAD1471F0231FBBA1AFC3F7B8EF47CFFBDEC19BEF786BF798CC087036C5F3FDC4681F8F084DE052C66041099BDCCF9382583F078FEE0CAFCDFAF9F1E46CFF8E13C3E0651FF2BE73E00FFF2F96233F09CEF00089162119CB789183BDB368D4817401BE142140C67426281331FF90006701C5D00F0CEB926385C72F1A348E9E81FA86EB7E745FC77D91F831FCBF9703B32CB3C241818A4C7214E1534F564327DDF54FEA0FDFC83F0D83E1B2D3EC90C31006FB98791CB81B891BA585FEA1A6FD84E7CF378EDB025CCF27B3D4C044D6000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N18
\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a73~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|ram_block1a65~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a73~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|ram_block1a65~portadataout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\);

-- Location: M9K_X51_Y10_N0
\inst29|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000092689F61B3703DB5CF20867C78C2423EC05321F0C61CE7E03336D8FFDB603F89B37139B1911829FF6F5361FC46C8408B4A407FE0A736FFE6E3200FF73F609F33AF0D05FFFA53E0F1C72742BE8A006DFF059F796073808EA13F7E547B0EC96AE090B66001FDCFBEFEB11F21FCFE64339F00808D6A77BE5ED271D9A200FDF03CEBF83F26FE1EFFE3FF01833E8000A18C6E763E1746F9D85E06FD41E0FFE3D69C784D0710FC01E7C49807F18800FE585C89EE6CA18EF500FFFF030044F51FCEB0E0",
	mem_init2 => X"67F801F9E975F165FED878896374FECDC8A4877E27B23E3FEFFFE6007EDB07FF7ECF23FFF23FF89C078CEF547C24A0ACA23070CE48ECC0808572039EBCCBCF7F821CF889C78EAEC8F9A7920C8C3188EE78AC900001CE382012F030FF8838FBD0E78AF9C8C1F7972C5D4FEFF01309986187D9201E8BB00FFF69CC7BC6718E997C81E3FF6B7B3F4EF00301806F88D9390F40319F9968487EEE038E8DF4FFC1668633C147700786A02F0E09FC01B13EFED16B7BFFE7138D8EB70541FE1313BECD71088081A1BB1874F5022920FFC8CFF7EA93B19E6FF5719B73C541F3CF3069938CBD30F66EB920380B1F481F2192F0994F0D7B01B5E0388F86B6BF83909B846880",
	mem_init1 => X"EA3FFE6DDC7E67FC2FA0E5959D00F83A077E66232A7FDC988FF587E031378CFC1FDBBFE8901687A4DA00B0CD21C066BC227BF80EFF3A7E10003E00F3FF5A07E01FDEF82B2601E1E52D8FF640E279C7357F1C0231C7030C27F08000591FFDD0E226FC3C1A0F801E41C671FF1101F602302303007FE3BD006CE0E1F0FF89F0F078F6430DFE0E234D9689010230899E60C4009C86862022702F8EF01F038140FDE004834950821C023F18BFC1C30FDD5A6BCF9059D73EF000BC0FA8FFFF0023CF7F0699811947BC83600F5D592E209061F27FF003BC4B480F3F99300EF2233087A56302CF714EF00B7469301C42AE9B2EFB99637C8F3C2F0ED98CB3FFE11203EC12",
	mem_init0 => X"7EFF0E6183183D43DAFD8830B82F0C9E3FBA0EE64CF700FF1D07E6C0FF069CE8200CBF6799FE880DF98E00D021FD020E7CB8387F9027C70FFE1B9E9BE258BF673E272AA2FC0E0800437A0D0FC35F03070527C48E72E2CFAB1FFE20631E017630FF06FB75C47EFA8DC31C7F073B07E49F7E612EAB030F1961DEB977E9E04CDFF3149F3A8D270D3F1FCB03E50C062D0D307E0F0E21DEDEF641217C47BF3A000EFD460E7E1F6F82040D1B72BAEB233E9AD050A698F0BCCC7D7A250EF71B86C1FFC0DA96EA3CD5768B8A99F3E8029217EEC4CE33E3F8E18C3A8887018FF9BB72F79E20708F8CBF11CC3CCECF41CF1F8C66F0187EC8E5DF00FFF7900FD3DE70330200",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N20
\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & !\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~53_combout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a81~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\);

-- Location: LCCOMB_X50_Y21_N14
\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~52_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~54_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\);

-- Location: LCCOMB_X47_Y53_N16
\inst9|$00000|auto_generated|result_node[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[1]~25_combout\ = (!\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & (\sel[1]~input_o\ & (\sel[2]~input_o\ & !\sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[2]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[1]~25_combout\);

-- Location: LCCOMB_X47_Y53_N10
\inst9|$00000|auto_generated|result_node[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[1]~26_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & (!\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & 
-- (\inst9|$00000|auto_generated|result_node[7]~0_combout\))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & ((\inst9|$00000|auto_generated|result_node[1]~25_combout\) # 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datab => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datad => \inst9|$00000|auto_generated|result_node[1]~25_combout\,
	combout => \inst9|$00000|auto_generated|result_node[1]~26_combout\);

-- Location: LCCOMB_X47_Y53_N8
\inst9|$00000|auto_generated|result_node[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[1]~28_combout\ = (\inst9|$00000|auto_generated|result_node[1]~27_combout\) # ((\inst9|$00000|auto_generated|result_node[1]~26_combout\) # ((\inst7|$00000|auto_generated|result_node[1]~6_combout\ & 
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[1]~6_combout\,
	datab => \inst9|$00000|auto_generated|result_node[1]~27_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datad => \inst9|$00000|auto_generated|result_node[1]~26_combout\,
	combout => \inst9|$00000|auto_generated|result_node[1]~28_combout\);

-- Location: LCCOMB_X47_Y53_N28
\inst|blue[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|blue\(1) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst9|$00000|auto_generated|result_node[1]~28_combout\)) # (!\load~input_o\ & ((\inst|blue\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load~input_o\,
	datab => \inst1|disp_ena~q\,
	datac => \inst9|$00000|auto_generated|result_node[1]~28_combout\,
	datad => \inst|blue\(1),
	combout => \inst|blue\(1));

-- Location: M9K_X37_Y24_N0
\inst29|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B240C0167036BD7D2E251FA5FACF881FC7222B7B7B7FA147D492D4BC78EEC1CB19846AEACDDC118BE4FB7203C853FD5C6A9B2DF2B21072A190B0A03A5FD7CB5D08AF1808F0C46DC89FC988F9698DDE94053465D70AC4D64D94AE10A150CA38A239DA42367D472B96127D8DEE295C77FC99E22E188294C447F6DE586698B84200D8B1B4757A409B3F6A5C928AAAE56507D0835AD83E75C0F87EF517A8BD77F4F4AF69F2004519B1AFCEEE88C5E79CF1D9F44C4EAFD770B324A39C767683276D8E18DF907159C2B7909D9DFB056B78353778D688ADD0659F7F62043BD17231E2BD9A16E853C8E70FE84C87B2C15A03D4C1506AB3E81D370C61BE40BD7BFE780AE5",
	mem_init2 => X"648F2D174D2D4E4E938F661D37E130C2AF29D0A933566D004985794A6E67573173CAF73EB5D4B2491807477DF90B6E8F78FB7A97C83C9F0B0A261279436EEA6FE9C5CFD5BA6317566188C820077105013C4A1ECCD089483B3E98FEE6F2B43B59327EF0B83934AB1787E493E7A70A56656B6834E49929DDAFD7322B0395278F9E2DB9CFBFA19949CB15184ED415DC5CB7BCFB9AD65959A32604C7E57C0C987A07BC7ABDF0E9CD5DA2B94CF1B6F9A6F3412DDC4C5B7BD547E94F173815EC1C6422FAF475E9A19C377D396D73E9A5C370705ECCD45B6DB96C7329B50818F0E31CC20FC28B181D311F59640156FB0A33933A16DB4D114E70305C04B4035823FA0EC7",
	mem_init1 => X"7FA218FED152AF56C66039AF8E0B9FD2B0F7EFF2F3E6F2EEF7B19219EAC9D483333CB4350820E02D43E98D812590BDF79C093ACECD0640AFF5A1CA543F0D5190FABF0C7D818B0C8F16C6F405D3AD9B195A18F9AAC96E56AAC257E08EE45111F3203B830F6605F1B0F59EB6EF138ECEF359E20CBE5C3F5BF8DC4858F3D3A9369286FF03440707B2EC415B23AEE24573528889B2BF340280003BAB0298A328F365EDB4B878C3EED60ABE6EBC3D70DF4EF7A81DE93670A63B28F23AD44D246440F320FFAF543E0CA8262EE75D1756F120D962F182D871F9DE521A3BEB613FDA3285F5357B029A0F3C09B077D8CEF51B1BFCE67B7FD9A5015D522B684AF900088090",
	mem_init0 => X"77984B1F3494C44F68CE765253F0EAAFE4F0F01FD63912DA81264AC4EE461B2458F46FB4739256D8058832C7B858FB6EF005CBFE864FDD69D3D9A8DBF88B3B9346CD5C9207C73B1140B33315777C7603F9BA633472DB574C0A9D2AE42DD7A85F26B7D8343660D2999A457914C48895B65F818C241668213DA6EF9A278FF426ED0DD52D68F647ADEE5EB0EDA894162719059BAD97CCBF0AC2EC46EA397E1EC0D6D0054780D3AD3888DEFF04F42361FF0B89270196A1A79435CBCE84755DA002F849EC1EE44D307A4DE94CEFB21FB993AF0E673EC5555E7ED93BB56C41466FF1316322A9CF804F6BBF23ED60FB07F1EAFE3559249972E1410BD46CFF4FBB803AF2",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y15_N0
\inst29|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"EFE97E43E7A80DABD05519BF7247340EA95D2DD07BF4A909DF09153A73CFBA9D440124DA6AD05361B833FE851639207EB10156C85A995B195E72FFB7E8D48DB8173D14C895955F4A89CD9020D278A364E6229170CCDCA12E2EA24B0A6C215EC0BA3D69E07BF064DA3B70327CCAD3EC7FCA4784845C0B002127E9BDDB0F639892EFEC22D857AEB1403AC3357EBE8FFCA9A19B9D610CAB6F6CAD1440A00E6AC8DCCF66AA6E380B0A3217E374F8B3499B366118F8901B8F54EAAF4171F6BAA12B6B61BCCB01F79D2E92B9096C88F85B2990C35A96187477449423235B2727A134FB332240028F366EDC78DA5BFD43E42B3F3186A3A80265F1BBA15C32A95A11177F",
	mem_init2 => X"5011D3AABB85ABA895AD0581A5A2B6BF5EBB2E97A2AF0F8E7EE08B5E18A23AA80CA78B3E2C2D46AC1E306EA1E4C9CB70CD5508DECED8D3AFC29AFC52E464D9AE85597DD059E23E3F6C7E3A823A2B77FE95C82416551B82E37614F0C1D2C0CC7C81963407CF433FA2A4D69C2154A214D6AF1BF93C10D9D5BF6C9D52149D37507C5ED5B70283284ABC72E3C48EC96AD2037E1F6D59F68C8BB9275B96FDA98731566E696C22C18C47D77B06ABFC161B563A232755F4A4169310BBE7774159449D195E8CB4BF3998F17D3192BC6942BAD8C756FD1FC96622BA92CD373BE64A245C0ADCE5B767144A114494F37C5239742AF21B9397981BE4E3404FC60E71710526EC",
	mem_init1 => X"09C70D1B4E40DFF31EFA925F806C738E968BE1E80DF07E632709B59F6887C100E57E90A668EA649428215FA81BF796183035AD655D0E9B38A8D2BB89D09A0A783E934379118C2786F09AE3C598ECB819F7DFB54DD454DBC244231887C38EAA1125938536F47E74CA9039CC987E0B0990078B87A731BD46D4F1FB201F12DFD0A483EF6566A0662655C3F533D7669B6132804FE1D75A68C61BDFC99DE0F3E14C225A83ECD9AEA531693530D3D37D1693D7A87FD004D9C692B2873FBCEB926A1D785BAE131ECB50AE7F511DA004CB7E50060D13E5651835B8E97C2BEC8DF490DFBC25E5B7D4394B44E1E47C45D586E318A4D6BD87A4F72F0E9E36223EEF53B33F1A",
	mem_init0 => X"3183DEA9D804FE0ABC9BF736DE8F8196BA331FE3DE099685D199D22B36B225B497657D5695BB017B557A004CFA9C2089C28F5D1900E095100BB354056A63BF2F61305934D21357C8B93E7B2F71BBD8EF868BDCC489DDA9C29C09AF1675E9B9716FEE266C1469ACE7CB4602F5212927928AB16F5A1CF2A3BFCD02CB7471EA766042BCB31CC2DBA242C768ACF19E4633F0374E051B8FFD6EDB072DAD3D526A3B8EBD2988A35D6303DF338CDFDED03E0D4BF4DA2BD32D471C1AC8697CDB760C122A22673101CB20C8766A8D6EE60F139F1B39F7D911E3CC719DCAFD658B03D71001C0461356D7DADC9DD6939BDF0BFEB15B8BBF0169F713E19CB909FBAEE8C2DA0B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y27_N0
\inst29|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C4D89C80E6BD946845E77F0DF1B5D194870320A82A63C3C8BCCC4DF8D4E9D4EB032D536C6196CB5C2121C6BB5EB59E38635351AF97D5D14F0FEB782C123C665E436F7A694EF1CEB29E7ACCFC1C0251A63BA19BAFF924D19DE959BBA6637226FB9B7725DD489AFDA777A906B582B459B4D1F1EAF8F9F79AC959F4AF47B46DB1230C067F1105A1FB81BC8F82BB55870C101AB698CF5A5B39D9B1EF1A8642C3A4CF6F72471CBE3A63C7AA7D759966346F96C882ABB581DC619F85ADD921709287DFB9DB4D2D5D2A6F1DCDB9CB8BF3FAB437748B76C2FC9939FF5B452C6DDB6775BE875EDC79CBF774F6CB8255FDE9DC8B1B39990ACD9E12FC2A0065C368C7DC2A8B",
	mem_init2 => X"3930158BA7534E9CF89F4DCCBD49B7AA93E8802BFC46BD33C49E6DBA9F2FEA3CDF1FF6C1B240BC8FDEE0080839AFAB12A296D93827F64A40E8B5BFF6DFBD6A9FAD3268DC9362B0540C452E628782BA9C1E603C8BE945E05433791C0E4004DFC52E2A509ECACC955E287FC035F3BFB7EFB6F959C940B7C551C35099D41627FF27727AC9CC49CE4AB4CF242DA864D34DDABA09432CF3A25947E8319719401B873194891572B7B23ED03DDC9A980107F1A7617F73A626616BBAF4573CC79F4247FB4EE51E63359B8C99008393EB24B7AF895763109B9EFB55FE5062473F32FCEB948691B266215B3C8AFE1A4E7247A25AF0D2A2ECB7ED21F8228F8A5B3A3E35BFDA",
	mem_init1 => X"52804FA141F8FCE7D5F4882AD560015779D1188F8EB1DC79BA28E4C56E29956673F5E1C90B441878DD39687263BC60D2637D59728FE285F33B4E0B9B22AC210EC5D0751FE5FF3C7F2CE4C6DA90D723A6045860737DD325AD1524A17782F8073010CEE93D807C77D512A4A077154D48D164141AD750C2453E6B07E9C9FCA2CA5230405B1504B4E2BD1539A1EAA54F72A4A82D4C44E1EAEF90159BED1772803E47B75FD56B2782EB623BCD1DE41E112F310692439EF2B3919D6B1F9CC83628AAA239B9BA4E72599CAB085921CCBFA3742B39ACA2031ACF0AC9A5CC81E5C972EF86BB1C3DC16A74FA73D69DDD5CBC59D1CC762E19D2D13333C1511B3EAD17133A21",
	mem_init0 => X"E23691849B6E6229868E0059456D1C476ACE91761525A9E3439B04F9409776D68D26461536DE955F6738A474D8C0666E94A5252337E7F12D00CDBD09A60709D027E7DC7500455A1FE0FBFE0D74E09A13D39209123A90040B892F0EE288950F14000D3A5F62859F736AF94463BD545ADE8FE8D8D2BA1E5F29B985D0AD6D9E15F1C967FAD126792B35388D26BFA1E21981913BD7D99275E7405ED734F3D18780158DB8EFCABEE1673EB1C34D83BA5E90D5270C367AC4C3BF2B47FEE3DD362D3FBA809090A3DA926EC72BA26737252052560CF625D2160EC33E9DBE25DD529C3E4179DC2DA7C13ED5E8E2528488D33B60A32663539F322ECBC91C5FDDBE4CCE3F63",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y20_N0
\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|ram_block1a48~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst29|altsyncram_component|auto_generated|ram_block1a32~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\);

-- Location: M9K_X37_Y14_N0
\inst29|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"BC2687D45C43D76206F23BB3504011CFA0D3B4AFE11212B4B18F9953C9C7D6C87BBB187992A79D15C86BF4FBBC7DAF3DD5815AC40890FF82E587D71D04150A336F1EBF9CE1122142EE30AB511390B73681806B5465DA486502638F5BEB0D002B48AA3BEBD7D1A4F548727619FE02C02A11A131E5AAD39BE56BC2C4462012B64D8C36E1AA8CB7425FCD1B61C72196ACAA9DE82F487AAB2B204031FE13E2CBBF7521E766C5239189DEECE18D19C63213A8029C8EB892125DF1FDA0920C8E16E6139D8AB6FDE2A7E80E655F1EBE966CAC4198277B7E77FEC06D970F4A9C07D3C5A69053FF4601879543E0C7FA572006D3FFCB23C02CE18F9A0105995D41ABD2A05E",
	mem_init2 => X"40BA96B84F85A5CF8ECEC4FAD0CD818AA2E89DD582B1C48075CD63F2E3E7567F80A20481C383CD6AB90048A1A36D980C0BB5E91A649254C8730A507B73D8D3E3581EC2F6BBCA03A3D11627563723B9C09270CAA5F1F02AA6044EE91CC8CFD6E760BADB040248D1209B3BFFE2D9D0145CAE9A52F82BB56EFDF9E3011E0F973C70C1D380E6833F8A30D04CC0694B6698AD4243BF88DCD2C8057C074DD65ED90E812BE05041EC4C638F346C7F2FE1369828742257E3818139E5F04A702917FF64F6AD8B0E6161346D0601EB417286732A30FEB4DFF0C4F06C0A57A67423D042107DD8B3752B77AD4875BB0497ED126370A8752BDC879EAC140C2E73DB8616D99058",
	mem_init1 => X"ADB1B8428706C32957C97D8E2D6179D41567C1159B3663A8881E4157419DCB229724B4D544892657D419701CA4616FE9391B18D7551C2CE284503099838828C7C0069FF0D61AE3D4196FF7F6CD2889EE9B6F7A5963BA4835EC3260C8639EFB486B012C5844F7294A53BD6E27F3DDFBA47A92E36D5ABE41FCD1F7757FE01099D1DE83BCFDE64C077C2267B0F6EB69A36D11068106E3E14659B8851912A43A8E9A4AEAAE0893D1CA8C1600D27651A4502AF7B4D2ED7C15EFCECE45A91F59158DFDAE0296B67DCE61667B9BC23071F0BA0FE39EBF92DC3F0B102F17F66CC1CC81E66E6D824F7B3648BF5A6AB656D3B674F902D921F0F9CC799B195FDB6562BC5FEF",
	mem_init0 => X"12D7D8455BA92BBB88751F8ABE765238DD3FED3DDDA4084C23A7ACA0FECCEDF4FBC601B5E01AD23A25A6B1470D66A92BC32FD8922E230F4BAA453EA6CDC191A03AE25EE29E18FA2BA7FB2520814C28BDCCB9DE13D918578CBA709892749F5D5B2CD0FEDE236E72C63457F51C66FDCA07F728CC3DA3124E99DED81086633AD80FA1D20CA09817F5AE0B47401EEF4C4D0F44B3FBEBC53267EF6990A4C7815041E94EB0A45DEA83F00CEE5CB01E86E02B1376043B56614E42ECE501F52DDE92E5BD8504F080CE11B1DDDF34D880D4AF72C16476481B38811DC1303D590AD9D48DFC04BE984AF8621DE97AB2015ADC2CA390AEFDACB69347FD3996597A00997DFF20",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y20_N10
\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ & ((\inst29|altsyncram_component|auto_generated|ram_block1a56~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ & (((\inst29|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\);

-- Location: M9K_X37_Y19_N0
\inst29|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F43631D0C4BBA4CE57380314DD745EFFDD6CE8B2EB83F79473BB4627F6A62D10453ADB4EE721601CBEF72FC2B2F24FAAD9CFF76BF82A495900A6C42D7DBAD6CC300971E2534978AD4D0F8855151C88A2FBB64DA200AC5DFF6AA203748C9C73C277DADFAD4E6A21991F29B70DA2B4098A6F08CDE3D18E377B0EEF207BCF17AC72BCE60AC32EE1EA28EDB4CF3D5C964880DA474EA00EB0C58C109EEC766282E49B3A0F4AFFFC1259031DF181119F6CBA49EAF4183DF72F9BA883595D5F6EAF6C807CD51A191FF197180DB6BEAA7DE6F6D70AF57F6EDC7BBB68ECBF770FBC6A5A175FB15A1A55373B9025E6D924DD82421F60206A40BFFD4CF3708CDA4669315A1A",
	mem_init2 => X"A87F01F362E4C07696574A5540853C8AC9C473D3F104964D60315EFFDDECC50E4034290AEAFF9797E9310EC4252735ECCF0C16AC60307E7FC5677C884C0BF2CB5AD4E95CFA7956B7D6874C93FCD445CF64328926C633BEB553074EC6DD91D45F61EAF6D844A53638AD21325F653641A2CD3D2A5953015EDC55EEC13F4435DA83193737D31A69B1A53CB524F50B14211D0CB1D601A0053B2827EB1C771070557FDC06262CD194838B49FA2FE880A4A97D27AD5B303F847A45916A41867238A063F468D770A5D99930AFDF077421F881324333A552F3AFC42C0DA6A1EBAC44D53FA60AF2C656CF2B46A1F091AE0CA07D926856B878AD2F7DFD632C714FE5C9609C",
	mem_init1 => X"39080BC8B246F173443DAEDCD7A23887775183869DA23D70EA3D88DD830A7BCACDA9F9C0DD6549890832697543525C089D5441F4E431CF9D340A552A6F659CBCB9F57BBAA7C7DC6BDD430A3E63707F0434FE8BAD46353BF3010EE1F150403EA595BCC216422FBF9B8FE756BB597E8B1133DD70C9E1BAF5709277832A040B93FF7AF095466F989B6072DB1711B8261391BF6B01F3A99BEFD55A5C1173BAA47185F59A7F003157147E19B23583E3FB1C1510D78F68F65F99C8AFC9CF62C5965F203AD3DF228064DC9042053B0F06B0DFE9CAA894D8649FEAE542ED070080FA572E8124EACABD5052B387EBD0A05D37FFB767FAE9CA0FA802FA7AFE2F5230DD8E84",
	mem_init0 => X"84EFFD927DD4E7542A2A639095440A4D01F8F55F4AC26735C8B2E0479AEAF56DF1C1DBE9D5163A0293BE9FB13255C5E49565945ADBB2512507DB8419E9C145AC6B3E5FC41E621D3146B04C00D5922247D3C76004FC5DAF0BE57ECF7EA0E42180D369A8F8ACAF27EA33BBA41AA0CC191274E9BEEEB3115CF465031C7E6BA1ECD2C0B3AB0F3CAF5553E3117C138BD76F452F32C335FF5DA67E8F3D98B7923E04CAFB375435F0EEB21218CCBF853ED1033C7F0BAD0A8C30884DE850D7C3BA8EED591888B27EFE3D00716E743FAD232E998D7FA018CC4952CDE0FB8BA401A48719AE4C3997DD1A6E03FF84EE95820022E821E4605372D28E0D4A65FC67812777AD24",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\inst29|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A91FC8C87AA863F741583BC99A6F2558DA2079C5E1C37C248A16513E78F98DA3CC977637D44F3AC3CBD1109FBF925DB1FCB50324F8416B3E966570C235D787D5BAE34B1E135D4378E4384BC384593A19397C400CF3E969AC68738261F12688ECEAE8354B799EB66E326956683AA14D0CAEE20768DC0349A2034F6F8191BA7FA21849148CF81412208315E27D0436F6BE24C4B3FCAA0E78CA33D0BC86F6648AEE070057070E150945F7C6D2AA0FE43E0C54FD22C94BB80FCC964A2630F06C5B7736D6F31BF5F763372BA07942A51022438F86F8C35763B88B031E14AC6C687371AC79DD2F46A015FAF96E222113CB00B05DD20C117F9B8C831556F56169A7EBF0",
	mem_init2 => X"10BB36C45D4897B93D66FFB780DF0418004B13B58D0D34DB4BABF9AE16D602C5B6F6C469829A633FBF189D19002D10B7548C5E9D031B8F7B2C8D2E5557BB489126302330A83BE91107C75FB7CFFAA7E57536827B7F4A3A5D40CCE2832073402E9E4D8A27A9F1EF8185AC5319AD37929DE59FD061A383477DFE9014557FFD90AE80969F1455ACD81830F3A8AADF30294ED086B061003033E2CB332ADF607BBEBD7F2E1C1847E2063B47C41AF8E84A2992103F557E5CB153C13700DE177F26CC18E400ABAB26B99173E487CAB3FF868E387C60A234F7D3E45B02C6F018B5095B13E6BA54116308D7A913C0B60AED1CC14B373F40CC02C673B80BCB7A7E47C7B3E4",
	mem_init1 => X"53DA2DC3F3F4EBA25CF32ADF7AECA1BA56EE23ED03E9628D0733B380AFEAC21C006C1EE86EAAB9133F6121635FEEA2E755FF5C6C5B9C4C60F0F9C6AB0B110AD1155536818162BBDD16A31CD1B36ABEF9B3EB8AF5392E72B0BF1CA200B9CFE81FBCCC3B830F5CEFE1B2AA83ACD6FC07E50C667A85D102BDFF4DC29BF63604E8F141211597236FCA38ED0B67061EDFCAEADF30BC032402DD9000E186D105DEEC913A5A305AA136EE7A07243A2B8EC0C81C398DEAC10671F2A48CDE28D6EA6233B106691DBA362F013813FC4E3142C1FB4D2E747A08654158FEFEFF439A23D64D86C9C041CBDA07B6E0BFF0C7207C328E3746C2C4988C248938C72A649CD620EDC7",
	mem_init0 => X"6A0C41FF870D58CC00B9FA88A7BBDE04AD7C80264A2AF4BB6081BF597325C6F01FF51BAFB2DAF6CA6B99B73C3740E532F9198A9E9C53D991684EC8D31B645316C4E490EA59BC297E375120C3448EB8A6A729A807C5E0A590AB721458C309BF81E9A4E6FE1642EF191C55706303E6EB78EAB59931E0C50FE63ED3B7662715DBFC160A15C21E4AA038B95F4ABFD115A534FA7A8EDC754AFECADB15A4C9463A4B2E8A45FC3F376D56A50FBC1C208FEB83F79BAA3588A7645A8B450AAB905A23950F27CDDCB027100376725D40D52C1B0EFF9D6F0595752A4E9A26D2A7F88256D98BAFC006B3BC35E7323F1D90D89AA93854756BE1FDAE20BC2FB885FD8743B8EC00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y13_N0
\inst29|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"64914BDC42247402377B199F325A8121C043400C10E3A222DD0A3813315D02D737BF76D2A935DFE327B451B11D40BD5D0568F9F68FA774A2F1F26507BDC69D332A352E04A4DCDDDF56467A3E3DA8EEF6F01DB5C57FC69A7C1218B2303253453572660E7724A65D617EF483F400EA48BD81FB65C0E58A391025CBB0139089242E2AFD1DE076FE36760FB78DE90376CDF00CABE2464E486956F9B36752636752746D7A27B75348172EEFC8C5006F86A547EF586058B4518E362E76FAFCB62C855CABE2DCBCC6CA44009E8E493B2A59B4ABE8966ECD8E07C7179342E255DFE01D668608C6F07E62D7EFA7793A77827C66E89D06539AFAC6D334964C2B2212CE2CCE",
	mem_init2 => X"F48B1B96F2D17BFD11E55C7A82D88C7697B8221FA65EC148990AC6A88B18F1831575123D94BFC044FCCB5A6C240E175BB86E1F868327434BB99B13201BC1B402A38FFE49B7480DB204131E4AD4761DBAB809426EF52868DA09056411C042A2272777454582E1F6DB0F67D2E227DF7FB57F42251D1D28AA9525E71C62AA2FA57AF04FA7B8ACB27AC2C95710EE151E5013E66D00A3F4CFF792BA6410CEC1C3A32DE3467A64E28D1D8091E0F2BA258EF3AF34F7B3DF39604B29E09DD5AD934CA939EDBEDBBE5EF70CCD510E8E7DB7AA97B58CDFB8CBD9615FC9FCE1F3B8CCED6F2E1AB1C66E21D303BFADFFB90F0A3AD1D909098847E7656C107C78A1A74C53692C",
	mem_init1 => X"017C7D3C6A9072F148355AED5D5F2C439ED56B69E1761C4EA347CA4A3CA2AF8FCA57F01DF7696A4F6178C40ACD51669EBDCFEE55CC92276B3833AF30A6E845B4F40A3E26C7663B2EF7C97E67A098C061607EC3634B972CCFBFD8CD9EC648B3EB3F2E962E7DA7080D62F7302EB16941AFEA61960D7C4057EEE9F1541228BE77AD1194EF905D564683563C7112E922968D52DE0BEE5D10DBAF2EC2CEA01EA537CDC31F415F68E454343E381583F5CF27DB1E1DD4982BB9F424A8E96B8A31FA2ACE22BAC7C6FE867C91F39C9D822D9458B373070CA960C9C520A4600132BC9BC4D9203F50FEF35B3B255F6126236387EA9DE02042E88FB309B749AADBD69B6BC0A4",
	mem_init0 => X"D27C32A87944AA1E03C390BDFF21F8C7D8D31194A92F58719DBE5865D22E98C9F404546527E3D8FE3F0EA9F9C8E139AC01D62069203C75E3164664E13C60F4283F709FD53F226CF9F67CBA38BFF5950EB8DC2A8D2E94424C13C1D543B90C1839C75D8CC65007CAD18E62D82E802DEC802E24F6FA66C684C6AFE67DFC075E1F34A82B3AE82192D8E2C141A3CEAE9C12C3044F8E66A2F2BD1FFC9C365BF42ED69C198AA5C14335C3C151F13F024512B75A2BDC40F72B2BE8B282FDC01AFA45A6DD63B584FFAF639903AA38CC7C5C638396EADDF74D5D83B2669FE8D2874891E4C528A7C83151D09B68CD7C18D6B5C8E43CDE81D86A4F8088F2E0D135E2D6945530",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y20_N20
\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\);

-- Location: M9K_X37_Y16_N0
\inst29|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C780148504036D0C6A9F9F08054F84854540C7617184F79945E55BB82C3EBBC9AC1BB17EB9A1A878D4B832E21BA33F983E6336CA4ECEC76A333609DA70F8707276A8C92674DCA165159159678140AB57D49BD1926F566FEBECC60BCE55116526374F184E62FF21305F9A8DA31FC270EE1774ED1A6060B31D7FBD72BDE01204BCE973867D556EC327818DFCAC80FF7E65BEC6C7E914C84692D5140E05EFA533F0148A38CF456C460F50FECF6D613C3A81AA1FD8D5ADC6BD37EDC97F23A2CAA28FD57C88944E9A065C798CD611B16BB1EEA7A0B928F5E15AEC30F38B9A29820A6A79A07C93151221D2BDD833CBE9F52620A2058B2D8321B0FA4AC4F715DF421F85",
	mem_init2 => X"2016E908C80A1FEE118EF5129D6B072EFA11859D2A94FADE559E86168D49181BE30BB66571246DF31E62FF78FD06C46E3A6071C5B81D76A477876484E1D92F917B1662E853763053BE26CDECA0CCDBDEFDD34885D7BC522719336DE69B80A601C45503D2FF589448C2BE93EF19583EDD320E9F1B78320F0E2FA50771530FE5B34714C6133A8CCB83DA74213C7631E02B58C93CBF51E431B35901784BC38F0D6EF95D84C5BDCC266CD826A26866C6C4C190EA3C72C77B16F3EE4826B6F2B05E824427CF531D8823E61B7FE0DEB74216D65B360A33A656B7BF62F781BBD7D8AC89F340130E66606C306261A37CFDF3E28841AF9AD6EF5AC2902A3D3841F0475AA6",
	mem_init1 => X"FA163B5DEFE1B09D6D73718207B0B9D5BA82E34E23617F1EFC624D2FA112177A9A1B7416FD3A704EECF8DD71C364AF4EC5A11B187EE76C03282173AD11827426CDBC3C680E4E58532D8CAA77E39B6EA45A8A29750489F53F1DFC7E20EFB49CD12DCC0466F6F19B27E37B2F52201BB36EA19E341466B15E216B1C9F3A83BADD8E92536547058F17837FBEC9B93AEC4E6AFC1A5F814B59FEBE76F6B627F0ED282EBE02C6B8FB24A95FE25589C3E1F27FAED81916B36E2E907167D802E7CB02628D8CD133203E6851A0FA7E6FEAD81036615DBD200B123AD3163BB53986E981B20AB7846C5478A1069D193E1D3B03664CD3E168E7F9AEB410FB051751C6F0808F47",
	mem_init0 => X"E06977226F085BFF9B390A92E15E0591EBBACF0E02338ED84A7439CB1780539A3835C8C35D0528F6F588E914E9CAE0FB1C3A03A984AA2E0300305D09D7BA7AC440E1DB121E54D336990A1F71658DD8E5A260965135B0D271AA42798C7476103F51E5AFC0FFDD9FFBE77E67161E8AE25D2FB4C2728DE708733BD51379813B79327B31D771F40D1C1C2C57AD975BBF2D2363370A3F4369A802EFDF7615F724CC713F9ACE9C336095B4D9BF44051D1402974E964F984E72F1BB06E31C702C9EB16E6E7C8482592510692A4090C198E97ED83BBA0227C919ABB548234D5AF1B4BF7A11A1F7F4769473B335704F502F13C3D76478177A82F08433232F2F1391B9D259",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y20_N6
\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ & (((\inst29|altsyncram_component|auto_generated|ram_block1a24~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ & (\inst29|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\);

-- Location: LCCOMB_X38_Y20_N8
\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\);

-- Location: M9K_X51_Y9_N0
\inst29|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E6BBD75246D60B389C4067BD1760C33A0F64207B07E3591832B82666ABB3BFC5465008B4BE399133E8CC9DFC999B6624CCBC0C1FBEB97079E5C71E31D06197774314A1FF9511C0F2382873CA3FFCD200F5CDA69E8D6F75C6F8FEC8AB96DA0FEF6F26430E411FA0AA8B60C2E3F2834D9EE07FE163B77B465272CAD60FF5293C14DA70F9AE021F2DE00FE772A6CF5EE79CE6BF8B871B4B3106B4E2E0E0E456D4095D06501C0D0C451E79CAFB9B6F45C4B0E375A98E2C5F99E30C6DC042E8CD30E3",
	mem_init2 => X"67CB01616A7D81316F7DA311ED59066CCEFF07862BB21D37E918CAFF7B1F84660F031B3F22410B9D0B9517A766C7B2142E0F34221E48507D498C82B2AE0430B18A2338BAC997561B33448D2DD14EB55F4F29AF883D4E38DE503F0C33B5547BE8E89B8BCB00B7885E2EEF19C114D4E76EB46520EDF578530FE64AFA167EDEEB37B0A3608A4870F641FD781B77BF44C510CDC9AF69A487852B0484BD88F60C997AB4728981F8E731B0FA35F3F2231039A1E7A400821483934BF98C6532D7F2229CF7E19E2D55E769FD6CC8EFFFD4B7EE8D54BEA8A30DB49A132986734149D6EC52DA4BCA6806FE44656C8E17C7517DA792FC83EC394A795CB4C72FDC00FBB4AE69",
	mem_init1 => X"032BF2ABC44298BFEBDD3C0EDA3F66C01F89329FB2B0BB9E6F5A48D934578C1AEFBDB06BADF422B0B73FB0E8A84D12BC0BB41FF761D745D1B0960E0C1F00C77C2923CC3E0CFCD91DAAF02A9ECBB6513381E1C1FED97112D9132500C5E51CA4CF2503CC19DDEC37812F2EFF540DF69B050CFC0E986C660012E17A1E10B70FC87276230CE1745D750954E10B2076A967C21F555EE921CAB6C1300FE784A02735903A8D01C743C7C121851EC6E2F09C23889478DD084E0FE0D56530B700872426E706B24147ECC081AF11763E22A744795D090C00D7AB228ACF5AB77775518F4834B176D3BCB430DDD24AD5E765880857929062232E8D7112463D8D00D9BA477453",
	mem_init0 => X"8538A1D0DC297E047462A037ABACF23183A513278D6FC3007F882E2976350E6BA7D53129B75C832FE24AFE4F9EE61E0BBC87BB8304A8CB71F2E6E41B8DA9102B5C2E5D92C40B36FE64140ECFC38FFCF870A8C8FE6FEBC307800E4C2D3B39B1D1FF02D3FB20983473C3229EF8B509EBEF636C529F9BF00DABFAC13EE5E14B7542D2C1444767F1DCE31C0FEA7D96A1E439D9F0C6F88A92714DA35A5109A5014B45C61181E08EB6095697D063E8A34E9F4B71869AF0F8B3DA47AD6A417D36BD8038119F66DD11D92B1BDF11235622665C472D8CE306C7AD298EAC19CF672CFD5BAEA0DEAE52A6E355574E81CACF1E38AD0CFE62331D4B007BF58632E4E2499301FC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\inst29|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"BCFFA30BA17FA6C5A32F9A709A314451319DA70D4A0CF9E661D3069C90918619372883752AD805D6ECA1E37B192D007C74031B5F4FBB99DEF92D0E191D8C5EB7C4DFD1CB0288E949026C1A98304AF3EC8AE0864BFF1C49C4AFDD133CCF162EFC092CF951FD5F1956073608AC1CC31EAA890ADEF332D0090E50BE80BDF50ED55B027E68DD8946C8635B83BD4E932B3FFB3E9B04EF2C794164FC00C5468108192C70BFDCA82DB31B5A2B8D7EF93A8800062F8CE761EC58CC759A39C50867CFC0DE01E3395C91FE6FC5839AC4979A179986764AFE3590F45F221333E0A1E5E4C49C3A4045D27191807284F8559EDA42BFD79521A9B8323AF05E725FBC0D576397BB",
	mem_init2 => X"C46C6FAE63B9DCCA6ED252AFF59340F00EC45433C5CDCB5671901A649E9E7D52F240739B88112DAAF1ABC36DA620FED3747FE0B130D4A01659A4C159447F1143721E25DDE176E8E1F21D96CA089E1B4EFFBBA85E5E9F09CD05E59463349D02D78E3A07EB011E015A80189B7E7057B26BF587B187F13B6460E0513B9D013C845CF7B273B376B1DA417BAEDBB88BA372067B100927972776D849337B30C98B9E4D7435D8B6823E9DF935C682F0074D4173C8714465B9B48F34A64A7E4D39308636C758522B8840A5B919563B1B6C9A8566181723D697AA194D9FF91EBF4D00D0A6DC82DB50ADE6671B7C9CFEAF5705817C42402E8C0DE1BF90A793EC35AFDBE03F",
	mem_init1 => X"2ED77E7E797EC65593F3683318F9D189AA9C8E0F804B79C1812FD4372F5DBBF6482532CCADCF7BA481D6D1F51682B6899EE4BC9AB22C3270CDC61CC702353ABDC86814EB39152E428974B4F163047582935D07BB4F7799F731BE96A0284F77859093AE1204EE8090AB7C4080DC578BB2A06A611E8D9FE4CBB59F8B7992375374C29693CF584E3F8001518D3E5F90C4E00F97181B48FEDD880B227E84348001F7F21CF326CA4BEB543AA2EB6FE55B6BE9013DA3857035D17ED83AB03B6BE82958FE39BE8C96A9CD2CBD3F90F3F6B2C8CE56BC02F7BF8BBB97F5EC002A7888FA37B176634718AA5E337CD91278E144F351198E52336DCF0F6A08467945B04782EF",
	mem_init0 => X"1827251D661C190AD9957E96D355ED6D8FBF1FE2EB887D476D4BC9135DC99220AA8F354A787DBD58A4C02F53F281FF17911A5D5B23354E37AD5DCDDF38B931E8C776DDE7476E814056723F0252EF86A3CC41BE35671A233B86A10F0B9F7E21CE84FCC6F615011F2953B349FB3E4F50F422043359FD40D05CA191016D24B9CC33EB60E0EA2EB762BC573028BF85E80CB72CEE6EDE3AF7B21E5E6DCA0C9D3601303763B8261C979BE2DF62FB0AD41D7BA3108320CAFAFE1253FB9774E022B614CC32B2450FF1ABBE3918B0D792513FDD357BC781224EFC74CEDF9F36060E31753A99AEC649715AA7BC824A67F31D405720D9BC8C6747493BA5C38B46898561D504",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y18_N0
\inst29|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"8A21A5698BB1A472639B231C21F8CD13BE1BD41C7498543E44BCB03BE9F1536843BC490CE29DC0F1D9DD17E6A9FCA327D144F4D94B67B052F40E7394B2601EBFAE12FB33213B4BD4D25C8D0958E7E42665B75061052D455C7E2BBD8CD190710CF5E890A450E61B1D323E102E30B6715472F42DA47F1AF0EF224431E6EEF2D573EFA73686606A1821327174F17D389BC97318448202D4B0E45ED89A44F03CA41AF5FB3545F9510171066853C8DF9CF98C0B539A5C2738826ACE04E1FCC33534B499713378524DEC0BF89CCDDD8B08EB5EFA90E6254E05225B14BA327841CFFF78E3639E0DB24353C9D85049B35CE0E7E7A6511698DB0E5BF5AE25F03FE1B6B741",
	mem_init2 => X"BF754A33C414F5D5257F7E336A5FD11D7AB909D79B0A033C5D4A447E8CF779C1584C45762496D853F38BED455BAA0F1A78E88339E29099C4C044550CA44ECA13E9E50328216C6A07771402ACB7253D3B682181A9C0FB870F5B98F2DB1F38A1F08E04A979508762373109C23AE63ED3D8B61B1ED589F5C1E5D8CB67DEAAFAFC19CC91164493145B4BC68DF911AC003F7072FCED3B3CCC568B494DE04536930E6818E0B8617A86CF86CA1ED83A22B4398BE7DB96F685E73CC0E79947DF4EF1ED1918F30CADD75748E8D3099DB72F244FDE6F808E1D40598CAFA5FF4DDE8AC430A71EB518C0B8457C33D48C4D9C036E7D8A8723791BE5E47CC0353EDC3875D61F21",
	mem_init1 => X"8EE973C0CF0C8F12F9643DA7B5DE0C3DC423EEF0A53D10CD948F38AECDC9CFF0CC1BAFE2F84754D90568713C0529A1C9A3D4CB055D2388C39C7D0EBF1A1FAD2D0D956E4B23699EFB870E8A315C8C51AE902FCC301C9EFE874218AC501EDF2D7B76DD9714EBD63F4B0B4D59099829A19493DFE9104887D4042296751A0246F08B54BAAC90B098EB3560B943428C8C12EFAE83CC66CDE40794E8E4F3EDE19B5FEC272FE378FFF3E44232CC9F1CDC024D7627E62F623A0AF108E1EE4B04759170FEFF3CED056D022C3DED03D39D2C628833547C3577F44DACD61B7674F23F83EF9141734807D1C313700D220269900B68D59B10D2453E169479C54F0D529095CE00",
	mem_init0 => X"C7CDEF6CEFEED2DF74A405981B0762E72F67AC62C68E0C4B27F81207856F7F2C9E337DFE08984A7D526B2D8244DE3B6BFF52EAD7E7A39CFFBA7BF3F22D6B74EA142F7443F8C69CE1ECBC444E8C11833B6DC83D41AF06B0F8714D7155331369075D0F2F245D5258F0C63057F1B33C7EB7BCF1F81E1033ACA8C8B269EFD390F3CCF5DA74021C69DDAEC9BD6621DE98263B97541CED650403DEAA1B1436AF27BB8201205DBE21C71CBB571C1FDD8027154D7B047C5296BAEA5106CCBB447FE66596E65E2384607E0CA4BBF1DA12E28D9371730A81E1A36FCA47C7FA65B5F19B27319C5D86C5059420154CF1934F822A23BCE68FA7FC6C05349FB56BA047CBF10012",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Green.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst29|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst29|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y20_N2
\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst29|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst29|altsyncram_component|auto_generated|ram_block1a64~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a64~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|ram_block1a72~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\);

-- Location: LCCOMB_X38_Y20_N28
\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst29|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst29|altsyncram_component|auto_generated|ram_block1a80~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\);

-- Location: LCCOMB_X38_Y20_N22
\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\) # ((\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\,
	combout => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\);

-- Location: M9K_X64_Y57_N0
\inst30|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E684144DB92BCBF713BF6742175F3CCB0F98E088F7DCA6E802472666AB8C7CDAB9ADC87BB1C691CCE8F3620C196646D73C83F3EF8E467079E5F8ED0E2F9E67B4CCEB5E00952E3F03F4E4B339CFC32DF0053259618D5086F90701B8681925F0106F19BCFE0DD2E0597B5F3D13027CB261E040116C4744FA6F8D3529F0F516C3E415BF395DFE20D21FF3188D59CF6117931680B7BBE4B4CEF9B4DD1F10EB9914FEA139AFE3F1F3BAE179350B94AF46C7B2134AA9712C6066131FA200B51732CF1C",
	mem_init2 => X"9B08FE9E6A82713EAF7EA2129D660693CEC0F876187DDDD816E7350087DC7B990CFCDB00E2410B6CCB9A175866F84DEB1DCCF32DE1B7AF82B54C7D4DADFBF08E4A233A4A099856E4337B72D2E28D7A50B0D65077C18EC72153C0CCCC755A781614987434008877A11D5CD6CEEB2B189144A5DF12F68793F01A4579E902DD14C8B09C9F757BC3794E0287E4884F843AEF023650965B787ED40B874277F633668A8742868F07183E4F0AC50C0DECEFC65EE85BFF5D1B806CB4F9B39AC2E4422D92081E91D2A5179602A3371000DB48194E97BDA85C0D8B65E31ABA7C4DB629E3AD2ABB35973901BB9A3371E824977EA76CFC8213D9AD4513BA38D0D3FF0BD45196",
	mem_init1 => X"FCDFF2AA644298E025A2C3CEDA00E11FE18B4D5CB2BF4B9E90A5B7263BA38C1BEFBDB064610BDD70B7000F17544DED7F0BBBEFF79E28BA2E7F6E0E031F00C77FDA1C3FCECC0326225AF0D5A1CBB55ECC7E1E3E01368D12C6132500C61623573FE5FC33262DECC8BE2F2DF0ABF20964FAF10011671461003112BAEEEF48F0374D76D3F31E745D4AF6AB1EF4DFAA55183CE34ADEDAD20A463ECFF018BBA0D7CA6F3A8D3E38BC383EDEFBE23922009A1F84A88721374EF01C2A6ACF48C087241918394DBEB8733D7E6FE179022C53BB856209F3FC28A4CD750F5AB7488A6E70B7CB9E8A2FBD4BCFD1D165D6185A88F7A7626F9D2C2E8D71124632723F2525BA8852",
	mem_init0 => X"7AC72DD3E32A813B749D50C75453FD3183A513278290FCFCBC77D21689CA0E6B98153DE6B4A370EC1DB5C24F9EE61E0BB37B847FAD57374E0D19E41BB2691CE45FD1AE513BF40AFF64140ECFCC73C304A15734C19014C307BDCE4FE2C4C642DE003E13F523673473C0DEA1040AF617D09C93529FA7300E64053ECDEA1E33B54DD13E4447640DE31F6AF01671995EE43AE53005F7096E82425FAB51C7250174BA05E1BE1C26C9F55A982F61EB9F2F7FBA8E7979FF0540DAB72D6A7E82F54DBFC42B93A1E21126D0DBE0EEDC995A19207CD24CE4F63852D57EAC25F09709519891A0215192991CAAA63E8FB6FC11FBA2F3019DCFED4B3C4405B7382BDD4A6CFE3C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y69_N0
\inst30|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"43005CF4A040470450AC658F65CEBBAECE9D58C2BA0306269E2CF9636F6E79E637C8A0B726E7FA2913A11C84E6D2FFB3840CE7A0B044662106D2F1E61D76AB77C8E72E34FD8816B6FD93E557C0450F13751F79B400E3B63BAFEB90F2CCF6D10336DC06AE02A0E6950736F893E33CE15576F5210C32E33C86537EFF42CAFE2AA4FD81971E8946385CA47C42B16CD4C0043E82C1E72C813E9BF3FF3AB98EF7E52C70BF1CA7D24CE4A5D47281063A9A65172F79989EE3A7338A95C6390867CF00D1FE1CC6A36E01903A8390E9979AE0967979B501CA9308A3221333E0AE1A1B3B63C5BFBA2D719B15B29B1F5A6125BD402896DD5658F239F0518DA043F2A89C6844",
	mem_init2 => X"CBAA3EB17FB6DCCA6122AD50059CB16F0EC455CCCA3234A671AF1A5B9918E725FE4F739B87E1D25501A4336259DF012C7B801F4130E4A02959A24C6B7873114371E1DA22117918EE0DE269350761E4BEFFBB68615E86A17F39E994633762FD287E35F7E4FEE1FEA58FE7648E70577254159E5B3B8E0B6460E06EC462FD037453084D8C4C894E25B17BAE2B8773C4375B8420092797188927B50C8B3F367461B28BCA2746823E6DC63241B76BF9BD4173C87EBB9A464B7F3B59B581B2C6CF79C63758AE2B8A4E8666E5A63B1B6C957A99E7E8D3D96855E6B26006E14FBD002CA6DCFD374C5226671B7C930150A8FA7D43BDBFD173F21E4060679313F5AF249FF0",
	mem_init1 => X"D1177E7E797139AA6C0C940CE7062E76556371FF404B860181D037E8D05DBBF6481A0D305230879B7E292E0AE97D49799F6B436AB2D3D79732C61CC7020A05413797E8D4C6EAD1BD768B4B0160CB8A7253A264C4337799F73241A95CD7B048796F6C51ED0B117F609483BF7C1CA8AE155C6A611E8E60DB374A60B4856DC8AC8BCD696C3F67B1C07CF15188991F93C4E0006727E7B701E274F4DD817B3B7FFE0702130CD93A4BEB21FAA1EB6FEAAB14157EC45BF88FCA2E81D7C54FCB9BE7D6A70E36BC4716A9CEECBD006FFCF6B23B31D943F2F93C744467FA13002A8887FBAAB17660871895603C6338F2075F5B035E9A71ADC362300F6A04457CDEB047812F",
	mem_init0 => X"18282919861C18CAC79582692CAA12AE80401FE2E78AB9CC6D4BCAD35DC69E2C297F788A077D41A75B3FD090FD7EFF17611A91F4DCCA4E3BAD5D0D29BB473268C749D217B8917E83598D3F02A2EEAA4433BEBE39671AE3D67EB9F0147F412E3E7B0339351AFE1F29A3B3F5FCC1B06FF8220B039B02C0CF9B5E60FE922B4633F0A86F1F15DEB65F33A8CF17B385E77C73231191203D084DE1519235CE7E39FECFC7629439E368A42EDF6D1B0E2B1D80530E835335C501E2A308988B1FD2B739C3CD4D7AC3F1A43E35E7BE2449CB002E0A443871DBB5F38B312F9E1814F1CE7AFA99AED94C719757D09074EB0CD2BFA8DF26737398B748169F3C7441498561AA89",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y65_N0
\inst30|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"85DD5A948BB154BDE05BDCE3DE38CD2C4E1BEBEC01949B01C7434FFBE60DAC94439DB983E15D3F0E265D17F959FC9CD79288BBE6B7674FA2FBF18C6A4D809C80AD12043326C4BBCB1D9C82F967AB2B1999B7AF910AD2BAAA01D2BDB2D2918E0CEA1768A39F2614ED67E1EF11CCB60EAB72F4D2587F1AF3005E7BC119110D2A8DE09836867BADE71ECE708B0E7D38E4357318474DFEEB401BA12765BBF783A41A1B24CA7A06917E8E059753F4A06C0273C8AC666027387D9636FBE1FC22F2CB8B66B0CC8751B2EC14076C3E2248F71762FA9019D9B2FA225BE525CD47BE330087139C61EDB273AC09D7CFB5435CE0E7E7595EE95B328924CA51D90FC0114948B1",
	mem_init2 => X"BF45B5F3CB0B0925257F7E3395502EDE316736E814F5FCC3A149BD81733779C164C246752496D853FCB8128675ED302577177CC61E93693B3F84550C997EC910E9E503282E5F95C4D90B3D9348E5C2C49421C1A63F3B870FA12831D81F3AA1F34D0556BA7CE97D08CEC93DC51E3E2C57486B012A1DEBDDE6D8C967DEA9F403DAEC5695746CE45B83D972F92E347FC08E6D1B1CC4C333A68B497260B6462C8D58E710B8A14AB6C04609DE27C5DD74F684E824A6F685D6CC33F5BE44E0B10DEEE9D8F30C51D767B7172C0991B8D0DBB3D06F8072EE503E8F905A034E2E4AC430581E85E73F4745703C2B73B193036E81698B45C6181A1B8330B63EDC3889E91F21",
	mem_init1 => X"72E983FF3333B0E3F964C157B830B33E3BDC1100A63D10CDE8B038AE31C93FCF302490127847A82904A28E3C0AD65E3A5FD434FD52DC74C29C720180EA1092EDF2655138235361FB88F175C3A08CAE509FD030301C91F1B8B2179390612F124875AE6814E42930B78B4DA6F69829A1946C2069E1B8882BF41D6676AA01650F8B5B45A36CB09914CAE0B943427373921E5E8C3396F214044C2FF80FED1D6B60232710637900331BB24D339CE09C3DB286D81ADFFDFC160D081D1E74CB75AEF0FE00FC12F552FD2FC02D3C2C6DD39E78F45231C9777B71A0E8188B74F2C87CEC6EBE4C47F8123CAC8FF2DEFD6E97D894D5942CDE7A3DEB947936B00EAD6FAAC1FF",
	mem_init0 => X"0432509310122DDF7B77F99814F46ED62C94AC62397103B4D8071DF84A9240D361C3823D076E367D5D882263435D3B6B00AD1528185C930075864C0DD2928B2926C0B0BC070E9C1E9344BBB173107CC491F7C2B150F9B0F88EB2829501ED28F8A2DF2F1A22A0A70FC931680D4F038147430EF81EEFCC5F68FABC58202CA0F3CC8A268BFD13696252358299DD2167D9C468ABE32D57593011552B143650DB447D0E20E242DDF8E347A8E3E0227FD8EA8D491D0B51EA8AD5D1F93344BB70E69A691A61DC749F81F35B440E25D2D197F9728F3ABEE15C9035B8C8FA9A4A0DA4D8C163A2793AFA6BDFD54DCCF28FF1E9DC43197058039305CB5045645F87340EFFED",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y53_N16
\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst30|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst30|altsyncram_component|auto_generated|ram_block1a64~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a64~portadataout\,
	datab => \inst30|altsyncram_component|auto_generated|ram_block1a72~portadataout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\);

-- Location: LCCOMB_X57_Y53_N26
\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\) # ((\inst30|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a80~portadataout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\);

-- Location: M9K_X37_Y20_N0
\inst30|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0BC93E20377428F1A8F88328E1B4A13F22922BB2147C488D3FBB49E7095922E0B6F5D77118E060208237D0024D0D0CAA2632CF7207DA4999FF593B2D8E75EAF3CC09421E6389875D4D0E8755EAE1314484464D22FF53A2FF996D3B4B709D403E471A205D4E6AAE99E0D676E99D44495690F7CDE3624147470E2C1FB8FFD45382BCE706C3D11E2F1352448FC1A369488069C9BEDC0E737A4F205D13866282789BC5F08FDE03E259FFE20E8111ACEA4A951A0BE7FDC4E024588359A55F9150F7BF83251AE5E00E9719EAAE4A568D190917393A409EDC7B4B6813416A0033AA5A27A04E5A19B22FBA6CE51919D4EE414DDF60209A40400277FAFF4C5A7696CE5A19",
	mem_init2 => X"665E020F221B0086A59445954085CC8A363C9EAD02C45A4C9FCE5E0053C586F240CBAAF4D938D497E9310EC4DAD7F8943CCCDAAD9FCF7E80CD24BF744CF47134E91BAA5CFA7956B7257470ED4CE4BACC9BCD8AD9EE44BD4953F94D3B6E5F175F61EAF6D8BB560E064D1F4D5C9AC9425DECCB29A553FEDD21A660223F4435DA83F93BF7E5E669A7A4C34A58CA4AEB2DE10F4FD53EA339A7C8642B1C77207C9579D009A42C2E6B7FB58A2C2314835B2A422591DFC0FC447A45A16641F1B136A26C0B97174CA40A95C0AC20C44B2DC40D4100F3A552C3A3C58BECA8A1E453BB1543A5C8FE365530EAF8ADDC1D5F4F607D926455B874D52F7EF29CD3729F180A6C6C",
	mem_init1 => X"3AF7EA370E6E0D00443DAEDCDBA13BCB29D18289625DBE8011FE042D80F58B34F1A98531DD654989043D6ADB5D525B0462ABBE0718F2F05D37F5E5D61F65A0CCB9F57BBAABC8DFEE524309329C8F80E7CC3D346D45CA0B8F710EFD0150403EA5A9B0C0C3CD11BC947018A97CA5BD74D23022C8BBE28879006D887CD5380794F07F4F16C9906764AF8A18E8D2BBD92FA3BC58CD035664102A665015CCBD5AB2440A6580C3CD94EB711A4DC9B3E0FBDC69A0287097CA539D87AC368E223A69A0E3C210202D839B20884105DBF326472016CA98805EA760EB95BD1238717C38282182DB14D73D50A2FF47F72F5F5D07CBB5A405617A70573DCA823DD05D33227189",
	mem_init0 => X"04EF0D5F3DD818AB291A560B567BC2BDFE07CA8FB630283ACB4D1F491AE4052132012416D6263D8151A103414DAAFA2469965B45D84D2E259B23FB04EA0142536B0246DF1FEDA6C145BFB3FE99D09D78DFC7100387A3C0F59571DF71A0D8E42DD0A69508AFA0D8143FF81A652CCC691274D5B112431F9CFB653F21D1686ED42ECFBC54D3F0D9252CDF117C131BE46F45DF3DC3CAFF6177D18EF2A44B9D31F30637D8A5CACCEEB212E8FF3F85CEDF03C37F37BB2140FFB4B1176FC7C336F8DEA66888B27E013CE07E9E7B3C52231259DEB36F24B0B66CCDE17364133F548719AEB3396FD2EA61000084D287D2CCD2246F5B5030B0E0A03B56963C9781D8B7B323",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y12_N0
\inst30|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"646E782042184632FBCBD5918D6A72E3F00C7610E323522222CA3F8CB122312B37B157729786D3EFDB4491BD2D6EAA6186AA09F67057755B0FF25607BDC8B5B315862280582CDDD3660849033E6B9EF607EDB5A50046A97C1D16973F0C634BB98E99FE74E4DE469C7D0B83F40015A9BDFFC456C0EA854C1F1A7BBFDFEC76D429EB0D241D750136760F4875E97CC9FEF003A4E37A407B969A09439891E31C6C7A6E8727B76CB8082C1E09F6006089B97FE07B9F94C4A171F52F85C5F2B5D0855C9412D3BF360AF70091818382247A4B6718666ECD0EFC3BD59CBEE25A2C1C12997A09F5007E6E6157AD58C5FF728C19AF8AB4B25AF579D33B69B02CDDEECEB53F",
	mem_init2 => X"0F839BD5F2E5BA8D1E1AA5E2F4681C556BA7DE1F5E5EC1B7990B216877085DA3156593FCDB40C37400FBEE41183E6B5B786E1F798327708B46AB3E605BD0B5F3AC70F2794B681DBAB823E24AD4761D85B80981A20A19BF9AC90DE4E14FBDAE17DB37DD4CBCD10ADB0F67D2DD27DFBE5980B3DAF15D206A65D9D69C5E566F5D654C7F5BB8ACB27AFDC957D111EAEF1BCB2671C0F388FEF7AE42A4E0C1FDF35F2DE3467A5BE28DDD3F92237B76D9BE03EF3708B323C9A09B265CAEE9AD934CA9C61DBE5B015D35B85BAF7E7E7DB45597497C1F78C4655263C9FCE1F3473CEC6F11DABC8AB121D3F3B3ADC0B9F3FA0A21E6F5398447E76593EF8C47A2588D580797",
	mem_init1 => X"017C8D306AAE720DB805AAD2A16F20439ED5949611491FB1690B31763F43AF8FCA57F0110B579A439247CB0ACD52696EBD3FE1A9068632973BB2AF30A6E845B80834CE2A3459342EF7CA7197A068CF9DBC0A999F4497ACCFBFD87D9C39BBCFDB33EF992E7D9BF83D6DF7CF1E6B172153E561160D7C4067EC16022822247EF8AD11A81FA05256B9B3EA42C0EEE51F168D5D2D07EE2ED1E45C2E03C160EE55C7C2CC1FBE6FB21CF50022071583FA3C2BDBEDDCEB782B790BE558182C753EFA553E204AAC26FE8640B1F39C6242D29B20AA73077356E0F6DADF58601CCABE6DBBD9E03CACFEF35BC4E4A06E562C9387E562201CB2E773B30147435CE4D69B6430A4",
	mem_init0 => X"D27CCD68067BA9DDF3C36F423F1D08C7D813EA64A17FE7719DA1A865D22E67080BB3D7A6D7E32701FF3259F94921DA5C0835EF56203C85E316469B1DC3B00BD4CF70602AC0D2D306F67C4534A6459A31B8DCDA8D2E94BDB1EC012ABF490CE7C638ACB339500735DDBF37A4D1802DEC802E2409069A3687395FE77203389E9FC8A814CAE819D1A41DC141A3CEAE9CED3FF8BF8D9952F3B2E0C35CB7A7F410269C211745FEBCBAC0C151F1C0FCB99DB8A6D4234F37E42AE8B2BD0243DADB875EE29CBA87FFAF6366FCD6DFC380A39C8C5625DCF74D627CB1A6BE9822B8C8AE14C528A738CE51D667983283E7D675068433DD7EDB954E8078CDE0EEC5E2D694A5CE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y23_N0
\inst30|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A91C3C3885579DF781963BC6999026A7FF9D783A6E007C248A16A1CE04F87D533368793757BF3AFCC82EEF60B211DD4E73760324F8419BCE6A658032CA2888D539134B2110A2BC873010CBFC07993A19397CB00303199950978CFDA1722674D3E914CAB44BD6365131A956683AA1BD034E12FF1423FDB662804E17BE1647805DEB34948DF81413E383151E7D0237EEDEE43BC3336A0C8735B3EF3379F3F50AED070054C40E15F545F8C6529ACF1ACEC394FDDD364B87003317C1D630F06C58B736D60F1BFAF7A03BEB5F09825613DDBC8FB9073C8510488B031E176C6C688F71A3791E23865E653A8A6DDDDE13F4FF4F8F3783E100548C83155635616AA7347F",
	mem_init2 => X"1047353A5E496BB93D5900B7581B8BE8FF8413B58D0DF4DB48AB2661162A013AB556B86982A59C3FB6D51D19FFE210B7548C5E9D001B7CB82C7121AA563B7491260F1CF0AD866911F8085FB7CFFAA7E5763679B87FB635A2C00CFE83204CFFAE50418A265602EF8185AC5319ADF79A7CE56FEF9E5C83487DFD51EA2A827D10AE7F659F1455ACD8183033A45BDFC016B12F2EB76103F0CA1DB7E2AADE9F8BBEBD7F2EDC18472208CBFB3415C717E6B66210CFED0267E253C1C8F0DE177F260C18E4C0A44B9A499E4C1B7BAF43FF766FC47F20A2340823245802C60C18B5F954D41A499B2E5CF7505A1FC2B005F71CC14BC8CF80CF02C68FB80B3B75F1BB347CDB",
	mem_init1 => X"6C25EE30FFF7E7ADEE7C6ADF451C61BB56EEDFED03196D42FBC07C8F5C1501EC006F1227C0E5F9132091E1625FEE5EE7550F52E3A76F836F0329F76B0F7112115F5836818162BBDDE95D1CD1B09AB178B31B850A86A846CCC8E33C07F3C0E81FBCCC3B8370A0EFE1B15A8CAD960C081AB3A6B4892D0341FFC7C19B0909C4E8F1412115972093C539E1FB64F9A12024EAE30FCC035401DD6F812106D105DEEC9139A63F4BADC6ED85B8DBCFA4B2FF381CBDBDE93EF97FF2A48CDE28D6E99DFCA63A99ED45B62F37D9E3FFB1CE72F9F8B22E737A08654158FEFD008DA51F26BD7849D058CA3A07491F9BCF38DF7CB3B1C746C1C4988CDBA60737DA9B9FAA20EB87",
	mem_init0 => X"6A03C1001F32C73200490578A7B8DE04AD83AE19BADA0BB99CBE1CD9733BC60F7EF21441CD24F6F69465B73C37BFD30DCA298A619FAC586F6FB6F4D05754549E3B1B90F6A640297E37AE08FC77EEB859A4D668784A009991FC0A747C3CF6B0011658E6FE167ED9261FB570630C191B7895B299312639F7FAC12CA886D8E9DBFC16363DFD19CAA038B6A0BAA0EE1AA5342EFE6ECB898AF92524E9A4C9860A7D5245C28000B792A6A30F831CDF3F909B98676A3A7F58985A8B853A826C952C693027322CBFA72F038982265F3CDC1B310C62930595851A78EA29DDD807F2A929845FFF064C4D7928F24F1DAF2B65553854855BC80DA12F43D0C87A0D88B387ECFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y20_N24
\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst30|altsyncram_component|auto_generated|ram_block1a8~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst30|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & 
-- !\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst30|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\);

-- Location: M9K_X37_Y17_N0
\inst30|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"69875762E496617C912660F7F67E7B7A2AC7FC70B8A26E7E220528201A473B0B8C0DAC7D65985786A4A9CC29C472496B4605D2B4410EBEECE637885DA1696A71755735264C8126D2B0D1B056DAA8C0572B65C052B357D47683BBFBF256EE59291AE81D4876377071B189DC23E03C782E0A7756A120CB5C217F424D42CB59FCED97B7EC73DE7A61A77F83B4AD4C8205C742612BD91437796DD70C0E16A2F763F37B6B624F78930A0F9C03501B3B34F6B1AAE0D7254A2EBED7A1B2312BC245046DE17B83949D9092F1BD4D101EB194BE1E207ABAD1AB67CB464B9C3F6D1541816ABAB9390853D5EEDDBDE43FF76B5525D89B01010A32AD04953935471B077F3DFD",
	mem_init2 => X"F35259C4C83613D2D496F4E4864D135253FF31E25965024099E2F966124528D7E337B6598CD4138DA20A20548039EEAC499C8205FCF39081D4C02477E1E52FAD85241DF7AC38CC71644926E6D330DC5E3EAC78A5B6FC92D419CC9E1A6B6811C046A9635FCAD8844A0EBD6A6CAB5CD4DB00215FE878CDFCF2E8D7B8B1A16FA2075E9B2313A292D27F6B6069336FE120D85836F04310DFCDB059A64843B0221C5780A46539765A8158DB1A62946639083DD1E84872A72877BAE497E5899351A77F29074F301DF3E21A1880ECE2EF8204E6A7FD6717DF5F4BB1E5086245E81812D2C942D082199F633470E1B74CB1F78E0E94ECDB150CB93D6FCBADA426CE4199AA",
	mem_init1 => X"05D502219CB14F9D6E8DD1BEDAB40FEAA4F11CCCC7123EDEE19BC2DF9ED12C3495DF4B160E05935227A91593CF0150AD4CC41B1845EB63F3D7223CC59E804B260E83AB547CF107D32D9BCC8BE1326EA469872685FB8ACE43DAE841202C8B0BED352CB3E60E435410074F2F5213173C9E9E61C96A8141612164234F0A9BAF5DDEEEBC9B58167997838D83C6450513B35D43E660814466AE8E7EC6845811EDC81F4FCAC6B80B1826A3E2AA75FA79FE6091D4E6EE8361D78971182002D98A28E14E4CE03CDF3E97AD80227260D5D4EF4E51527E190BEDC523291B76BA4529B13DF5B47B9C945EAD09A2E6C12DC73D5AEED39F6828C51F8590FB39265EC6F37F7F86",
	mem_init0 => X"D66D781D90F72B03A35AC89EE14702E333DBCF0E3E0281D8498BFB4AC18C5CA5C7CA2800AC0EEBF6CA7708D97832E03BE0050FA98755ED1AC7B452362845BA07B3E11812EEA8CCB9C0861FB199B2D4E55D9F85691E74DD4E567DB90F9749F30F9118CC5EFFD5900B1B716B16E175F1750474CD4D71D888F0C2C8E40E60C50572FB25D8810802101CD3A80A9F0877221C9F08073377E9B61D6FC1799AF3F6CF810399C29CCC9FA9BDAE774B1AE12B0F173B1E73A7CE6D825C00F11F80109DBD6E91839C2F17252FEED5BF9326210942EBC45A0250F5025475B7DD3E5A0E4BB06851A1C837896B704CC6B1F363D0E383E7588AE8BA7D0FF733DCD01793DDB9DD98",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y20_N26
\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ & (((\inst30|altsyncram_component|auto_generated|ram_block1a24~portadataout\) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ & (\inst30|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\);

-- Location: M9K_X51_Y61_N0
\inst30|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"BD4C32613606DB82D1DAE05AED0077E0C7228F8B7B7FA28724922B4014EE1F04976C711332202D8BF3048DFCC85339B56A9B2E3242108D5D86C1B9DF8C802CBC87532408D33B92376FC94C2A698DDD540534962632C70AD9C78B9760D0CA08A23625BDC98D47EC20127D8DEE595D8811F123E6106349DF8606DCB89B5647BDFFD8B189EADA799B3DE6530CB7BF64A05A2C3E913E398A7C0716BB2B57BD777E4D6E527202CD16772DD9EF833367895527A1BF55ABBF3C8FD8A39CFEB970257E1C189E6CDA1C3A75AC9B1DE1392FBAB53044A68752D06510675A060DC28A311BB35A179E5DE7AC84282BB8ACC2C3B3DB3E506A060E0D4B19F2418F499E32B63CE9",
	mem_init2 => X"475A01901EB6DC8F607F661D37E18C87305C1889CCD60118BFB8A0065598CD28936DBFCD4E6EB2491807FE26E0FA1281B787432679CF7006F217C99535676D3228990FD5BA63A5843968D72094ED9A09F3AC71132F6AB7CFA1D454F2CF1DFB59327EF3FDD9848C335B94956A5B726C6B17585B66E1C1FDB1FAF4DB0395278CDF810823B1BB3932119A9A8D5B8B1E20AC4198F7A7AF53532604C7EA049BD1A584A61D777C69F2C62EBC88BDAD05D5482BAE948CAB7BD54990E4C1378ED6AC828D05F71839B5A0FB71C02B61E95CA490805ECCD85AB88C098F2A72073E702FD4F90E294414997331FD907936380A339F3A272D9E3329FE3FFF8477269C3ABED13B",
	mem_init1 => X"63DB0E22EED95F95C66035BE7CEFFAA3CAE81C32C3E415EC1422BD1A15F6CF710B2AB43A0820EC2866D07E832A112A749C0A1BA93376AF5CF25D045A90B0819E854133FC62FAAB01AA3A6BF532529F01C41A6599D563C664CC3E64899BCFEECDE8619F309E1BF18F0A6136EFDC412F2B2A050A21BBA88A7FC3B6100D9B291CED7FC703BBF8F942104E2B5A716DA5755D1D6EAC7CCC0200003688116724B7739A124B5986CCE1484A4661DDBA7C2FD592A9E1F6B9322227D0EA332BB2DB9BBFF29CF0A8D7C012C8B9F61DCD73496D3F013DFE7A3A91E921ADE5C414E1C7D51185EACA7B6542F49030AFF720312FE4E3CE1E6B7F26A4FEDE93ACA87178F1C8E0F3",
	mem_init0 => X"44859B34CCEABBD837F07560A3C3EA50E30EF7FE59C12D3B86E75AFE9D4987C3D973705E649559280A87C23885A77AE199FABBF1984F754A4720D1FDFE4A3A7D1038936208C8CBEE7F2DF3D20C43D60399CD1686F4A73E0B129C3569C3C0675FE546DBCB485F327A213B7ADB44D7F00A98715C617268DDE011EC05A74C0CA51274D2DD187D865E61AE4DD19445E698C505996FC2F41A8D02E3B915C6C65EF8EF367AF79FE3DD152A8A67F1B42366F929812C1E56AE586BCBFB0EB84945BE1CE6799C0B46643C4DB0E94311F4C6B9836DF1988139649E72D7B533725E4A5F9C92AC064EDA80407AF8CA37707B018FE50212DA28AEF52D4DC41C148FDF562CCEE1",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\inst30|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F76E71BC18A9F5842F9208ACDBB46D04D5529AEE8B394B0720F9706E76DEBA7DBBC1461AAA1F4272F9D92E32E9F6B64242C0B627A5696550DC73FF4F17150D48D7FBC5DB4B63DEDD76027B1C21B8634E19DD4973AE5C212F2D5DB7369CFFD79B44D279FD748F8E39C8B0E27B352C00A2F98484845FF4FF9ED7373492F0001009E0D3D8BBA46E4662C53CCA5C2F4CBCA961A40E6DFC77E63DD2100C7F7C59221BFFA61576C7F435ECA7C274F87348446AE1E43E8E648948C1DC5282D14A61D5EF9183FD11667CD292B9F90C95E4D7F9CF7B596BF374379FFBA3DF980AD79E07E6BFD22C028F486EE2C45694237FD519E431A6621F029852EC5DA30389E62114BF",
	mem_init2 => X"5011D394788A54715AA38ACAA5826F635E47FD775E503F9812D08A9EF8223A96CFA87486CB33D6471E00B37DE434F999C2ABB8565BD4B2113A9AFCA2185BD8AFFD596DBC59D2E5F36C42D1FE35D44732584434E94B1B8213082BF0C02CC12C0881A6CF8BCF7E11EC572844C3162210D7ACFBFACC17E625BE6882C1071CC82FEC5EEAC80470D77A45B2E3A50E4892D1F37F009D2976B36DAB27250BCDA9A84FE79296541C408A3FA98739A43C102469CAE0DA32483C31E293BB088BBCA5BBE5201E0BC04047A77EBD302DA399834746FAD282AEFA66AD4A89C208C71AA9AF2C0B5926486715F61EBC6BFDE25EC28B81D11BAB518014DB1FBE1EB6FE719146D9EC",
	mem_init1 => X"09BB0AE3314FABCFE1059A1C805CBC4D99B41D11CAB48E634D35459F68F7C2FCEB41909A690B4E1B28E4C1C81CC86AE6291FDD654A326B38A8E2B835DF843A4439544BF611503C5A34955FFBBEB14816D0D1454D2864DBF0C7A3E486BB80B30EE64305D9FE71C8F94C90709A78147990FE7B87B73642B8D48004F540D1DFEE34FC7E59A98FC6B4C9C0084FD9A0946ED30191FE2E062662F5990FE8D10020F0ED7415A0D191384D67FCD7DC2379165C23104FC5FBB701103978BC73DA72276EA74393631FD2AE6E815FF25074777994F9F1F49FD7183677505E2AECC4C8ACAFBC96F9D72BC1513BFE5A2361227EBD087C2EBA785C3E1C1CD2361D3DEEA48CC015",
	mem_init0 => X"CE509EBE97E3CA2D5F1BC1C5DE807E894A69DDF9DE11958527582DA4B6A53A53F0FB11657A503FD8AA8563B3413BB2454679521BECE0F8E0FBAE4BFC725A7020C1CB6CEF2DEDABD7893FBA891620D7EC8E8559256E7649DC7A7E2019940BEA36906024120DA96B7FAB41B30A27A9184D4C7568BAFB1DB0B2EED303CB719B8990B27819983B0811BC3B07AC01A11C4DCF3F566602A34C6DF00431AD3CE4A298715D1BFFAE56A18CD0F2A35FCFA1DF92B314320590D2BB1C1BE1B3E1BD8F8F4D6225D9E13E4BEEF788E2CC51144E27175C39F3D9117499E16E6A701A8303EFFCF15F5BAAAFC7249F6ED083CD27D405315BB5E6F125ACD79C8CBC2835D088B8EA72",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y64_N0
\inst30|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"04D9B79FFBA38B9645E680FD1CD2AF311D3158883D9CF101CCA4ED4614E9D060FFB7DC9362673BBCCC45B87AEE84E1FC5F6D2CC3F8ED31A50FEB6CA1DEED59A1BF507B7860F6B07FAE8833E9A83CAB7BF4AB6387F9243CFE21EFC4599B7F471837F45B14A1FA82B00B96BC684DB9273AD1F1A0923ACEFD086216347D182DCFC04F2243AC2FAE41CC3381455A5587986E9C91570E2D4B80266DCF646686871812C96F6A91303DA3B0AA7D11EE76D2D094426119A4C7EC1E9869E36490E36BB34E064514B65D2BE388BDE8F48D7F04609E1DBB09E31646E22F7CE5395C6460A99E845F0436F78874378773A0D2582CB4259616B1CD38326D89BF020D95C4DC5AC1",
	mem_init2 => X"02AE150CA3B6FA60C2EB72F62F51606AA5E8506822BFD3D1C49891E46013EA3B422E6ECD324483A447339F380FA6B95D6E6EC7AD27E9F61343B5BFED77551670352E57DF8ABD77445C527CED667C75C51E79D2D66AA5EFAAEC0384DD9540E3FBA01D960F9FD6A9D1C9FAEFE3F38848AB32ECB633F410AE6C40F8A5E8D62059B10766D0C3BEFE5D2DCF13DEB260C6B2C47202D518B2C965792636D1898F6CBE4E6BB026FC31DDC186B9D365F8A127E1C7D8B0B4BF9625CD035B2B00D8617D471A7376070D179962A34007D5777CBFAFC3A10E1C963A85DFF1AE13E8E4FBDCE450A4A34FA903472536707311CEBA5C56FD76FCE6F811D1DFC66A2A5C073D379D72",
	mem_init1 => X"C10E9B1F93257F5E2385F513712E17D8852DB8FD81F1DADBB8AEC1838547E155389A2214E95DE4BE02473F7D9F40996BA75EBDF17CE4D4F26ED8C7BA56A11B54851785E2DEC1E90FD01839141D17C4BB1F5675CBE7D513CF1C38BD3F0127F6DE33303C4D79807809A9455E3112427452E04A93B2D1424177387611D2BBDC1112C1BCD55121350507D626DB96BE9045F97ADBCE01F28E51C58A8D5657817C3004D9912B23E47C2C73C093D3BA7F960D5EE21D2A346BA12B52182FECD5A1E7CEE6FA5EA591864482F4883F02B6187170C3D92F1D6D6CFF7AF51063B74105BF30DEB1202B11E208316485D55CC99CDA64B3405FD9CD687E97E59DDA43C8DD8D0CF2",
	mem_init0 => X"B6AA5C13A8628C07C66D5EC6699D7C18178015212524798C5E67664F41202B316E9C503B165BCBDE53C49CE8F3CEEBB9A4A5DE19303EEFFF650260EE81A51E0A670BF7B5ACB96EA75D8DFA5EB4C13A9D502F5CA1515ED862DD997738A81125D534F32E6FB6F193248AE0E4D8540790E8EB4A44B2D50F81378A49BA6B81601310949272C716788145D042F10DACE31BD9D3DC5438B27630FF5227CA83CA720823FDA112F5E0ACCCA5CEBEC2847B0090D5270FE1C7DC33402B14794BFBF62CC2DB5E3C2B37718A9140A7191F681923F5A79406D9E1487EEB185DA7DE05AB2EBDD44AA35267CD402A277E51597833CB9C905814E3BBB23D4030650D8230700D8003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y53_N24
\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst30|altsyncram_component|auto_generated|ram_block1a48~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst30|altsyncram_component|auto_generated|ram_block1a32~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\);

-- Location: M9K_X64_Y68_N0
\inst30|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7DB67725AF82E1920202474CC611B9EAA0D2D736404E2E3CFD14664B2915D6310A7ACB999E57E1EA305C44C0CC7E4C9AC55CE41C301B0FE205F8D7603816D9F113E34C5C412789781E3299F6454D1BEE029B9B6415A758587E60F49897F173EB9914B33727CEEAB3E633DDCE1B134FD411B24F96E6DC202694FD3786F01B36916C29A7EA226B3D8E3A15EE39A1B05099D1E7908B8594D0E0903806E4E335F9F411AB18A80C193922F3190D16C9FDBC68FDA3757B189AA507EE5BA49DFE50307B0D4186019A5868016A90F0FE6953518268B5C37F6285FE9CF87A7EAD8733C5994054FF490FBB3B73ECC80798C475D99FDDCB5EDD8A765E31827ADD7E0A32A011",
	mem_init2 => X"5C867888438A598076BDBE92AB06877B4F30941D801C047F8E33603A53DCF80380ADE95EFF84CC4052C857184E7672574B722E64919557088F397A0573D73E2C63DC830049CE7DCDDC36FEF608E428B5D547BB3330804069F4795413FE4CA5F19AB0AFF2025AF91DDA649E11C5D7E563DE6A5997DB8AD3F28C208318FF9D49F73020B85B88244B02D48C38AFBB96FB52024C448717128D2D0E083BB7E52776473E5FD65BE89E9FCDCC9C6A50A1396527B21A9E81F1BEA95150741FF5C5033C635EF388779DC4787A0D248A7D4299A988C68B33AC88643BD9B2A98BF5432E315D2443AA577B62857A3C8E847B0D5C748230224F62209BEE58CD3BA33069266F18",
	mem_init1 => X"A24EB34DFA0A93C8B05688CC2D066A89EAAE0554FAD9F5F6F7E1BFD74E62D02D6A1000BA3776F9E90342CD053CBDAD91A0F5FA4926E3DA6287AFB3969A4179F493F96392033842CCB82B15C7ABC67086E890899960444F3A6A2575A894E1CB3D011A3153CA678E17F95CE543CCE2CD64095360A247AB4E654AE84D8000048559C49CCEA0F0BDC8D41D589EB698AAA0A2E66ABC4FA25179385F865C25B3A296CD5C26A1EE9CEC8573D6C2B2766C8E954DFDCCEEE8DCD0AA703D95A4E99797A791A13FC9493D0C1166E9F0A90DDC8C02138033F89D7F4D3574A20AE40382FD0619A25D7E4F3351B593762D1A6AC70E9E401C8A3D145CFCEA991AA0441A06BEA7EF",
	mem_init0 => X"6F24319A570ED3A437F6FCC70386727C8D251C90421E97BC4007ECA30133889BF244FDB863E4E5012A5BDF417FA85EBD331F1A621DDD1778AA742C51C5811E9EBA225D6E91A9083C82B7FAE67172EF4D0C48DA13D929227FABB0F6ACF4DF151223689ED825652CD0C468B6ECA60C5607F7197E966B5DC15920E0FBB56043E02720005EDB18293A52E440B01EEF74A8D484FC046B3A42F39A6AE858EB811C328ACE8FEFA1158C000C12BCEADB46D1B49389EBBEF5D1AF5100476164269E9CA9827917048032E1C2F51F0C27602B40E90AD4976BF3FEF00CEA7033373525E779BFFB4ED1275C6D121685B2BA4D23CBB280E71EBC3EEF49930666948B0F668DD4A1",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Blue.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst30|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst30|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y53_N10
\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ & ((\inst30|altsyncram_component|auto_generated|ram_block1a56~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ & (((\inst30|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\,
	datac => \inst30|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\);

-- Location: LCCOMB_X57_Y53_N4
\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\,
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\);

-- Location: LCCOMB_X57_Y53_N30
\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\) # ((\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\);

-- Location: LCCOMB_X46_Y53_N4
\inst9|$00000|auto_generated|result_node[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[0]~31_combout\ = (\sel[2]~input_o\ & (!\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & (\sel[0]~input_o\ & \sel[1]~input_o\))) # (!\sel[2]~input_o\ & 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & (\sel[0]~input_o\ $ (!\sel[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datac => \sel[0]~input_o\,
	datad => \sel[1]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[0]~31_combout\);

-- Location: M9K_X51_Y66_N0
\inst28|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"89DE5A97FB8E2BBDE39423E3DE38CD13BE1B141C8519A43EC7434C3BEA0EAC9723834683E292C00E265D17E6A9FC63270A4404D9B7674052F40E8C6BB2606080AE1D8433213B4BCB12637D09A1E6142699B7A061052DBAAAFE2B41B2D19E8E0CF5E890A390D9EB1D0EAED02ECCB6715472F42D987F05730F2284C1E7110D2D73E0A7CA8658CAD821CE7074F17D279BF573174742031440E7A1276644F7BC581AEA0BF545069101710668ABC8DFEC018C075365A027387D96CEF41E3CDBD5F4B466B03378524D120BF8AC3DDD870914A2FA9019D94EF5DD9BDA4AF278BE33FF78E39C9E124C4353F6EBCFB6439CDFE7E75A5E1698046E1BF551D9F03FE149B74E",
	mem_init2 => X"40754A0CF70B0A25E5407E339650D11D07C909D7EB0A033C5149BD8E8CC77A3E9433BA892769E793FC78ED75674A0F1A88E88339EE936934C07456F369B135ECEA1A3CE82E9F6A374BA402AC77193D3B5421C1A63CCB78F0526BCD241CC59E3C8DF5A649EC4F6237F135C23A9E3E2C574994FED59A0A3E1A2736D811290A032171A1964493145443C69206EE4C7FC08E751B12C4C333A97536B2E08DCB7F8E6818E0B7617579307935DE27C52D74F684E824A9097A163C0C38A547DF4EF11129270CF3522897B717ECC961B8D0DBB02190400ED59D658CAFA5FFB1EEB53BCF58E175E73F8785803C2B73B263FCAEFD5A4A2F7927E5E47CF04AC123C78A16E0DE",
	mem_init1 => X"711983FF3333B0E306A4CD6F785A0C01C423EEC05AC2EF326B4FC75132393FCF302490120787A411F4A871C3F5295E395C2B34FAA2DC773C83820140EA1092E3F26A5204D3F19E04770E75C0A373AE516FD033CFE361F178B217939F61201154859397EB1BE930B4F4B2A6F667299E6B6C2016EFB8882BFB1D697625F130F074A485A36F4F6714CA9FB97CBD7373ED105E8C3399F21B048BD76CF312E26B6013D8D01C87000C1BB24D3360E39C3DB289D819DF9D05FEF1F7E21E74FB8A6E8F0100C312F552FDD3C22D3C2C62D39D78CD6B3835888B725329E48B8B0DC87CEC6EBE4CF7F8123CEC8FF2DEFD96AFE7682A642F2DBAC1EB6B8636B00EAD6FAA71FF",
	mem_init0 => X"0432109310132D234B480567E4F89D17D0945393397103BBD807ADF84A9280D361CC8202377C4B82AD94D262BB5DC49A00AD1526185C630075860C0DD2948B16DED8F53B073E93E19344444E73EE7CC49237C2B150F9B0F88EB282AAF9FA6BFBA2FF20E522A258F0C9CF680D4CC38147430EF81EEFCC5F5703836B232C60FC338A26740213966252364299DE2167D9C468ABE312AE6D071255EB1BC850DBBB820EDFE242DE38E344A8E3E0227FD8EAB2B02D3551E94915D1F933BB44701999A919A1DC7B9F81F35B440E25ED292451728CF97EE15C90CA47C805998A0E64D8CE63A2793AFA6BDFEAB108534F7DD5DC431970A7FC93FAC4A04A945FB8340EFFED",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode499w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y68_N0
\inst28|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"43005CF45C8346C45CD0658F65CE4451CE625732B5F306199E2CF9636F6E79E6CBC16374D627FA16EC5EE37B19D2F0438BFCE45FB044662106D2F1E6E170BAB438272E0B0277E9490293EAA7CFB50CEC751F79B400E3B63B53ED633F3CF6D1FCC923F951FDA0D96938CAF76CE33CE15576F5210CCEE09D09A37EFFBD3501D55B0281A8E2B6BA37A3A47C42B16CD4C004C14760E8A081419B0C00C54671F719134F432358D24CE4A5D4728106C5563410A37EE79E1C58CC756AC6C53758333F2EFE1CC6A36E01903A7C54B090A6E79979864AFE356C085F1D2CCF1F511A1B3B63C5BFBA2D8E5FA0757B1855E0DA42BFD769DDA9A7CDC50FAE8DA043F2A89C6844",
	mem_init2 => X"F44B7271FFB9DCCA6ED292ACFA6340E0F13BAA3335CDC4A98E6FE5A4A6F9FEA78E40739B8811EDA9FE5BC36DA620FED3847FEF4ECF245FD646435DAB387F1143721EE5DEEE86E8E1F21D96CAF89E14B10047579E5900C13F79E59463349DC2D481CA07EB011E015A701894818FAB4DAB15987DBB8E3B6460E051FB9E02FC845CF7B273B376B1D5BE8451247873DCBE79841009279727B6DB4AF37B30C98B9E4D7435D7497DC16239CA39640BF94D4173C8718466B9B48F34A64A7E4D393089C938A7ADD477BF4286E5563B1B6C9A4565181723D697AA194D9FF91140B2FF2F59237DEAEC51D6671B7C9C3EAC5705817C42402E8C0DE1B06F586C13CA50245640",
	mem_init1 => X"D2E77E7E797E065693F3683318F9D189AA9C81F07FB4863E7ED0F5C8EF61BBF6482532CCADCF7BA481D62E0AE97DB976609B43654DD3D9C70DFA1CC702353ABDC86814EB3915D1BD768BBB0E9F3B8A7D6CA26A84CF8B99F731BE96A0284F7785909351ED0B118F6F6483BF7F23A8A2C5A096611E8D9FE4CBB59F8B799237AC8BCD699C3097B1C07FFEAE4449DC6CC4E00F97181B48FEDD880B22817B3B7F0E0802130CD935B41271395E936FE55B6BE9013DA38570352E81D7C5BFC41BE7D6A701C6433396A9311CBD3F90F3F6B23B3E59BCF2F73C74B4680513FFD58777074FB1769F7718AA5E337CD89208DEA403519A715DCC5D30F09507B985F9B0477EDF",
	mem_init0 => X"1827251D661A193AC66A82662CAAE2927FB0E01DE47788FB6D4B35235DC99220A97F097A078241A85B3F20AC028E00E862E5A29723354E345D5D0D2D7B47019738892218B891BEB3A672C0FDA110B8C7CC41BE36971AE3DE86BE0FF46081DE317B037905E501E0D6A04CF53F3E4F6FF72E0BC397053F2F9B5E60029DDB4633CC1760E0EADD485ED0573017BC89E7FC7B23119121BD0831EEA19235F361360130C49C85D81C97A421D36D1B062B1D805CEE7CD0C90501E2AC079774E0D1492A7A32B27ACCFDA43E25E7B0244DAF402D36843871DDB2FC74CE2C6008100E317AF965AEC6448E9AA77F7534EBF0D2BFA8DF25BC8C67B4B6049BC38B414A7961D519",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode488w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N18
\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a72~portadataout\)) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a72~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a64~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\);

-- Location: M9K_X51_Y56_N0
\inst28|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019442BADB9293BC76CBF6742E8A0CCCA3C9B90780823591832B8D999544C433AB9AF384B4EC691CC170C920CAA647627C37C0C1FBEB98F861A38E2CE2F9E9B88BCEB5E006AD1CF02C7E7C3C9303CD200F5CDA69E729089390701C4546925F01090E64CFEBED090A984A0C2E3F2834D9EDF801EAC4884456D8D3529F00AE933E52543C9AC01DF2DE00FE772A6F0A11853194008B8E4B4CEF94B22EF101B65E40D5EC6501C0D0C451E4635049490BA3473134A5671D39F9613F35EF046E8CD30E3",
	mem_init2 => X"67C8016155827E3E908253D21D66F993313F0876D4812D3BE918CAFF7B1C846630FCDB00DE7EF76CF79AE8589907BDEBD133032E1E48507D498C82B291FBF08E761CC642B598A9E4CC8482D22E729A534F29AF883D4E38DE6FC0CCCC49558417E7987434FF7787A1D19336CD14D4E76E446520EDCA8793F0264A85E9F1DD14C84F636F75B70CB94DFD781B774F44C51032365096548782D4FB47427709CC96854A8D468DF8E731B00A35F3F2DCEFC65EE7A4035DEB406CB4064C6ACD288DED90F7E19E2DA5E769FD9337100094B7E94EAB7DA85CF27495DCD779BC4949D6EC522A4BCA68F901BB9A6C8E17A4AABEA76D037DF3E6B48693B8C72FDC000BB4AE69",
	mem_init1 => X"FCDC0D55C44298802422C3F125C0E13F1E774D5FCEB0BB9E60A548D9C7A173E40FBDB0546208DD4F48C00F17ABB1ED7CF7B41FF76E2845D1436AF1FCFF00C743DADC30C1330126E2A500D59E34B651338E1DC1FE2A8FED39E32500FA1EE358301AFF33E6D21CC881D02EFF54020A9B05FF03EE98EC66000D1E85E1EF48FF378289D3F0E18B5D750957110B20A556E7C31F555EE6DC35493ECFFF18745FD7C990C58D01C74037C12174E1C6FD809A238B6B8722F74EFF1F159ACF470078D426E7C5424147943E819061793E23903B86A209FCFF1754CD7ACFA5477775927F48346D89D3424BCFDDD25516E89A88F8A89D6F9D232E728EE246CD8D00D914B974AD",
	mem_init0 => X"7AC721D0D3EA71FB74925F385453F2317C5AE3277D6FC30064772DE989CA0E6BA82AC1D6B4A37C101DBAFE4F6119E2044C84BB830157C8B10D19E41B8256E0D45FD1A2AD3BFB36FE9BEBF2C0338CFCF8CD57C8FE9014C3088DF1B0D2C4C64D2E00C2D03BDC98CB8C3F219EF8BEF6EBEF9C935290970FF154053EC21A1ECB76822EC1BBB89BF2DCE3BEF0EA7D995EE405D50F3AC7756E8DB25C5B5209DAFE8B45FA1E81E0E0C90956982F63D4AF3160748E79660F06B0DD47D295817D0AB28038709C9EDC1126D31BDCEEDCA7A599AFBCD2931B06C752D5815C19CF641AFEA7AEA0215252A51CAAA9C170393C11045D03FE9DCF12BB007BF634B514E34A6CFDFC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode509w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N28
\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\) # ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst28|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & \inst29|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~61_combout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a80~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\);

-- Location: M9K_X51_Y52_N0
\inst28|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"E7826B797296127C956660F7F2C77453CF6DBF80B7442F9925E4A7BFE846C43065164F7E6658578720D3F32D6411B19BA0212B3A4ECF396A3536762A6BA36C72895736D984C3D8B6F28E417692BBF629D4FA27954166282B8855EBCEAAEE5AD9977DE138FFD0CE31DA60531D1E338BE13806BA5987037C1D80424D42C0350493BF3C4082A598BEA78782076C9F0FC36A66010BE9EB37796DD5BA0E09025D2A656495074F4893BBCF4F0EB3EAD733B68155E0D7255540BD299A177344A5CB316FA28370644D9B794005EBD6214E94BE1E1D6D492F4168D66DCF517A6FD6BDF29A62A24452319121E242273C0BDD7AD6DF8123F1253CDD5197B6CB04E5DB4423BA",
	mem_init2 => X"4126A93837F5102E349115EBC825B3E5B0E174E0D69B01BE57919B465F79582B1CF4B9A67853918CAD5A4C3F641BD81CC59F8DC50A1278ABA38764871E26205270239EF753C1D5B04D4DE9165B30A3DFCDD32E4E99BC5224E6CC91E581FF1E01D9ADACD8CE194EF72D416C10F0518C848ABE9F1887CDF30D2150BF715E9F95CC7DE4172CA48CCC7D2686254C115FE028A736C0BCCE18CDB3A6515049400FC4AE98A585390A009BEA223AA26B993938C20317C87358CF44B79B031576F2B1A77F5F179D77ED3023E5E4801CDE247DA4E9B8CE5A340DBAB88F62F781B5E835C43632BF134D999F903B561E57430E0FB30BDF091B168F59329F3688858E33B95A65",
	mem_init1 => X"FA29FDA6481F48A2917DE07D082E6E6AA4E2E332C93D412E2E044D2F612DC3838DE144290105E3B1CB008553C0B950AD27811B18CEE76C0328DECF52A67C44193183F3978F92EBE3221C4B0D8A946EA47A882975047609C4B2064E1F138B532ECDE25F190EC095F71DB12F520018B36E5E61CAEE094D6E1E9B2350C563B7C1A112AD1C9E612F9783BFBCC9B9C513B090EBE867BEBB66B1418EF5B1D810EC57E0D136C6B83B27A95F1DAA763982F163AE28E6E14C91EE938E99DFFAD874F4E28D8CDF3320C197AE42757D63EA28EF419EA38122F4EDC52CF6C54AB986E98EB20A4B7B93481B820A9D16C122C4C296092C1E9719065C8590FBC51951390C7F707A",
	mem_init0 => X"635A7B2260F724005D21056D1EB8FB6E13C5CF0EC23D8E27B68BC6F354A39F9A37CA37009D2127092A089754162CE0F41C3A00567855D1A303839109D845850780EDD4EDE1942CB426881F7E658DDB1A5D9F79D7F6431E71567D863F94761CF0AE1450213E3990F8E77E64D9E1750DDBEC470E7271D8F7C0CBD70AF67EDA86CDF8D3D872F40D1FD3D3A8CA115840E1209F08F90F736857FD10388A6A081ACFB2FF99CD5CCC9F6AF4FE708824E12BF1173E9FB068B1927284F91D1FB3EC9DB2AE91837A7318DA2C61D5BF6F265C8E8124C445FDD7351E57BA48233DA50E4B7081525ECBE8896B8C4C39BEB0ACD0E23C279876EB7582F0F4CCDCD0D3F0DE46DD47",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode429w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y55_N0
\inst28|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A91FCF3775579C0BBE993BC69A6F25583698783AE1C07CDB75E9513E78F98E5CC3688EC72B813AC3CBD1109F23875D4EFCB603DB07BE6B3E9665733D3A287B25452D4B1E135D4378F9F93BFF84593AE6C683430CF3E96A5F678C0E510EDAF4ECEAE8354BC595C65232695797C55E4E0CAEE2069BD3FC4592FCB2178191BA7FA2E71C648CF7D42C10BCE9E1BD7DC671411B3B3CC355FC78CA0CD0BC86289DFAEE08C06B3731E90A8507369155301B3133AB0D22C974B80FCCC8EE26300F9C674B092AF0DB050760C8145FF67D5AE32243B086F8C36367B88BFCEE2890539470B15C89DED0795F9AC5069D22212CCB00B068980C11FFA4737CEAA9FA9D9557F40F",
	mem_init2 => X"EF44C9C5A2B997B9C266FFB7BDA404190074EC4A72F23B27B75BE651E929FDC5492EC4697D9A633F12009DE67F12EF48AB736161FFE78084D372D155A8474861DA3020F009A3E9EE78F8A0483005981989CA858480B5C55D3F30E273DC7347AE6395F5D956FE107E7A536CE5920895621A602F6FA07D478DFE901A558645EF51FF9960EBAA53E7E40FCCAB5520CFD641D371B09100302BE23CDA15219F74414280D1E3E448DD07C4B83BE537EBB9359210CF2CFDAB5D6C3E480F21E880D933E4EB3FAB54D9466EBCE7744EB3FF76683B155E9DCBF7DCD867FEF90FD8BA06BBCB19466BD25CF8B0A91FC0BE0AAE23FEB437307CF0FEF98C7804C48ACEB83B8C27",
	mem_init1 => X"6C2A1EC3FFF4FBA2A8C39520BAE39D8AAAD1DC2D0CE6625DF8CF8C73501AF11C00902EE8FED806ECDF6E1D53A1D15D275AF05CDCA46073910F09CF6B088EEAD18117B7BEFF1D47D216A21C2EBF65BD464C14750A855188CCB71CDDFF958F682080F3C78C8F5CEF1EBEA580936903F81AB0598709D10D4200710E1BF6360414C0BEDD15682F6C090712F498F9A120172A1F0F43FC6CCEDD9000E17AE1FA22EC6E3659F3355EC91185B8DBF65B4EFF37E3E14DEAC1F971F2A473222829D66200DEF9961245B9D0FE261303B2319E41FB4C2E7C7A089ABD5801C2FF7155DC294279C62FB6CBDAF84AE0EFE8C71F033C8E3746C2C46773249A7738D5646355DF1007",
	mem_init0 => X"6DFFBE00E73358B2FFBAFA88A7BBDEFB527C92E9B5D5F444637E6126ECC6390FE7F2144032DAF6CA6B99B7C3C840E7FD0626759E63AE265090710B2C7F6C5499C4E490CA59BC2981C851300CBBF147A658D557C1B5DF666FAC761463C309BF81E9A4E601E982EDD6E3AA8F9CFC161487154D66CEF6C60F853ED3B7662715DB03E9CA050DE1B55FC746AFB55F2EE55ACBFE799133767506C5DB15A43679FA49A175BA7FC0B792A95AF07FE3208EEB84789895C58FA7645A747ACABB9FA5DC96F02732234F58D3FC76335D40DA23E4CEFC9D6F056A7AEA4C15D92D240782A92674A00FF9B3FE05E73D30E250DB9AA938AB7AABF1F251DFBFD0B87A02784C771300",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode392w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\inst28|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"9B6EB8DFBDD8B0823834DA9E02957D1FF3B0AFF3131CADDD213638734EA2F1D4C841B0D2A67ADCE254BBAE4D2EB352A20695F60980A894A2F00D96F842385233257A2D05D7D3222365B595C03E546109FF124DC57FB96983E2E63A30319F443471660187E759AA9F3D047C0BFF1257BBFE3B963F157531102687B01313892BDEE802EA1E350EC989F0498A66FCB63E0FFC54AC454D806957F6B39862E09BAB8B1E8AD84890B7E8D3100836FF9F79FF406C8860583B517117288A0603C5DC7AA3681D2340390A37FF6E71993C2989B4AAE7A66ECE01FB3B28ECB21DA5DC13E2A679F835FF819E5FE824813A768D4C19E994FBB3A5F5012CC4984FD4E2ED3E5540",
	mem_init2 => X"0B703316F52D86FA1E155C3A8A270C568848DDE061A13EB866F5395874EAEC4FEA89EF33DB4FC084FC34DE4CEBF1E8A44791E0767CD8BCBB46698FACA43C4900AC7FFD89B7B70DB243ECE1B52B89E24A47F6BD9E0ADA5C5736F39892CFB2A1E726C8C545411E0924F0982D12D820804580B24D2EE2DF5654262763AEAB906579B7B05847534D853236A8EF1EEAEEAA74199EFCE3770F085EB95BDEBC063C5CD21CB985941D72E2306E22F545DA613DEFC8F74CD33A5FA4DAAF622A526CB356C9E241240EA135973AAEC1417D4BAA68B88FE04738969EA036031E0C48C312901EE6C2C150DE2F0CBF523F36030AC52E1606F67BB8189A93E073875E57B1B53650",
	mem_init1 => X"FE84723C95517DFD48CA252252A0DFBC612A9499EE89E3BE55A7BCB53F5C508FC5A8F011F79655B09D8737F532AE6961423011953A7359943BCD5030A91645B8F4F501D93B99C8D1083671985F673FA182FF7C9C4B6890CC4FD8CD9CC6BB3C14CCD166D1825B07F29D08CFED57E4BE50EA9E2A0E8C4057ECE902DBEDDB410752EE68E06FA2A9B94094B10EEDEADD168EA2DE0BEE51E11453D13D3E5FE15578323CE0BE9C8E6B2BC43DC7158005CF27DB12EC1367D446F4DB57189475CE05D54D1D5D3BD90179BC920F9C9D822D6BDF558CF8F3569F363ADF5B9FFCF1867F38291FC350FD0F5B3B255F9EA9D39C7815621FDFB2E7704CF174734E2726649BC0A7",
	mem_init0 => X"2D7C32A8F9BB55E2FC3C6F4280DE08C727ECEA549361A481625E58662D2E98C9F47BAB99D81C270140F159F9B6DEDA6C3A1BE096203C75E0E94664DD3C7FFBD7C08F602A00DDACF909BC4538843E15F1B8DC2A8ED194427013CEDABC46F3E7C6F8A24CC6AFC735D175F95BD1802BEC8FD1E4F6C665C67B3950197203F8A06037A8143AE8D204DB1DC14EA3C1515C12FF074F71995D0DB2E003624858F410D69CEA9AB9FEBCB5C3CEAE0D3F0C4562B8A524234F08D4DB68B2BD3DC01A1831A2E29CB504F0509F990CAA20C383539C8C69152D774D6243B2667BCDD2B8C891E4FAD758C83E51D19497C283E72A4A098433DE81D86AD39F88CDE0D135DD296B553E",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode409w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N20
\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst28|altsyncram_component|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\);

-- Location: M9K_X51_Y58_N0
\inst28|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0BC9CE20087B5B3E68F97CE82148A2F0DD6C284D147C087ABC4449188959D2E089FAA4BED8E09FE042CBD3CDB2F20F5526300A8D87E54956FF593B2DBD7A993C3009BEEDA37988A2B2F188AAEAE3F76E04794DAD7F53A2FFAA62CC848C9DBCCD87EA2FA2B1952166E0D688C4DD7B899590F7CDE3514EB88B0EECE3443F24AC7D4318093CD11ED164127B4F02236948805AD741500EB306B3E0ADEC799D7DE764C5F171B403DD993CE20E81119FF4C5891AF5DB0207209BA77CA65AA091501FDD831ADA26600E97199CD7C56A8DE635E8FAFB7F612384B4971340849A43955A28A04E5A19C4564450E5E6262B2D8232109FDF65BF4002BF608F735A7916CE5A19",
	mem_init2 => X"9AB9FE3322E43F796657BA5ABF7A3375363B80700EFB5A739FCE5E00AF227ACC4034D60B1AFF279816CEF2FBDAD8C64F30F3DA929FCF7E8125EA434B4C0B0DCBAAD459530586AA88297B4F304324B9F39BCD8AD9268B41B65C07B1392D91E4509E150AE7BB5935DB52DFCC631AC9425C2D04D55A5C01A123A5EEDD38BBCA26BCE6CB38C91996479B3CBA24C5CB2BDD1E0CB1293E50B4392F2BD7E3882F8C5BF5DFF9D413D19B03BA89E5D3EB80A45643D69C593333B885BAAE964F5FB2C75253F4671743A5C6653FAFDFF84BE2C982364F0F5AADCC53CA35ED5951DBAC4B155CA6050EC956CFD4F962D193AC009C826D9795B54B55D08F0D932D728FE9C49C93",
	mem_init1 => X"3908F4373167F2774BC25123286134E4C9AE73766DA2BEB0E230F4D2830A8435CEA97BC2D29AB676F7FD553EA56DA8FB6D54BEF4E93D33A2340A2AD5E3655FBFB9057BBA5808E4102E7CF84D937080143FF3F7924635C40C8D0E83F250B03EA56A73FA9DF1104DAB7FE7A98B5473F72E33DD0F381E8AC6709277832AFBC4AB0F414F6E769F98645079D66B2EB826EC60405B33F3A99BEFD5A59329F7A35B8ABB059A80303C5A648119B2CA721CFB131510278F680990A044A336327DB596A01831DEAFDD80642369BD05B50F0640DFE9355BAD44686017E442E2388C8DF7A7D1812415364290D1B387F7D0A0A2C486AB6B051D4A8FA73D3671F35FAD30DD7178",
	mem_init0 => X"7B2F3F927DD8E754D6D99AB499BB3E8C01F7CAB347FF97CAC8B25FB9191A366DF1C1DBE929E5C31E9E416D70B25AFA1A9858E4A5DBB3EEDB98DCF40BE9C145AC94C3A4A4201DEAF1BA40B3F1D91FE2B823B8EFFD03BC40F5E571DF7E5F19CEF0EF565B38505FD81B3F3665E5503396ED8B164112B31F5CF49AFFE30E579E18123043A4EC30169AAC23EE83EC74279F452F3D833500A0540EB1026A7762CE0B39F6061BCA30114DEDE73CC7853EDFC33C80F77C7A830F7A8DE890383CB63502A698774D817ECD1F71627B7CADDCD36AAD709FEBAC4993321FF2B8CBFEA478E6514CC9904D1661C0FF7B1253220F0D2B61D4AFAF4CE17DE2B56603687EDB4BACDC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode419w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N30
\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ & ((\inst28|altsyncram_component|auto_generated|ram_block1a24~portadataout\) # 
-- ((!\inst29|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\ & (((\inst28|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & 
-- \inst29|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~58_combout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\);

-- Location: M9K_X37_Y67_N0
\inst28|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7DC1772A2F83FF6E05F2BBB01DC39FEC5F2F938BDEAAE9C6BAB199542924D6364A7A806191A71D16C24C7AD0C305881DDA1925B609AEF00305FED763481692096C1EBF9CFBBDAF69110819781C08DC4477BE649495A9585A4E60DF68E80D802B4307B58C29FD66F506E21C63093CC02AEE42506AEEDCCBD6AB02C4462B9C2028703A23BC822DCAA5B828E1C75E502F65DDE77B7BBA6B2B2050AF03481F477D533F7D2E0BFF6639DEF3E7F2E6C63E5798F25C8EB81E6DA0A8164B603A968D8AD973FD86FD925897F165533B8E66ACAC417558C7B89C9D223B8505E6514F6FC599006B00BF0187D04FE0F7FA5F08595D5821D02372F1CC76CDF7255D7E88355FEE",
	mem_init2 => X"40BAB3B44FB5A547B3913A5917143BC4A0C3F1E4224CC4BF31CD9FC5EFE4133F80A204919F8831996ED99B95B1FA44A8B51AEDE5DE9628B09349713B73C8D3EB0B3122557DDEFF92292C718BA2E7A6B7227FB51631706A660446E993DCB0249CA680258CB7CB36F5F6298217092B6B6F5E9A56B82BB56E72AE4C42E5CBAD4290D762372E8A3B72257762CF9ABB66DCAD0243BF47559D4834BA3843F55020B975B26BA49E4B796C7CCC6C7F2FA13698E7727D97BE428EB6974F1E9CF3F634DFAA01F171889DF46D05012B4DBDBC2EAA401DBBBA781B0B30C07F520438DC3FAF8024737D28776D44BA86C993D545ACB4E4C3DF839CD06BE012F224A46F99293867",
	mem_init1 => X"AE41B48DE009DB4334269CA6FD82A66F1516D114C544547907EEE9C8426DD7ED703B2EAB5576FD598E1CC3E3E203679FC7680306DAE30C6287A0F0569A526FF76AF96A6DD3BC5FD0001DFC58721B84AD14905A19604A88FA0AB065381E610483FFE811D43A1726042C82F262F0E21B6479629F625FBB466CCF088AB2E782A02520E3FA8B0071CB7721585836E8995F62E5A09CBECAB1B938B889A359789A85248DE4A25790EC227326F1B27649660FCAE99C2969A08F55C92445A5011E182702AD3F66494D3F11661E5933CC5DDCC299D75D041C4FFD3D1D6D9BEE908EFD7919529F0E4FECA77F4F742ADEF0A9396744089A6DDDAB2DE56006A1239A76C5E7EF",
	mem_init0 => X"911B5715555FD465A809D7674DF5FD25C6CE21C62219907C3019F2A3012CEC5C603CFE781FD921C1A2AA9E5965A761563310D8A22DDD314855B5BF0636BDEE91CA21895E1D1A4135DE23CD5D7D7DE88DCC47661326E8775C598C06A384DCB560AFDA8FC159359A7BC867352C6601EA0708D8C6DDAC5E3F662EE7D8B0A33029051FD3E416672A3D9204B7401E10B44CD54BFDE394354DBFC3A99AC5C9B2D3A9D7B18C6C61E573F00CED5CB6FE89E1ACECB61AB7C7214C9662BF8E9C43A19E2EBD8A08F480CD11B079D014297F14B1F57A2474E4977A06D59F4F31940AD6D889BF04BEB837BF6213E6F5B3F92ADC2F66D48972355BEC4B303996697B0C997DFDE7",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode449w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y60_N0
\inst28|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"5D4C350D50C9DB7ED1DAE05A0CCF881FC4DF94CF04804284D892CAB067112F031DBB912D32232E7413FB7203CBAE02C81564DE31BE104DAD0F4F5096E1DEB482F75027F723C46DC86038676D16722D57053416D77538FEF9A865175EAF35075DC6D9423682B6D46673827DED295C081C1DDD47B70E4A9480091CA79967B84200274E51AE3A849B4F1A5C928452DAAA59D109D1DF31BA3F07C97514A8428832312FA9EDE03519B1DCF0D1FF3C181B0DA01D83CD50F4F0B0245C63A28E73DF91FE16DF515727C3B61F62D3CA3A6085B4C8695888AD2F9A48D3D3E4C221720F2069B1E9A75C174CEA1038C64CCED3CCD4C1AF9544A452B4EE11A24FBE3FFF48556A",
	mem_init2 => X"BB670B97E9964FEC9240661DC81ECFB3E99B974F4CA6EE9BB64776C1A9970CAC753CA344B0373249E7F8BD5DD839129E47859E5771CCB7C70DD6098E734A290415DDCFD5459CE7FA53ABA81E996D77BF3DBBB23FD08857C3210F845A083C3B59CD81308813A6E0F7FFE67DB7AB72096718A83491A6A56EB3D0FAAB036AD84FECBD69D838A641C55015E951580CDE5CBF8C84C313D9482326FB38E500159014C63B2AB082693EF1CD5D4AB1BEC95AC5215285BCAB842A4697030756E44B3442D1058481F65980F77918EE76FDBD2F8880A133E7A54BA11AE4A6D2F1E081134CFEF64ACB1C1EB0189D9CD92A3BF5CCA0C549C49FBA7A6E30E37B4828843B7ACEC7",
	mem_init1 => X"9C1D1A2EFE9A5396399F0668958507ED5497D3D28CEB2D2C887A9D192A36D571DB1DF835F7DF5FAA0B0EA97CAD916217EC0A454FC2FA48ACF22DCA6AB0DF1D9085413FE447294FFF5639EBF532528301446679A9B692D6EAFCC1674E9BAF22F3002E713F67FBF1B00A6136EFD07E34B3A5FD0C3E5D775518DC48A8705C98D2F178070344070742EC4124DBB7125B93520894AE8F342C5A0151630A9B5AC8F365EDB4D878C3EE283A4661AC3C70D113EAD61E16C98699A427EDCB2BB32464470DA0F1A0B7C20D40393AE44C88B16EB02E621E7DC48E1921AD1A3BF49EBF25159A75356D056E0A58334F89DFC6F49BE400617B7F26A5015EACAC97F2F901C8EAD3",
	mem_init0 => X"88982537CA95446C620E09AEDCF3EA50E4F10FE139C2EEC481595FE741468FD6208B904B4FDAA9280587C238BBA764EE6E04740E81B0F7D6E4E68EA9198AC460B63D636207C8CBEE472DF4D5FBBC89FC064DF68BD1642F8D0CACD51B950C589FE648DBC4385F317956C486EA3B575049BE7E28E50E58DE4AEE007A674F03A51D152ADC990A47A210D14100D774E9CA1AE46B5100838E0EC2EC5615B947A6392EAE05487CDCDF51753A88C3B7E0918784774D1D96A1A76B34F8FE7889ADA06301469E7F19BCCB9332EA8C0EBD0B059C6F0E677EC6476E8227C33395B1455DC8CC52F1B6F0838F0D5207C76F7B0671EAFD2522D8D88B2DBD37D01CCEB88A5B2D63",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode469w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y63_N0
\inst28|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0426BDCDE61B946845E6FD0222AF17097DC0D8B47A6223984CD3FFEB1417C546828BD39C62673BA3E2390046A77761DE33519D8F37DA2CBC0FEB9193A3D259AE3F507587CD0B084F6DB9331ADC0019E67BAC62D2F924D6985B8184566AFDD835BB0BE32433F9024177AE0CF5C2BAA5AAD1F172E54A16FD09900637BDB452F7F28BB1812305A0F151BC8DBC4455862C0A7D70570FC946A43421F07C54C4DCD8DC63715BACBE3BDF5DAA7C7582EDADD06ACA813E4B29D0069CEA5AA5567A95927F8A432A585D2A6F41CAD6F473F7FA70C8428715C785DE01C8E75B112DE861178344509C7F8FE80B368C6CE04371D0A81583EE72D6220CC7EA3F63F2ED04C26A8B",
	mem_init2 => X"B7AE6A0BBDB14B1084176EC44E2187710FD6DAABE2478CB304A61DA68713EA3C7ED338A98C389F962AF05933A5979182AE90C8E0E7963A59DC4DBFF3A19FA5B0BA324BED6FD8A34F787375528783B25DDE8030B892B9EF974228CB97B4F4FF3CD2A44345ABF0846E287FC673337F3BDC42E1564EDE53225C3D68A92FA7F8F4FE5342D9FC49CC89C90FE4EF9F914B4DC4233B05EC50AA79BC41DEBCC2D8209731948B16B2B033DCF3C8349AE17BDC8857131B529D6F7D20690C6F2DA79F424F95B0E50056EF61ED57B8BE1A977BAA4F52A76D04096E87EA8E506C67431DFC27355C5BCD7EB946C9F5332EF1FDBDFEAE6306FE9347ED2DD83E844BAF29C5475C60",
	mem_init1 => X"0A09D5D2B4829F6D09C80439016E766779D138AB6D3228014A5E1AB19A37F70B8904C204C6361440A5051E4263BC60C4B2B2AF447C977B8D225F2034C33992CE2B2B753C15C1787F2CE4C6E91CDBD4CFFD319A8B01B2480185443EF36F1F86E7E0F2AD3D807C47DC0CB954C2EC45BA2E6DEF814C2E5AE2BC44D629A4189C8A6C30402B0CC94B16CE2928591FAB149926F928FFC40E252F5EC9AFED297280CC1BCFA024581B72F3963A3F4E380C6234FA8DCFD4392E8391A2E81F1F037AF75BC105D67BBA748B6576A2253E04873D94F4C51CA61C98CF890EDDF37CC6F5646C328CFCB40DFB08F5FE32805A9B03E9D0CCB42E1DF3B65CC3E26D05237510F393EB",
	mem_init0 => X"D6AA9E09A3217D8D797E4059856D9267CEC36165EA19FE97ACBBE87F52B7696B0123A0118966D55FAB386A178ACD9E7D6B999E4644337BFAA1C4A2B5C2468620D816BC754C459D594C868E1E8B3DBDEE7A67FEFB048C9B35DF266912372C6F14CC0D3C93A67AE760950D63CF99822EBCF594078CD8D6DEDD0674B0AD619E12ED069826C09984C10D3F5FD2F44527E441A81C55E9F205A740C2D734FC10784C26324C11B9A93573DAD7073D7B84786F3558FC767A3CC3BF24AA017FFEC9D1898E97041C406E4C6EBF64A1E0891AD0425AF5F625DEF36C4F1D624A93C94D00C9252D782D980EBF35D47DA2C485B03B60AF23E4DDBCCDD7CDFD8363204B57F03F7C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode459w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\inst28|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"8C697144E8A9F20BD057DCF8DCC0ED6BD65149507BC4AB23DF0945C46E2E427D4400D6DA2AD2932644B42F7919F6557E4131562F5A9973125A83034FE8D40D88D73FA48F4816CCB2860282A02248A242E62234CECDE05EAF2D62B7069CF3BEC763FE4AA8888CF709C7402350CAD33648CA787B645FCB07ADD73BD4D88FA4EE1C1CD0E90BAB9E85C93AC3DD80BEB0035162651266FC7B0747ADD03C60F256176BF3566ECC380AE64DAFA48B0470B65871E1C88E611B4F391A535DBB614691CFD79E73257809B6D112B606AC8EF8A4C641009A74D87448961BDC235BADD86EDBCFCC37AF8288B991D27825AB2C0014C29F319963AFFD65B11FDE63DDA596276481",
	mem_init2 => X"51EE2FA4B87A5B7D655CC4A9A5BD66FF61BB3EAADD90E0860AD392A1F85DC6A60F587BCBD4CCC0241E3FBAE1DBC91A2772A967DB73D434103A9AFC52EBAB1853FAA66ADC59EDEE6F6C7E02F1E5D798FE6E4457E9AB1B82E373DB303D2D3EA27081999CB7CF43C3B8EB16AB013A22182954FBF93C1016D5436B7DC83562F7F8DC5ED546E69CE8A58C5DE3A28F3692D2037EF06DE5754C7F99589A9BBDA997C0E59DA99BDCB2485E578539ABFC11E4960663205174DC1140FCBBF47853AA847AE7667BB0BF4627717D306D5C5742A540C72AF284356651A4C8C1C7D8F815FF5C0AC126476715B5E15A94FDE4513D7BA50ED85CAA1F1714204643B80E717F66D6EC",
	mem_init1 => X"0998F5144ECF27C01EE5AFA343B38AEA7A77E110070F7E633C39499F68D83D0FE4816C9997151A64D75BAD43EF8B96E6248A2D6552BE6738A8D547C65065F647C12A3D89EE6FC14D07E5A3C581F03819D01F494D2853240DC45C64B8BC7ED1F1197CC2510FC134C62C3E7C9A711B7590FF88B848CFBDB92BFFFA9DFF2F207BD67DC8A5A64FE6F6D5DC0973D7669B7ECF7F8FB1A91667F9E9E0B7C90D0C1E8CE2B58B96E851597169B4D0D42F82F693D0984197F7C6BEE879FFFC4CDAB250EAC7A5AE6CE0C3566D80AE0D9005FB7047F5126B0FFFFFCB48D05FD45C528B93A0433505D62BD94ABBF9D444D22DB95289D4D1FFF8A4F9AFD29FC922411063B32025",
	mem_init0 => X"31D4B15FD7FB79F24368D1562170FE76750A1CBEA109697A619853ABB64DBA4BF09B72AB66C4F19BAA859FB382BC67EECD70A216FCDF17600B4C541AF39BB4D0D15E6C742DED57D75530BA70E98727E0FF4B24C576A7A9C57BF9ACE944B8D871906E266CC268146C2B5673F62FD9D81273416F3DE312A0403E95027771EB89906ABADE593D5FD140B908AF0D61F4323F474E06E47CDCD5CC0731AD3C32464F3C5ACF7F532B630C20F324DFC1E63E12B40B9218ACD2BB1C1B387811E5EFD2ED9B5C40C10E4BA0CE716ACA5119F2865E64B9F026EF3B8A9FF104021B7A7BB00031D0466B50F7C4A3622CFADD27F4014EA4B4F3F1A8E7749D7C4BD1C5AEE8C3298B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Red.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 89600,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => \load~input_o\,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst30|altsyncram_component|auto_generated|rden_decode|w_anode439w\(3),
	portaaddr => \inst28|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst28|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y55_N24
\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst28|altsyncram_component|auto_generated|ram_block1a48~portadataout\) # 
-- ((\inst29|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst28|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & 
-- !\inst29|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datab => \inst29|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\);

-- Location: LCCOMB_X50_Y55_N2
\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\ = (\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ & 
-- ((\inst28|altsyncram_component|auto_generated|ram_block1a56~portadataout\))) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\ & (\inst28|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst28|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	datac => \inst28|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~56_combout\,
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\);

-- Location: LCCOMB_X50_Y55_N8
\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\ = (!\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\))) # (!\inst29|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~59_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~57_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\);

-- Location: LCCOMB_X50_Y55_N6
\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ = (\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\ & 
-- (\inst29|altsyncram_component|auto_generated|address_reg_a\(3) & !\inst29|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~60_combout\,
	datac => \inst29|altsyncram_component|auto_generated|address_reg_a\(3),
	datad => \inst29|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\);

-- Location: LCCOMB_X46_Y53_N22
\inst7|$00000|auto_generated|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[0]~7_combout\ = (\sel[2]~input_o\ & (\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & (!\sel[0]~input_o\ & !\sel[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datac => \sel[0]~input_o\,
	datad => \sel[1]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[0]~7_combout\);

-- Location: LCCOMB_X46_Y53_N24
\inst9|$00000|auto_generated|result_node[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[0]~29_combout\ = (\sel[2]~input_o\ & (!\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & (!\sel[0]~input_o\ & \sel[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datac => \sel[0]~input_o\,
	datad => \sel[1]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[0]~29_combout\);

-- Location: LCCOMB_X46_Y53_N10
\inst9|$00000|auto_generated|result_node[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[0]~30_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & (((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- !\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\)))) # (!\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & ((\inst9|$00000|auto_generated|result_node[0]~29_combout\) # 
-- ((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datab => \inst9|$00000|auto_generated|result_node[0]~29_combout\,
	datac => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	combout => \inst9|$00000|auto_generated|result_node[0]~30_combout\);

-- Location: LCCOMB_X46_Y53_N0
\inst9|$00000|auto_generated|result_node[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[0]~32_combout\ = (\inst9|$00000|auto_generated|result_node[0]~31_combout\) # ((\inst9|$00000|auto_generated|result_node[0]~30_combout\) # 
-- ((\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & \inst7|$00000|auto_generated|result_node[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datab => \inst9|$00000|auto_generated|result_node[0]~31_combout\,
	datac => \inst7|$00000|auto_generated|result_node[0]~7_combout\,
	datad => \inst9|$00000|auto_generated|result_node[0]~30_combout\,
	combout => \inst9|$00000|auto_generated|result_node[0]~32_combout\);

-- Location: LCCOMB_X46_Y57_N24
\inst|blue[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|blue\(0) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst9|$00000|auto_generated|result_node[0]~32_combout\)) # (!\load~input_o\ & ((\inst|blue\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst9|$00000|auto_generated|result_node[0]~32_combout\,
	datac => \load~input_o\,
	datad => \inst|blue\(0),
	combout => \inst|blue\(0));

-- Location: LCCOMB_X49_Y54_N10
\inst7|$00000|auto_generated|result_node[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[7]~8_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & ((\inst7|$00000|auto_generated|result_node[7]~0_combout\) # 
-- ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & 
-- (((\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[7]~0_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datac => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	combout => \inst7|$00000|auto_generated|result_node[7]~8_combout\);

-- Location: LCCOMB_X49_Y54_N4
\inst7|$00000|auto_generated|result_node[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[7]~9_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & (((!\sel[0]~input_o\ & !\sel[2]~input_o\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & (\sel[1]~input_o\ & (\sel[0]~input_o\ & \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[0]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[7]~9_combout\);

-- Location: LCCOMB_X49_Y54_N22
\inst7|$00000|auto_generated|result_node[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[7]~10_combout\ = (\inst7|$00000|auto_generated|result_node[7]~8_combout\) # ((\inst7|$00000|auto_generated|result_node[7]~9_combout\) # ((\inst9|$00000|auto_generated|result_node[7]~1_combout\ & 
-- !\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[7]~8_combout\,
	datab => \inst9|$00000|auto_generated|result_node[7]~1_combout\,
	datac => \inst7|$00000|auto_generated|result_node[7]~9_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	combout => \inst7|$00000|auto_generated|result_node[7]~10_combout\);

-- Location: LCCOMB_X46_Y57_N2
\inst|green[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|green\(7) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst7|$00000|auto_generated|result_node[7]~10_combout\)) # (!\load~input_o\ & ((\inst|green\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst7|$00000|auto_generated|result_node[7]~10_combout\,
	datac => \load~input_o\,
	datad => \inst|green\(7),
	combout => \inst|green\(7));

-- Location: LCCOMB_X48_Y54_N18
\inst7|$00000|auto_generated|result_node[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[6]~11_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & ((\inst7|$00000|auto_generated|result_node[6]~1_combout\) # ((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- !\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & (((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[6]~1_combout\,
	datab => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	combout => \inst7|$00000|auto_generated|result_node[6]~11_combout\);

-- Location: LCCOMB_X48_Y54_N4
\inst7|$00000|auto_generated|result_node[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[6]~12_combout\ = (\sel[2]~input_o\ & (!\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & (\sel[1]~input_o\ & \sel[0]~input_o\))) # (!\sel[2]~input_o\ & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & ((!\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[6]~12_combout\);

-- Location: LCCOMB_X48_Y54_N14
\inst7|$00000|auto_generated|result_node[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[6]~13_combout\ = (\inst7|$00000|auto_generated|result_node[6]~11_combout\) # ((\inst7|$00000|auto_generated|result_node[6]~12_combout\) # 
-- ((!\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & \inst9|$00000|auto_generated|result_node[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datab => \inst7|$00000|auto_generated|result_node[6]~11_combout\,
	datac => \inst7|$00000|auto_generated|result_node[6]~12_combout\,
	datad => \inst9|$00000|auto_generated|result_node[6]~5_combout\,
	combout => \inst7|$00000|auto_generated|result_node[6]~13_combout\);

-- Location: LCCOMB_X46_Y57_N20
\inst|green[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|green\(6) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst7|$00000|auto_generated|result_node[6]~13_combout\)) # (!\load~input_o\ & ((\inst|green\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst7|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \load~input_o\,
	datad => \inst|green\(6),
	combout => \inst|green\(6));

-- Location: LCCOMB_X50_Y53_N10
\inst7|$00000|auto_generated|result_node[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[5]~14_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & ((\inst7|$00000|auto_generated|result_node[5]~2_combout\) # ((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- !\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & (((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[5]~2_combout\,
	datab => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	combout => \inst7|$00000|auto_generated|result_node[5]~14_combout\);

-- Location: LCCOMB_X50_Y53_N12
\inst7|$00000|auto_generated|result_node[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[5]~15_combout\ = (\sel[2]~input_o\ & (\sel[1]~input_o\ & (!\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & \sel[0]~input_o\))) # (!\sel[2]~input_o\ & 
-- (((\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & !\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \sel[2]~input_o\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[5]~15_combout\);

-- Location: LCCOMB_X50_Y53_N14
\inst7|$00000|auto_generated|result_node[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[5]~16_combout\ = (\inst7|$00000|auto_generated|result_node[5]~14_combout\) # ((\inst7|$00000|auto_generated|result_node[5]~15_combout\) # ((\inst9|$00000|auto_generated|result_node[5]~9_combout\ & 
-- !\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[5]~14_combout\,
	datab => \inst9|$00000|auto_generated|result_node[5]~9_combout\,
	datac => \inst7|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	combout => \inst7|$00000|auto_generated|result_node[5]~16_combout\);

-- Location: LCCOMB_X50_Y53_N30
\inst|green[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|green\(5) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst7|$00000|auto_generated|result_node[5]~16_combout\)) # (!\load~input_o\ & ((\inst|green\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst7|$00000|auto_generated|result_node[5]~16_combout\,
	datac => \inst|green\(5),
	datad => \load~input_o\,
	combout => \inst|green\(5));

-- Location: LCCOMB_X47_Y54_N26
\inst7|$00000|auto_generated|result_node[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[4]~17_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & ((\inst7|$00000|auto_generated|result_node[4]~3_combout\) # 
-- ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & 
-- (\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & ((\inst9|$00000|auto_generated|result_node[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datac => \inst7|$00000|auto_generated|result_node[4]~3_combout\,
	datad => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	combout => \inst7|$00000|auto_generated|result_node[4]~17_combout\);

-- Location: LCCOMB_X47_Y54_N4
\inst7|$00000|auto_generated|result_node[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[4]~18_combout\ = (\sel[0]~input_o\ & (\sel[1]~input_o\ & (!\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & \sel[2]~input_o\))) # (!\sel[0]~input_o\ & 
-- (((\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & !\sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \sel[0]~input_o\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[4]~18_combout\);

-- Location: LCCOMB_X47_Y54_N30
\inst7|$00000|auto_generated|result_node[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[4]~19_combout\ = (\inst7|$00000|auto_generated|result_node[4]~17_combout\) # ((\inst7|$00000|auto_generated|result_node[4]~18_combout\) # ((\inst9|$00000|auto_generated|result_node[4]~13_combout\ & 
-- !\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[4]~17_combout\,
	datab => \inst9|$00000|auto_generated|result_node[4]~13_combout\,
	datac => \inst7|$00000|auto_generated|result_node[4]~18_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	combout => \inst7|$00000|auto_generated|result_node[4]~19_combout\);

-- Location: LCCOMB_X47_Y54_N6
\inst|green[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|green\(4) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst7|$00000|auto_generated|result_node[4]~19_combout\)) # (!\load~input_o\ & ((\inst|green\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \load~input_o\,
	datac => \inst7|$00000|auto_generated|result_node[4]~19_combout\,
	datad => \inst|green\(4),
	combout => \inst|green\(4));

-- Location: LCCOMB_X49_Y53_N2
\inst7|$00000|auto_generated|result_node[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[3]~20_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & ((\inst7|$00000|auto_generated|result_node[3]~4_combout\) # 
-- ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & 
-- (((\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[3]~4_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datad => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	combout => \inst7|$00000|auto_generated|result_node[3]~20_combout\);

-- Location: LCCOMB_X49_Y53_N12
\inst7|$00000|auto_generated|result_node[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[3]~21_combout\ = (\sel[2]~input_o\ & (!\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & (\sel[0]~input_o\ & \sel[1]~input_o\))) # (!\sel[2]~input_o\ & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & (!\sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datac => \sel[0]~input_o\,
	datad => \sel[1]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[3]~21_combout\);

-- Location: LCCOMB_X49_Y53_N22
\inst7|$00000|auto_generated|result_node[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[3]~22_combout\ = (\inst7|$00000|auto_generated|result_node[3]~20_combout\) # ((\inst7|$00000|auto_generated|result_node[3]~21_combout\) # 
-- ((!\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & \inst9|$00000|auto_generated|result_node[3]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datab => \inst7|$00000|auto_generated|result_node[3]~20_combout\,
	datac => \inst9|$00000|auto_generated|result_node[3]~17_combout\,
	datad => \inst7|$00000|auto_generated|result_node[3]~21_combout\,
	combout => \inst7|$00000|auto_generated|result_node[3]~22_combout\);

-- Location: LCCOMB_X49_Y53_N6
\inst|green[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|green\(3) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst7|$00000|auto_generated|result_node[3]~22_combout\)) # (!\load~input_o\ & ((\inst|green\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \load~input_o\,
	datac => \inst7|$00000|auto_generated|result_node[3]~22_combout\,
	datad => \inst|green\(3),
	combout => \inst|green\(3));

-- Location: LCCOMB_X46_Y54_N18
\inst7|$00000|auto_generated|result_node[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[2]~23_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & ((\inst7|$00000|auto_generated|result_node[2]~5_combout\) # 
-- ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & \inst9|$00000|auto_generated|result_node[7]~0_combout\)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & 
-- (\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & (\inst9|$00000|auto_generated|result_node[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datab => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datac => \inst7|$00000|auto_generated|result_node[2]~5_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	combout => \inst7|$00000|auto_generated|result_node[2]~23_combout\);

-- Location: LCCOMB_X46_Y54_N4
\inst7|$00000|auto_generated|result_node[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[2]~24_combout\ = (\sel[2]~input_o\ & (!\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & (\sel[1]~input_o\ & \sel[0]~input_o\))) # (!\sel[2]~input_o\ & 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & ((!\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[2]~24_combout\);

-- Location: LCCOMB_X46_Y54_N22
\inst7|$00000|auto_generated|result_node[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[2]~25_combout\ = (\inst7|$00000|auto_generated|result_node[2]~23_combout\) # ((\inst7|$00000|auto_generated|result_node[2]~24_combout\) # ((\inst9|$00000|auto_generated|result_node[2]~21_combout\ & 
-- !\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[2]~23_combout\,
	datab => \inst7|$00000|auto_generated|result_node[2]~24_combout\,
	datac => \inst9|$00000|auto_generated|result_node[2]~21_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	combout => \inst7|$00000|auto_generated|result_node[2]~25_combout\);

-- Location: LCCOMB_X46_Y57_N30
\inst|green[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|green\(2) = (\inst1|disp_ena~q\ & ((\load~input_o\ & ((\inst7|$00000|auto_generated|result_node[2]~25_combout\))) # (!\load~input_o\ & (\inst|green\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \load~input_o\,
	datac => \inst|green\(2),
	datad => \inst7|$00000|auto_generated|result_node[2]~25_combout\,
	combout => \inst|green\(2));

-- Location: LCCOMB_X47_Y53_N26
\inst7|$00000|auto_generated|result_node[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[1]~26_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & ((\inst7|$00000|auto_generated|result_node[1]~6_combout\) # ((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- !\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & (((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[1]~6_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datac => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	combout => \inst7|$00000|auto_generated|result_node[1]~26_combout\);

-- Location: LCCOMB_X47_Y53_N12
\inst7|$00000|auto_generated|result_node[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[1]~27_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & (((!\sel[2]~input_o\ & !\sel[0]~input_o\)))) # 
-- (!\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & (\sel[1]~input_o\ & (\sel[2]~input_o\ & \sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[2]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[1]~27_combout\);

-- Location: LCCOMB_X47_Y53_N14
\inst7|$00000|auto_generated|result_node[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[1]~28_combout\ = (\inst7|$00000|auto_generated|result_node[1]~26_combout\) # ((\inst7|$00000|auto_generated|result_node[1]~27_combout\) # ((\inst9|$00000|auto_generated|result_node[1]~25_combout\ & 
-- !\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[1]~26_combout\,
	datab => \inst9|$00000|auto_generated|result_node[1]~25_combout\,
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datad => \inst7|$00000|auto_generated|result_node[1]~27_combout\,
	combout => \inst7|$00000|auto_generated|result_node[1]~28_combout\);

-- Location: LCCOMB_X47_Y53_N6
\inst|green[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|green\(1) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst7|$00000|auto_generated|result_node[1]~28_combout\)) # (!\load~input_o\ & ((\inst|green\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load~input_o\,
	datab => \inst7|$00000|auto_generated|result_node[1]~28_combout\,
	datac => \inst1|disp_ena~q\,
	datad => \inst|green\(1),
	combout => \inst|green\(1));

-- Location: LCCOMB_X46_Y53_N12
\inst7|$00000|auto_generated|result_node[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[0]~30_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & (!\sel[0]~input_o\ & (!\sel[2]~input_o\))) # 
-- (!\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & (\sel[0]~input_o\ & (\sel[2]~input_o\ & \sel[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datab => \sel[0]~input_o\,
	datac => \sel[2]~input_o\,
	datad => \sel[1]~input_o\,
	combout => \inst7|$00000|auto_generated|result_node[0]~30_combout\);

-- Location: LCCOMB_X46_Y53_N18
\inst7|$00000|auto_generated|result_node[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[0]~29_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & ((\inst7|$00000|auto_generated|result_node[0]~7_combout\) # ((\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- !\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\)))) # (!\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & (\inst9|$00000|auto_generated|result_node[7]~0_combout\ & 
-- ((\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|$00000|auto_generated|result_node[7]~0_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datac => \inst7|$00000|auto_generated|result_node[0]~7_combout\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	combout => \inst7|$00000|auto_generated|result_node[0]~29_combout\);

-- Location: LCCOMB_X46_Y53_N14
\inst7|$00000|auto_generated|result_node[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|$00000|auto_generated|result_node[0]~31_combout\ = (\inst7|$00000|auto_generated|result_node[0]~30_combout\) # ((\inst7|$00000|auto_generated|result_node[0]~29_combout\) # 
-- ((!\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & \inst9|$00000|auto_generated|result_node[0]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|$00000|auto_generated|result_node[0]~30_combout\,
	datab => \inst7|$00000|auto_generated|result_node[0]~29_combout\,
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datad => \inst9|$00000|auto_generated|result_node[0]~29_combout\,
	combout => \inst7|$00000|auto_generated|result_node[0]~31_combout\);

-- Location: LCCOMB_X46_Y53_N28
\inst|green[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|green\(0) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst7|$00000|auto_generated|result_node[0]~31_combout\)) # (!\load~input_o\ & ((\inst|green\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load~input_o\,
	datab => \inst7|$00000|auto_generated|result_node[0]~31_combout\,
	datac => \inst1|disp_ena~q\,
	datad => \inst|green\(0),
	combout => \inst|green\(0));

-- Location: LCCOMB_X48_Y53_N26
\inst9|$00000|auto_generated|result_node[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|$00000|auto_generated|result_node[7]~33_combout\ = (\sel[0]~input_o\ & \sel[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel[0]~input_o\,
	datac => \sel[2]~input_o\,
	combout => \inst9|$00000|auto_generated|result_node[7]~33_combout\);

-- Location: LCCOMB_X49_Y54_N0
\inst8|$00000|auto_generated|result_node[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[7]~0_combout\ = (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & (\sel[2]~input_o\ & (!\sel[0]~input_o\ & \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datab => \sel[2]~input_o\,
	datac => \sel[0]~input_o\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	combout => \inst8|$00000|auto_generated|result_node[7]~0_combout\);

-- Location: LCCOMB_X49_Y54_N2
\inst8|$00000|auto_generated|result_node[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[7]~1_combout\ = (!\sel[1]~input_o\ & ((\inst8|$00000|auto_generated|result_node[7]~0_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & !\sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datab => \inst8|$00000|auto_generated|result_node[7]~0_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[7]~1_combout\);

-- Location: LCCOMB_X49_Y54_N20
\inst8|$00000|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|_~0_combout\ = (\sel[1]~input_o\ & ((\sel[0]~input_o\) # ((!\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ & !\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[0]~input_o\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	combout => \inst8|$00000|auto_generated|_~0_combout\);

-- Location: LCCOMB_X49_Y54_N14
\inst8|$00000|auto_generated|result_node[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[7]~2_combout\ = (\inst8|$00000|auto_generated|_~0_combout\ & (\sel[2]~input_o\ & ((!\sel[0]~input_o\) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datab => \inst8|$00000|auto_generated|_~0_combout\,
	datac => \sel[0]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[7]~2_combout\);

-- Location: LCCOMB_X49_Y54_N24
\inst8|$00000|auto_generated|result_node[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[7]~3_combout\ = (\sel[1]~input_o\ & (!\sel[0]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ $ (\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\)))) 
-- # (!\sel[1]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ $ (((\inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	datab => \sel[1]~input_o\,
	datac => \sel[0]~input_o\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	combout => \inst8|$00000|auto_generated|result_node[7]~3_combout\);

-- Location: LCCOMB_X49_Y54_N18
\inst8|$00000|auto_generated|result_node[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[7]~4_combout\ = (\inst8|$00000|auto_generated|result_node[7]~1_combout\) # ((\inst8|$00000|auto_generated|result_node[7]~2_combout\) # ((\inst9|$00000|auto_generated|result_node[7]~33_combout\ & 
-- \inst8|$00000|auto_generated|result_node[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|$00000|auto_generated|result_node[7]~33_combout\,
	datab => \inst8|$00000|auto_generated|result_node[7]~1_combout\,
	datac => \inst8|$00000|auto_generated|result_node[7]~2_combout\,
	datad => \inst8|$00000|auto_generated|result_node[7]~3_combout\,
	combout => \inst8|$00000|auto_generated|result_node[7]~4_combout\);

-- Location: LCCOMB_X49_Y54_N30
\inst|red[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|red\(7) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst8|$00000|auto_generated|result_node[7]~4_combout\)) # (!\load~input_o\ & ((\inst|red\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst8|$00000|auto_generated|result_node[7]~4_combout\,
	datac => \inst|red\(7),
	datad => \load~input_o\,
	combout => \inst|red\(7));

-- Location: LCCOMB_X48_Y54_N8
\inst8|$00000|auto_generated|result_node[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[6]~8_combout\ = (\sel[1]~input_o\ & (!\sel[0]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ $ 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\)))) # (!\sel[1]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ $ 
-- ((\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[6]~8_combout\);

-- Location: LCCOMB_X48_Y54_N12
\inst8|$00000|auto_generated|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|_~1_combout\ = (\sel[1]~input_o\ & ((\sel[0]~input_o\) # ((!\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & !\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|_~1_combout\);

-- Location: LCCOMB_X48_Y54_N22
\inst8|$00000|auto_generated|result_node[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[6]~7_combout\ = (\inst8|$00000|auto_generated|_~1_combout\ & (\sel[2]~input_o\ & ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\) # (!\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|_~1_combout\,
	datab => \sel[0]~input_o\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[6]~7_combout\);

-- Location: LCCOMB_X48_Y54_N16
\inst8|$00000|auto_generated|result_node[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[6]~5_combout\ = (\sel[2]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & !\sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[6]~5_combout\);

-- Location: LCCOMB_X48_Y54_N2
\inst8|$00000|auto_generated|result_node[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[6]~6_combout\ = (!\sel[1]~input_o\ & ((\inst8|$00000|auto_generated|result_node[6]~5_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ & !\sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \inst8|$00000|auto_generated|result_node[6]~5_combout\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[6]~6_combout\);

-- Location: LCCOMB_X48_Y54_N10
\inst8|$00000|auto_generated|result_node[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[6]~9_combout\ = (\inst8|$00000|auto_generated|result_node[6]~7_combout\) # ((\inst8|$00000|auto_generated|result_node[6]~6_combout\) # ((\inst9|$00000|auto_generated|result_node[7]~33_combout\ & 
-- \inst8|$00000|auto_generated|result_node[6]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|$00000|auto_generated|result_node[7]~33_combout\,
	datab => \inst8|$00000|auto_generated|result_node[6]~8_combout\,
	datac => \inst8|$00000|auto_generated|result_node[6]~7_combout\,
	datad => \inst8|$00000|auto_generated|result_node[6]~6_combout\,
	combout => \inst8|$00000|auto_generated|result_node[6]~9_combout\);

-- Location: LCCOMB_X48_Y54_N6
\inst|red[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|red\(6) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst8|$00000|auto_generated|result_node[6]~9_combout\)) # (!\load~input_o\ & ((\inst|red\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|result_node[6]~9_combout\,
	datab => \load~input_o\,
	datac => \inst1|disp_ena~q\,
	datad => \inst|red\(6),
	combout => \inst|red\(6));

-- Location: LCCOMB_X50_Y53_N20
\inst8|$00000|auto_generated|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|_~2_combout\ = (\sel[1]~input_o\ & ((\sel[0]~input_o\) # ((!\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & !\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|_~2_combout\);

-- Location: LCCOMB_X50_Y53_N22
\inst8|$00000|auto_generated|result_node[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[5]~12_combout\ = (\inst8|$00000|auto_generated|_~2_combout\ & (\sel[2]~input_o\ & ((!\sel[0]~input_o\) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|_~2_combout\,
	datab => \sel[2]~input_o\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[5]~12_combout\);

-- Location: LCCOMB_X50_Y53_N0
\inst8|$00000|auto_generated|result_node[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[5]~10_combout\ = (!\sel[0]~input_o\ & (\sel[2]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & 
-- \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[0]~input_o\,
	datab => \sel[2]~input_o\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	combout => \inst8|$00000|auto_generated|result_node[5]~10_combout\);

-- Location: LCCOMB_X50_Y53_N2
\inst8|$00000|auto_generated|result_node[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[5]~11_combout\ = (!\sel[1]~input_o\ & ((\inst8|$00000|auto_generated|result_node[5]~10_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ & !\sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \inst8|$00000|auto_generated|result_node[5]~10_combout\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[5]~11_combout\);

-- Location: LCCOMB_X50_Y53_N8
\inst8|$00000|auto_generated|result_node[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[5]~13_combout\ = (\sel[1]~input_o\ & (!\sel[0]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ $ 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\)))) # (!\sel[1]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\ $ 
-- ((\inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[5]~23_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[5]~13_combout\);

-- Location: LCCOMB_X50_Y53_N26
\inst8|$00000|auto_generated|result_node[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[5]~14_combout\ = (\inst8|$00000|auto_generated|result_node[5]~12_combout\) # ((\inst8|$00000|auto_generated|result_node[5]~11_combout\) # ((\inst8|$00000|auto_generated|result_node[5]~13_combout\ & 
-- \inst9|$00000|auto_generated|result_node[7]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|result_node[5]~12_combout\,
	datab => \inst8|$00000|auto_generated|result_node[5]~11_combout\,
	datac => \inst8|$00000|auto_generated|result_node[5]~13_combout\,
	datad => \inst9|$00000|auto_generated|result_node[7]~33_combout\,
	combout => \inst8|$00000|auto_generated|result_node[5]~14_combout\);

-- Location: LCCOMB_X46_Y57_N16
\inst|red[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|red\(5) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst8|$00000|auto_generated|result_node[5]~14_combout\)) # (!\load~input_o\ & ((\inst|red\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst8|$00000|auto_generated|result_node[5]~14_combout\,
	datac => \load~input_o\,
	datad => \inst|red\(5),
	combout => \inst|red\(5));

-- Location: LCCOMB_X47_Y54_N0
\inst8|$00000|auto_generated|result_node[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[4]~15_combout\ = (\sel[2]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & 
-- !\sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[4]~15_combout\);

-- Location: LCCOMB_X47_Y54_N10
\inst8|$00000|auto_generated|result_node[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[4]~16_combout\ = (!\sel[1]~input_o\ & ((\inst8|$00000|auto_generated|result_node[4]~15_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & !\sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \inst8|$00000|auto_generated|result_node[4]~15_combout\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[4]~16_combout\);

-- Location: LCCOMB_X47_Y54_N24
\inst8|$00000|auto_generated|result_node[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[4]~18_combout\ = (\sel[1]~input_o\ & (!\sel[0]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ $ 
-- (\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\)))) # (!\sel[1]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ $ 
-- ((\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[4]~18_combout\);

-- Location: LCCOMB_X47_Y54_N12
\inst8|$00000|auto_generated|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|_~3_combout\ = (\sel[1]~input_o\ & ((\sel[0]~input_o\) # ((!\inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ & !\inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|_~3_combout\);

-- Location: LCCOMB_X47_Y54_N14
\inst8|$00000|auto_generated|result_node[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[4]~17_combout\ = (\inst8|$00000|auto_generated|_~3_combout\ & (\sel[2]~input_o\ & ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\) # (!\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|_~3_combout\,
	datab => \sel[0]~input_o\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	datad => \sel[2]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[4]~17_combout\);

-- Location: LCCOMB_X47_Y54_N2
\inst8|$00000|auto_generated|result_node[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[4]~19_combout\ = (\inst8|$00000|auto_generated|result_node[4]~16_combout\) # ((\inst8|$00000|auto_generated|result_node[4]~17_combout\) # ((\inst8|$00000|auto_generated|result_node[4]~18_combout\ & 
-- \inst9|$00000|auto_generated|result_node[7]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst8|$00000|auto_generated|result_node[4]~18_combout\,
	datac => \inst8|$00000|auto_generated|result_node[4]~17_combout\,
	datad => \inst9|$00000|auto_generated|result_node[7]~33_combout\,
	combout => \inst8|$00000|auto_generated|result_node[4]~19_combout\);

-- Location: LCCOMB_X46_Y57_N18
\inst|red[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|red\(4) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst8|$00000|auto_generated|result_node[4]~19_combout\)) # (!\load~input_o\ & ((\inst|red\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst8|$00000|auto_generated|result_node[4]~19_combout\,
	datac => \load~input_o\,
	datad => \inst|red\(4),
	combout => \inst|red\(4));

-- Location: LCCOMB_X49_Y53_N0
\inst8|$00000|auto_generated|result_node[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[3]~23_combout\ = (\sel[0]~input_o\ & (!\sel[1]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ $ 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\)))) # (!\sel[0]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ $ 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[0]~input_o\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datad => \sel[1]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[3]~23_combout\);

-- Location: LCCOMB_X49_Y53_N4
\inst8|$00000|auto_generated|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|_~4_combout\ = (\sel[1]~input_o\ & ((\sel[0]~input_o\) # ((!\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & !\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[0]~input_o\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datac => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datad => \sel[1]~input_o\,
	combout => \inst8|$00000|auto_generated|_~4_combout\);

-- Location: LCCOMB_X49_Y53_N14
\inst8|$00000|auto_generated|result_node[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[3]~22_combout\ = (\sel[2]~input_o\ & (\inst8|$00000|auto_generated|_~4_combout\ & ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\) # (!\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst8|$00000|auto_generated|_~4_combout\,
	datac => \sel[0]~input_o\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	combout => \inst8|$00000|auto_generated|result_node[3]~22_combout\);

-- Location: LCCOMB_X49_Y53_N24
\inst8|$00000|auto_generated|result_node[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[3]~20_combout\ = (\inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & (!\sel[0]~input_o\ & 
-- \sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datab => \inst29|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datac => \sel[0]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[3]~20_combout\);

-- Location: LCCOMB_X49_Y53_N18
\inst8|$00000|auto_generated|result_node[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[3]~21_combout\ = (!\sel[1]~input_o\ & ((\inst8|$00000|auto_generated|result_node[3]~20_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\ & !\sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|result_node[3]~20_combout\,
	datab => \inst28|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout\,
	datac => \sel[2]~input_o\,
	datad => \sel[1]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[3]~21_combout\);

-- Location: LCCOMB_X49_Y53_N26
\inst8|$00000|auto_generated|result_node[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[3]~24_combout\ = (\inst8|$00000|auto_generated|result_node[3]~22_combout\) # ((\inst8|$00000|auto_generated|result_node[3]~21_combout\) # ((\inst9|$00000|auto_generated|result_node[7]~33_combout\ & 
-- \inst8|$00000|auto_generated|result_node[3]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|$00000|auto_generated|result_node[7]~33_combout\,
	datab => \inst8|$00000|auto_generated|result_node[3]~23_combout\,
	datac => \inst8|$00000|auto_generated|result_node[3]~22_combout\,
	datad => \inst8|$00000|auto_generated|result_node[3]~21_combout\,
	combout => \inst8|$00000|auto_generated|result_node[3]~24_combout\);

-- Location: LCCOMB_X46_Y57_N28
\inst|red[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|red\(3) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst8|$00000|auto_generated|result_node[3]~24_combout\)) # (!\load~input_o\ & ((\inst|red\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst8|$00000|auto_generated|result_node[3]~24_combout\,
	datac => \load~input_o\,
	datad => \inst|red\(3),
	combout => \inst|red\(3));

-- Location: LCCOMB_X46_Y54_N16
\inst8|$00000|auto_generated|result_node[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[2]~25_combout\ = (\sel[2]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & 
-- !\sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[2]~25_combout\);

-- Location: LCCOMB_X46_Y54_N10
\inst8|$00000|auto_generated|result_node[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[2]~26_combout\ = (!\sel[1]~input_o\ & ((\inst8|$00000|auto_generated|result_node[2]~25_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & !\sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datab => \inst8|$00000|auto_generated|result_node[2]~25_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[2]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[2]~26_combout\);

-- Location: LCCOMB_X46_Y54_N24
\inst8|$00000|auto_generated|result_node[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[2]~28_combout\ = (\sel[1]~input_o\ & (!\sel[0]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ $ 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\)))) # (!\sel[1]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ $ 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[2]~28_combout\);

-- Location: LCCOMB_X46_Y54_N20
\inst8|$00000|auto_generated|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|_~5_combout\ = (\sel[1]~input_o\ & ((\sel[0]~input_o\) # ((!\inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\ & !\inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|_~5_combout\);

-- Location: LCCOMB_X46_Y54_N14
\inst8|$00000|auto_generated|result_node[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[2]~27_combout\ = (\sel[2]~input_o\ & (\inst8|$00000|auto_generated|_~5_combout\ & ((!\sel[0]~input_o\) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst8|$00000|auto_generated|_~5_combout\,
	datac => \inst28|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[2]~27_combout\);

-- Location: LCCOMB_X46_Y54_N26
\inst8|$00000|auto_generated|result_node[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[2]~29_combout\ = (\inst8|$00000|auto_generated|result_node[2]~26_combout\) # ((\inst8|$00000|auto_generated|result_node[2]~27_combout\) # ((\inst8|$00000|auto_generated|result_node[2]~28_combout\ & 
-- \inst9|$00000|auto_generated|result_node[7]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|result_node[2]~26_combout\,
	datab => \inst8|$00000|auto_generated|result_node[2]~28_combout\,
	datac => \inst9|$00000|auto_generated|result_node[7]~33_combout\,
	datad => \inst8|$00000|auto_generated|result_node[2]~27_combout\,
	combout => \inst8|$00000|auto_generated|result_node[2]~29_combout\);

-- Location: LCCOMB_X46_Y54_N6
\inst|red[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|red\(2) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst8|$00000|auto_generated|result_node[2]~29_combout\)) # (!\load~input_o\ & ((\inst|red\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|result_node[2]~29_combout\,
	datab => \load~input_o\,
	datac => \inst1|disp_ena~q\,
	datad => \inst|red\(2),
	combout => \inst|red\(2));

-- Location: LCCOMB_X47_Y53_N0
\inst8|$00000|auto_generated|result_node[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[1]~33_combout\ = (\sel[1]~input_o\ & (!\sel[0]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ $ 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\)))) # (!\sel[1]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ $ 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[1]~33_combout\);

-- Location: LCCOMB_X47_Y53_N24
\inst8|$00000|auto_generated|result_node[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[1]~30_combout\ = (\sel[2]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & 
-- !\sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datac => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[1]~30_combout\);

-- Location: LCCOMB_X47_Y53_N18
\inst8|$00000|auto_generated|result_node[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[1]~31_combout\ = (!\sel[1]~input_o\ & ((\inst8|$00000|auto_generated|result_node[1]~30_combout\) # ((\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & !\sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datab => \inst8|$00000|auto_generated|result_node[1]~30_combout\,
	datac => \sel[2]~input_o\,
	datad => \sel[1]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[1]~31_combout\);

-- Location: LCCOMB_X47_Y53_N4
\inst8|$00000|auto_generated|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|_~6_combout\ = (\sel[1]~input_o\ & ((\sel[0]~input_o\) # ((!\inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\ & !\inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datac => \sel[1]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|_~6_combout\);

-- Location: LCCOMB_X47_Y53_N22
\inst8|$00000|auto_generated|result_node[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[1]~32_combout\ = (\inst8|$00000|auto_generated|_~6_combout\ & (\sel[2]~input_o\ & ((!\sel[0]~input_o\) # (!\inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|altsyncram_component|auto_generated|mux2|result_node[1]~55_combout\,
	datab => \inst8|$00000|auto_generated|_~6_combout\,
	datac => \sel[2]~input_o\,
	datad => \sel[0]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[1]~32_combout\);

-- Location: LCCOMB_X47_Y53_N2
\inst8|$00000|auto_generated|result_node[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[1]~34_combout\ = (\inst8|$00000|auto_generated|result_node[1]~31_combout\) # ((\inst8|$00000|auto_generated|result_node[1]~32_combout\) # ((\inst8|$00000|auto_generated|result_node[1]~33_combout\ & 
-- \inst9|$00000|auto_generated|result_node[7]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|result_node[1]~33_combout\,
	datab => \inst8|$00000|auto_generated|result_node[1]~31_combout\,
	datac => \inst8|$00000|auto_generated|result_node[1]~32_combout\,
	datad => \inst9|$00000|auto_generated|result_node[7]~33_combout\,
	combout => \inst8|$00000|auto_generated|result_node[1]~34_combout\);

-- Location: LCCOMB_X46_Y57_N6
\inst|red[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|red\(1) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst8|$00000|auto_generated|result_node[1]~34_combout\)) # (!\load~input_o\ & ((\inst|red\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst8|$00000|auto_generated|result_node[1]~34_combout\,
	datac => \load~input_o\,
	datad => \inst|red\(1),
	combout => \inst|red\(1));

-- Location: LCCOMB_X46_Y53_N20
\inst8|$00000|auto_generated|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|_~7_combout\ = (\sel[1]~input_o\ & ((\sel[0]~input_o\) # ((!\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & !\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datac => \sel[0]~input_o\,
	datad => \sel[1]~input_o\,
	combout => \inst8|$00000|auto_generated|_~7_combout\);

-- Location: LCCOMB_X46_Y53_N6
\inst8|$00000|auto_generated|result_node[0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[0]~37_combout\ = (\sel[2]~input_o\ & (\inst8|$00000|auto_generated|_~7_combout\ & ((!\inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\) # (!\sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst8|$00000|auto_generated|_~7_combout\,
	datac => \sel[0]~input_o\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	combout => \inst8|$00000|auto_generated|result_node[0]~37_combout\);

-- Location: LCCOMB_X46_Y53_N16
\inst8|$00000|auto_generated|result_node[0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[0]~38_combout\ = (\sel[0]~input_o\ & (!\sel[1]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ $ 
-- (\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\)))) # (!\sel[0]~input_o\ & (\inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ $ 
-- ((\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datac => \sel[0]~input_o\,
	datad => \sel[1]~input_o\,
	combout => \inst8|$00000|auto_generated|result_node[0]~38_combout\);

-- Location: LCCOMB_X46_Y53_N8
\inst8|$00000|auto_generated|result_node[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[0]~35_combout\ = (\sel[2]~input_o\ & (\inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\ & (!\sel[0]~input_o\ & 
-- \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[2]~input_o\,
	datab => \inst30|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	datac => \sel[0]~input_o\,
	datad => \inst29|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	combout => \inst8|$00000|auto_generated|result_node[0]~35_combout\);

-- Location: LCCOMB_X46_Y53_N26
\inst8|$00000|auto_generated|result_node[0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[0]~36_combout\ = (!\sel[1]~input_o\ & ((\inst8|$00000|auto_generated|result_node[0]~35_combout\) # ((!\sel[2]~input_o\ & \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel[1]~input_o\,
	datab => \inst8|$00000|auto_generated|result_node[0]~35_combout\,
	datac => \sel[2]~input_o\,
	datad => \inst28|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout\,
	combout => \inst8|$00000|auto_generated|result_node[0]~36_combout\);

-- Location: LCCOMB_X46_Y53_N2
\inst8|$00000|auto_generated|result_node[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|$00000|auto_generated|result_node[0]~39_combout\ = (\inst8|$00000|auto_generated|result_node[0]~37_combout\) # ((\inst8|$00000|auto_generated|result_node[0]~36_combout\) # ((\inst8|$00000|auto_generated|result_node[0]~38_combout\ & 
-- \inst9|$00000|auto_generated|result_node[7]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|$00000|auto_generated|result_node[0]~37_combout\,
	datab => \inst8|$00000|auto_generated|result_node[0]~38_combout\,
	datac => \inst8|$00000|auto_generated|result_node[0]~36_combout\,
	datad => \inst9|$00000|auto_generated|result_node[7]~33_combout\,
	combout => \inst8|$00000|auto_generated|result_node[0]~39_combout\);

-- Location: LCCOMB_X46_Y53_N30
\inst|red[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|red\(0) = (\inst1|disp_ena~q\ & ((\load~input_o\ & (\inst8|$00000|auto_generated|result_node[0]~39_combout\)) # (!\load~input_o\ & ((\inst|red\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|disp_ena~q\,
	datab => \inst8|$00000|auto_generated|result_node[0]~39_combout\,
	datac => \inst|red\(0),
	datad => \load~input_o\,
	combout => \inst|red\(0));
END structure;


