<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='916' ll='921' type='llvm::Register llvm::TargetRegisterInfo::materializeFrameBaseRegister(llvm::MachineBasicBlock * MBB, int FrameIdx, int64_t Offset) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='914'>/// Insert defining instruction(s) for a pointer to FrameIdx before
  /// insertion point I. Return materialized frame pointer.</doc>
<use f='llvm/llvm/lib/CodeGen/LocalStackSlotAllocation.cpp' l='426' u='c' c='_ZN12_GLOBAL__N_118LocalStackSlotPass29insertFrameReferenceRegistersERN4llvm15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='535' c='_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='423' c='_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='644' c='_ZNK4llvm19ARMBaseRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='1378' c='_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
