// Seed: 4060898644
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input wor id_0,
    inout wor id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input uwire id_5,
    output logic id_6,
    output uwire id_7,
    output uwire id_8,
    output tri id_9,
    input wand id_10
);
  wire id_12;
  reg  id_13;
  always begin
    if ({1{1}}) begin
      id_8  = id_3;
      id_13 = 1;
      id_6 <= id_13;
    end
  end
  module_0(
      id_0
  );
endmodule
