

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Mon Aug  5 20:34:11 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp2_ap_d2r5_ap_d2r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  494124|  494124|  494124|  494124|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_2_fu_530      |conv_2      |    9905|    9905|    9905|    9905|   none  |
        |grp_max_pool_2_fu_666  |max_pool_2  |     165|     165|     165|     165|   none  |
        |grp_dense_out_fu_686   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_1_fu_698      |conv_1      |  309661|  309661|  309661|  309661|   none  |
        |grp_max_pool_1_fu_709  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_flat_fu_727        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    408|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     79|   20010|  25856|    0|
|Memory           |      108|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|   1180|    -|
|Register         |        -|      -|     358|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      110|     79|   20464|  27474|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       39|     35|      19|     51|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U       |cnn_CRTL_BUS_s_axi    |        0|      0|     36|     40|    0|
    |cnn_fadd_32ns_32ncud_U145  |cnn_fadd_32ns_32ncud  |        0|      2|    227|    403|    0|
    |cnn_fcmp_32ns_32neOg_U147  |cnn_fcmp_32ns_32neOg  |        0|      0|     66|    239|    0|
    |cnn_fmul_32ns_32ndEe_U146  |cnn_fmul_32ns_32ndEe  |        0|      3|    128|    320|    0|
    |grp_conv_1_fu_698          |conv_1                |        1|      5|    697|   1502|    0|
    |grp_conv_2_fu_530          |conv_2                |        0|     55|  15070|  13795|    0|
    |grp_dense_out_fu_686       |dense_out             |        1|     14|   1493|   3440|    0|
    |grp_flat_fu_727            |flat                  |        0|      0|     98|    314|    0|
    |grp_max_pool_1_fu_709      |max_pool_1            |        0|      0|    236|    671|    0|
    |grp_max_pool_2_fu_666      |max_pool_2            |        0|      0|   1959|   5132|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                      |                      |        2|     79|  20010|  25856|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_U        |cnn_conv_1_input      |        2|   0|   0|    0|    784|   32|     1|        25088|
    |conv_1_out_U          |cnn_conv_1_out        |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_0_U        |cnn_conv_2_out_0      |        2|   0|   0|    0|    528|   32|     1|        16896|
    |conv_2_out_1_U        |cnn_conv_2_out_1      |        2|   0|   0|    0|    352|   32|     1|        11264|
    |conv_2_out_2_U        |cnn_conv_2_out_1      |        2|   0|   0|    0|    352|   32|     1|        11264|
    |conv_2_out_3_U        |cnn_conv_2_out_1      |        2|   0|   0|    0|    352|   32|     1|        11264|
    |conv_2_out_4_U        |cnn_conv_2_out_1      |        2|   0|   0|    0|    352|   32|     1|        11264|
    |dense_1_bias_U        |cnn_dense_1_bias      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U         |cnn_dense_1_out       |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U     |cnn_dense_1_weights   |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U        |cnn_dense_2_bias      |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U         |cnn_dense_2_out       |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U     |cnn_dense_2_weights   |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |flat_array_U          |cnn_flat_array        |        1|   0|   0|    0|    400|   32|     1|        12800|
    |max_pool_1_out_0_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_1_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_2_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_3_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_4_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_5_U    |cnn_max_pool_1_oubdk  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_2_out_0_U    |cnn_max_pool_2_oubjl  |        2|   0|   0|    0|    160|   32|     1|         5120|
    |max_pool_2_out_1_U    |cnn_max_pool_2_oubjl  |        2|   0|   0|    0|    160|   32|     1|         5120|
    |max_pool_2_out_2_0_U  |cnn_max_pool_2_oubll  |        1|   0|   0|    0|     80|   32|     1|         2560|
    +----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                 |                      |      108|  96|  30|    0|  30250|  736|    23|       968000|
    +----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_4_fu_1032_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln14_5_fu_898_p2    |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_904_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln27_fu_846_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln28_fu_851_p2      |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_867_p2           |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_971_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_783_p2             |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_789_p2         |     +    |      0|  0|  14|          10|           5|
    |j_1_fu_887_p2           |     +    |      0|  0|  15|           9|           1|
    |j_2_fu_991_p2           |     +    |      0|  0|  15|           6|           1|
    |j_fu_831_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln14_fu_1026_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln27_fu_819_p2      |     -    |      0|  0|  13|          11|          11|
    |and_ln19_1_fu_1078_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_950_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_985_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_881_p2     |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_938_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_1060_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_1066_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_932_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_fu_777_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_825_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_1_fu_965_p2    |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln9_fu_861_p2      |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_1_fu_1072_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_944_p2       |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0          |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0          |  select  |      0|  0|  32|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 408|         236|         120|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  181|         41|    1|         41|
    |conv_1_input_address0        |   15|          3|   10|         30|
    |conv_1_input_ce0             |   15|          3|    1|          3|
    |conv_1_out_address0          |   15|          3|   12|         36|
    |conv_1_out_ce0               |   15|          3|    1|          3|
    |conv_1_out_we0               |    9|          2|    1|          2|
    |conv_2_out_0_address0        |   15|          3|   10|         30|
    |conv_2_out_0_ce0             |   15|          3|    1|          3|
    |conv_2_out_0_ce1             |    9|          2|    1|          2|
    |conv_2_out_0_we0             |    9|          2|    1|          2|
    |conv_2_out_1_address0        |   15|          3|    9|         27|
    |conv_2_out_1_ce0             |   15|          3|    1|          3|
    |conv_2_out_1_ce1             |    9|          2|    1|          2|
    |conv_2_out_1_we0             |    9|          2|    1|          2|
    |conv_2_out_2_address0        |   15|          3|    9|         27|
    |conv_2_out_2_ce0             |   15|          3|    1|          3|
    |conv_2_out_2_ce1             |    9|          2|    1|          2|
    |conv_2_out_2_we0             |    9|          2|    1|          2|
    |conv_2_out_3_address0        |   15|          3|    9|         27|
    |conv_2_out_3_ce0             |   15|          3|    1|          3|
    |conv_2_out_3_ce1             |    9|          2|    1|          2|
    |conv_2_out_3_we0             |    9|          2|    1|          2|
    |conv_2_out_4_address0        |   15|          3|    9|         27|
    |conv_2_out_4_ce0             |   15|          3|    1|          3|
    |conv_2_out_4_ce1             |    9|          2|    1|          2|
    |conv_2_out_4_we0             |    9|          2|    1|          2|
    |dense_1_out_address0         |   15|          3|    6|         18|
    |dense_2_out_address0         |   15|          3|    5|         15|
    |dense_2_out_ce0              |   15|          3|    1|          3|
    |flat_array_address0          |   15|          3|    9|         27|
    |flat_array_ce0               |   15|          3|    1|          3|
    |flat_array_we0               |    9|          2|    1|          2|
    |grp_fu_739_p0                |   15|          3|   32|         96|
    |grp_fu_739_p1                |   21|          4|   32|        128|
    |grp_fu_747_p0                |   15|          3|   32|         96|
    |grp_fu_747_p1                |   15|          3|   32|         96|
    |i_0_i9_reg_496               |    9|          2|    5|         10|
    |i_0_i_reg_451                |    9|          2|    6|         12|
    |i_0_reg_419                  |    9|          2|    5|         10|
    |ix_in_0_reg_407              |    9|          2|   10|         20|
    |ix_in_1_reg_430              |    9|          2|   10|         20|
    |j_0_i13_reg_519              |    9|          2|    6|         12|
    |j_0_i_reg_474                |    9|          2|    9|         18|
    |j_0_reg_440                  |    9|          2|    5|         10|
    |max_pool_1_out_0_address0    |   15|          3|    8|         24|
    |max_pool_1_out_0_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_0_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_0_we0         |    9|          2|    1|          2|
    |max_pool_1_out_1_address0    |   15|          3|    8|         24|
    |max_pool_1_out_1_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_1_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_1_we0         |    9|          2|    1|          2|
    |max_pool_1_out_2_address0    |   15|          3|    8|         24|
    |max_pool_1_out_2_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_2_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_2_we0         |    9|          2|    1|          2|
    |max_pool_1_out_3_address0    |   15|          3|    8|         24|
    |max_pool_1_out_3_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_3_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_3_we0         |    9|          2|    1|          2|
    |max_pool_1_out_4_address0    |   15|          3|    8|         24|
    |max_pool_1_out_4_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_4_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_4_we0         |    9|          2|    1|          2|
    |max_pool_1_out_5_address0    |   15|          3|    8|         24|
    |max_pool_1_out_5_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_5_ce1         |    9|          2|    1|          2|
    |max_pool_1_out_5_we0         |    9|          2|    1|          2|
    |max_pool_2_out_0_address0    |   15|          3|    8|         24|
    |max_pool_2_out_0_ce0         |   15|          3|    1|          3|
    |max_pool_2_out_0_ce1         |    9|          2|    1|          2|
    |max_pool_2_out_0_we0         |    9|          2|    1|          2|
    |max_pool_2_out_0_we1         |    9|          2|    1|          2|
    |max_pool_2_out_1_address0    |   15|          3|    8|         24|
    |max_pool_2_out_1_ce0         |   15|          3|    1|          3|
    |max_pool_2_out_1_ce1         |    9|          2|    1|          2|
    |max_pool_2_out_1_we0         |    9|          2|    1|          2|
    |max_pool_2_out_1_we1         |    9|          2|    1|          2|
    |max_pool_2_out_2_0_address0  |   15|          3|    7|         21|
    |max_pool_2_out_2_0_ce0       |   15|          3|    1|          3|
    |max_pool_2_out_2_0_we0       |    9|          2|    1|          2|
    |phi_mul_reg_485              |    9|          2|   15|         30|
    |sum_0_i12_reg_507            |    9|          2|   32|         64|
    |sum_0_i_reg_462              |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1180|        249|  472|       1320|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln14_5_reg_1161                 |  15|   0|   15|          0|
    |add_ln27_reg_1124                   |  11|   0|   11|          0|
    |add_ln28_reg_1129                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |  40|   0|   40|          0|
    |grp_conv_1_fu_698_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_530_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_out_fu_686_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_727_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_709_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_666_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i9_reg_496                      |   5|   0|    5|          0|
    |i_0_i_reg_451                       |   6|   0|    6|          0|
    |i_0_reg_419                         |   5|   0|    5|          0|
    |i_1_reg_1137                        |   6|   0|    6|          0|
    |i_2_reg_1199                        |   5|   0|    5|          0|
    |i_reg_1096                          |   5|   0|    5|          0|
    |ix_in_0_reg_407                     |  10|   0|   10|          0|
    |ix_in_1_reg_430                     |  10|   0|   10|          0|
    |ix_in_reg_1101                      |  10|   0|   10|          0|
    |j_0_i13_reg_519                     |   6|   0|    6|          0|
    |j_0_i_reg_474                       |   9|   0|    9|          0|
    |j_0_reg_440                         |   5|   0|    5|          0|
    |j_1_reg_1156                        |   9|   0|    9|          0|
    |j_2_reg_1218                        |   6|   0|    6|          0|
    |j_reg_1114                          |   5|   0|    5|          0|
    |phi_mul_reg_485                     |  15|   0|   15|          0|
    |reg_761                             |  32|   0|   32|          0|
    |reg_772                             |  32|   0|   32|          0|
    |sub_ln27_reg_1106                   |   9|   0|   11|          2|
    |sum_0_i12_reg_507                   |  32|   0|   32|          0|
    |sum_0_i_reg_462                     |  32|   0|   32|          0|
    |zext_ln13_1_reg_1210                |   5|   0|   12|          7|
    |zext_ln13_reg_1148                  |   6|   0|   15|          9|
    |zext_ln14_4_reg_1204                |   5|   0|   64|         59|
    |zext_ln14_reg_1142                  |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 358|   0|  493|        135|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

