
Current_Measurement_Stop_Mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d24  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000ee8  08000ef0  00010ef0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000ee8  08000ee8  00010ef0  2**0
                  CONTENTS
  4 .ARM          00000000  08000ee8  08000ee8  00010ef0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ee8  08000ef0  00010ef0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ee8  08000ee8  00010ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000eec  08000eec  00010eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010ef0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  08000ef0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  20000024  08000ef0  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010ef0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005490  00000000  00000000  00010f20  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011ba  00000000  00000000  000163b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000768  00000000  00000000  00017570  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006b0  00000000  00000000  00017cd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013d2f  00000000  00000000  00018388  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006905  00000000  00000000  0002c0b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007468d  00000000  00000000  000329bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a7049  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e38  00000000  00000000  000a70c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000ed0 	.word	0x08000ed0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000ed0 	.word	0x08000ed0

08000204 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000204:	b480      	push	{r7}
 8000206:	b085      	sub	sp, #20
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800020c:	2300      	movs	r3, #0
 800020e:	73fb      	strb	r3, [r7, #15]
 8000210:	2300      	movs	r3, #0
 8000212:	73bb      	strb	r3, [r7, #14]
 8000214:	230f      	movs	r3, #15
 8000216:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	78db      	ldrb	r3, [r3, #3]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d039      	beq.n	8000294 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000220:	4b27      	ldr	r3, [pc, #156]	; (80002c0 <NVIC_Init+0xbc>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	43db      	mvns	r3, r3
 8000226:	0a1b      	lsrs	r3, r3, #8
 8000228:	b2db      	uxtb	r3, r3
 800022a:	f003 0307 	and.w	r3, r3, #7
 800022e:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000230:	7bfb      	ldrb	r3, [r7, #15]
 8000232:	f1c3 0304 	rsb	r3, r3, #4
 8000236:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000238:	7b7a      	ldrb	r2, [r7, #13]
 800023a:	7bfb      	ldrb	r3, [r7, #15]
 800023c:	fa42 f303 	asr.w	r3, r2, r3
 8000240:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	785b      	ldrb	r3, [r3, #1]
 8000246:	461a      	mov	r2, r3
 8000248:	7bbb      	ldrb	r3, [r7, #14]
 800024a:	fa02 f303 	lsl.w	r3, r2, r3
 800024e:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	789a      	ldrb	r2, [r3, #2]
 8000254:	7b7b      	ldrb	r3, [r7, #13]
 8000256:	4013      	ands	r3, r2
 8000258:	b2da      	uxtb	r2, r3
 800025a:	7bfb      	ldrb	r3, [r7, #15]
 800025c:	4313      	orrs	r3, r2
 800025e:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	011b      	lsls	r3, r3, #4
 8000264:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000266:	4a17      	ldr	r2, [pc, #92]	; (80002c4 <NVIC_Init+0xc0>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	4413      	add	r3, r2
 800026e:	7bfa      	ldrb	r2, [r7, #15]
 8000270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800027c:	4911      	ldr	r1, [pc, #68]	; (80002c4 <NVIC_Init+0xc0>)
 800027e:	687a      	ldr	r2, [r7, #4]
 8000280:	7812      	ldrb	r2, [r2, #0]
 8000282:	0952      	lsrs	r2, r2, #5
 8000284:	b2d2      	uxtb	r2, r2
 8000286:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000288:	2201      	movs	r2, #1
 800028a:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800028e:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000292:	e00f      	b.n	80002b4 <NVIC_Init+0xb0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800029c:	4909      	ldr	r1, [pc, #36]	; (80002c4 <NVIC_Init+0xc0>)
 800029e:	687a      	ldr	r2, [r7, #4]
 80002a0:	7812      	ldrb	r2, [r2, #0]
 80002a2:	0952      	lsrs	r2, r2, #5
 80002a4:	b2d2      	uxtb	r2, r2
 80002a6:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80002a8:	2201      	movs	r2, #1
 80002aa:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002ac:	f100 0320 	add.w	r3, r0, #32
 80002b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002b4:	bf00      	nop
 80002b6:	3714      	adds	r7, #20
 80002b8:	46bd      	mov	sp, r7
 80002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002be:	4770      	bx	lr
 80002c0:	e000ed00 	.word	0xe000ed00
 80002c4:	e000e100 	.word	0xe000e100

080002c8 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 80002cc:	4b09      	ldr	r3, [pc, #36]	; (80002f4 <EXTI_DeInit+0x2c>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 80002d2:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <EXTI_DeInit+0x2c>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 80002d8:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <EXTI_DeInit+0x2c>)
 80002da:	2200      	movs	r2, #0
 80002dc:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 80002de:	4b05      	ldr	r3, [pc, #20]	; (80002f4 <EXTI_DeInit+0x2c>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 80002e4:	4b03      	ldr	r3, [pc, #12]	; (80002f4 <EXTI_DeInit+0x2c>)
 80002e6:	4a04      	ldr	r2, [pc, #16]	; (80002f8 <EXTI_DeInit+0x30>)
 80002e8:	615a      	str	r2, [r3, #20]
}
 80002ea:	bf00      	nop
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	40013c00 	.word	0x40013c00
 80002f8:	007fffff 	.word	0x007fffff

080002fc <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000304:	2300      	movs	r3, #0
 8000306:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000308:	4b34      	ldr	r3, [pc, #208]	; (80003dc <EXTI_Init+0xe0>)
 800030a:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	799b      	ldrb	r3, [r3, #6]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d04f      	beq.n	80003b4 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000314:	4b31      	ldr	r3, [pc, #196]	; (80003dc <EXTI_Init+0xe0>)
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	43db      	mvns	r3, r3
 800031e:	492f      	ldr	r1, [pc, #188]	; (80003dc <EXTI_Init+0xe0>)
 8000320:	4013      	ands	r3, r2
 8000322:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000324:	4b2d      	ldr	r3, [pc, #180]	; (80003dc <EXTI_Init+0xe0>)
 8000326:	685a      	ldr	r2, [r3, #4]
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	43db      	mvns	r3, r3
 800032e:	492b      	ldr	r1, [pc, #172]	; (80003dc <EXTI_Init+0xe0>)
 8000330:	4013      	ands	r3, r2
 8000332:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	791b      	ldrb	r3, [r3, #4]
 8000338:	461a      	mov	r2, r3
 800033a:	68fb      	ldr	r3, [r7, #12]
 800033c:	4413      	add	r3, r2
 800033e:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	6819      	ldr	r1, [r3, #0]
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	681a      	ldr	r2, [r3, #0]
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	430a      	orrs	r2, r1
 800034c:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800034e:	4b23      	ldr	r3, [pc, #140]	; (80003dc <EXTI_Init+0xe0>)
 8000350:	689a      	ldr	r2, [r3, #8]
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	43db      	mvns	r3, r3
 8000358:	4920      	ldr	r1, [pc, #128]	; (80003dc <EXTI_Init+0xe0>)
 800035a:	4013      	ands	r3, r2
 800035c:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800035e:	4b1f      	ldr	r3, [pc, #124]	; (80003dc <EXTI_Init+0xe0>)
 8000360:	68da      	ldr	r2, [r3, #12]
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	43db      	mvns	r3, r3
 8000368:	491c      	ldr	r1, [pc, #112]	; (80003dc <EXTI_Init+0xe0>)
 800036a:	4013      	ands	r3, r2
 800036c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	795b      	ldrb	r3, [r3, #5]
 8000372:	2b10      	cmp	r3, #16
 8000374:	d10e      	bne.n	8000394 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000376:	4b19      	ldr	r3, [pc, #100]	; (80003dc <EXTI_Init+0xe0>)
 8000378:	689a      	ldr	r2, [r3, #8]
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4917      	ldr	r1, [pc, #92]	; (80003dc <EXTI_Init+0xe0>)
 8000380:	4313      	orrs	r3, r2
 8000382:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000384:	4b15      	ldr	r3, [pc, #84]	; (80003dc <EXTI_Init+0xe0>)
 8000386:	68da      	ldr	r2, [r3, #12]
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4913      	ldr	r1, [pc, #76]	; (80003dc <EXTI_Init+0xe0>)
 800038e:	4313      	orrs	r3, r2
 8000390:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000392:	e01d      	b.n	80003d0 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000394:	4b11      	ldr	r3, [pc, #68]	; (80003dc <EXTI_Init+0xe0>)
 8000396:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	795b      	ldrb	r3, [r3, #5]
 800039c:	461a      	mov	r2, r3
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	4413      	add	r3, r2
 80003a2:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	6819      	ldr	r1, [r3, #0]
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	681a      	ldr	r2, [r3, #0]
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	430a      	orrs	r2, r1
 80003b0:	601a      	str	r2, [r3, #0]
}
 80003b2:	e00d      	b.n	80003d0 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	791b      	ldrb	r3, [r3, #4]
 80003b8:	461a      	mov	r2, r3
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	4413      	add	r3, r2
 80003be:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	6819      	ldr	r1, [r3, #0]
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	43da      	mvns	r2, r3
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	400a      	ands	r2, r1
 80003ce:	601a      	str	r2, [r3, #0]
}
 80003d0:	bf00      	nop
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	40013c00 	.word	0x40013c00

080003e0 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b085      	sub	sp, #20
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80003e8:	2300      	movs	r3, #0
 80003ea:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80003ec:	4b08      	ldr	r3, [pc, #32]	; (8000410 <EXTI_GetITStatus+0x30>)
 80003ee:	695a      	ldr	r2, [r3, #20]
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	4013      	ands	r3, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d002      	beq.n	80003fe <EXTI_GetITStatus+0x1e>
  {
    bitstatus = SET;
 80003f8:	2301      	movs	r3, #1
 80003fa:	73fb      	strb	r3, [r7, #15]
 80003fc:	e001      	b.n	8000402 <EXTI_GetITStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 80003fe:	2300      	movs	r3, #0
 8000400:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000402:	7bfb      	ldrb	r3, [r7, #15]
  
}
 8000404:	4618      	mov	r0, r3
 8000406:	3714      	adds	r7, #20
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr
 8000410:	40013c00 	.word	0x40013c00

08000414 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000414:	b480      	push	{r7}
 8000416:	b083      	sub	sp, #12
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800041c:	4a04      	ldr	r2, [pc, #16]	; (8000430 <EXTI_ClearITPendingBit+0x1c>)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	6153      	str	r3, [r2, #20]
}
 8000422:	bf00      	nop
 8000424:	370c      	adds	r7, #12
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr
 800042e:	bf00      	nop
 8000430:	40013c00 	.word	0x40013c00

08000434 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000434:	b480      	push	{r7}
 8000436:	b087      	sub	sp, #28
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
 800043c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800043e:	2300      	movs	r3, #0
 8000440:	617b      	str	r3, [r7, #20]
 8000442:	2300      	movs	r3, #0
 8000444:	613b      	str	r3, [r7, #16]
 8000446:	2300      	movs	r3, #0
 8000448:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800044a:	2300      	movs	r3, #0
 800044c:	617b      	str	r3, [r7, #20]
 800044e:	e076      	b.n	800053e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000450:	2201      	movs	r2, #1
 8000452:	697b      	ldr	r3, [r7, #20]
 8000454:	fa02 f303 	lsl.w	r3, r2, r3
 8000458:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	693a      	ldr	r2, [r7, #16]
 8000460:	4013      	ands	r3, r2
 8000462:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000464:	68fa      	ldr	r2, [r7, #12]
 8000466:	693b      	ldr	r3, [r7, #16]
 8000468:	429a      	cmp	r2, r3
 800046a:	d165      	bne.n	8000538 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	681a      	ldr	r2, [r3, #0]
 8000470:	697b      	ldr	r3, [r7, #20]
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	2103      	movs	r1, #3
 8000476:	fa01 f303 	lsl.w	r3, r1, r3
 800047a:	43db      	mvns	r3, r3
 800047c:	401a      	ands	r2, r3
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681a      	ldr	r2, [r3, #0]
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	791b      	ldrb	r3, [r3, #4]
 800048a:	4619      	mov	r1, r3
 800048c:	697b      	ldr	r3, [r7, #20]
 800048e:	005b      	lsls	r3, r3, #1
 8000490:	fa01 f303 	lsl.w	r3, r1, r3
 8000494:	431a      	orrs	r2, r3
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	791b      	ldrb	r3, [r3, #4]
 800049e:	2b01      	cmp	r3, #1
 80004a0:	d003      	beq.n	80004aa <GPIO_Init+0x76>
 80004a2:	683b      	ldr	r3, [r7, #0]
 80004a4:	791b      	ldrb	r3, [r3, #4]
 80004a6:	2b02      	cmp	r3, #2
 80004a8:	d12e      	bne.n	8000508 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	689a      	ldr	r2, [r3, #8]
 80004ae:	697b      	ldr	r3, [r7, #20]
 80004b0:	005b      	lsls	r3, r3, #1
 80004b2:	2103      	movs	r1, #3
 80004b4:	fa01 f303 	lsl.w	r3, r1, r3
 80004b8:	43db      	mvns	r3, r3
 80004ba:	401a      	ands	r2, r3
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	689a      	ldr	r2, [r3, #8]
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	795b      	ldrb	r3, [r3, #5]
 80004c8:	4619      	mov	r1, r3
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	005b      	lsls	r3, r3, #1
 80004ce:	fa01 f303 	lsl.w	r3, r1, r3
 80004d2:	431a      	orrs	r2, r3
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	685a      	ldr	r2, [r3, #4]
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	b29b      	uxth	r3, r3
 80004e0:	4619      	mov	r1, r3
 80004e2:	2301      	movs	r3, #1
 80004e4:	408b      	lsls	r3, r1
 80004e6:	43db      	mvns	r3, r3
 80004e8:	401a      	ands	r2, r3
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	683a      	ldr	r2, [r7, #0]
 80004f4:	7992      	ldrb	r2, [r2, #6]
 80004f6:	4611      	mov	r1, r2
 80004f8:	697a      	ldr	r2, [r7, #20]
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000500:	b292      	uxth	r2, r2
 8000502:	431a      	orrs	r2, r3
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	68da      	ldr	r2, [r3, #12]
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	b29b      	uxth	r3, r3
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	2103      	movs	r1, #3
 8000514:	fa01 f303 	lsl.w	r3, r1, r3
 8000518:	43db      	mvns	r3, r3
 800051a:	401a      	ands	r2, r3
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	68da      	ldr	r2, [r3, #12]
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	79db      	ldrb	r3, [r3, #7]
 8000528:	4619      	mov	r1, r3
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	fa01 f303 	lsl.w	r3, r1, r3
 8000532:	431a      	orrs	r2, r3
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000538:	697b      	ldr	r3, [r7, #20]
 800053a:	3301      	adds	r3, #1
 800053c:	617b      	str	r3, [r7, #20]
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	2b0f      	cmp	r3, #15
 8000542:	d985      	bls.n	8000450 <GPIO_Init+0x1c>
    }
  }
}
 8000544:	bf00      	nop
 8000546:	371c      	adds	r7, #28
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr

08000550 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
 8000558:	460b      	mov	r3, r1
 800055a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	887a      	ldrh	r2, [r7, #2]
 8000560:	831a      	strh	r2, [r3, #24]
}
 8000562:	bf00      	nop
 8000564:	370c      	adds	r7, #12
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr

0800056e <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800056e:	b480      	push	{r7}
 8000570:	b083      	sub	sp, #12
 8000572:	af00      	add	r7, sp, #0
 8000574:	6078      	str	r0, [r7, #4]
 8000576:	460b      	mov	r3, r1
 8000578:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	887a      	ldrh	r2, [r7, #2]
 800057e:	835a      	strh	r2, [r3, #26]
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <PWR_FlashPowerDownCmd>:
  * @param  NewState: new state of the Flash power mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_FlashPowerDownCmd(FunctionalState NewState)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	4603      	mov	r3, r0
 8000594:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)NewState;
 8000596:	4a04      	ldr	r2, [pc, #16]	; (80005a8 <PWR_FlashPowerDownCmd+0x1c>)
 8000598:	79fb      	ldrb	r3, [r7, #7]
 800059a:	6013      	str	r3, [r2, #0]
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr
 80005a8:	420e0024 	.word	0x420e0024

080005ac <PWR_EnterSTOPMode>:
  *            @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  *            @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval None
  */
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 80005b8:	2300      	movs	r3, #0
 80005ba:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80005bc:	4b13      	ldr	r3, [pc, #76]	; (800060c <PWR_EnterSTOPMode+0x60>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	60fb      	str	r3, [r7, #12]
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_MASK;
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80005c8:	f023 0303 	bic.w	r3, r3, #3
 80005cc:	60fb      	str	r3, [r7, #12]
  
  /* Set LPDS, MRLVDS and LPLVDS bits according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80005ce:	68fa      	ldr	r2, [r7, #12]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	4313      	orrs	r3, r2
 80005d4:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  PWR->CR = tmpreg;
 80005d6:	4a0d      	ldr	r2, [pc, #52]	; (800060c <PWR_EnterSTOPMode+0x60>)
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	6013      	str	r3, [r2, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 80005dc:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <PWR_EnterSTOPMode+0x64>)
 80005de:	691b      	ldr	r3, [r3, #16]
 80005e0:	4a0b      	ldr	r2, [pc, #44]	; (8000610 <PWR_EnterSTOPMode+0x64>)
 80005e2:	f043 0304 	orr.w	r3, r3, #4
 80005e6:	6113      	str	r3, [r2, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80005e8:	78fb      	ldrb	r3, [r7, #3]
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d101      	bne.n	80005f2 <PWR_EnterSTOPMode+0x46>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 80005ee:	bf30      	wfi
 80005f0:	e000      	b.n	80005f4 <PWR_EnterSTOPMode+0x48>
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
 80005f2:	bf20      	wfe
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);  
 80005f4:	4b06      	ldr	r3, [pc, #24]	; (8000610 <PWR_EnterSTOPMode+0x64>)
 80005f6:	691b      	ldr	r3, [r3, #16]
 80005f8:	4a05      	ldr	r2, [pc, #20]	; (8000610 <PWR_EnterSTOPMode+0x64>)
 80005fa:	f023 0304 	bic.w	r3, r3, #4
 80005fe:	6113      	str	r3, [r2, #16]
}
 8000600:	bf00      	nop
 8000602:	3714      	adds	r7, #20
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	40007000 	.word	0x40007000
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <PWR_ClearFlag>:
  *            @arg PWR_FLAG_SB: StandBy flag
  *            @arg PWR_FLAG_UDRDY: Under-drive ready flag (STM32F42xxx/43xxx devices)
  * @retval None
  */
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
#endif /* STM32F427_437xx ||  STM32F429_439xx */

#if defined (STM32F40_41xxx) || defined (STM32F401xx) || defined (STM32F410xx) || defined (STM32F411xE) || defined(STM32F412xG) || defined(STM32F413_423xx)
  PWR->CR |=  PWR_FLAG << 2;
#endif /* STM32F40_41xxx  || STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_423xx */
}
 800061c:	bf00      	nop
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr

08000628 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800062c:	4b16      	ldr	r3, [pc, #88]	; (8000688 <RCC_DeInit+0x60>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a15      	ldr	r2, [pc, #84]	; (8000688 <RCC_DeInit+0x60>)
 8000632:	f043 0301 	orr.w	r3, r3, #1
 8000636:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000638:	4b13      	ldr	r3, [pc, #76]	; (8000688 <RCC_DeInit+0x60>)
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 800063e:	4b12      	ldr	r3, [pc, #72]	; (8000688 <RCC_DeInit+0x60>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a11      	ldr	r2, [pc, #68]	; (8000688 <RCC_DeInit+0x60>)
 8000644:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000648:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800064c:	6013      	str	r3, [r2, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800064e:	4b0e      	ldr	r3, [pc, #56]	; (8000688 <RCC_DeInit+0x60>)
 8000650:	4a0e      	ldr	r2, [pc, #56]	; (800068c <RCC_DeInit+0x64>)
 8000652:	605a      	str	r2, [r3, #4]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000654:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <RCC_DeInit+0x60>)
 8000656:	4a0e      	ldr	r2, [pc, #56]	; (8000690 <RCC_DeInit+0x68>)
 8000658:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 800065c:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <RCC_DeInit+0x60>)
 800065e:	4a0d      	ldr	r2, [pc, #52]	; (8000694 <RCC_DeInit+0x6c>)
 8000660:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000664:	4b08      	ldr	r3, [pc, #32]	; (8000688 <RCC_DeInit+0x60>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a07      	ldr	r2, [pc, #28]	; (8000688 <RCC_DeInit+0x60>)
 800066a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800066e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000670:	4b05      	ldr	r3, [pc, #20]	; (8000688 <RCC_DeInit+0x60>)
 8000672:	2200      	movs	r2, #0
 8000674:	60da      	str	r2, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423xx devices */
  RCC->DCKCFGR = 0x00000000;
 8000676:	4b04      	ldr	r3, [pc, #16]	; (8000688 <RCC_DeInit+0x60>)
 8000678:	2200      	movs	r2, #0
 800067a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 800067e:	bf00      	nop
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	40023800 	.word	0x40023800
 800068c:	24003010 	.word	0x24003010
 8000690:	20003000 	.word	0x20003000
 8000694:	24003000 	.word	0x24003000

08000698 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 80006a2:	4b06      	ldr	r3, [pc, #24]	; (80006bc <RCC_HSEConfig+0x24>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 80006a8:	4a04      	ldr	r2, [pc, #16]	; (80006bc <RCC_HSEConfig+0x24>)
 80006aa:	79fb      	ldrb	r3, [r7, #7]
 80006ac:	7013      	strb	r3, [r2, #0]
}
 80006ae:	bf00      	nop
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	40023802 	.word	0x40023802

080006c0 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	4603      	mov	r3, r0
 80006c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80006ca:	4a04      	ldr	r2, [pc, #16]	; (80006dc <RCC_HSICmd+0x1c>)
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	6013      	str	r3, [r2, #0]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	42470000 	.word	0x42470000

080006e0 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_PLLPCLK for STM32F446xx devices)
  *            @arg RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F412xG, STM32F413_423xx and STM32F446xx devices
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b085      	sub	sp, #20
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80006ec:	4b09      	ldr	r3, [pc, #36]	; (8000714 <RCC_SYSCLKConfig+0x34>)
 80006ee:	689b      	ldr	r3, [r3, #8]
 80006f0:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	f023 0303 	bic.w	r3, r3, #3
 80006f8:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80006fa:	68fa      	ldr	r2, [r7, #12]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4313      	orrs	r3, r2
 8000700:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000702:	4a04      	ldr	r2, [pc, #16]	; (8000714 <RCC_SYSCLKConfig+0x34>)
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	6093      	str	r3, [r2, #8]
}
 8000708:	bf00      	nop
 800070a:	3714      	adds	r7, #20
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr
 8000714:	40023800 	.word	0x40023800

08000718 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
  *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM32F446xx devices)
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 800071c:	4b05      	ldr	r3, [pc, #20]	; (8000734 <RCC_GetSYSCLKSource+0x1c>)
 800071e:	689b      	ldr	r3, [r3, #8]
 8000720:	b2db      	uxtb	r3, r3
 8000722:	f003 030c 	and.w	r3, r3, #12
 8000726:	b2db      	uxtb	r3, r3
}
 8000728:	4618      	mov	r0, r3
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800

08000738 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	460b      	mov	r3, r1
 8000742:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000744:	78fb      	ldrb	r3, [r7, #3]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d006      	beq.n	8000758 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800074a:	4b0a      	ldr	r3, [pc, #40]	; (8000774 <RCC_AHB1PeriphClockCmd+0x3c>)
 800074c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800074e:	4909      	ldr	r1, [pc, #36]	; (8000774 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4313      	orrs	r3, r2
 8000754:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000756:	e006      	b.n	8000766 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <RCC_AHB1PeriphClockCmd+0x3c>)
 800075a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	43db      	mvns	r3, r3
 8000760:	4904      	ldr	r1, [pc, #16]	; (8000774 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000762:	4013      	ands	r3, r2
 8000764:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40023800 	.word	0x40023800

08000778 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	460b      	mov	r3, r1
 8000782:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000784:	78fb      	ldrb	r3, [r7, #3]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d006      	beq.n	8000798 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800078a:	4b0a      	ldr	r3, [pc, #40]	; (80007b4 <RCC_APB1PeriphClockCmd+0x3c>)
 800078c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800078e:	4909      	ldr	r1, [pc, #36]	; (80007b4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	4313      	orrs	r3, r2
 8000794:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000796:	e006      	b.n	80007a6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000798:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <RCC_APB1PeriphClockCmd+0x3c>)
 800079a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	43db      	mvns	r3, r3
 80007a0:	4904      	ldr	r1, [pc, #16]	; (80007b4 <RCC_APB1PeriphClockCmd+0x3c>)
 80007a2:	4013      	ands	r3, r2
 80007a4:	640b      	str	r3, [r1, #64]	; 0x40
}
 80007a6:	bf00      	nop
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	40023800 	.word	0x40023800

080007b8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d006      	beq.n	80007d8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80007ca:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80007cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007ce:	4909      	ldr	r1, [pc, #36]	; (80007f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	4313      	orrs	r3, r2
 80007d4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80007d6:	e006      	b.n	80007e6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80007da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	43db      	mvns	r3, r3
 80007e0:	4904      	ldr	r1, [pc, #16]	; (80007f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80007e2:	4013      	ands	r3, r2
 80007e4:	644b      	str	r3, [r1, #68]	; 0x44
}
 80007e6:	bf00      	nop
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40023800 	.word	0x40023800

080007f8 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b087      	sub	sp, #28
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000802:	2300      	movs	r3, #0
 8000804:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800080a:	2300      	movs	r3, #0
 800080c:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	095b      	lsrs	r3, r3, #5
 8000812:	b2db      	uxtb	r3, r3
 8000814:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	2b01      	cmp	r3, #1
 800081a:	d103      	bne.n	8000824 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 800081c:	4b12      	ldr	r3, [pc, #72]	; (8000868 <RCC_GetFlagStatus+0x70>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	617b      	str	r3, [r7, #20]
 8000822:	e009      	b.n	8000838 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	2b02      	cmp	r3, #2
 8000828:	d103      	bne.n	8000832 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800082a:	4b0f      	ldr	r3, [pc, #60]	; (8000868 <RCC_GetFlagStatus+0x70>)
 800082c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800082e:	617b      	str	r3, [r7, #20]
 8000830:	e002      	b.n	8000838 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000832:	4b0d      	ldr	r3, [pc, #52]	; (8000868 <RCC_GetFlagStatus+0x70>)
 8000834:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000836:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	f003 031f 	and.w	r3, r3, #31
 800083e:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000840:	697a      	ldr	r2, [r7, #20]
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	fa22 f303 	lsr.w	r3, r2, r3
 8000848:	f003 0301 	and.w	r3, r3, #1
 800084c:	2b00      	cmp	r3, #0
 800084e:	d002      	beq.n	8000856 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8000850:	2301      	movs	r3, #1
 8000852:	74fb      	strb	r3, [r7, #19]
 8000854:	e001      	b.n	800085a <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8000856:	2300      	movs	r3, #0
 8000858:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 800085a:	7cfb      	ldrb	r3, [r7, #19]
}
 800085c:	4618      	mov	r0, r3
 800085e:	371c      	adds	r7, #28
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	40023800 	.word	0x40023800

0800086c <RTC_GetITStatus>:
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt
  *            @arg RTC_IT_TAMP2: Tamper 2 event interrupt
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 800086c:	b480      	push	{r7}
 800086e:	b087      	sub	sp, #28
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000874:	2300      	movs	r3, #0
 8000876:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	613b      	str	r3, [r7, #16]
 800087c:	2300      	movs	r3, #0
 800087e:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8000880:	4b16      	ldr	r3, [pc, #88]	; (80008dc <RTC_GetITStatus+0x70>)
 8000882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000884:	f003 0304 	and.w	r3, r3, #4
 8000888:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)) | (tmpreg & (RTC_IT >> 16)));
 800088a:	4b14      	ldr	r3, [pc, #80]	; (80008dc <RTC_GetITStatus+0x70>)
 800088c:	689a      	ldr	r2, [r3, #8]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	401a      	ands	r2, r3
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	0bd9      	lsrs	r1, r3, #15
 8000896:	693b      	ldr	r3, [r7, #16]
 8000898:	400b      	ands	r3, r1
 800089a:	431a      	orrs	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	0c19      	lsrs	r1, r3, #16
 80008a0:	693b      	ldr	r3, [r7, #16]
 80008a2:	400b      	ands	r3, r1
 80008a4:	4313      	orrs	r3, r2
 80008a6:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 80008a8:	4b0c      	ldr	r3, [pc, #48]	; (80008dc <RTC_GetITStatus+0x70>)
 80008aa:	68da      	ldr	r2, [r3, #12]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	091b      	lsrs	r3, r3, #4
 80008b0:	4013      	ands	r3, r2
 80008b2:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d006      	beq.n	80008c8 <RTC_GetITStatus+0x5c>
 80008ba:	693b      	ldr	r3, [r7, #16]
 80008bc:	b29b      	uxth	r3, r3
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d002      	beq.n	80008c8 <RTC_GetITStatus+0x5c>
  {
    bitstatus = SET;
 80008c2:	2301      	movs	r3, #1
 80008c4:	75fb      	strb	r3, [r7, #23]
 80008c6:	e001      	b.n	80008cc <RTC_GetITStatus+0x60>
  }
  else
  {
    bitstatus = RESET;
 80008c8:	2300      	movs	r3, #0
 80008ca:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 80008cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	371c      	adds	r7, #28
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	40002800 	.word	0x40002800

080008e0 <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt
  *            @arg RTC_IT_TAMP2: Tamper 2 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b085      	sub	sp, #20
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	091b      	lsrs	r3, r3, #4
 80008f0:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008fa:	43da      	mvns	r2, r3
 80008fc:	4b06      	ldr	r3, [pc, #24]	; (8000918 <RTC_ClearITPendingBit+0x38>)
 80008fe:	68db      	ldr	r3, [r3, #12]
 8000900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000904:	4904      	ldr	r1, [pc, #16]	; (8000918 <RTC_ClearITPendingBit+0x38>)
 8000906:	4313      	orrs	r3, r2
 8000908:	60cb      	str	r3, [r1, #12]
}
 800090a:	bf00      	nop
 800090c:	3714      	adds	r7, #20
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	40002800 	.word	0x40002800

0800091c <SYSCFG_EXTILineConfig>:
  *           be (0..7) for STM32F42xxx/43xxx devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	460a      	mov	r2, r1
 8000926:	71fb      	strb	r3, [r7, #7]
 8000928:	4613      	mov	r3, r2
 800092a:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 800092c:	2300      	movs	r3, #0
 800092e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8000930:	79bb      	ldrb	r3, [r7, #6]
 8000932:	f003 0303 	and.w	r3, r3, #3
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	220f      	movs	r2, #15
 800093a:	fa02 f303 	lsl.w	r3, r2, r3
 800093e:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8000940:	4a16      	ldr	r2, [pc, #88]	; (800099c <SYSCFG_EXTILineConfig+0x80>)
 8000942:	79bb      	ldrb	r3, [r7, #6]
 8000944:	089b      	lsrs	r3, r3, #2
 8000946:	b2db      	uxtb	r3, r3
 8000948:	3302      	adds	r3, #2
 800094a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	43db      	mvns	r3, r3
 8000952:	4812      	ldr	r0, [pc, #72]	; (800099c <SYSCFG_EXTILineConfig+0x80>)
 8000954:	79b9      	ldrb	r1, [r7, #6]
 8000956:	0889      	lsrs	r1, r1, #2
 8000958:	b2c9      	uxtb	r1, r1
 800095a:	401a      	ands	r2, r3
 800095c:	1c8b      	adds	r3, r1, #2
 800095e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000962:	4a0e      	ldr	r2, [pc, #56]	; (800099c <SYSCFG_EXTILineConfig+0x80>)
 8000964:	79bb      	ldrb	r3, [r7, #6]
 8000966:	089b      	lsrs	r3, r3, #2
 8000968:	b2db      	uxtb	r3, r3
 800096a:	3302      	adds	r3, #2
 800096c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000970:	79f9      	ldrb	r1, [r7, #7]
 8000972:	79bb      	ldrb	r3, [r7, #6]
 8000974:	f003 0303 	and.w	r3, r3, #3
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	fa01 f303 	lsl.w	r3, r1, r3
 800097e:	4807      	ldr	r0, [pc, #28]	; (800099c <SYSCFG_EXTILineConfig+0x80>)
 8000980:	79b9      	ldrb	r1, [r7, #6]
 8000982:	0889      	lsrs	r1, r1, #2
 8000984:	b2c9      	uxtb	r1, r1
 8000986:	431a      	orrs	r2, r3
 8000988:	1c8b      	adds	r3, r1, #2
 800098a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800098e:	bf00      	nop
 8000990:	3714      	adds	r7, #20
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	40013800 	.word	0x40013800

080009a0 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0

	/* Enable PWR APB1 Clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 80009a4:	2101      	movs	r1, #1
 80009a6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80009aa:	f7ff fee5 	bl	8000778 <RCC_APB1PeriphClockCmd>

	/* Configure GPIOs as analog inputs */
	//GPIO_AnalogConfig ();

	/*Configure Leds GPIOs */
	LedsConfig();
 80009ae:	f000 f86f 	bl	8000a90 <LedsConfig>

	/* Configure Wakeup pin  */
	ButtonPinInt_configuration();
 80009b2:	f000 f889 	bl	8000ac8 <ButtonPinInt_configuration>

	/* Execute defined Stop modes */
	Measure_Stop ();
 80009b6:	f000 f801 	bl	80009bc <Measure_Stop>

	/* Infinite loop */
	while (1)
 80009ba:	e7fe      	b.n	80009ba <main+0x1a>

080009bc <Measure_Stop>:
* @brief  Configure the Stop modes exection routines.
* @param  None
* @retval None
*/
void Measure_Stop (void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0

#if defined StopMainRegFlashStop

  /* Wait User push button to enter Stop mode */
  WaitUser_PushBotton ();
 80009c0:	f000 f8c6 	bl	8000b50 <WaitUser_PushBotton>

  /* Configure GPIOs as analog inputs */
  GPIO_AnalogConfig ();
 80009c4:	f000 f80c 	bl	80009e0 <GPIO_AnalogConfig>

  PWR_StopMainRegFlashStop();
 80009c8:	f000 f901 	bl	8000bce <PWR_StopMainRegFlashStop>

  /* Exit from STOP mode */
  Mode_Exit ();
 80009cc:	f000 f8da 	bl	8000b84 <Mode_Exit>

  UserButtonStatus = RESET;
 80009d0:	4b02      	ldr	r3, [pc, #8]	; (80009dc <Measure_Stop+0x20>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	701a      	strb	r2, [r3, #0]
  Mode_Exit ();
  UserButtonStatus = RESET;

#endif /* StopLowPwrRegUnderDriveFlashPwrDown */

}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000020 	.word	0x20000020

080009e0 <GPIO_AnalogConfig>:
* @brief  Configure All GPIO as analog input.
* @param  None
* @retval None
*/
void GPIO_AnalogConfig (void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStructure;

	  /* Configure GPIOs as Analog input to reduce current consumption*/
	  /* Enable GPIOs clock */
	  RCC_AHB1PeriphClockCmd (RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOB | \
 80009e6:	2101      	movs	r1, #1
 80009e8:	209f      	movs	r0, #159	; 0x9f
 80009ea:	f7ff fea5 	bl	8000738 <RCC_AHB1PeriphClockCmd>
	                          RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD | \
	                          RCC_AHB1Periph_GPIOE | RCC_AHB1Periph_GPIOH , ENABLE);

	  RCC_AHB1PeriphClockCmd ((RCC_AHB1Periph_GPIOF | RCC_AHB1Periph_GPIOG),ENABLE );
 80009ee:	2101      	movs	r1, #1
 80009f0:	2060      	movs	r0, #96	; 0x60
 80009f2:	f7ff fea1 	bl	8000738 <RCC_AHB1PeriphClockCmd>

	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80009f6:	2303      	movs	r3, #3
 80009f8:	713b      	strb	r3, [r7, #4]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80009fa:	2302      	movs	r3, #2
 80009fc:	717b      	strb	r3, [r7, #5]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	71fb      	strb	r3, [r7, #7]
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_All;
 8000a02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a06:	603b      	str	r3, [r7, #0]
	  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000a08:	463b      	mov	r3, r7
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4818      	ldr	r0, [pc, #96]	; (8000a70 <GPIO_AnalogConfig+0x90>)
 8000a0e:	f7ff fd11 	bl	8000434 <GPIO_Init>
	  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000a12:	463b      	mov	r3, r7
 8000a14:	4619      	mov	r1, r3
 8000a16:	4817      	ldr	r0, [pc, #92]	; (8000a74 <GPIO_AnalogConfig+0x94>)
 8000a18:	f7ff fd0c 	bl	8000434 <GPIO_Init>
	  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4815      	ldr	r0, [pc, #84]	; (8000a78 <GPIO_AnalogConfig+0x98>)
 8000a22:	f7ff fd07 	bl	8000434 <GPIO_Init>
	  GPIO_Init(GPIOH, &GPIO_InitStructure);
 8000a26:	463b      	mov	r3, r7
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4814      	ldr	r0, [pc, #80]	; (8000a7c <GPIO_AnalogConfig+0x9c>)
 8000a2c:	f7ff fd02 	bl	8000434 <GPIO_Init>
	  GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000a30:	463b      	mov	r3, r7
 8000a32:	4619      	mov	r1, r3
 8000a34:	4812      	ldr	r0, [pc, #72]	; (8000a80 <GPIO_AnalogConfig+0xa0>)
 8000a36:	f7ff fcfd 	bl	8000434 <GPIO_Init>
	  GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000a3a:	463b      	mov	r3, r7
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4811      	ldr	r0, [pc, #68]	; (8000a84 <GPIO_AnalogConfig+0xa4>)
 8000a40:	f7ff fcf8 	bl	8000434 <GPIO_Init>
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a44:	463b      	mov	r3, r7
 8000a46:	4619      	mov	r1, r3
 8000a48:	480f      	ldr	r0, [pc, #60]	; (8000a88 <GPIO_AnalogConfig+0xa8>)
 8000a4a:	f7ff fcf3 	bl	8000434 <GPIO_Init>
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a4e:	463b      	mov	r3, r7
 8000a50:	4619      	mov	r1, r3
 8000a52:	480e      	ldr	r0, [pc, #56]	; (8000a8c <GPIO_AnalogConfig+0xac>)
 8000a54:	f7ff fcee 	bl	8000434 <GPIO_Init>

	  /* Disable GPIOs clock */
	  RCC_AHB1PeriphClockCmd (RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOB | \
 8000a58:	2100      	movs	r1, #0
 8000a5a:	209f      	movs	r0, #159	; 0x9f
 8000a5c:	f7ff fe6c 	bl	8000738 <RCC_AHB1PeriphClockCmd>
	                          RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD | \
	                          RCC_AHB1Periph_GPIOE | RCC_AHB1Periph_GPIOH , DISABLE);

	  RCC_AHB1PeriphClockCmd (RCC_AHB1Periph_GPIOF | RCC_AHB1Periph_GPIOG, DISABLE);
 8000a60:	2100      	movs	r1, #0
 8000a62:	2060      	movs	r0, #96	; 0x60
 8000a64:	f7ff fe68 	bl	8000738 <RCC_AHB1PeriphClockCmd>
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40020800 	.word	0x40020800
 8000a74:	40020c00 	.word	0x40020c00
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	40021c00 	.word	0x40021c00
 8000a80:	40021400 	.word	0x40021400
 8000a84:	40021800 	.word	0x40021800
 8000a88:	40020000 	.word	0x40020000
 8000a8c:	40020400 	.word	0x40020400

08000a90 <LedsConfig>:
* @brief  Configure LED gpio of NUCLEO-F446RE GPIOA.5
* @param  None
* @retval None
*/
static void LedsConfig (void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
/* Modification of code required if your board is not NUCLEO-F446RE*/
	GPIO_InitTypeDef  GPIO_InitStructure;

	/*Configure GPIO structure */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000a96:	2301      	movs	r3, #1
 8000a98:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	717b      	strb	r3, [r7, #5]
	/* Enable the GPIO_LED Port A Clock */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA , ENABLE);
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	f7ff fe45 	bl	8000738 <RCC_AHB1PeriphClockCmd>

	/* Configure 5th pin which drivers the LED*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8000aae:	2320      	movs	r3, #32
 8000ab0:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000ab2:	463b      	mov	r3, r7
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4803      	ldr	r0, [pc, #12]	; (8000ac4 <LedsConfig+0x34>)
 8000ab8:	f7ff fcbc 	bl	8000434 <GPIO_Init>
}
 8000abc:	bf00      	nop
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40020000 	.word	0x40020000

08000ac8 <ButtonPinInt_configuration>:
* @param  None
* @retval None
* @Note :  Modification of code required if your board is not NUCLEO-F446RE
*/
void ButtonPinInt_configuration(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b086      	sub	sp, #24
 8000acc:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStructure;
	  EXTI_InitTypeDef EXTI_InitStructure;


	  /* Enable GPIOA clock */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000ace:	2101      	movs	r1, #1
 8000ad0:	2004      	movs	r0, #4
 8000ad2:	f7ff fe31 	bl	8000738 <RCC_AHB1PeriphClockCmd>

	  /* Enable SYSCFG clock */
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8000ad6:	2101      	movs	r1, #1
 8000ad8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000adc:	f7ff fe6c 	bl	80007b8 <RCC_APB2PeriphClockCmd>

	  /* Configure PA0 pin as input floating */
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8000ae0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ae4:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	743b      	strb	r3, [r7, #16]
	  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000aea:	2300      	movs	r3, #0
 8000aec:	74bb      	strb	r3, [r7, #18]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	74fb      	strb	r3, [r7, #19]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000af2:	2302      	movs	r3, #2
 8000af4:	747b      	strb	r3, [r7, #17]
	  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000af6:	f107 030c 	add.w	r3, r7, #12
 8000afa:	4619      	mov	r1, r3
 8000afc:	4813      	ldr	r0, [pc, #76]	; (8000b4c <ButtonPinInt_configuration+0x84>)
 8000afe:	f7ff fc99 	bl	8000434 <GPIO_Init>

	  /* Connect EXTI Line0 to PA0 pin */
      SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource13);
 8000b02:	210d      	movs	r1, #13
 8000b04:	2002      	movs	r0, #2
 8000b06:	f7ff ff09 	bl	800091c <SYSCFG_EXTILineConfig>


	  /* Configure EXTI Line0 */
	  EXTI_DeInit();
 8000b0a:	f7ff fbdd 	bl	80002c8 <EXTI_DeInit>
	  EXTI_InitStructure.EXTI_Line = EXTI_Line13;
 8000b0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b12:	607b      	str	r3, [r7, #4]
	  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8000b14:	2300      	movs	r3, #0
 8000b16:	723b      	strb	r3, [r7, #8]
	  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8000b18:	2308      	movs	r3, #8
 8000b1a:	727b      	strb	r3, [r7, #9]
	  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	72bb      	strb	r3, [r7, #10]
	  EXTI_Init(&EXTI_InitStructure);
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	4618      	mov	r0, r3
 8000b24:	f7ff fbea 	bl	80002fc <EXTI_Init>



	  /* Enable and set EXTI Line0 Interrupt to the lowest priority */
	  NVIC_InitStructure.NVIC_IRQChannel = EXTI15_10_IRQn;
 8000b28:	2328      	movs	r3, #40	; 0x28
 8000b2a:	753b      	strb	r3, [r7, #20]
	  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	757b      	strb	r3, [r7, #21]
	  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000b30:	2300      	movs	r3, #0
 8000b32:	75bb      	strb	r3, [r7, #22]
	  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000b34:	2301      	movs	r3, #1
 8000b36:	75fb      	strb	r3, [r7, #23]
	  NVIC_Init(&NVIC_InitStructure);
 8000b38:	f107 0314 	add.w	r3, r7, #20
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff fb61 	bl	8000204 <NVIC_Init>
	SYSCFG->EXTICR[3] &= ~(0xf  << 4 );
	SYSCFG->EXTICR[3] |= (0x2  << 4 );
	EXTI->RTSR |= ( 1 << 13);
	NVIC_EnableIRQ(EXTI15_10_IRQn);
#endif
}
 8000b42:	bf00      	nop
 8000b44:	3718      	adds	r7, #24
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40020800 	.word	0x40020800

08000b50 <WaitUser_PushBotton>:

//Just waits until user presses on board push button
void WaitUser_PushBotton (void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOA, GPIO_Pin_5);
 8000b54:	2120      	movs	r1, #32
 8000b56:	4809      	ldr	r0, [pc, #36]	; (8000b7c <WaitUser_PushBotton+0x2c>)
 8000b58:	f7ff fcfa 	bl	8000550 <GPIO_SetBits>
	while(UserButtonStatus != SET); //wait here
 8000b5c:	bf00      	nop
 8000b5e:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <WaitUser_PushBotton+0x30>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d1fa      	bne.n	8000b5e <WaitUser_PushBotton+0xe>
	GPIO_ResetBits(GPIOA, GPIO_Pin_5);
 8000b68:	2120      	movs	r1, #32
 8000b6a:	4804      	ldr	r0, [pc, #16]	; (8000b7c <WaitUser_PushBotton+0x2c>)
 8000b6c:	f7ff fcff 	bl	800056e <GPIO_ResetBits>
	UserButtonStatus = RESET;
 8000b70:	4b03      	ldr	r3, [pc, #12]	; (8000b80 <WaitUser_PushBotton+0x30>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	701a      	strb	r2, [r3, #0]
}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40020000 	.word	0x40020000
 8000b80:	20000020 	.word	0x20000020

08000b84 <Mode_Exit>:
* @brief  Configure the exit routine from power mode.
* @param  None
* @retval None
*/
static void Mode_Exit (void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
	/* Clock init configuration */
	  RCC_DeInit();
 8000b88:	f7ff fd4e 	bl	8000628 <RCC_DeInit>

	  /* Disable HSE */
	  RCC_HSEConfig(RCC_HSE_OFF);
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	f7ff fd83 	bl	8000698 <RCC_HSEConfig>

	  /* Enable HSI */
	  RCC_HSICmd(ENABLE);
 8000b92:	2001      	movs	r0, #1
 8000b94:	f7ff fd94 	bl	80006c0 <RCC_HSICmd>

	  /* Wait till HSI is ready */
	  while (RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET)
 8000b98:	bf00      	nop
 8000b9a:	2021      	movs	r0, #33	; 0x21
 8000b9c:	f7ff fe2c 	bl	80007f8 <RCC_GetFlagStatus>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d0f9      	beq.n	8000b9a <Mode_Exit+0x16>
	  {}

	  /* Select HSI as system clock source */
	  RCC_SYSCLKConfig(RCC_SYSCLKSource_HSI);
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f7ff fd9a 	bl	80006e0 <RCC_SYSCLKConfig>

	  /* Wait till HSI is used as system clock source */
	  while (RCC_GetSYSCLKSource() != 0x00)
 8000bac:	bf00      	nop
 8000bae:	f7ff fdb3 	bl	8000718 <RCC_GetSYSCLKSource>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d1fa      	bne.n	8000bae <Mode_Exit+0x2a>
	  {}

	  /* Enable PWR APB1 Clock */
	  RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 8000bb8:	2101      	movs	r1, #1
 8000bba:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000bbe:	f7ff fddb 	bl	8000778 <RCC_APB1PeriphClockCmd>

	  /*Configure Leds GPIOs */
	  LedsConfig();
 8000bc2:	f7ff ff65 	bl	8000a90 <LedsConfig>

	  /* Configure Wakeup pin  */
	  ButtonPinInt_configuration();
 8000bc6:	f7ff ff7f 	bl	8000ac8 <ButtonPinInt_configuration>
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <PWR_StopMainRegFlashStop>:
  *           - Wakeup using WakeUp Pin (PC13)
  * @param  None
  * @retval None
  */
void PWR_StopMainRegFlashStop (void)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	af00      	add	r7, sp, #0
	  /* Clear Wakeup flag*/
	  PWR_ClearFlag(PWR_FLAG_WU);
 8000bd2:	2001      	movs	r0, #1
 8000bd4:	f7ff fd1e 	bl	8000614 <PWR_ClearFlag>

	  /* Enable Button interrupt(our wakeup source) */
	 ButtonPinInt_configuration();
 8000bd8:	f7ff ff76 	bl	8000ac8 <ButtonPinInt_configuration>

	  /* Disable FLASH Deep Power Down Mode by clearing FPDS bit*/
	  PWR_FlashPowerDownCmd(DISABLE);
 8000bdc:	2000      	movs	r0, #0
 8000bde:	f7ff fcd5 	bl	800058c <PWR_FlashPowerDownCmd>

	  /* Enter Stop Mode */
	  PWR_EnterSTOPMode(PWR_Regulator_ON, PWR_STOPEntry_WFI);
 8000be2:	2101      	movs	r1, #1
 8000be4:	2000      	movs	r0, #0
 8000be6:	f7ff fce1 	bl	80005ac <PWR_EnterSTOPMode>

}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}

08000bee <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{}
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <HardFault_Handler+0x4>

08000c02 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <MemManage_Handler+0x4>

08000c08 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <BusFault_Handler+0x4>

08000c0e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000c12:	e7fe      	b.n	8000c12 <UsageFault_Handler+0x4>

08000c14 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{}
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{}
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	bf00      	nop
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <PendSV_Handler>:
  * @brief  This function handles PendSV_Handler exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{}
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{}
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <EXTI15_10_IRQHandler>:
  * @brief  This function handles EXTI Line 0 interrupts requests.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  if (EXTI_GetITStatus(EXTI_Line13) != RESET)
 8000c50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c54:	f7ff fbc4 	bl	80003e0 <EXTI_GetITStatus>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d006      	beq.n	8000c6c <EXTI15_10_IRQHandler+0x20>
  {
    /* Clear the user push-button EXTI line pending bit */
    EXTI_ClearITPendingBit(EXTI_Line13);
 8000c5e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c62:	f7ff fbd7 	bl	8000414 <EXTI_ClearITPendingBit>
    UserButtonStatus = SET;
 8000c66:	4b02      	ldr	r3, [pc, #8]	; (8000c70 <EXTI15_10_IRQHandler+0x24>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]

  }
}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20000020 	.word	0x20000020

08000c74 <RTC_WKUP_IRQHandler>:
  * @brief  This function handles RTC Auto wake-up interrupt request.
  * @param  None
  * @retval None
  */
void RTC_WKUP_IRQHandler(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  if (RTC_GetITStatus(RTC_IT_WUT) != RESET)
 8000c78:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000c7c:	f7ff fdf6 	bl	800086c <RTC_GetITStatus>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d007      	beq.n	8000c96 <RTC_WKUP_IRQHandler+0x22>
  {
    /* Clears the RTC's interrupt pending for WakeUp Timer  */
    RTC_ClearITPendingBit(RTC_IT_WUT);
 8000c86:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000c8a:	f7ff fe29 	bl	80008e0 <RTC_ClearITPendingBit>

    /* Clear the user push-button EXTI line pending bit */
    EXTI_ClearITPendingBit(EXTI_Line22);
 8000c8e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000c92:	f7ff fbbf 	bl	8000414 <EXTI_ClearITPendingBit>
  }
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
 void SystemInit(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ca0:	4b16      	ldr	r3, [pc, #88]	; (8000cfc <SystemInit+0x60>)
 8000ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ca6:	4a15      	ldr	r2, [pc, #84]	; (8000cfc <SystemInit+0x60>)
 8000ca8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000cb0:	4b13      	ldr	r3, [pc, #76]	; (8000d00 <SystemInit+0x64>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a12      	ldr	r2, [pc, #72]	; (8000d00 <SystemInit+0x64>)
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cbc:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <SystemInit+0x64>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	; (8000d00 <SystemInit+0x64>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a0e      	ldr	r2, [pc, #56]	; (8000d00 <SystemInit+0x64>)
 8000cc8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ccc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cd0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000cd2:	4b0b      	ldr	r3, [pc, #44]	; (8000d00 <SystemInit+0x64>)
 8000cd4:	4a0b      	ldr	r2, [pc, #44]	; (8000d04 <SystemInit+0x68>)
 8000cd6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000cd8:	4b09      	ldr	r3, [pc, #36]	; (8000d00 <SystemInit+0x64>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a08      	ldr	r2, [pc, #32]	; (8000d00 <SystemInit+0x64>)
 8000cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ce2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000ce4:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <SystemInit+0x64>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000cea:	f000 f80d 	bl	8000d08 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000cee:	4b03      	ldr	r3, [pc, #12]	; (8000cfc <SystemInit+0x60>)
 8000cf0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cf4:	609a      	str	r2, [r3, #8]
#endif
}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	e000ed00 	.word	0xe000ed00
 8000d00:	40023800 	.word	0x40023800
 8000d04:	24003010 	.word	0x24003010

08000d08 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)|| defined(STM32F469_479xx)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	607b      	str	r3, [r7, #4]
 8000d12:	2300      	movs	r3, #0
 8000d14:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000d16:	4b43      	ldr	r3, [pc, #268]	; (8000e24 <SetSysClock+0x11c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a42      	ldr	r2, [pc, #264]	; (8000e24 <SetSysClock+0x11c>)
 8000d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d20:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000d22:	4b40      	ldr	r3, [pc, #256]	; (8000e24 <SetSysClock+0x11c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d2a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	3301      	adds	r3, #1
 8000d30:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d103      	bne.n	8000d40 <SetSysClock+0x38>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8000d3e:	d1f0      	bne.n	8000d22 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000d40:	4b38      	ldr	r3, [pc, #224]	; (8000e24 <SetSysClock+0x11c>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d002      	beq.n	8000d52 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	603b      	str	r3, [r7, #0]
 8000d50:	e001      	b.n	8000d56 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000d52:	2300      	movs	r3, #0
 8000d54:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d15c      	bne.n	8000e16 <SetSysClock+0x10e>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000d5c:	4b31      	ldr	r3, [pc, #196]	; (8000e24 <SetSysClock+0x11c>)
 8000d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d60:	4a30      	ldr	r2, [pc, #192]	; (8000e24 <SetSysClock+0x11c>)
 8000d62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d66:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000d68:	4b2f      	ldr	r3, [pc, #188]	; (8000e28 <SetSysClock+0x120>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a2e      	ldr	r2, [pc, #184]	; (8000e28 <SetSysClock+0x120>)
 8000d6e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d72:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000d74:	4b2b      	ldr	r3, [pc, #172]	; (8000e24 <SetSysClock+0x11c>)
 8000d76:	4a2b      	ldr	r2, [pc, #172]	; (8000e24 <SetSysClock+0x11c>)
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	6093      	str	r3, [r2, #8]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) ||  defined(STM32F412xG) || defined(STM32F446xx) || defined(STM32F469_479xx)    
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000d7c:	4b29      	ldr	r3, [pc, #164]	; (8000e24 <SetSysClock+0x11c>)
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	4a28      	ldr	r2, [pc, #160]	; (8000e24 <SetSysClock+0x11c>)
 8000d82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d86:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000d88:	4b26      	ldr	r3, [pc, #152]	; (8000e24 <SetSysClock+0x11c>)
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	4a25      	ldr	r2, [pc, #148]	; (8000e24 <SetSysClock+0x11c>)
 8000d8e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000d92:	6093      	str	r3, [r2, #8]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
#endif /* STM32F40_41xxx || STM32F401xx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx */

#if  defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000d94:	4b23      	ldr	r3, [pc, #140]	; (8000e24 <SetSysClock+0x11c>)
 8000d96:	4a25      	ldr	r2, [pc, #148]	; (8000e2c <SetSysClock+0x124>)
 8000d98:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24) | (PLL_R << 28);
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */    
    
    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000d9a:	4b22      	ldr	r3, [pc, #136]	; (8000e24 <SetSysClock+0x11c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a21      	ldr	r2, [pc, #132]	; (8000e24 <SetSysClock+0x11c>)
 8000da0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000da4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000da6:	bf00      	nop
 8000da8:	4b1e      	ldr	r3, [pc, #120]	; (8000e24 <SetSysClock+0x11c>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d0f9      	beq.n	8000da8 <SetSysClock+0xa0>
    {
    }
   
#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)
    /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
    PWR->CR |= PWR_CR_ODEN;
 8000db4:	4b1c      	ldr	r3, [pc, #112]	; (8000e28 <SetSysClock+0x120>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a1b      	ldr	r2, [pc, #108]	; (8000e28 <SetSysClock+0x120>)
 8000dba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dbe:	6013      	str	r3, [r2, #0]
    while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 8000dc0:	bf00      	nop
 8000dc2:	4b19      	ldr	r3, [pc, #100]	; (8000e28 <SetSysClock+0x120>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d0f9      	beq.n	8000dc2 <SetSysClock+0xba>
    {
    }
    PWR->CR |= PWR_CR_ODSWEN;
 8000dce:	4b16      	ldr	r3, [pc, #88]	; (8000e28 <SetSysClock+0x120>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a15      	ldr	r2, [pc, #84]	; (8000e28 <SetSysClock+0x120>)
 8000dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dd8:	6013      	str	r3, [r2, #0]
    while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 8000dda:	bf00      	nop
 8000ddc:	4b12      	ldr	r3, [pc, #72]	; (8000e28 <SetSysClock+0x120>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d0f9      	beq.n	8000ddc <SetSysClock+0xd4>
    {
    }      
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000de8:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <SetSysClock+0x128>)
 8000dea:	f240 7205 	movw	r2, #1797	; 0x705
 8000dee:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000df0:	4b0c      	ldr	r3, [pc, #48]	; (8000e24 <SetSysClock+0x11c>)
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	4a0b      	ldr	r2, [pc, #44]	; (8000e24 <SetSysClock+0x11c>)
 8000df6:	f023 0303 	bic.w	r3, r3, #3
 8000dfa:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000dfc:	4b09      	ldr	r3, [pc, #36]	; (8000e24 <SetSysClock+0x11c>)
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	4a08      	ldr	r2, [pc, #32]	; (8000e24 <SetSysClock+0x11c>)
 8000e02:	f043 0302 	orr.w	r3, r3, #2
 8000e06:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000e08:	bf00      	nop
 8000e0a:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <SetSysClock+0x11c>)
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	f003 030c 	and.w	r3, r3, #12
 8000e12:	2b08      	cmp	r3, #8
 8000e14:	d1f9      	bne.n	8000e0a <SetSysClock+0x102>
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
  {
  }
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */  
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40023800 	.word	0x40023800
 8000e28:	40007000 	.word	0x40007000
 8000e2c:	77405a08 	.word	0x77405a08
 8000e30:	40023c00 	.word	0x40023c00

08000e34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e6c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e38:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e3a:	e003      	b.n	8000e44 <LoopCopyDataInit>

08000e3c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e3e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e40:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e42:	3104      	adds	r1, #4

08000e44 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e44:	480b      	ldr	r0, [pc, #44]	; (8000e74 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e46:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e48:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e4a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e4c:	d3f6      	bcc.n	8000e3c <CopyDataInit>
  ldr  r2, =_sbss
 8000e4e:	4a0b      	ldr	r2, [pc, #44]	; (8000e7c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e50:	e002      	b.n	8000e58 <LoopFillZerobss>

08000e52 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e52:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e54:	f842 3b04 	str.w	r3, [r2], #4

08000e58 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e58:	4b09      	ldr	r3, [pc, #36]	; (8000e80 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e5a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e5c:	d3f9      	bcc.n	8000e52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e5e:	f7ff ff1d 	bl	8000c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e62:	f000 f811 	bl	8000e88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e66:	f7ff fd9b 	bl	80009a0 <main>
  bx  lr    
 8000e6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e6c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000e70:	08000ef0 	.word	0x08000ef0
  ldr  r0, =_sdata
 8000e74:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e78:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000e7c:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000e80:	20000024 	.word	0x20000024

08000e84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e84:	e7fe      	b.n	8000e84 <ADC_IRQHandler>
	...

08000e88 <__libc_init_array>:
 8000e88:	b570      	push	{r4, r5, r6, lr}
 8000e8a:	4e0d      	ldr	r6, [pc, #52]	; (8000ec0 <__libc_init_array+0x38>)
 8000e8c:	4c0d      	ldr	r4, [pc, #52]	; (8000ec4 <__libc_init_array+0x3c>)
 8000e8e:	1ba4      	subs	r4, r4, r6
 8000e90:	10a4      	asrs	r4, r4, #2
 8000e92:	2500      	movs	r5, #0
 8000e94:	42a5      	cmp	r5, r4
 8000e96:	d109      	bne.n	8000eac <__libc_init_array+0x24>
 8000e98:	4e0b      	ldr	r6, [pc, #44]	; (8000ec8 <__libc_init_array+0x40>)
 8000e9a:	4c0c      	ldr	r4, [pc, #48]	; (8000ecc <__libc_init_array+0x44>)
 8000e9c:	f000 f818 	bl	8000ed0 <_init>
 8000ea0:	1ba4      	subs	r4, r4, r6
 8000ea2:	10a4      	asrs	r4, r4, #2
 8000ea4:	2500      	movs	r5, #0
 8000ea6:	42a5      	cmp	r5, r4
 8000ea8:	d105      	bne.n	8000eb6 <__libc_init_array+0x2e>
 8000eaa:	bd70      	pop	{r4, r5, r6, pc}
 8000eac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000eb0:	4798      	blx	r3
 8000eb2:	3501      	adds	r5, #1
 8000eb4:	e7ee      	b.n	8000e94 <__libc_init_array+0xc>
 8000eb6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000eba:	4798      	blx	r3
 8000ebc:	3501      	adds	r5, #1
 8000ebe:	e7f2      	b.n	8000ea6 <__libc_init_array+0x1e>
 8000ec0:	08000ee8 	.word	0x08000ee8
 8000ec4:	08000ee8 	.word	0x08000ee8
 8000ec8:	08000ee8 	.word	0x08000ee8
 8000ecc:	08000eec 	.word	0x08000eec

08000ed0 <_init>:
 8000ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ed2:	bf00      	nop
 8000ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ed6:	bc08      	pop	{r3}
 8000ed8:	469e      	mov	lr, r3
 8000eda:	4770      	bx	lr

08000edc <_fini>:
 8000edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ede:	bf00      	nop
 8000ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ee2:	bc08      	pop	{r3}
 8000ee4:	469e      	mov	lr, r3
 8000ee6:	4770      	bx	lr
