#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 16 00:11:56 2025
# Process ID         : 1692
# Current directory  : C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_process_images_0_2_synth_1
# Command line       : vivado.exe -log design_1_process_images_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_process_images_0_2.tcl
# Log file           : C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_process_images_0_2_synth_1/design_1_process_images_0_2.vds
# Journal file       : C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_process_images_0_2_synth_1\vivado.jou
# Running On         : Bowen
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 9600X 6-Core Processor             
# CPU Frequency      : 3900 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 33456 MB
# Swap memory        : 14495 MB
# Total Virtual      : 47952 MB
# Available Virtual  : 17449 MB
#-----------------------------------------------------------
source design_1_process_images_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SchoolWerk/HAC/HLSEindoefening/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_process_images_0_2
Command: synth_design -top design_1_process_images_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27424
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.410 ; gain = 466.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_process_images_0_2' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_process_images_0_2/synth/design_1_process_images_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'process_images' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_image_RAM_1WNR_AUTO_1R1W' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_image_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'process_images_image_RAM_1WNR_AUTO_1R1W' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_image_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'process_images_conv_result_RAM_AUTO_1R1W' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_conv_result_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'process_images_conv_result_RAM_AUTO_1R1W' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_conv_result_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'process_images_max_result_RAM_AUTO_1R1W' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_max_result_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'process_images_max_result_RAM_AUTO_1R1W' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_max_result_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_urem_31ns_3ns_2_35_1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'process_images_urem_31ns_3ns_2_35_1_divider' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'process_images_urem_31ns_3ns_2_35_1_divider' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'process_images_urem_31ns_3ns_2_35_1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'process_images_flow_control_loop_pipe_sequential_init' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'process_images_flow_control_loop_pipe_sequential_init' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_mul_31ns_33ns_63_3_1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_33ns_63_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'process_images_mul_31ns_33ns_63_3_1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_33ns_63_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'process_images_sparsemux_7_2_8_1_1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_images_sparsemux_7_2_8_1_1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_sparsemux_7_2_8_1_1__parameterized0' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_images_sparsemux_7_2_8_1_1__parameterized0' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_sparsemux_7_2_8_1_1__parameterized1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_images_sparsemux_7_2_8_1_1__parameterized1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_mul_32ns_34ns_65_3_1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_32ns_34ns_65_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'process_images_mul_32ns_34ns_65_3_1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_32ns_34ns_65_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'process_images_urem_32ns_3ns_2_36_1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'process_images_urem_32ns_3ns_2_36_1_divider' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'process_images_urem_32ns_3ns_2_36_1_divider' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'process_images_urem_32ns_3ns_2_36_1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_control_s_axi' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_control_s_axi.v:211]
INFO: [Synth 8-6155] done synthesizing module 'process_images_control_s_axi' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'process_images_mul_30ns_30ns_60_3_1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_30ns_30ns_60_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'process_images_mul_30ns_30ns_60_3_1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_30ns_30ns_60_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'process_images_mul_31ns_31ns_61_3_1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_31ns_61_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'process_images_mul_31ns_31ns_61_3_1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_31ns_61_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'process_images_mul_31ns_31ns_62_3_1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_31ns_62_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'process_images_mul_31ns_31ns_62_3_1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_31ns_62_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'process_images_mul_32ns_32ns_64_3_1' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_32ns_32ns_64_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'process_images_mul_32ns_32ns_64_3_1' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_32ns_32ns_64_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'process_images_regslice_both' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'process_images_regslice_both' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'process_images_regslice_both__parameterized0' [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'process_images_regslice_both__parameterized0' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'process_images' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_process_images_0_2' (0#1) [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_process_images_0_2/synth/design_1_process_images_0_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[30].divisor_tmp_reg[31] was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_control_s_axi.v:276]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module process_images_mul_31ns_33ns_63_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module process_images_mul_32ns_32ns_64_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module process_images_mul_31ns_31ns_62_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module process_images_mul_31ns_31ns_61_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module process_images_mul_30ns_30ns_60_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module process_images_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module process_images_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module process_images_urem_32ns_3ns_2_36_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module process_images_mul_32ns_34ns_65_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[62] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[61] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[60] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[59] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[58] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[57] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[56] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[55] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[54] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[53] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[52] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[51] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[50] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[49] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[48] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[47] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[46] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[45] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[44] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[43] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[42] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[41] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[40] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[32] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[31] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[30] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[29] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[28] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[27] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[26] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[25] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[24] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[23] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[22] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[21] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[20] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[19] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[18] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[17] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[16] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[15] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[14] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[13] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[12] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[11] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[10] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[9] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[8] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[7] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[6] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[5] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[4] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[3] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[2] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[1] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[0] in module process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module process_images_urem_31ns_3ns_2_35_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[62] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[61] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[60] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[59] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[58] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[57] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[56] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[55] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[54] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[53] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[52] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[51] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[50] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[49] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[48] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[47] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[46] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[45] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[44] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[43] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[42] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[41] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[40] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[32] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[31] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[30] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[29] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[28] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[27] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[26] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[25] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[24] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[23] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port grp_fu_873_p_dout0[22] in module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1177.824 ; gain = 639.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1177.824 ; gain = 639.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1177.824 ; gain = 639.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1177.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_process_images_0_2/constraints/process_images_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_process_images_0_2/constraints/process_images_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_process_images_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_process_images_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1267.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1268.887 ; gain = 1.145
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.887 ; gain = 730.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.887 ; gain = 730.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_process_images_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.887 ; gain = 730.117
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '31' to '2' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].dividend_tmp_reg[31]' and it is trimmed from '31' to '2' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '31' to '30' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '32' to '2' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].dividend_tmp_reg[32]' and it is trimmed from '32' to '2' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_urem_32ns_3ns_2_36_1.v:51]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'process_images_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'process_images_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'process_images_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'process_images_regslice_both__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'process_images_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'process_images_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'process_images_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'process_images_regslice_both__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1268.887 ; gain = 730.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 62    
	   2 Input   32 Bit       Adders := 10    
	   2 Input   31 Bit       Adders := 11    
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 11    
	   4 Input   11 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               63 Bit    Registers := 3     
	               62 Bit    Registers := 4     
	               61 Bit    Registers := 3     
	               60 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 52    
	               31 Bit    Registers := 122   
	               30 Bit    Registers := 67    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 45    
	               14 Bit    Registers := 157   
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 436   
	                7 Bit    Registers := 102   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 97    
	                2 Bit    Registers := 51    
	                1 Bit    Registers := 513   
+---Multipliers : 
	              33x35  Multipliers := 1     
	              33x33  Multipliers := 1     
	              32x34  Multipliers := 3     
	              32x32  Multipliers := 2     
	              31x31  Multipliers := 1     
+---RAMs : 
	             512K Bit	(65536 X 8 bit)          RAMs := 1     
	             128K Bit	(16384 X 8 bit)          RAMs := 3     
	              86K Bit	(11008 X 8 bit)          RAMs := 6     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 4     
	   2 Input   61 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 51    
	   2 Input   30 Bit        Muxes := 61    
	   2 Input   17 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 25    
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 25    
	   4 Input    8 Bit        Muxes := 10    
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 355   
	   4 Input    2 Bit        Muxes := 140   
	   2 Input    1 Bit        Muxes := 222   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_31ns_33ns_63_3_1_U21/buff0_reg' and it is trimmed from '63' to '40' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_33ns_63_3_1.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_31ns_33ns_63_3_1_U20/buff0_reg' and it is trimmed from '63' to '40' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_33ns_63_3_1.v:63]
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U21/tmp_product, operation Mode is: A2*B''.
DSP Report: register empty_reg_1189_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U21/din0_reg_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U21/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_reg_1189_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U21/din0_reg_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U21/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U21/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U21/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_31ns_33ns_63_3_1_U21/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U21/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U21/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U21/buff0_reg.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U20/tmp_product, operation Mode is: A2*B''.
DSP Report: register select_ln37_1_reg_1178_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U20/din0_reg_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U20/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register select_ln37_1_reg_1178_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U20/din0_reg_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U20/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U20/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U20/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_31ns_33ns_63_3_1_U20/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U20/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U20/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U20/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32ns_34ns_65_3_1_U42/buff0_reg' and it is trimmed from '65' to '41' bits. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_32ns_34ns_65_3_1.v:63]
DSP Report: Generating DSP mul_32ns_34ns_65_3_1_U42/tmp_product, operation Mode is: A2*B''.
DSP Report: register select_ln53_1_reg_793_reg is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: register mul_32ns_34ns_65_3_1_U42/din0_reg_reg is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: register mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: operator mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: operator mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_3_1_U42/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register select_ln53_1_reg_793_reg is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
DSP Report: register mul_32ns_34ns_65_3_1_U42/din0_reg_reg is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
DSP Report: register mul_32ns_34ns_65_3_1_U42/buff0_reg is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
DSP Report: operator mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
DSP Report: operator mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
DSP Report: Generating DSP mul_32ns_34ns_65_3_1_U42/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: register mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: register mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: operator mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: operator mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_3_1_U42/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_34ns_65_3_1_U42/buff0_reg is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
DSP Report: register mul_32ns_34ns_65_3_1_U42/buff0_reg is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
DSP Report: register mul_32ns_34ns_65_3_1_U42/buff0_reg is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
DSP Report: operator mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
DSP Report: operator mul_32ns_34ns_65_3_1_U42/tmp_product is absorbed into DSP mul_32ns_34ns_65_3_1_U42/buff0_reg.
WARNING: [Synth 8-6014] Unused sequential element select_ln37_reg_759_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images.v:1869]
WARNING: [Synth 8-6014] Unused sequential element mul_32ns_32ns_64_3_1_U104/tmp_product was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_32ns_32ns_64_3_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element mul_32ns_32ns_64_3_1_U104/buff0_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_32ns_32ns_64_3_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element select_ln37_1_reg_764_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images.v:1868]
WARNING: [Synth 8-6014] Unused sequential element select_ln53_reg_796_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images.v:1886]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_31ns_61_3_1_U102/tmp_product was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_31ns_61_3_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_31ns_61_3_1_U102/buff0_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_31ns_31ns_61_3_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element select_ln53_1_reg_801_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images.v:1885]
WARNING: [Synth 8-6014] Unused sequential element smax39_reg_838_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images.v:1846]
WARNING: [Synth 8-6014] Unused sequential element mul_30ns_30ns_60_3_1_U101/tmp_product was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_30ns_30ns_60_3_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element mul_30ns_30ns_60_3_1_U101/buff0_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images_mul_30ns_30ns_60_3_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element smax40_reg_843_reg was removed.  [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ipshared/dcac/hdl/verilog/process_images.v:1847]
DSP Report: Generating DSP mul_31ns_31ns_62_3_1_U103/tmp_product, operation Mode is: A''*B''.
DSP Report: register smax_reg_703_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: register mul_31ns_31ns_62_3_1_U103/din0_reg_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: register mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: register mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: operator mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: operator mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: Generating DSP mul_31ns_31ns_62_3_1_U103/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register smax1_reg_708_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: register mul_31ns_31ns_62_3_1_U103/din1_reg_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: register smax_reg_703_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: register mul_31ns_31ns_62_3_1_U103/din0_reg_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: register mul_31ns_31ns_62_3_1_U103/buff0_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: operator mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: operator mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: Generating DSP mul_31ns_31ns_62_3_1_U103/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: register mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: register mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: register mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: operator mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: operator mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/tmp_product.
DSP Report: Generating DSP mul_31ns_31ns_62_3_1_U103/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register smax1_reg_708_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: register mul_31ns_31ns_62_3_1_U103/din1_reg_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: register mul_31ns_31ns_62_3_1_U103/buff0_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: register mul_31ns_31ns_62_3_1_U103/buff0_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: register mul_31ns_31ns_62_3_1_U103/buff0_reg is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: operator mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: operator mul_31ns_31ns_62_3_1_U103/tmp_product is absorbed into DSP mul_31ns_31ns_62_3_1_U103/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_3_1_U104/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_3_1_U104/din0_reg_reg is absorbed into DSP mul_32ns_32ns_64_3_1_U104/tmp_product.
DSP Report: register mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/tmp_product.
DSP Report: operator mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/tmp_product.
DSP Report: operator mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_3_1_U104/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_3_1_U104/din1_reg_reg is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: register mul_32ns_32ns_64_3_1_U104/din0_reg_reg is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: register mul_32ns_32ns_64_3_1_U104/buff0_reg is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_3_1_U104/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/tmp_product.
DSP Report: register mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/tmp_product.
DSP Report: operator mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/tmp_product.
DSP Report: operator mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_3_1_U104/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_3_1_U104/din1_reg_reg is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: register mul_32ns_32ns_64_3_1_U104/buff0_reg is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: register mul_32ns_32ns_64_3_1_U104/buff0_reg is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_3_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_3_1_U104/buff0_reg.
DSP Report: Generating DSP mul_31ns_31ns_61_3_1_U102/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31ns_31ns_61_3_1_U102/din0_reg_reg is absorbed into DSP mul_31ns_31ns_61_3_1_U102/tmp_product.
DSP Report: register mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/tmp_product.
DSP Report: operator mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/tmp_product.
DSP Report: operator mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/tmp_product.
DSP Report: Generating DSP mul_31ns_31ns_61_3_1_U102/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_31ns_31ns_61_3_1_U102/din1_reg_reg is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: register mul_31ns_31ns_61_3_1_U102/din0_reg_reg is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: register mul_31ns_31ns_61_3_1_U102/buff0_reg is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: operator mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: operator mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: Generating DSP mul_31ns_31ns_61_3_1_U102/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/tmp_product.
DSP Report: register mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/tmp_product.
DSP Report: operator mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/tmp_product.
DSP Report: operator mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/tmp_product.
DSP Report: Generating DSP mul_31ns_31ns_61_3_1_U102/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_31ns_31ns_61_3_1_U102/din1_reg_reg is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: register mul_31ns_31ns_61_3_1_U102/buff0_reg is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: register mul_31ns_31ns_61_3_1_U102/buff0_reg is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: operator mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: operator mul_31ns_31ns_61_3_1_U102/tmp_product is absorbed into DSP mul_31ns_31ns_61_3_1_U102/buff0_reg.
DSP Report: Generating DSP mul_30ns_30ns_60_3_1_U101/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_30ns_30ns_60_3_1_U101/din0_reg_reg is absorbed into DSP mul_30ns_30ns_60_3_1_U101/tmp_product.
DSP Report: register mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/tmp_product.
DSP Report: operator mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/tmp_product.
DSP Report: operator mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/tmp_product.
DSP Report: Generating DSP mul_30ns_30ns_60_3_1_U101/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_30ns_30ns_60_3_1_U101/din1_reg_reg is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: register mul_30ns_30ns_60_3_1_U101/din0_reg_reg is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: register mul_30ns_30ns_60_3_1_U101/buff0_reg is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: operator mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: operator mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: Generating DSP mul_30ns_30ns_60_3_1_U101/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/tmp_product.
DSP Report: register mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/tmp_product.
DSP Report: operator mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/tmp_product.
DSP Report: operator mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/tmp_product.
DSP Report: Generating DSP mul_30ns_30ns_60_3_1_U101/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_30ns_30ns_60_3_1_U101/din1_reg_reg is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: register mul_30ns_30ns_60_3_1_U101/buff0_reg is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: register mul_30ns_30ns_60_3_1_U101/buff0_reg is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: operator mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: operator mul_30ns_30ns_60_3_1_U101/tmp_product is absorbed into DSP mul_30ns_30ns_60_3_1_U101/buff0_reg.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U105/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31ns_33ns_63_3_1_U105/din0_reg_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U105/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U105/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_31ns_33ns_63_3_1_U105/din0_reg_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U105/din1_reg_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U105/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U105/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/tmp_product.
DSP Report: register mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/tmp_product.
DSP Report: operator mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_3_1_U105/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_31ns_33ns_63_3_1_U105/din1_reg_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U105/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
DSP Report: register mul_31ns_33ns_63_3_1_U105/buff0_reg is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
DSP Report: operator mul_31ns_33ns_63_3_1_U105/tmp_product is absorbed into DSP mul_31ns_33ns_63_3_1_U105/buff0_reg.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[47]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[46]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[45]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[44]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[43]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[42]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[41]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[40]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[39]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[38]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[37]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[36]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[35]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[34]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[33]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[32]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[31]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[30]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[29]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[28]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[27]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[26]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[25]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[24]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[23]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[22]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[21]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[20]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[19]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[18]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[17]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[47]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[46]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[45]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[44]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[43]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[42]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[41]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[40]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[39]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[38]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[37]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[36]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[35]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[34]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[33]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[32]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[31]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[30]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[29]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[28]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[27]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[26]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[25]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[24]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[23]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[22]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[21]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[20]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[19]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[18]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[17]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[15]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[14]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[13]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[12]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[11]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[10]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[9]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[8]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[7]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[6]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[5]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[4]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[3]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[2]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[1]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U21/buff0_reg[0]__0) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[47]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[46]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[45]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[44]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[43]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[42]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[41]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[40]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[39]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[38]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[37]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[36]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[35]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[34]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[33]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[32]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[31]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[30]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[29]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[28]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[27]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_33ns_63_3_1_U20/buff0_reg[26]) is unused and will be removed from module process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1268.887 ; gain = 730.117
---------------------------------------------------------------------------------
 Sort Area is  mul_32ns_34ns_65_3_1_U42/tmp_product_8 : 0 0 : 3155 6359 : Used 1 time 0
 Sort Area is  mul_32ns_34ns_65_3_1_U42/tmp_product_8 : 0 1 : 3204 6359 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U20/tmp_product_0 : 0 0 : 3155 6275 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U20/tmp_product_0 : 0 1 : 3120 6275 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U21/tmp_product_6 : 0 0 : 3155 6275 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U21/tmp_product_6 : 0 1 : 3120 6275 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U105/tmp_product_23 : 0 0 : 3137 6256 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U105/tmp_product_23 : 0 1 : 3119 6256 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U104/tmp_product_13 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U104/tmp_product_13 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_62_3_1_U103/tmp_product_d : 0 0 : 3173 5940 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_62_3_1_U103/tmp_product_d : 0 1 : 2767 5940 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_61_3_1_U102/tmp_product_19 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_61_3_1_U102/tmp_product_19 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_30ns_30ns_60_3_1_U101/tmp_product_1e : 0 0 : 3137 5696 : Used 1 time 0
 Sort Area is  mul_30ns_30ns_60_3_1_U101/tmp_product_1e : 0 1 : 2559 5696 : Used 1 time 0
 Sort Area is  mul_32ns_34ns_65_3_1_U42/tmp_product_a : 0 0 : 2809 5667 : Used 1 time 0
 Sort Area is  mul_32ns_34ns_65_3_1_U42/tmp_product_a : 0 1 : 2858 5667 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U104/tmp_product_16 : 0 0 : 2793 5532 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U104/tmp_product_16 : 0 1 : 2739 5532 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U20/tmp_product_3 : 0 0 : 2682 5358 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U20/tmp_product_3 : 0 1 : 2676 5358 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U21/tmp_product_7 : 0 0 : 2682 5358 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U21/tmp_product_7 : 0 1 : 2676 5358 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U105/tmp_product_25 : 0 0 : 2667 5345 : Used 1 time 0
 Sort Area is  mul_31ns_33ns_63_3_1_U105/tmp_product_25 : 0 1 : 2678 5345 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_62_3_1_U103/tmp_product_10 : 0 0 : 2700 5293 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_62_3_1_U103/tmp_product_10 : 0 1 : 2593 5293 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_61_3_1_U102/tmp_product_1b : 0 0 : 2667 5230 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_61_3_1_U102/tmp_product_1b : 0 1 : 2563 5230 : Used 1 time 0
 Sort Area is  mul_30ns_30ns_60_3_1_U101/tmp_product_20 : 0 0 : 2492 4844 : Used 1 time 0
 Sort Area is  mul_30ns_30ns_60_3_1_U101/tmp_product_20 : 0 1 : 2352 4844 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | image_U/ram0_reg      | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_1_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_2_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_3_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_4_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_5_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | conv_result_U/ram_reg | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|inst        | max_result_U/ram_reg  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|inst        | min_result_U/ram_reg  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|inst        | avg_result_U/ram_reg  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                            | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | A2*B''             | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | (PCIN>>17)+A*B''   | 17     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | (PCIN>>17)+A''*B   | 18     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | A2*B''             | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | (PCIN>>17)+A*B''   | 17     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | (PCIN>>17)+A''*B   | 18     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 | A2*B''             | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 | (PCIN>>17)+A*B''   | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 | (PCIN>>17)+A''*B   | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A''*B''            | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A''*B'' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A''*B'' | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A2*B2   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A2*B2              | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A2*B2              | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A2*B2   | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A2*B2   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A2*B2              | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A2*B2   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17)+A2*B2   | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1460.035 ; gain = 921.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1497.746 ; gain = 958.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | image_U/ram0_reg      | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_1_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_2_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_3_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_4_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | image_5_U/ram0_reg    | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | conv_result_U/ram_reg | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|inst        | max_result_U/ram_reg  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|inst        | min_result_U/ram_reg  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|inst        | avg_result_U/ram_reg  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/image_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_1_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_1_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_1_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_1_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_1_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_1_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_1_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_1_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_2_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_2_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_2_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_2_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_2_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_2_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_2_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_2_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_3_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_3_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_3_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_3_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_3_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_3_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_3_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_3_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_4_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_4_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_4_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_4_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_4_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_4_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_4_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_4_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_5_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_5_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_5_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_5_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_5_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_5_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_5_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_5_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv_result_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv_result_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv_result_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv_result_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv_result_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv_result_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv_result_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv_result_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_result_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_result_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_result_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_result_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/min_result_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/min_result_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/min_result_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/min_result_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/avg_result_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/avg_result_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/avg_result_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/avg_result_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1540.875 ; gain = 1002.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1701.445 ; gain = 1162.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1701.445 ; gain = 1162.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1701.445 ; gain = 1162.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1701.445 ; gain = 1162.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.430 ; gain = 1167.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.430 ; gain = 1167.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[0].dividend_tmp_reg[1][30]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[1].dividend_tmp_reg[2][30]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[2].dividend_tmp_reg[3][30]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[3].dividend_tmp_reg[4][30]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[4].dividend_tmp_reg[5][30]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[5].dividend_tmp_reg[6][30]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[6].dividend_tmp_reg[7][30]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[7].dividend_tmp_reg[8][30]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[8].dividend_tmp_reg[9][30]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[9].dividend_tmp_reg[10][30]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[10].dividend_tmp_reg[11][30]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[11].dividend_tmp_reg[12][30]  | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[12].dividend_tmp_reg[13][30]  | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[13].dividend_tmp_reg[14][30]  | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[14].dividend_tmp_reg[15][30]  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[15].dividend_tmp_reg[16][30]  | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[16].dividend_tmp_reg[17][30]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[17].dividend_tmp_reg[18][30]  | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[18].dividend_tmp_reg[19][30]  | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[19].dividend_tmp_reg[20][30]  | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[20].dividend_tmp_reg[21][30]  | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[21].dividend_tmp_reg[22][30]  | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[22].dividend_tmp_reg[23][30]  | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[23].dividend_tmp_reg[24][30]  | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[24].dividend_tmp_reg[25][30]  | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[25].dividend_tmp_reg[26][30]  | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[26].dividend_tmp_reg[27][30]  | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[27].dividend_tmp_reg[28][30]  | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[28].dividend_tmp_reg[29][30]  | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_31ns_3ns_2_35_1_U2/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[29].dividend_tmp_reg[30][30]  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/lshr_ln_reg_417_pp0_iter6_reg_reg[13]                                                                    | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/add_ln25_reg_443_pp0_iter38_reg_reg[13]                                                                  | 32     | 8     | NO           | YES                | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/add_ln25_reg_443_pp0_iter38_reg_reg[5]                                                                   | 36     | 6     | NO           | NO                 | YES               | 0      | 12      | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/urem_ln21_reg_448_reg[1]                                                                                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/trunc_ln22_reg_413_pp0_iter38_reg_reg[0]                                                                 | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198/ap_loop_exit_ready_pp0_iter38_reg_reg                                                                    | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[0].dividend_tmp_reg[1][30]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[1].dividend_tmp_reg[2][30]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[2].dividend_tmp_reg[3][30]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[3].dividend_tmp_reg[4][30]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[4].dividend_tmp_reg[5][30]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[5].dividend_tmp_reg[6][30]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[6].dividend_tmp_reg[7][30]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[7].dividend_tmp_reg[8][30]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[8].dividend_tmp_reg[9][30]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[9].dividend_tmp_reg[10][30]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[10].dividend_tmp_reg[11][30] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[11].dividend_tmp_reg[12][30] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[12].dividend_tmp_reg[13][30] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[13].dividend_tmp_reg[14][30] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[14].dividend_tmp_reg[15][30] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[15].dividend_tmp_reg[16][30] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[16].dividend_tmp_reg[17][30] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[17].dividend_tmp_reg[18][30] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[18].dividend_tmp_reg[19][30] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[19].dividend_tmp_reg[20][30] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[20].dividend_tmp_reg[21][30] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[21].dividend_tmp_reg[22][30] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[22].dividend_tmp_reg[23][30] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[23].dividend_tmp_reg[24][30] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[24].dividend_tmp_reg[25][30] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[25].dividend_tmp_reg[26][30] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[26].dividend_tmp_reg[27][30] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[27].dividend_tmp_reg[28][30] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[28].dividend_tmp_reg[29][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/urem_31ns_3ns_2_35_1_U22/process_images_urem_31ns_3ns_2_35_1_divider_u/loop[29].dividend_tmp_reg[30][30] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/add_ln48_reg_1194_pp0_iter44_reg_reg[15]                                                                 | 42     | 9     | NO           | YES                | YES               | 0      | 18      | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/add_ln48_reg_1194_pp0_iter44_reg_reg[6]                                                                  | 42     | 6     | NO           | NO                 | YES               | 0      | 12      | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/add_ln48_reg_1194_pp0_iter44_reg_reg[0]                                                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/trunc_ln37_reg_1229_reg[1]                                                                               | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/lshr_ln43_1_reg_1171_pp0_iter38_reg_reg[13]                                                              | 36     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/tmp_13_cast_reg_1224_pp0_iter38_reg_reg[6]                                                               | 33     | 7     | NO           | YES                | YES               | 0      | 7       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/tmp_9_cast_reg_1214_pp0_iter38_reg_reg[6]                                                                | 32     | 7     | NO           | NO                 | YES               | 0      | 7       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/tmp_11_cast_reg_1219_pp0_iter38_reg_reg[6]                                                               | 33     | 7     | NO           | YES                | YES               | 0      | 7       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/lshr_ln1_reg_1159_pp0_iter38_reg_reg[13]                                                                 | 37     | 14    | NO           | YES                | YES               | 0      | 28      | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/ap_loop_exit_ready_pp0_iter44_reg_reg                                                                    | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/add_ln48_reg_1194_pp0_iter38_reg_reg[0]                                                                  | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[0].dividend_tmp_reg[1][31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[1].dividend_tmp_reg[2][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[10].dividend_tmp_reg[11][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[11].dividend_tmp_reg[12][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[12].dividend_tmp_reg[13][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[13].dividend_tmp_reg[14][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[14].dividend_tmp_reg[15][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[15].dividend_tmp_reg[16][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[16].dividend_tmp_reg[17][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[17].dividend_tmp_reg[18][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[18].dividend_tmp_reg[19][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[19].dividend_tmp_reg[20][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[20].dividend_tmp_reg[21][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[21].dividend_tmp_reg[22][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[22].dividend_tmp_reg[23][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[23].dividend_tmp_reg[24][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[24].dividend_tmp_reg[25][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[25].dividend_tmp_reg[26][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[26].dividend_tmp_reg[27][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[27].dividend_tmp_reg[28][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[28].dividend_tmp_reg[29][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_32ns_3ns_2_36_1_U43/process_images_urem_32ns_3ns_2_36_1_divider_u/loop[29].dividend_tmp_reg[30][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/lshr_ln2_reg_781_pp0_iter6_reg_reg[13]                                                                   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/add_ln67_reg_804_pp0_iter40_reg_reg[13]                                                                  | 38     | 8     | NO           | YES                | YES               | 0      | 16      | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/add_ln67_reg_804_pp0_iter40_reg_reg[5]                                                                   | 34     | 6     | NO           | NO                 | YES               | 0      | 12      | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/urem_ln53_reg_949_reg[1]                                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_4_load_reg_899_pp0_iter39_reg_reg[7]                                                               | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_2_load_reg_894_pp0_iter39_reg_reg[7]                                                               | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_load_reg_889_pp0_iter39_reg_reg[7]                                                                 | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_5_load_reg_914_pp0_iter39_reg_reg[7]                                                               | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_3_load_reg_909_pp0_iter39_reg_reg[7]                                                               | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_1_load_reg_904_pp0_iter39_reg_reg[7]                                                               | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_4_load_1_reg_929_pp0_iter39_reg_reg[7]                                                             | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_2_load_1_reg_924_pp0_iter39_reg_reg[7]                                                             | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_load_1_reg_919_pp0_iter39_reg_reg[7]                                                               | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_5_load_1_reg_944_pp0_iter39_reg_reg[7]                                                             | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_3_load_1_reg_939_pp0_iter39_reg_reg[7]                                                             | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/image_1_load_1_reg_934_pp0_iter39_reg_reg[7]                                                             | 31     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/ap_loop_exit_ready_pp0_iter41_reg_reg                                                                    | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252/ap_loop_exit_ready_pp0_iter4_reg_reg                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275/ap_loop_exit_ready_pp0_iter4_reg_reg                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/ap_enable_reg_pp0_iter39_reg                                                                             | 36     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224/ap_enable_reg_pp0_iter45_reg                                                                             | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/ap_enable_reg_pp0_iter7_reg                                                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|process_images | grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237/ap_enable_reg_pp0_iter41_reg                                                                             | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                            | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | A'*B''              | 16     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | (PCIN>>17+A*B'')'   | 15     | 14     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | A''*B'              | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | (PCIN>>17+A''*B)'   | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | A'*B''              | 16     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | (PCIN>>17+A*B'')'   | 15     | 14     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | A''*B'              | 17     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 | (PCIN>>17+A''*B)'   | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 | A'*B''              | 17     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 | (PCIN>>17+A*B'')'   | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 | A''*B'              | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 | (PCIN>>17+A''*B)'   | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A'*B'               | 17     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A'*B')'   | 13     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A*B')'    | 0      | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A'*B'               | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A'*B')'   | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A*B')'    | 0      | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A''*B''             | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A''*B'')' | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A'*B'               | 16     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A'*B)'    | 15     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A'*B'               | 17     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A*B')'    | 0      | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A'*B'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A'*B')'   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|process_images                                                         | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|process_images                                                         | (PCIN>>17+A*B')'    | 0      | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   957|
|2     |DSP48E1  |    32|
|10    |LUT1     |  1656|
|11    |LUT2     |   754|
|12    |LUT3     |  2243|
|13    |LUT4     |   715|
|14    |LUT5     |   256|
|15    |LUT6     |   482|
|16    |RAMB36E1 |    52|
|20    |SRL16E   |    80|
|21    |SRLC32E  |   309|
|22    |FDRE     |  4769|
|23    |FDSE     |    33|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.430 ; gain = 1167.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 863 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1706.430 ; gain = 1076.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.430 ; gain = 1167.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1715.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1041 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1719.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 165d5dd2
INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 287 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1719.277 ; gain = 1411.254
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1719.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_process_images_0_2_synth_1/design_1_process_images_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_process_images_0_2, cache-ID = a81ce3689c014f24
INFO: [Coretcl 2-1174] Renamed 53 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1719.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/design_1_process_images_0_2_synth_1/design_1_process_images_0_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_process_images_0_2_utilization_synth.rpt -pb design_1_process_images_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 16 00:12:45 2025...
