Running: H:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Gokuruto3/Documents/GitHub/Verilog-WSC/SERDES_WSC/SERDES_test_isim_beh.exe -prj C:/Users/Gokuruto3/Documents/GitHub/Verilog-WSC/SERDES_WSC/SERDES_test_beh.prj work.SERDES_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Gokuruto3/Documents/GitHub/Verilog-WSC/SERDES_WSC/serdes.v" into library work
Analyzing Verilog file "C:/Users/Gokuruto3/Documents/GitHub/Verilog-WSC/SERDES_WSC/SERDES_test.v" into library work
Analyzing Verilog file "H:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/Gokuruto3/Documents/GitHub/Verilog-WSC/SERDES_WSC/../SerDes/serializer.vhd" into library work
Parsing VHDL file "C:/Users/Gokuruto3/Documents/GitHub/Verilog-WSC/SERDES_WSC/../SerDes/deserializer.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Gokuruto3/Documents/GitHub/Verilog-WSC/SERDES_WSC/SERDES_test.v" Line 36: Port connect is not connected to this instance
Completed static elaboration
Compiling module serdes
Compiling module SERDES_test
WARNING:Simulator:918 - "C:/Users/Gokuruto3/Documents/GitHub/Verilog-WSC/SERDES_WSC/SERDES_test.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf()
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity serializer [serializer_default]
Compiling architecture behavioral of entity deserializer [deserializer_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Compiled 3 Verilog Units
Built simulation executable C:/Users/Gokuruto3/Documents/GitHub/Verilog-WSC/SERDES_WSC/SERDES_test_isim_beh.exe
Fuse Memory Usage: 39256 KB
Fuse CPU Usage: 624 ms
