

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
19654458d49aa4efeee5aba709498e37  /home/gpuser/Documents/gpgpu-sim_UVM_0/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_0/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_0/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_LAs5yN
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ogSZsb"
Running: cat _ptx_ogSZsb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_hKlVmz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_hKlVmz --output-file  /dev/null 2> _ptx_ogSZsbinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ogSZsb _ptx2_hKlVmz _ptx_ogSZsbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 92832
gpu_sim_insn = 1245376
gpu_ipc =      13.4154
gpu_tot_sim_cycle = 317518
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9222
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2892
partiton_reqs_in_parallel = 2042304
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4321
partiton_reqs_in_parallel_util = 2042304
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 92832
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2667 GB/Sec
L2_BW_total  =       0.6627 GB/Sec
gpu_total_sim_rate=8086

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16027	W0_Idle:139699	W0_Scoreboard:624265	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
maxmrqlatency = 85 
maxdqlatency = 0 
maxmflatency = 41714 
averagemflatency = 8186 
max_icnt2mem_latency = 41479 
max_icnt2sh_latency = 317517 
mrq_lat_table:157 	28 	51 	98 	58 	120 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	5 	0 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	101 	23 	23 	0 	5 	0 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	498 	1056 	535 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      4580      4584     11446     11451         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4580      4584     11448     11448         0         0         0     64579     14050     54277         0         0         0         0 
dram[2]:         0         0      4580      4584     11447     61363     64570         0     51680         0         0         0         0         0         0         0 
dram[3]:         0         0      4580      4584     11447     11448         0     57705     64576         0         0         0     84579         0         0         0 
dram[4]:         0         0      4580      4582     11446     11449     57707         0         0         0         0     46748         0         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573         0     50172         0         0         0     84581         0     14313      4839 
dram[6]:         0         0      4580      4581     11446     11449         0         0         0     47604     48460     50926         0         0         0     84582 
dram[7]:         0         0      4580      4581     11447     11452         0         0     36565         0         0         0         0         0         0         0 
dram[8]:         0         0     68230      4584     11446     11449         0         0         0         0     49316         0         0         0         0         0 
dram[9]:         0         0      4580      4584     11447     11452         0         0     46035         0         0         0         0         0         0         0 
dram[10]:         0         0      4580      4584     11446     11449     64572         0         0         0     54275         0         0         0         0     92819 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000  8.500000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[7]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         8        15        15         0         0         0         1         2         1         0         0         0         0 
dram[2]:         0         0         8         8        15        16         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        15        15         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         9         9        15        15         1         0         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         1         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         0         0         0         1 
dram[7]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        14        14         1         0         0         0         1         0         0         0         0         1 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       21823     21874     38947     39147    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none       25243     25304     38999     39186    none      none      none        8818     11484      4103    none      none      none      none  
dram[2]:     none      none       25276     25332     39014     36125      7102    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none       24166     24212     39002     39154    none        5840      7961    none      none      none       16360    none      none      none  
dram[4]:     none      none       24114     24189     39041     39147      5811    none      none      none      none         352    none      none           0         0
dram[5]:     none      none       24117     24189     39031     39146      7532    none         352    none      none      none       17115    none           0         0
dram[6]:     none      none       24122     24193     39915     40073    none      none      none         352       352       250    none      none      none       17543
dram[7]:     none      none       24118     24179     38725     38876    none      none       11647    none      none      none      none      none      none      none  
dram[8]:     none      none       21939     24166     38726     38864    none      none      none      none         352    none      none      none      none      none  
dram[9]:     none      none       24109     24171     38759     38879    none      none       10367    none      none      none      none      none      none      none  
dram[10]:     none      none       24105     24158     38742     38871      6349    none      none      none        3246    none      none      none      none       20857
maximum mf latency per bank:
dram[0]:        252         0     10601     10606     10634     10688         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0     10616     10637     10638     10698         0         0         0     17637     10421      8206         0         0         0         0
dram[2]:          0         0     10630     10636     10660     25891     14205         0       250         0         0         0         0         0         0         0
dram[3]:          0         0     10613     10622     10689     10715         0     13452     15923         0         0         0     32720         0         0         0
dram[4]:          0         0     10613     10627     10670     10719     11622         0         0         0         0       352         0         0         0         0
dram[5]:          0         0     10608     10621     10675     10724     15064         0       352         0         0         0     34230         0         0         0
dram[6]:          0         0     10613     10619     10641     10697         0         0         0       352       352       250         0         0         0     35087
dram[7]:          0         0     10607     10618     10641     10680         0         0     11647         0         0         0         0         0         0         0
dram[8]:          0         0     24177     10616     10636     10691         0         0         0         0       352         0         0         0         0         0
dram[9]:          0         0     10603     10615     10651     10685         0         0      9457         0         0         0         0         0         0         0
dram[10]:          0         0     10604     10612     10635     10675     12699         0         0         0      6492         0         0         0         0     41714
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172181 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002181
n_activity=440 dram_eff=0.8545
bk0: 4a 172356i bk1: 0a 172375i bk2: 32a 172301i bk3: 32a 172251i bk4: 60a 172227i bk5: 60a 172112i bk6: 0a 172372i bk7: 0a 172372i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172374i bk14: 0a 172374i bk15: 0a 172374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0118811
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172163 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002344
n_activity=572 dram_eff=0.7063
bk0: 0a 172375i bk1: 0a 172376i bk2: 32a 172300i bk3: 32a 172245i bk4: 60a 172203i bk5: 60a 172092i bk6: 0a 172374i bk7: 0a 172375i bk8: 0a 172375i bk9: 4a 172349i bk10: 8a 172322i bk11: 4a 172346i bk12: 0a 172372i bk13: 0a 172372i bk14: 0a 172373i bk15: 0a 172374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0135113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172168 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002297
n_activity=532 dram_eff=0.7444
bk0: 0a 172375i bk1: 0a 172376i bk2: 32a 172300i bk3: 32a 172245i bk4: 60a 172208i bk5: 64a 172058i bk6: 4a 172347i bk7: 0a 172372i bk8: 4a 172352i bk9: 0a 172371i bk10: 0a 172372i bk11: 0a 172373i bk12: 0a 172374i bk13: 0a 172374i bk14: 0a 172374i bk15: 0a 172375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0127165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172155 n_act=7 n_pre=0 n_req=56 n_rd=208 n_write=4 bw_util=0.00246
n_activity=542 dram_eff=0.7823
bk0: 0a 172375i bk1: 0a 172376i bk2: 36a 172292i bk3: 36a 172236i bk4: 60a 172205i bk5: 60a 172092i bk6: 0a 172373i bk7: 8a 172323i bk8: 4a 172339i bk9: 0a 172371i bk10: 0a 172373i bk11: 0a 172374i bk12: 4a 172349i bk13: 0a 172373i bk14: 0a 172374i bk15: 0a 172374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0113822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172157 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.002425
n_activity=576 dram_eff=0.7257
bk0: 0a 172373i bk1: 0a 172377i bk2: 36a 172294i bk3: 36a 172231i bk4: 60a 172207i bk5: 60a 172095i bk6: 4a 172347i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172374i bk11: 4a 172354i bk12: 0a 172372i bk13: 0a 172374i bk14: 4a 172354i bk15: 4a 172353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0119392
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172151 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.002483
n_activity=616 dram_eff=0.6948
bk0: 0a 172371i bk1: 0a 172374i bk2: 36a 172292i bk3: 36a 172230i bk4: 60a 172211i bk5: 60a 172101i bk6: 4a 172348i bk7: 0a 172372i bk8: 4a 172355i bk9: 0a 172374i bk10: 0a 172375i bk11: 0a 172375i bk12: 4a 172349i bk13: 0a 172373i bk14: 4a 172353i bk15: 4a 172352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0132038
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172165 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=560 dram_eff=0.7179
bk0: 0a 172374i bk1: 0a 172375i bk2: 36a 172291i bk3: 36a 172237i bk4: 56a 172210i bk5: 56a 172111i bk6: 0a 172373i bk7: 0a 172374i bk8: 0a 172374i bk9: 4a 172354i bk10: 4a 172354i bk11: 4a 172354i bk12: 0a 172373i bk13: 0a 172374i bk14: 0a 172374i bk15: 4a 172349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0117361
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172181 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002181
n_activity=440 dram_eff=0.8545
bk0: 0a 172375i bk1: 0a 172376i bk2: 36a 172293i bk3: 36a 172229i bk4: 56a 172214i bk5: 56a 172116i bk6: 0a 172373i bk7: 0a 172373i bk8: 4a 172354i bk9: 0a 172372i bk10: 0a 172373i bk11: 0a 172373i bk12: 0a 172373i bk13: 0a 172373i bk14: 0a 172374i bk15: 0a 172374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0106106
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172174 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.002239
n_activity=492 dram_eff=0.7846
bk0: 0a 172375i bk1: 0a 172377i bk2: 40a 172255i bk3: 36a 172240i bk4: 56a 172218i bk5: 56a 172110i bk6: 0a 172372i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172373i bk10: 4a 172355i bk11: 0a 172373i bk12: 0a 172374i bk13: 0a 172374i bk14: 0a 172374i bk15: 0a 172374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00975205
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172181 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002181
n_activity=440 dram_eff=0.8545
bk0: 0a 172375i bk1: 0a 172376i bk2: 36a 172293i bk3: 36a 172235i bk4: 56a 172223i bk5: 56a 172115i bk6: 0a 172373i bk7: 0a 172373i bk8: 4a 172354i bk9: 0a 172372i bk10: 0a 172373i bk11: 0a 172373i bk12: 0a 172373i bk13: 0a 172373i bk14: 0a 172374i bk15: 0a 172374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.010454
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc02d3280, atomic=0 1 entries : 0x7f255b655a90 :  mf: uid= 50823, sid01:w00, part=10, addr=0xc02d32a0, load , size=32, unknown  status = IN_PARTITION_DRAM (317517), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172169 n_act=7 n_pre=0 n_req=52 n_rd=195 n_write=3 bw_util=0.002297
n_activity=503 dram_eff=0.7873
bk0: 0a 172373i bk1: 0a 172376i bk2: 36a 172292i bk3: 36a 172241i bk4: 56a 172212i bk5: 56a 172111i bk6: 4a 172347i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172374i bk10: 4a 172349i bk11: 0a 172373i bk12: 0a 172373i bk13: 0a 172374i bk14: 0a 172374i bk15: 3a 172350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.010193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 28, Miss_rate = 0.280, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.5734
	minimum = 6
	maximum = 110
Network latency average = 20.0757
	minimum = 6
	maximum = 61
Slowest packet = 27
Flit latency average = 17.5293
	minimum = 6
	maximum = 61
Slowest flit = 2916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Accepted packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Injected flit rate average = 0.000747914
	minimum = 0.000366255 (at node 0)
	maximum = 0.00179896 (at node 37)
Accepted flit rate average= 0.000747914
	minimum = 0.000495521 (at node 29)
	maximum = 0.0013573 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.5734 (1 samples)
	minimum = 6 (1 samples)
	maximum = 110 (1 samples)
Network latency average = 20.0757 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Flit latency average = 17.5293 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Accepted packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Injected flit rate average = 0.000747914 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.00179896 (1 samples)
Accepted flit rate average = 0.000747914 (1 samples)
	minimum = 0.000495521 (1 samples)
	maximum = 0.0013573 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 34 sec (154 sec)
gpgpu_simulation_rate = 8086 (inst/sec)
gpgpu_simulation_rate = 2061 (cycle/sec)
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2101
gpu_sim_insn = 1114192
gpu_ipc =     530.3151
gpu_tot_sim_cycle = 541769
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3553
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7801
partiton_reqs_in_parallel = 46141
partiton_reqs_in_parallel_total    = 2042304
partiton_level_parallism =      21.9614
partiton_level_parallism_total  =       3.8549
partiton_reqs_in_parallel_util = 46141
partiton_reqs_in_parallel_util_total    = 2042304
gpu_sim_cycle_parition_util = 2101
gpu_tot_sim_cycle_parition_util    = 92832
partiton_level_parallism_util =      21.9614
partiton_level_parallism_util_total  =      21.9991
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =      96.3630 GB/Sec
L2_BW_total  =       0.7621 GB/Sec
gpu_total_sim_rate=13036

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.1267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 541
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20473	W0_Idle:162126	W0_Scoreboard:652190	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 41714 
averagemflatency = 4331 
max_icnt2mem_latency = 41479 
max_icnt2sh_latency = 541768 
mrq_lat_table:366 	60 	97 	141 	83 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	249 	1884 	14 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	443 	145 	79 	0 	1606 	15 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	865 	1669 	1499 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      4580      4584     11446     11451      1007      1007      1023      1025         0         0         0         0         0         0 
dram[1]:         0         0      4580      4584     11448     11448       971       974      1035     64579     14050     54277         0         0         0         0 
dram[2]:         0         0      4580      4584     11447     61363     64570       982     51680       993         0         0         0         0         0         0 
dram[3]:         0         0      4580      4584     11447     11448       987     57705     64576      1000         0         0     84579         0         0         0 
dram[4]:         0         0      4580      4582     11446     11449     57707       971       975      1035         0     46748         0         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573       982     50172      1041         0         0     84581         0     14313      4839 
dram[6]:         0         0      4580      4581     11446     11449       994       967       971     47604     48460     50926         0         0       292     84582 
dram[7]:         0         0      4580      4581     11447     11452       987       991     36565      1040         0         0         0         0         0         0 
dram[8]:         0         0     68230      4584     11446     11449       973       976      1035      1039     49316         0      1559         0         0         0 
dram[9]:         0         0      4580      4584     11447     11452       981       973     46035      1038         0         0         0         0         0         0 
dram[10]:         0         0      4580      4584     11446     11449     64572       988      1036      1038     54275         0         0         0         0     92819 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000  6.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 
dram[7]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 1073/111 = 9.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         0         0         0 
dram[1]:         0         0         8         8        16        16        16        16         6         6         2         1         0         0         0         0 
dram[2]:         0         0         8         8        16        17        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        16        16        16         6         6         0         0         1         0         0         0 
dram[4]:         0         0         9         9        16        16        16        16         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         1         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         0         0         1         2 
dram[7]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        16         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         0         0         0         0         0         0 
dram[10]:         0         0         9         9        16        16        16        16         5         5         1         0         0         0         0         1 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/93 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       21823     21903     36620     36799      1452      1679      1494      1498    none      none      none      none      none      none  
dram[1]:     none      none       25272     25304     36645     36815      1418      1583      1471      3746     11484      4103    none      none      none      none  
dram[2]:     none      none       25276     25332     36679     34194      2026      1494      1296      1447    none      none      none      none      none      none  
dram[3]:     none      none       24166     24212     36645     36782      1283      2589      3430      1419    none      none       16360    none      none      none  
dram[4]:     none      none       24114     24189     36684     36776      1872      1427      1298      1484    none         584    none      none           0         0
dram[5]:     none      none       24117     24189     36672     36776      2077      1383      1278      1444    none      none       17115    none           0         0
dram[6]:     none      none       24122     24193     35088     35211      1368      1517      1272      1287       584       482    none      none           0     11695
dram[7]:     none      none       24144     24179     34051     34172      1391      1470      2927      1388    none      none      none      none      none      none  
dram[8]:     none      none       21939     24166     34061     34175      1398      1411      1490      1440       584    none         242    none      none      none  
dram[9]:     none      none       24109     24171     34093     34219      1375      1461      3015      1422    none      none      none      none      none      none  
dram[10]:     none      none       24131     24158     34087     34193      2047      1522      1473      1489      3246    none      none      none      none       20857
maximum mf latency per bank:
dram[0]:        252         0     10601     10606     10634     10688       449       494       499       531         0         0         0         0         0         0
dram[1]:          0         0     10616     10637     10638     10698       455       496       501     17637     10421      8206         0         0         0         0
dram[2]:          0         0     10630     10636     10660     25891     14205       481       474       530         0         0         0         0         0         0
dram[3]:          0         0     10613     10622     10689     10715       395     13452     15923       489         0         0     32720         0         0         0
dram[4]:          0         0     10613     10627     10670     10719     11622       449       469       518         0       352         0         0         0         0
dram[5]:          0         0     10608     10621     10675     10724     15064       435       492       489         0         0     34230         0         0         0
dram[6]:          0         0     10613     10619     10641     10697       408       445       453       490       352       250         0         0         0     35087
dram[7]:          0         0     10607     10618     10641     10680       417       444     11647       493         0         0         0         0         0         0
dram[8]:          0         0     24177     10616     10636     10691       460       455       514       492       352         0       252         0         0         0
dram[9]:          0         0     10603     10615     10651     10685       439       471      9457       489         0         0         0         0         0         0
dram[10]:          0         0     10604     10612     10635     10675     12699       469       498       506      6492         0         0         0         0     41714
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175893 n_act=9 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.004221
n_activity=840 dram_eff=0.8857
bk0: 4a 176256i bk1: 0a 176275i bk2: 32a 176201i bk3: 32a 176151i bk4: 64a 176121i bk5: 64a 176005i bk6: 64a 176119i bk7: 64a 175957i bk8: 24a 175957i bk9: 24a 175931i bk10: 0a 176272i bk11: 0a 176274i bk12: 0a 176274i bk13: 0a 176274i bk14: 0a 176274i bk15: 0a 176274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0292953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175880 n_act=11 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004334
n_activity=1007 dram_eff=0.7587
bk0: 0a 176274i bk1: 0a 176277i bk2: 32a 176202i bk3: 32a 176147i bk4: 64a 176097i bk5: 64a 175987i bk6: 64a 176121i bk7: 64a 175992i bk8: 24a 176020i bk9: 24a 175988i bk10: 8a 176220i bk11: 4a 176244i bk12: 0a 176271i bk13: 0a 176271i bk14: 0a 176272i bk15: 0a 176273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0252675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175884 n_act=10 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.004289
n_activity=963 dram_eff=0.785
bk0: 0a 176275i bk1: 0a 176276i bk2: 32a 176200i bk3: 32a 176146i bk4: 64a 176065i bk5: 68a 175911i bk6: 64a 176096i bk7: 64a 176005i bk8: 28a 175948i bk9: 24a 175953i bk10: 0a 176271i bk11: 0a 176273i bk12: 0a 176274i bk13: 0a 176274i bk14: 0a 176274i bk15: 0a 176275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0221473
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175881 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.004357
n_activity=924 dram_eff=0.8312
bk0: 0a 176276i bk1: 0a 176277i bk2: 36a 176193i bk3: 36a 176137i bk4: 64a 176099i bk5: 64a 175983i bk6: 64a 176102i bk7: 64a 175935i bk8: 24a 175938i bk9: 24a 175954i bk10: 0a 176271i bk11: 0a 176273i bk12: 4a 176248i bk13: 0a 176272i bk14: 0a 176273i bk15: 0a 176275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0216481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175874 n_act=11 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.004414
n_activity=1004 dram_eff=0.7749
bk0: 0a 176273i bk1: 0a 176277i bk2: 36a 176194i bk3: 36a 176131i bk4: 64a 176099i bk5: 64a 175988i bk6: 64a 176132i bk7: 64a 176006i bk8: 24a 175984i bk9: 24a 176028i bk10: 0a 176273i bk11: 4a 176253i bk12: 0a 176271i bk13: 0a 176273i bk14: 4a 176253i bk15: 4a 176253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0203263
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175869 n_act=11 n_pre=0 n_req=100 n_rd=392 n_write=2 bw_util=0.00447
n_activity=1032 dram_eff=0.7636
bk0: 0a 176271i bk1: 0a 176275i bk2: 36a 176193i bk3: 36a 176131i bk4: 64a 176093i bk5: 64a 175983i bk6: 64a 176115i bk7: 64a 175992i bk8: 28a 175939i bk9: 24a 176040i bk10: 0a 176273i bk11: 0a 176274i bk12: 4a 176248i bk13: 0a 176272i bk14: 4a 176252i bk15: 4a 176252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0206497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175859 n_act=13 n_pre=1 n_req=101 n_rd=400 n_write=1 bw_util=0.00455
n_activity=1082 dram_eff=0.7412
bk0: 0a 176272i bk1: 0a 176274i bk2: 36a 176191i bk3: 36a 176137i bk4: 64a 176096i bk5: 64a 175998i bk6: 64a 176093i bk7: 64a 175950i bk8: 24a 176094i bk9: 28a 175973i bk10: 4a 176254i bk11: 4a 176254i bk12: 0a 176274i bk13: 0a 176275i bk14: 4a 176255i bk15: 8a 176176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0238492
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175886 n_act=8 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.004311
n_activity=893 dram_eff=0.8511
bk0: 0a 176275i bk1: 0a 176276i bk2: 36a 176193i bk3: 36a 176129i bk4: 64a 176101i bk5: 64a 176002i bk6: 64a 176094i bk7: 64a 175966i bk8: 28a 176010i bk9: 24a 175997i bk10: 0a 176272i bk11: 0a 176272i bk12: 0a 176272i bk13: 0a 176272i bk14: 0a 176273i bk15: 0a 176273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0220282
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175867 n_act=11 n_pre=1 n_req=104 n_rd=388 n_write=7 bw_util=0.004482
n_activity=979 dram_eff=0.8069
bk0: 0a 176274i bk1: 0a 176276i bk2: 40a 176154i bk3: 36a 176139i bk4: 64a 176102i bk5: 64a 175987i bk6: 64a 176108i bk7: 64a 175972i bk8: 24a 176035i bk9: 24a 176011i bk10: 4a 176254i bk11: 0a 176273i bk12: 4a 176230i bk13: 0a 176273i bk14: 0a 176273i bk15: 0a 176273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0177848
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175892 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.004221
n_activity=860 dram_eff=0.8651
bk0: 0a 176275i bk1: 0a 176276i bk2: 36a 176193i bk3: 36a 176135i bk4: 64a 176110i bk5: 64a 176001i bk6: 64a 176086i bk7: 64a 175958i bk8: 24a 176021i bk9: 20a 176019i bk10: 0a 176270i bk11: 0a 176272i bk12: 0a 176272i bk13: 0a 176272i bk14: 0a 176273i bk15: 0a 176273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0186471
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176274 n_nop=175885 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.0043
n_activity=912 dram_eff=0.8311
bk0: 0a 176273i bk1: 0a 176276i bk2: 36a 176194i bk3: 36a 176143i bk4: 64a 176078i bk5: 64a 175982i bk6: 64a 176096i bk7: 64a 175974i bk8: 20a 176023i bk9: 20a 175999i bk10: 4a 176246i bk11: 0a 176270i bk12: 0a 176271i bk13: 0a 176272i bk14: 0a 176273i bk15: 4a 176247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0176316

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 50, Miss_rate = 0.258, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3184
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.4778
	minimum = 6
	maximum = 92
Network latency average = 15.2769
	minimum = 6
	maximum = 61
Slowest packet = 4441
Flit latency average = 15.7325
	minimum = 6
	maximum = 60
Slowest flit = 6944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0203429
	minimum = 0.0157143 (at node 0)
	maximum = 0.03 (at node 41)
Accepted packet rate average = 0.0203429
	minimum = 0.0157143 (at node 0)
	maximum = 0.03 (at node 41)
Injected flit rate average = 0.0313143
	minimum = 0.0157143 (at node 0)
	maximum = 0.0795238 (at node 41)
Accepted flit rate average= 0.0313143
	minimum = 0.0219048 (at node 33)
	maximum = 0.05 (at node 5)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0256 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 17.6763 (2 samples)
	minimum = 6 (2 samples)
	maximum = 61 (2 samples)
Flit latency average = 16.6309 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0104106 (2 samples)
	minimum = 0.00804027 (2 samples)
	maximum = 0.0153447 (2 samples)
Accepted packet rate average = 0.0104106 (2 samples)
	minimum = 0.00804027 (2 samples)
	maximum = 0.0153447 (2 samples)
Injected flit rate average = 0.0160311 (2 samples)
	minimum = 0.00804027 (2 samples)
	maximum = 0.0406614 (2 samples)
Accepted flit rate average = 0.0160311 (2 samples)
	minimum = 0.0112001 (2 samples)
	maximum = 0.0256786 (2 samples)
Injected packet size average = 1.53989 (2 samples)
Accepted packet size average = 1.53989 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 13036 (inst/sec)
gpgpu_simulation_rate = 2993 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 250795
gpu_sim_insn = 1246472
gpu_ipc =       4.9701
gpu_tot_sim_cycle = 1019786
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.5361
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7801
partiton_reqs_in_parallel = 5517490
partiton_reqs_in_parallel_total    = 2088445
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.4584
partiton_reqs_in_parallel_util = 5517490
partiton_reqs_in_parallel_util_total    = 2088445
gpu_sim_cycle_parition_util = 250795
gpu_tot_sim_cycle_parition_util    = 94933
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       0.9191 GB/Sec
L2_BW_total  =       0.6309 GB/Sec
gpu_total_sim_rate=6070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5474
	L1I_total_cache_miss_rate = 0.0825
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60910
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 541
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26488	W0_Idle:1369118	W0_Scoreboard:1860932	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 2987 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 1019785 
mrq_lat_table:482 	66 	108 	164 	83 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2569 	1972 	14 	0 	512 	258 	1294 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1880 	151 	79 	0 	2579 	15 	0 	0 	0 	513 	258 	1293 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3112 	1742 	1499 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	13 	0 	0 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      4580     85186    110117    118017      1007      1007      1023      1025         0     98092         0         0    126873         0 
dram[1]:    249287    102673      4580    125734     11448     11448       971       974      1035     64579     14050     54277         0         0         0         0 
dram[2]:    101061         0    241585      4584     11447     61363     64570     67924    165205       993     69896     73857         0         0         0         0 
dram[3]:    128618    249054    246196    117984    176156     11448       987     57705     64576      1000     71636     80409     84579     83422      4703         0 
dram[4]:         0         0      4580    119686     11446     17134     57707       971    153618      1035    162782     46748    185993         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573       982     50172    248862    244693     83758     84581         0     14313      4839 
dram[6]:         0         0     79699      4581     11446     11449       994       967       971    198139     48460     72491         0         0       292    102718 
dram[7]:    250023         0     66720      4581     11447     11452       987     32233     36565      1040    102152    131169         0         0         0    244325 
dram[8]:     72156     11114     68230     69908     11446     11449       973       976      1035    126716     49316     70780     95346         0    248391    248304 
dram[9]:         0     98612    243623    242431     11447     11452       981       973     46035      1038    247683    101296    244325    164862         0         0 
dram[10]:     61128     95072     93176      4584     11446     11449     64572       988      1036      1038     73816    246591         0         0         0     92819 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       22606     18227     40580     33297      1497      1709      1494      1498    none         352    none      none         900    none  
dram[1]:        170       170     26084     32719     37303     37458      1432      1606      1471      3004      5915      3149    none      none      none      none  
dram[2]:        170    none       20860     26051     37332     34805      2040      5224      1024      1308       265       169    none      none      none      none  
dram[3]:        170       170     20391     20402     33165     37413      1312      2589      2774      1151       464     35061     17061       169      5858    none  
dram[4]:     none      none       24822     17282     37328     36888      1888      1456      4649      1216       233       584       170    none           0         0
dram[5]:     none      none       24857     24896     37303     37395      2084      1383      1070      1155       352       349     17361    none           0         0
dram[6]:     none      none       20383     24899     35700     35803      1368      1517      1158      1094       468       276    none      none           0      7263
dram[7]:        170    none       20413     24897     34636     34745      1414      3406      2633      1239       352       235    none      none      none      183414
dram[8]:        170     12250     22600     20362     34659     34760      1398      1411      1326      1153       584       352       227    none         380       170
dram[9]:     none         170     20343     20366     34678     34828      1390      1490      2855      1422       250       313    183667       186    none      none  
dram[10]:      62095     79426     23836     24852     34665     34752      2061      1536      1422      1298      2019       170    none      none      none       19323
maximum mf latency per bank:
dram[0]:        252         0     10601     16088     92670     10688       449       494       499       531         0       352         0         0       250         0
dram[1]:        341       341     10616    150727     10638     10698       455       496       501     17637     10421      8206         0         0         0         0
dram[2]:        341         0     10630     10636     10660     25891     14205     63900       474       530       359       341         0         0         0         0
dram[3]:        341       341     10613     10622     10689     10715       395     13452     15923       489       352     68984     32720       341      4165         0
dram[4]:          0         0     10613     10627     10670     27988     11622       449     32533       518       359       352       341         0         0         0
dram[5]:          0         0     10608     10621     10675     10724     15064       435       492       489       352       352     34230         0         0         0
dram[6]:          0         0     10613     10619     10641     10697       408       445       453       490       352       347         0         0         0     35087
dram[7]:        341         0     10607     10618     10641     10680       417     32461     11647       493       352       346         0         0         0    182894
dram[8]:        341     10558     24177     10616     10636     10691       460       455       514       492       352       352       347         0       250       341
dram[9]:          0       341     10603     10615     10651     10685       439       471      9457       489       250       346    182887       341         0         0
dram[10]:      60142     78126     60137     10612     10635     10675     12699       469       498       506      6492       341         0         0         0     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641545 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.00124
n_activity=1128 dram_eff=0.7057
bk0: 4a 641944i bk1: 0a 641963i bk2: 32a 641890i bk3: 40a 641771i bk4: 68a 641776i bk5: 68a 641653i bk6: 64a 641806i bk7: 64a 641644i bk8: 24a 641645i bk9: 24a 641619i bk10: 0a 641960i bk11: 4a 641943i bk12: 0a 641962i bk13: 0a 641963i bk14: 4a 641943i bk15: 0a 641961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00810017
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641521 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.001312
n_activity=1315 dram_eff=0.6403
bk0: 4a 641938i bk1: 4a 641939i bk2: 32a 641889i bk3: 40a 641765i bk4: 64a 641782i bk5: 64a 641673i bk6: 64a 641808i bk7: 64a 641680i bk8: 24a 641709i bk9: 32a 641663i bk10: 16a 641895i bk11: 8a 641901i bk12: 0a 641958i bk13: 0a 641960i bk14: 0a 641961i bk15: 0a 641962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00698639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641500 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.001361
n_activity=1455 dram_eff=0.6007
bk0: 4a 641938i bk1: 0a 641964i bk2: 36a 641850i bk3: 32a 641834i bk4: 64a 641754i bk5: 68a 641602i bk6: 64a 641787i bk7: 68a 641664i bk8: 36a 641568i bk9: 28a 641634i bk10: 20a 641870i bk11: 8a 641913i bk12: 0a 641956i bk13: 0a 641959i bk14: 0a 641961i bk15: 0a 641964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00616547
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02eac00, atomic=0 1 entries : 0x7f255a8e3970 :  mf: uid=132707, sid13:w08, part=3, addr=0xc02eac60, load , size=32, unknown  status = IN_PARTITION_DRAM (1019785), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641486 n_act=19 n_pre=4 n_req=122 n_rd=442 n_write=11 bw_util=0.001411
n_activity=1473 dram_eff=0.6151
bk0: 4a 641938i bk1: 4a 641938i bk2: 38a 641846i bk3: 40a 641785i bk4: 68a 641748i bk5: 64a 641668i bk6: 64a 641791i bk7: 64a 641624i bk8: 32a 641613i bk9: 32a 641629i bk10: 8a 641935i bk11: 8a 641911i bk12: 4a 641935i bk13: 8a 641918i bk14: 4a 641941i bk15: 0a 641962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00605799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641505 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.001352
n_activity=1409 dram_eff=0.616
bk0: 0a 641961i bk1: 0a 641965i bk2: 36a 641882i bk3: 44a 641766i bk4: 64a 641788i bk5: 68a 641645i bk6: 64a 641820i bk7: 64a 641695i bk8: 32a 641603i bk9: 32a 641701i bk10: 8a 641903i bk11: 4a 641939i bk12: 4a 641932i bk13: 0a 641960i bk14: 4a 641940i bk15: 4a 641941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0056561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641528 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.001305
n_activity=1218 dram_eff=0.688
bk0: 0a 641958i bk1: 0a 641962i bk2: 36a 641881i bk3: 36a 641819i bk4: 64a 641781i bk5: 64a 641671i bk6: 64a 641805i bk7: 64a 641682i bk8: 36a 641616i bk9: 28a 641693i bk10: 4a 641942i bk11: 8a 641934i bk12: 4a 641934i bk13: 0a 641958i bk14: 4a 641938i bk15: 4a 641938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00569816
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641507 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.001349
n_activity=1344 dram_eff=0.6443
bk0: 0a 641959i bk1: 0a 641961i bk2: 40a 641841i bk3: 36a 641823i bk4: 64a 641782i bk5: 64a 641684i bk6: 64a 641782i bk7: 64a 641639i bk8: 28a 641776i bk9: 32a 641624i bk10: 12a 641929i bk11: 8a 641905i bk12: 0a 641962i bk13: 0a 641963i bk14: 4a 641944i bk15: 12a 641827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00666395
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641521 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.001318
n_activity=1263 dram_eff=0.6698
bk0: 4a 641937i bk1: 0a 641963i bk2: 40a 641843i bk3: 36a 641817i bk4: 64a 641789i bk5: 64a 641691i bk6: 64a 641783i bk7: 68a 641623i bk8: 32a 641690i bk9: 28a 641678i bk10: 4a 641941i bk11: 12a 641895i bk12: 0a 641958i bk13: 0a 641960i bk14: 0a 641961i bk15: 4a 641942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00609538
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641503 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.001358
n_activity=1353 dram_eff=0.6445
bk0: 4a 641934i bk1: 4a 641940i bk2: 40a 641837i bk3: 40a 641786i bk4: 64a 641788i bk5: 64a 641676i bk6: 64a 641798i bk7: 64a 641662i bk8: 28a 641718i bk9: 28a 641663i bk10: 4a 641944i bk11: 4a 641943i bk12: 8a 641882i bk13: 0a 641962i bk14: 4a 641942i bk15: 4a 641934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00498783
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641516 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.001324
n_activity=1299 dram_eff=0.6543
bk0: 0a 641963i bk1: 4a 641938i bk2: 40a 641842i bk3: 40a 641782i bk4: 64a 641794i bk5: 64a 641687i bk6: 64a 641774i bk7: 64a 641648i bk8: 28a 641704i bk9: 20a 641709i bk10: 4a 641942i bk11: 12a 641929i bk12: 4a 641942i bk13: 12a 641885i bk14: 0a 641958i bk15: 0a 641959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00519501
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=641962 n_nop=641510 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001343
n_activity=1325 dram_eff=0.6506
bk0: 4a 641940i bk1: 4a 641942i bk2: 44a 641835i bk3: 36a 641828i bk4: 64a 641764i bk5: 64a 641670i bk6: 64a 641784i bk7: 64a 641663i bk8: 24a 641705i bk9: 24a 641681i bk10: 12a 641896i bk11: 4a 641934i bk12: 0a 641959i bk13: 0a 641961i bk14: 0a 641962i bk15: 16a 641851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00490683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 305, Miss = 53, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 53, Miss_rate = 0.168, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3184
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.25905
	minimum = 6
	maximum = 21
Network latency average = 7.25247
	minimum = 6
	maximum = 20
Slowest packet = 9690
Flit latency average = 6.84836
	minimum = 6
	maximum = 19
Slowest flit = 14873
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000193944
	minimum = 0.000127595 (at node 0)
	maximum = 0.000279114 (at node 19)
Accepted packet rate average = 0.000193944
	minimum = 0.000127595 (at node 0)
	maximum = 0.000279114 (at node 19)
Injected flit rate average = 0.000291873
	minimum = 0.000127595 (at node 0)
	maximum = 0.000536297 (at node 48)
Accepted flit rate average= 0.000291873
	minimum = 0.000199367 (at node 30)
	maximum = 0.000522341 (at node 19)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7701 (3 samples)
	minimum = 6 (3 samples)
	maximum = 74.3333 (3 samples)
Network latency average = 14.2017 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.3333 (3 samples)
Flit latency average = 13.3701 (3 samples)
	minimum = 6 (3 samples)
	maximum = 46.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00700503 (3 samples)
	minimum = 0.00540271 (3 samples)
	maximum = 0.0103228 (3 samples)
Accepted packet rate average = 0.00700503 (3 samples)
	minimum = 0.00540271 (3 samples)
	maximum = 0.0103228 (3 samples)
Injected flit rate average = 0.0107847 (3 samples)
	minimum = 0.00540271 (3 samples)
	maximum = 0.0272864 (3 samples)
Accepted flit rate average = 0.0107847 (3 samples)
	minimum = 0.00753322 (3 samples)
	maximum = 0.0172932 (3 samples)
Injected packet size average = 1.53956 (3 samples)
Accepted packet size average = 1.53956 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 54 sec (594 sec)
gpgpu_simulation_rate = 6070 (inst/sec)
gpgpu_simulation_rate = 1716 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1300
gpu_sim_insn = 1114592
gpu_ipc =     857.3785
gpu_tot_sim_cycle = 1243236
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.7971
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7802
partiton_reqs_in_parallel = 28600
partiton_reqs_in_parallel_total    = 7605935
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1409
partiton_reqs_in_parallel_util = 28600
partiton_reqs_in_parallel_util_total    = 7605935
gpu_sim_cycle_parition_util = 1300
gpu_tot_sim_cycle_parition_util    = 345728
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     162.7368 GB/Sec
L2_BW_total  =       0.6877 GB/Sec
gpu_total_sim_rate=7565

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5474
	L1I_total_cache_miss_rate = 0.0629
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81620
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 103, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 541
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30902	W0_Idle:1376816	W0_Scoreboard:1874452	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 2297 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 1243235 
mrq_lat_table:482 	66 	108 	164 	83 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4801 	1972 	14 	0 	512 	258 	1294 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3557 	222 	79 	0 	3063 	15 	0 	0 	0 	513 	258 	1293 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4916 	1981 	1504 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	13 	0 	0 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      4580     85186    110117    118017      1007      1007      1023      1025         0     98092         0         0    126873         0 
dram[1]:    249287    102673      4580    125734     11448     11448       971       974      1035     64579     14050     54277         0         0         0         0 
dram[2]:    101061         0    241585      4584     11447     61363     64570     67924    165205       993     69896     73857         0         0         0         0 
dram[3]:    128618    249054    246196    117984    176156     11448       987     57705     64576      1000     71636     80409     84579     83422      4703         0 
dram[4]:         0         0      4580    119686     11446     17134     57707       971    153618      1035    162782     46748    185993         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573       982     50172    248862    244693     83758     84581         0     14313      4839 
dram[6]:         0         0     79699      4581     11446     11449       994       967       971    198139     48460     72491         0         0       292    102718 
dram[7]:    250023         0     66720      4581     11447     11452       987     32233     36565      1040    102152    131169         0         0         0    244325 
dram[8]:     72156     11114     68230     69908     11446     11449       973       976      1035    126716     49316     70780     95346         0    248391    248304 
dram[9]:         0     98612    243623    242431     11447     11452       981       973     46035      1038    247683    101296    244325    164862         0         0 
dram[10]:     61128     95072     93176      4584     11446     11449     64572       988      1036      1038     73816    246591         0         0         0     92819 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       22606     18227     40686     33337      2119      2312      2138      2125    none         584    none      none         900    none  
dram[1]:        170       170     26113     32719     37350     37534      2034      2218      2235      3564      6031      3226    none      none      none      none  
dram[2]:        170    none       20884     26051     37373     34841      2592      5767      1519      2015       350       169    none      none      none      none  
dram[3]:        170       170     20391     20402     33201     37476      1909      3104      3273      1667       713     35177     17061       169      5858    none  
dram[4]:     none      none       24822     17300     37405     36919      2458      2048      5077      1758       310       584       170    none           0         0
dram[5]:     none      none       24857     24896     37336     37443      2626      1953      1630      1719       584       530     17361    none           0         0
dram[6]:     none      none       20383     24950     35809     35896      1948      2100      1805      1603       667       276    none      none           0      7263
dram[7]:        170    none       20434     24923     34745     34823      2016      3961      3199      1866       584       351    none      none      none      183414
dram[8]:        170     12250     22642     20404     34769     34840      2007      1992      1938      1688       584       584       894    none         380       170
dram[9]:     none         170     20343     20408     34759     34902      1991      2097      3363      2066       482       477    183667       186    none      none  
dram[10]:      62095     79426     23875     24852     34759     34860      2633      2138      1996      1808      2135       170    none      none      none       19323
maximum mf latency per bank:
dram[0]:        252         0     10601     16088     92670     10688       449       494       499       531         0       352         0         0       250         0
dram[1]:        341       341     10616    150727     10638     10698       455       496       501     17637     10421      8206         0         0         0         0
dram[2]:        341         0     10630     10636     10660     25891     14205     63900       474       530       359       341         0         0         0         0
dram[3]:        341       341     10613     10622     10689     10715       395     13452     15923       489       352     68984     32720       341      4165         0
dram[4]:          0         0     10613     10627     10670     27988     11622       449     32533       518       359       352       341         0         0         0
dram[5]:          0         0     10608     10621     10675     10724     15064       435       492       489       352       352     34230         0         0         0
dram[6]:          0         0     10613     10619     10641     10697       408       445       453       490       352       347         0         0         0     35087
dram[7]:        341         0     10607     10618     10641     10680       417     32461     11647       493       352       346         0         0         0    182894
dram[8]:        341     10558     24177     10616     10636     10691       460       455       514       492       352       352       347         0       250       341
dram[9]:          0       341     10603     10615     10651     10685       439       471      9457       489       250       346    182887       341         0         0
dram[10]:      60142     78126     60137     10612     10635     10675     12699       469       498       506      6492       341         0         0         0     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643958 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.001235
n_activity=1128 dram_eff=0.7057
bk0: 4a 644357i bk1: 0a 644376i bk2: 32a 644303i bk3: 40a 644184i bk4: 68a 644189i bk5: 68a 644066i bk6: 64a 644219i bk7: 64a 644057i bk8: 24a 644058i bk9: 24a 644032i bk10: 0a 644373i bk11: 4a 644356i bk12: 0a 644375i bk13: 0a 644376i bk14: 4a 644356i bk15: 0a 644374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00806983
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643934 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.001307
n_activity=1315 dram_eff=0.6403
bk0: 4a 644351i bk1: 4a 644352i bk2: 32a 644302i bk3: 40a 644178i bk4: 64a 644195i bk5: 64a 644086i bk6: 64a 644221i bk7: 64a 644093i bk8: 24a 644122i bk9: 32a 644076i bk10: 16a 644308i bk11: 8a 644314i bk12: 0a 644371i bk13: 0a 644373i bk14: 0a 644374i bk15: 0a 644375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00696023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643913 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.001356
n_activity=1455 dram_eff=0.6007
bk0: 4a 644351i bk1: 0a 644377i bk2: 36a 644263i bk3: 32a 644247i bk4: 64a 644167i bk5: 68a 644015i bk6: 64a 644200i bk7: 68a 644077i bk8: 36a 643981i bk9: 28a 644047i bk10: 20a 644283i bk11: 8a 644326i bk12: 0a 644369i bk13: 0a 644372i bk14: 0a 644374i bk15: 0a 644377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00614239
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643897 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.001412
n_activity=1491 dram_eff=0.6103
bk0: 4a 644351i bk1: 4a 644351i bk2: 40a 644256i bk3: 40a 644198i bk4: 68a 644161i bk5: 64a 644081i bk6: 64a 644204i bk7: 64a 644037i bk8: 32a 644026i bk9: 32a 644042i bk10: 8a 644348i bk11: 8a 644324i bk12: 4a 644348i bk13: 8a 644331i bk14: 4a 644354i bk15: 0a 644375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00603531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643918 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.001347
n_activity=1409 dram_eff=0.616
bk0: 0a 644374i bk1: 0a 644378i bk2: 36a 644295i bk3: 44a 644179i bk4: 64a 644201i bk5: 68a 644058i bk6: 64a 644233i bk7: 64a 644108i bk8: 32a 644016i bk9: 32a 644114i bk10: 8a 644316i bk11: 4a 644352i bk12: 4a 644345i bk13: 0a 644373i bk14: 4a 644353i bk15: 4a 644354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00563492
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643941 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.0013
n_activity=1218 dram_eff=0.688
bk0: 0a 644371i bk1: 0a 644375i bk2: 36a 644294i bk3: 36a 644232i bk4: 64a 644194i bk5: 64a 644084i bk6: 64a 644218i bk7: 64a 644095i bk8: 36a 644029i bk9: 28a 644106i bk10: 4a 644355i bk11: 8a 644347i bk12: 4a 644347i bk13: 0a 644371i bk14: 4a 644351i bk15: 4a 644351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00567682
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643920 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.001344
n_activity=1344 dram_eff=0.6443
bk0: 0a 644372i bk1: 0a 644374i bk2: 40a 644254i bk3: 36a 644236i bk4: 64a 644195i bk5: 64a 644097i bk6: 64a 644195i bk7: 64a 644052i bk8: 28a 644189i bk9: 32a 644037i bk10: 12a 644342i bk11: 8a 644318i bk12: 0a 644375i bk13: 0a 644376i bk14: 4a 644357i bk15: 12a 644240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00663899
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643934 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.001313
n_activity=1263 dram_eff=0.6698
bk0: 4a 644350i bk1: 0a 644376i bk2: 40a 644256i bk3: 36a 644230i bk4: 64a 644202i bk5: 64a 644104i bk6: 64a 644196i bk7: 68a 644036i bk8: 32a 644103i bk9: 28a 644091i bk10: 4a 644354i bk11: 12a 644308i bk12: 0a 644371i bk13: 0a 644373i bk14: 0a 644374i bk15: 4a 644355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00607255
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643916 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.001353
n_activity=1353 dram_eff=0.6445
bk0: 4a 644347i bk1: 4a 644353i bk2: 40a 644250i bk3: 40a 644199i bk4: 64a 644201i bk5: 64a 644089i bk6: 64a 644211i bk7: 64a 644075i bk8: 28a 644131i bk9: 28a 644076i bk10: 4a 644357i bk11: 4a 644356i bk12: 8a 644295i bk13: 0a 644375i bk14: 4a 644355i bk15: 4a 644347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00496916
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643929 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.001319
n_activity=1299 dram_eff=0.6543
bk0: 0a 644376i bk1: 4a 644351i bk2: 40a 644255i bk3: 40a 644195i bk4: 64a 644207i bk5: 64a 644100i bk6: 64a 644187i bk7: 64a 644061i bk8: 28a 644117i bk9: 20a 644122i bk10: 4a 644355i bk11: 12a 644342i bk12: 4a 644355i bk13: 12a 644298i bk14: 0a 644371i bk15: 0a 644372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00517556
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644375 n_nop=643923 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001338
n_activity=1325 dram_eff=0.6506
bk0: 4a 644353i bk1: 4a 644355i bk2: 44a 644248i bk3: 36a 644241i bk4: 64a 644177i bk5: 64a 644083i bk6: 64a 644197i bk7: 64a 644076i bk8: 24a 644118i bk9: 24a 644094i bk10: 12a 644309i bk11: 4a 644347i bk12: 0a 644372i bk13: 0a 644374i bk14: 0a 644375i bk15: 16a 644264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00488846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 401, Miss = 53, Miss_rate = 0.132, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 53, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 54, Miss_rate = 0.120, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3184
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.11537
	minimum = 6
	maximum = 36
Network latency average = 8.03159
	minimum = 6
	maximum = 28
Slowest packet = 15568
Flit latency average = 7.72969
	minimum = 6
	maximum = 27
Slowest flit = 23476
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0343649
	minimum = 0.0246343 (at node 8)
	maximum = 0.0569669 (at node 44)
Accepted packet rate average = 0.0343649
	minimum = 0.0246343 (at node 8)
	maximum = 0.0569669 (at node 44)
Injected flit rate average = 0.0515473
	minimum = 0.0246343 (at node 8)
	maximum = 0.0939184 (at node 44)
Accepted flit rate average= 0.0515473
	minimum = 0.0384911 (at node 29)
	maximum = 0.0769823 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8564 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64.75 (4 samples)
Network latency average = 12.6592 (4 samples)
	minimum = 6 (4 samples)
	maximum = 42.5 (4 samples)
Flit latency average = 11.96 (4 samples)
	minimum = 6 (4 samples)
	maximum = 41.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.013845 (4 samples)
	minimum = 0.0102106 (4 samples)
	maximum = 0.0219839 (4 samples)
Accepted packet rate average = 0.013845 (4 samples)
	minimum = 0.0102106 (4 samples)
	maximum = 0.0219839 (4 samples)
Injected flit rate average = 0.0209754 (4 samples)
	minimum = 0.0102106 (4 samples)
	maximum = 0.0439444 (4 samples)
Accepted flit rate average = 0.0209754 (4 samples)
	minimum = 0.0152727 (4 samples)
	maximum = 0.0322155 (4 samples)
Injected packet size average = 1.51501 (4 samples)
Accepted packet size average = 1.51501 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 24 sec (624 sec)
gpgpu_simulation_rate = 7565 (inst/sec)
gpgpu_simulation_rate = 1992 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11703
gpu_sim_insn = 1253132
gpu_ipc =     107.0778
gpu_tot_sim_cycle = 1482161
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.0304
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7802
partiton_reqs_in_parallel = 257466
partiton_reqs_in_parallel_total    = 7634535
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3247
partiton_reqs_in_parallel_util = 257466
partiton_reqs_in_parallel_util_total    = 7634535
gpu_sim_cycle_parition_util = 11703
gpu_tot_sim_cycle_parition_util    = 347028
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 4377
partiton_replys_in_parallel_total    = 9020
L2_BW  =      35.4498 GB/Sec
L2_BW_total  =       0.8567 GB/Sec
gpu_total_sim_rate=8331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108371
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
111, 111, 110, 111, 110, 111, 110, 126, 360, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 281, 111, 111, 111, 229, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5461
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 541
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36980	W0_Idle:1525391	W0_Scoreboard:2081402	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 1578 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 1482160 
mrq_lat_table:1181 	71 	121 	269 	86 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8703 	2431 	14 	0 	512 	258 	1294 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7183 	248 	79 	0 	3788 	15 	0 	0 	0 	513 	258 	1293 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8564 	2052 	1504 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	111 	14 	0 	0 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         2         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         8        12         3         5         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         1         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         8         3         0         1         1         1 
dram[6]:         0         0         9         9         0        16        16         0         7         7         3         4         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8         9         4         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         3         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         4 
maximum service time to same row:
dram[0]:      1367      1267      4580     85186    110117    118017      1007      1007      1787      1025      1916     98092      1934      4533    126873      1793 
dram[1]:    249287    102673      4580    125734     11448     11448       971       974      1968     64579     14050     54277      3464         0      5494      4630 
dram[2]:    101061       775    241585      4584     11447     61363     64570     67924    165205       993     69896     73857      1719      5173      4113      2523 
dram[3]:    128618    249054    246196    117984    176156     11448       987     57705     64576      1674     71636     80409     84579     83422      4703      3771 
dram[4]:      2549      2462      4580    119686     11446     17134     57707       971    153618      1533    162782     46748    185993      6044      4082      3635 
dram[5]:      2708      3868      4580      4581     11447     11452     64573       982     50172    248862    244693     83758     84581      3440     14313      4839 
dram[6]:      2488      5027     79699      4581     11446     11449       994       967      5246    198139     48460     72491      1924      3471      2661    102718 
dram[7]:    250023      2612     66720      4581     11447     11452       987     32233     36565      2416    102152    131169      2176      4359      7174    244325 
dram[8]:     72156     11114     68230     69908     11446     11449       973      3422      3498    126716     49316     70780     95346      2500    248391    248304 
dram[9]:      3749     98612    243623    242431     11447     11452       981       973     46035      1513    247683    101296    244325    164862      1446      4013 
dram[10]:     61128     95072     93176      4584     11446     11449     64572       988      2271      2135     73816    246591      1429         0         0     92819 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.666667  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  4.333333  8.000000  1.625000  3.500000  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.571429  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.375000  2.857143  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  3.400000  3.500000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  3.750000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  2.500000 10.000000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  3.600000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2054/449 = 4.574610
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         8         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         6         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 334
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:       1697       514     14460     13737     41191     32145      2226      2395      1587      2036       353       510       409       609       733       419
dram[1]:        613       306     13407     24338     35728     35940      2081      2289      1253      2167      2132       920       198    none         146       227
dram[2]:        611      2567     14395     19409     35734     31930      2581      5937      1169      1605       517       318       997       170       883       190
dram[3]:        383       701     14530     10588     33702     37991      1995      2968      2178      1089       427     12013      3352       402       796       710
dram[4]:        490       169     20767     11630     35782     37432      2400      2116      2676       942       617       632       614       770       136       261
dram[5]:        169       169     22923     12133     31977     37981      2733      1999      1370      1070       414       303      8764       579       115       139
dram[6]:        144       169     20859     15623     36326     32367      1931      2155      1110      1269       459       631       193       212       392      3544
dram[7]:        607       441     11612     14433     35236     31407      2144      3996      1926       936       359       424       494       230       884     61253
dram[8]:        769      2566     14235     12222     35259     35305      2025      1968      1219      1642       653       380       664       170       380       205
dram[9]:        754      1449     13595     13615     31374     35389      2022      2209      2761      1251       478       365     46320      1018      1045       623
dram[10]:       8084     20195     18308     12111     29761     31460      2665      2258      1205       890      1209       474       337    none      none       19646
maximum mf latency per bank:
dram[0]:        359       358     10601     16088     92670     10688       449       494       499       531       358       361       352       352       359       352
dram[1]:        358       341     10616    150727     10638     10698       455       496       501     17637     10421      8206       341         0       337       341
dram[2]:        341       352     10630     10636     10660     25891     14205     63900       474       530       359       359       359       341       359       341
dram[3]:        341       359     10613     10622     10689     10715       395     13452     15923       489       367     68984     32720       341      4165       352
dram[4]:        352       342     10613     10627     10670     27988     11622       449     32533       518       361       359       359       250       347       360
dram[5]:        341       342     10608     10621     10675     10724     15064       435       492       489       363       359     34230       358       347       347
dram[6]:        342       341     10613     10619     10641     10697       408       445       453       490       360       359       352       341       359     35087
dram[7]:        347       352     10607     10618     10641     10680       417     32461     11647       493       359       347       353       351       352    182894
dram[8]:        358     10558     24177     10616     10636     10691       460       455       514       492       362       359       347       346       250       341
dram[9]:        352       359     10603     10615     10651     10685       439       471      9457       489       346       347    182887       363       358       362
dram[10]:      60142     78126     60137     10612     10635     10675     12699       469       498       506      6492       360       352         0         0     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665418 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.001856
n_activity=2839 dram_eff=0.4354
bk0: 20a 665961i bk1: 16a 665992i bk2: 44a 665964i bk3: 48a 665864i bk4: 68a 665919i bk5: 72a 665765i bk6: 64a 665950i bk7: 64a 665791i bk8: 40a 665708i bk9: 28a 665734i bk10: 28a 665992i bk11: 36a 665942i bk12: 20a 666005i bk13: 20a 665958i bk14: 12a 666011i bk15: 16a 666007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00808282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665386 n_act=37 n_pre=22 n_req=191 n_rd=624 n_write=35 bw_util=0.001979
n_activity=3057 dram_eff=0.4311
bk0: 36a 665918i bk1: 8a 666063i bk2: 48a 665942i bk3: 48a 665855i bk4: 68a 665893i bk5: 68a 665783i bk6: 68a 665919i bk7: 64a 665826i bk8: 44a 665755i bk9: 52a 665731i bk10: 44a 665828i bk11: 44a 665908i bk12: 16a 666018i bk13: 0a 666097i bk14: 8a 666040i bk15: 8a 666061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00700491
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665353 n_act=46 n_pre=30 n_req=192 n_rd=644 n_write=31 bw_util=0.002027
n_activity=3355 dram_eff=0.4024
bk0: 8a 666057i bk1: 4a 666082i bk2: 48a 665904i bk3: 40a 665906i bk4: 68a 665863i bk5: 76a 665705i bk6: 68a 665899i bk7: 68a 665811i bk8: 56a 665643i bk9: 40a 665764i bk10: 52a 665819i bk11: 48a 665877i bk12: 28a 665908i bk13: 4a 666065i bk14: 12a 666007i bk15: 24a 665986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00620324
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665345 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.002063
n_activity=3353 dram_eff=0.4098
bk0: 8a 666060i bk1: 8a 666049i bk2: 52a 665899i bk3: 64a 665786i bk4: 68a 665888i bk5: 64a 665814i bk6: 64a 665938i bk7: 72a 665732i bk8: 52a 665669i bk9: 60a 665618i bk10: 44a 665851i bk11: 24a 665970i bk12: 24a 665952i bk13: 16a 666019i bk14: 24a 665960i bk15: 8a 666044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00618072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665359 n_act=46 n_pre=30 n_req=189 n_rd=640 n_write=29 bw_util=0.002009
n_activity=3256 dram_eff=0.4109
bk0: 20a 665985i bk1: 12a 666034i bk2: 40a 665984i bk3: 56a 665855i bk4: 68a 665899i bk5: 68a 665788i bk6: 72a 665928i bk7: 64a 665846i bk8: 64a 665556i bk9: 64a 665604i bk10: 40a 665874i bk11: 32a 665963i bk12: 8a 666036i bk13: 4a 666079i bk14: 12a 666027i bk15: 16a 665997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00574085
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665363 n_act=41 n_pre=25 n_req=192 n_rd=644 n_write=31 bw_util=0.002027
n_activity=3126 dram_eff=0.4319
bk0: 12a 666038i bk1: 12a 666044i bk2: 40a 665989i bk3: 56a 665844i bk4: 72a 665850i bk5: 64a 665811i bk6: 64a 665950i bk7: 64a 665829i bk8: 52a 665658i bk9: 60a 665702i bk10: 48a 665895i bk11: 48a 665810i bk12: 8a 666054i bk13: 16a 665989i bk14: 8a 666037i bk15: 20a 665986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00585494
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665327 n_act=46 n_pre=30 n_req=203 n_rd=664 n_write=37 bw_util=0.002105
n_activity=3421 dram_eff=0.4098
bk0: 16a 666012i bk1: 8a 666060i bk2: 40a 665984i bk3: 52a 665843i bk4: 64a 665925i bk5: 68a 665793i bk6: 68a 665896i bk7: 64a 665786i bk8: 48a 665760i bk9: 52a 665642i bk10: 52a 665834i bk11: 36a 665888i bk12: 32a 665934i bk13: 12a 666023i bk14: 28a 665952i bk15: 24a 665913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00680074
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665400 n_act=38 n_pre=22 n_req=182 n_rd=616 n_write=28 bw_util=0.001934
n_activity=2973 dram_eff=0.4332
bk0: 16a 665993i bk1: 12a 666027i bk2: 56a 665900i bk3: 52a 665856i bk4: 64a 665928i bk5: 68a 665795i bk6: 64a 665928i bk7: 72a 665763i bk8: 64a 665724i bk9: 56a 665645i bk10: 32a 665978i bk11: 24a 665961i bk12: 12a 666023i bk13: 8a 666037i bk14: 8a 666044i bk15: 8a 666044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00621224
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665392 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.001958
n_activity=2930 dram_eff=0.4451
bk0: 16a 666001i bk1: 12a 666025i bk2: 56a 665865i bk3: 56a 665857i bk4: 64a 665930i bk5: 64a 665818i bk6: 68a 665911i bk7: 68a 665774i bk8: 48a 665796i bk9: 36a 665769i bk10: 36a 665923i bk11: 36a 665885i bk12: 20a 665959i bk13: 12a 666024i bk14: 4a 666082i bk15: 20a 666007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00503225
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665465 n_act=36 n_pre=20 n_req=160 n_rd=564 n_write=19 bw_util=0.00175
n_activity=2488 dram_eff=0.4686
bk0: 8a 666041i bk1: 8a 666043i bk2: 52a 665927i bk3: 52a 665873i bk4: 68a 665900i bk5: 64a 665830i bk6: 68a 665886i bk7: 64a 665793i bk8: 36a 665836i bk9: 36a 665772i bk10: 12a 666072i bk11: 36a 665976i bk12: 12a 666014i bk13: 20a 665954i bk14: 12a 666009i bk15: 16a 665986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00519889
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666104 n_nop=665395 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.001955
n_activity=2940 dram_eff=0.4429
bk0: 20a 665969i bk1: 12a 666015i bk2: 52a 665943i bk3: 56a 665858i bk4: 72a 665839i bk5: 68a 665775i bk6: 68a 665896i bk7: 64a 665808i bk8: 48a 665754i bk9: 52a 665700i bk10: 28a 665979i bk11: 40a 665929i bk12: 24a 665963i bk13: 0a 666096i bk14: 0a 666099i bk15: 16a 665991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00499922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 589, Miss = 76, Miss_rate = 0.129, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 606, Miss = 87, Miss_rate = 0.144, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 648, Miss = 78, Miss_rate = 0.120, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13397
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3190
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26367
icnt_total_pkts_simt_to_mem=14376

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11835
	minimum = 6
	maximum = 20
Network latency average = 7.11298
	minimum = 6
	maximum = 20
Slowest packet = 18287
Flit latency average = 6.64325
	minimum = 6
	maximum = 19
Slowest flit = 29638
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00748045
	minimum = 0.00273446 (at node 12)
	maximum = 0.0161931 (at node 7)
Accepted packet rate average = 0.00748045
	minimum = 0.00273446 (at node 12)
	maximum = 0.0161931 (at node 7)
Injected flit rate average = 0.0112865
	minimum = 0.00273446 (at node 12)
	maximum = 0.0238411 (at node 32)
Accepted flit rate average= 0.0112865
	minimum = 0.00546892 (at node 12)
	maximum = 0.0289682 (at node 7)
Injected packet length average = 1.5088
Accepted packet length average = 1.5088
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9088 (5 samples)
	minimum = 6 (5 samples)
	maximum = 55.8 (5 samples)
Network latency average = 11.5499 (5 samples)
	minimum = 6 (5 samples)
	maximum = 38 (5 samples)
Flit latency average = 10.8966 (5 samples)
	minimum = 6 (5 samples)
	maximum = 37.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0125721 (5 samples)
	minimum = 0.00871539 (5 samples)
	maximum = 0.0208257 (5 samples)
Accepted packet rate average = 0.0125721 (5 samples)
	minimum = 0.00871539 (5 samples)
	maximum = 0.0208257 (5 samples)
Injected flit rate average = 0.0190376 (5 samples)
	minimum = 0.00871539 (5 samples)
	maximum = 0.0399237 (5 samples)
Accepted flit rate average = 0.0190376 (5 samples)
	minimum = 0.0133119 (5 samples)
	maximum = 0.031566 (5 samples)
Injected packet size average = 1.51427 (5 samples)
Accepted packet size average = 1.51427 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 58 sec (718 sec)
gpgpu_simulation_rate = 8320 (inst/sec)
gpgpu_simulation_rate = 2064 (cycle/sec)
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1449
gpu_sim_insn = 1117092
gpu_ipc =     770.9399
gpu_tot_sim_cycle = 1705760
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.1570
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7802
partiton_reqs_in_parallel = 31878
partiton_reqs_in_parallel_total    = 7892001
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6454
partiton_reqs_in_parallel_util = 31878
partiton_reqs_in_parallel_util_total    = 7892001
gpu_sim_cycle_parition_util = 1449
gpu_tot_sim_cycle_parition_util    = 358731
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13397
L2_BW  =     204.0898 GB/Sec
L2_BW_total  =       0.9178 GB/Sec
gpu_total_sim_rate=9454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130191
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 146, 132, 146, 147, 381, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 302, 132, 132, 132, 250, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8666
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2438
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1342
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42445	W0_Idle:1537024	W0_Scoreboard:2095430	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 1346 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 1705759 
mrq_lat_table:1181 	71 	121 	269 	86 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11600 	2642 	26 	0 	512 	258 	1294 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8918 	361 	256 	262 	4391 	182 	63 	0 	0 	513 	258 	1293 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10396 	2263 	1509 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	114 	14 	0 	0 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         2         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         8        12         3         5         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         1         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         8         3         0         1         1         1 
dram[6]:         0         0         9         9         0        16        16         0         7         7         3         4         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8         9         4         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         3         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         4 
maximum service time to same row:
dram[0]:      1367      1267      4580     85186    110117    118017      1007      1007      1787      1025      1916     98092      1934      4533    126873      1793 
dram[1]:    249287    102673      4580    125734     11448     11448       971       974      1968     64579     14050     54277      3464         0      5494      4630 
dram[2]:    101061       775    241585      4584     11447     61363     64570     67924    165205       993     69896     73857      1719      5173      4113      2523 
dram[3]:    128618    249054    246196    117984    176156     11448       987     57705     64576      1674     71636     80409     84579     83422      4703      3771 
dram[4]:      2549      2462      4580    119686     11446     17134     57707       971    153618      1533    162782     46748    185993      6044      4082      3635 
dram[5]:      2708      3868      4580      4581     11447     11452     64573       982     50172    248862    244693     83758     84581      3440     14313      4839 
dram[6]:      2488      5027     79699      4581     11446     11449       994       967      5246    198139     48460     72491      1924      3471      2661    102718 
dram[7]:    250023      2612     66720      4581     11447     11452       987     32233     36565      2416    102152    131169      2176      4359      7174    244325 
dram[8]:     72156     11114     68230     69908     11446     11449       973      3422      3498    126716     49316     70780     95346      2500    248391    248304 
dram[9]:      3749     98612    243623    242431     11447     11452       981       973     46035      1513    247683    101296    244325    164862      1446      4013 
dram[10]:     61128     95072     93176      4584     11446     11449     64572       988      2271      2135     73816    246591      1429         0         0     92819 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.666667  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  4.333333  8.000000  1.625000  3.500000  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.571429  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.375000  2.857143  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  3.400000  3.500000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  3.750000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  2.500000 10.000000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  3.600000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2054/449 = 4.574610
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         8         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         6         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 334
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:       1697       514     14539     13830     41372     32324      2903      3021      2063      2587       580       674       409       609       733       419
dram[1]:        613       306     13523     24441     35936     36077      2703      2944      1702      2506      2213      1019       198    none         146       227
dram[2]:        611      2567     14485     19443     35944     32016      3201      6639      1475      2122       600       419       997       170       883       190
dram[3]:        383       701     14567     10617     33795     38177      2708      3552      2542      1429       539     12175      3352       402       796       710
dram[4]:        490       169     20919     11715     35938     37615      3011      2794      2925      1164       737       808       614       770       136       261
dram[5]:        169       169     23037     12133     32128     38136      3459      2658      1789      1437       528       391      8764       579       115       139
dram[6]:        144       169     20898     15722     36566     32554      2505      2860      1613      1720       567       805       193       212       392      3544
dram[7]:        607       441     11645     14570     35479     31659      2856      4572      2322      1255       519       510       494       230       884     61253
dram[8]:        769      2566     14338     12278     35449     35458      2675      2560      1694      2166       830       462      3714       170       380       205
dram[9]:        754      1449     13687     13703     31550     35596      2634      2886      3232      1767       694       478     46320      1018      1045       623
dram[10]:       8084     20195     18392     12244     29930     31610      3221      2965      1585      1167      1405       605       337    none      none       19646
maximum mf latency per bank:
dram[0]:        359       358     10601     16088     92670     10688       449       494       499       531       425       361       352       352       359       352
dram[1]:        358       341     10616    150727     10638     10698       455       496       501     17637     10421      8206       341         0       337       341
dram[2]:        341       352     10630     10636     10660     25891     14205     63900       474       530       359       359       359       341       359       341
dram[3]:        341       359     10613     10622     10689     10715       395     13452     15923       489       367     68984     32720       341      4165       352
dram[4]:        352       342     10613     10627     10670     27988     11622       449     32533       518       361       363       359       250       347       360
dram[5]:        341       342     10608     10621     10675     10724     15064       435       492       529       363       359     34230       358       347       347
dram[6]:        342       341     10613     10619     10641     10697       408       445       538       490       360       359       352       341       359     35087
dram[7]:        347       352     10607     10618     10641     10680       417     32461     11647       523       359       347       353       351       352    182894
dram[8]:        358     10558     24177     10616     10636     10691       460       455       514       492       362       359       347       346       250       341
dram[9]:        352       359     10603     10615     10651     10685       439       471      9457       489       346       347    182887       363       358       362
dram[10]:      60142     78126     60137     10612     10635     10675     12699       469       498       506      6492       360       352         0         0     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668107 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.001848
n_activity=2839 dram_eff=0.4354
bk0: 20a 668650i bk1: 16a 668681i bk2: 44a 668653i bk3: 48a 668553i bk4: 68a 668608i bk5: 72a 668454i bk6: 64a 668639i bk7: 64a 668480i bk8: 40a 668397i bk9: 28a 668423i bk10: 28a 668681i bk11: 36a 668631i bk12: 20a 668694i bk13: 20a 668647i bk14: 12a 668700i bk15: 16a 668696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00805032
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668075 n_act=37 n_pre=22 n_req=191 n_rd=624 n_write=35 bw_util=0.001971
n_activity=3057 dram_eff=0.4311
bk0: 36a 668607i bk1: 8a 668752i bk2: 48a 668631i bk3: 48a 668544i bk4: 68a 668582i bk5: 68a 668472i bk6: 68a 668608i bk7: 64a 668515i bk8: 44a 668444i bk9: 52a 668420i bk10: 44a 668517i bk11: 44a 668597i bk12: 16a 668707i bk13: 0a 668786i bk14: 8a 668729i bk15: 8a 668750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00697675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668042 n_act=46 n_pre=30 n_req=192 n_rd=644 n_write=31 bw_util=0.002019
n_activity=3355 dram_eff=0.4024
bk0: 8a 668746i bk1: 4a 668771i bk2: 48a 668593i bk3: 40a 668595i bk4: 68a 668552i bk5: 76a 668394i bk6: 68a 668588i bk7: 68a 668500i bk8: 56a 668332i bk9: 40a 668453i bk10: 52a 668508i bk11: 48a 668566i bk12: 28a 668597i bk13: 4a 668754i bk14: 12a 668696i bk15: 24a 668675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00617829
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668034 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.002054
n_activity=3353 dram_eff=0.4098
bk0: 8a 668749i bk1: 8a 668738i bk2: 52a 668588i bk3: 64a 668475i bk4: 68a 668577i bk5: 64a 668503i bk6: 64a 668627i bk7: 72a 668421i bk8: 52a 668358i bk9: 60a 668307i bk10: 44a 668540i bk11: 24a 668659i bk12: 24a 668641i bk13: 16a 668708i bk14: 24a 668649i bk15: 8a 668733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00615587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668048 n_act=46 n_pre=30 n_req=189 n_rd=640 n_write=29 bw_util=0.002001
n_activity=3256 dram_eff=0.4109
bk0: 20a 668674i bk1: 12a 668723i bk2: 40a 668673i bk3: 56a 668544i bk4: 68a 668588i bk5: 68a 668477i bk6: 72a 668617i bk7: 64a 668535i bk8: 64a 668245i bk9: 64a 668293i bk10: 40a 668563i bk11: 32a 668652i bk12: 8a 668725i bk13: 4a 668768i bk14: 12a 668716i bk15: 16a 668686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00571776
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668052 n_act=41 n_pre=25 n_req=192 n_rd=644 n_write=31 bw_util=0.002019
n_activity=3126 dram_eff=0.4319
bk0: 12a 668727i bk1: 12a 668733i bk2: 40a 668678i bk3: 56a 668533i bk4: 72a 668539i bk5: 64a 668500i bk6: 64a 668639i bk7: 64a 668518i bk8: 52a 668347i bk9: 60a 668391i bk10: 48a 668584i bk11: 48a 668499i bk12: 8a 668743i bk13: 16a 668678i bk14: 8a 668726i bk15: 20a 668675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0058314
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668016 n_act=46 n_pre=30 n_req=203 n_rd=664 n_write=37 bw_util=0.002096
n_activity=3421 dram_eff=0.4098
bk0: 16a 668701i bk1: 8a 668749i bk2: 40a 668673i bk3: 52a 668532i bk4: 64a 668614i bk5: 68a 668482i bk6: 68a 668585i bk7: 64a 668475i bk8: 48a 668449i bk9: 52a 668331i bk10: 52a 668523i bk11: 36a 668577i bk12: 32a 668623i bk13: 12a 668712i bk14: 28a 668641i bk15: 24a 668602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0067734
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668089 n_act=38 n_pre=22 n_req=182 n_rd=616 n_write=28 bw_util=0.001926
n_activity=2973 dram_eff=0.4332
bk0: 16a 668682i bk1: 12a 668716i bk2: 56a 668589i bk3: 52a 668545i bk4: 64a 668617i bk5: 68a 668484i bk6: 64a 668617i bk7: 72a 668452i bk8: 64a 668413i bk9: 56a 668334i bk10: 32a 668667i bk11: 24a 668650i bk12: 12a 668712i bk13: 8a 668726i bk14: 8a 668733i bk15: 8a 668733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00618727
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668081 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.00195
n_activity=2930 dram_eff=0.4451
bk0: 16a 668690i bk1: 12a 668714i bk2: 56a 668554i bk3: 56a 668546i bk4: 64a 668619i bk5: 64a 668507i bk6: 68a 668600i bk7: 68a 668463i bk8: 48a 668485i bk9: 36a 668458i bk10: 36a 668612i bk11: 36a 668574i bk12: 20a 668648i bk13: 12a 668713i bk14: 4a 668771i bk15: 20a 668696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00501201
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668154 n_act=36 n_pre=20 n_req=160 n_rd=564 n_write=19 bw_util=0.001743
n_activity=2488 dram_eff=0.4686
bk0: 8a 668730i bk1: 8a 668732i bk2: 52a 668616i bk3: 52a 668562i bk4: 68a 668589i bk5: 64a 668519i bk6: 68a 668575i bk7: 64a 668482i bk8: 36a 668525i bk9: 36a 668461i bk10: 12a 668761i bk11: 36a 668665i bk12: 12a 668703i bk13: 20a 668643i bk14: 12a 668698i bk15: 16a 668675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00517798
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=668793 n_nop=668084 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.001947
n_activity=2940 dram_eff=0.4429
bk0: 20a 668658i bk1: 12a 668704i bk2: 52a 668632i bk3: 56a 668547i bk4: 72a 668528i bk5: 68a 668464i bk6: 68a 668585i bk7: 64a 668497i bk8: 48a 668443i bk9: 52a 668389i bk10: 28a 668668i bk11: 40a 668618i bk12: 24a 668652i bk13: 0a 668785i bk14: 0a 668788i bk15: 16a 668680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00497912

========= L2 cache stats =========
L2_cache_bank[0]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[7]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 721, Miss = 76, Miss_rate = 0.105, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 734, Miss = 87, Miss_rate = 0.119, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1052, Miss = 78, Miss_rate = 0.074, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16517
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3190
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31535
icnt_total_pkts_simt_to_mem=18568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.9582
	minimum = 6
	maximum = 321
Network latency average = 16.7388
	minimum = 6
	maximum = 253
Slowest packet = 29544
Flit latency average = 17.4642
	minimum = 6
	maximum = 252
Slowest flit = 44688
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0430939
	minimum = 0.0303867 (at node 0)
	maximum = 0.139503 (at node 44)
Accepted packet rate average = 0.0430939
	minimum = 0.0303867 (at node 0)
	maximum = 0.139503 (at node 44)
Injected flit rate average = 0.0646409
	minimum = 0.038674 (at node 0)
	maximum = 0.172652 (at node 44)
Accepted flit rate average= 0.0646409
	minimum = 0.051105 (at node 45)
	maximum = 0.245856 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.417 (6 samples)
	minimum = 6 (6 samples)
	maximum = 100 (6 samples)
Network latency average = 12.4147 (6 samples)
	minimum = 6 (6 samples)
	maximum = 73.8333 (6 samples)
Flit latency average = 11.9912 (6 samples)
	minimum = 6 (6 samples)
	maximum = 73 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0176591 (6 samples)
	minimum = 0.0123273 (6 samples)
	maximum = 0.0406052 (6 samples)
Accepted packet rate average = 0.0176591 (6 samples)
	minimum = 0.0123273 (6 samples)
	maximum = 0.0406052 (6 samples)
Injected flit rate average = 0.0266381 (6 samples)
	minimum = 0.0137085 (6 samples)
	maximum = 0.0620451 (6 samples)
Accepted flit rate average = 0.0266381 (6 samples)
	minimum = 0.0196108 (6 samples)
	maximum = 0.0672811 (6 samples)
Injected packet size average = 1.50847 (6 samples)
Accepted packet size average = 1.50847 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 30 sec (750 sec)
gpgpu_simulation_rate = 9454 (inst/sec)
gpgpu_simulation_rate = 2274 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11669
gpu_sim_insn = 1294722
gpu_ipc =     110.9540
gpu_tot_sim_cycle = 1944651
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.3121
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7802
partiton_reqs_in_parallel = 256718
partiton_reqs_in_parallel_total    = 7923879
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2067
partiton_reqs_in_parallel_util = 256718
partiton_reqs_in_parallel_util_total    = 7923879
gpu_sim_cycle_parition_util = 11669
gpu_tot_sim_cycle_parition_util    = 360180
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 16221
partiton_replys_in_parallel_total    = 16517
L2_BW  =     131.7586 GB/Sec
L2_BW_total  =       1.5957 GB/Sec
gpu_total_sim_rate=9539

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177806
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 155, 154, 155, 169, 155, 169, 170, 404, 155, 155, 155, 155, 155, 534, 155, 178, 178, 193, 178, 178, 531, 178, 178, 178, 178, 426, 178, 178, 193, 178, 178, 155, 155, 456, 155, 155, 155, 155, 155, 155, 469, 155, 155, 155, 273, 155, 155, 155, 155, 155, 155, 378, 155, 155, 155, 170, 155, 155, 155, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9345
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1342
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48806	W0_Idle:1590675	W0_Scoreboard:2480375	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 735 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 1944650 
mrq_lat_table:3624 	108 	213 	576 	147 	220 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26510 	3950 	26 	0 	512 	258 	1294 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23130 	416 	256 	262 	6345 	182 	63 	0 	0 	513 	258 	1293 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22507 	2394 	1511 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	138 	14 	0 	0 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         8        10         4         3         8 
dram[1]:        13         4         8         8        16        16        16        16         8        12         3         5         8         1         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         4         8         8         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         6         8         8         8         6 
dram[4]:         8        13         9        11        16        16        17        16         6         8        11         8        10         1        12         9 
dram[5]:         6         6         9        10        16        16        17        16         9         6         8        10         4         4        14         8 
dram[6]:        15         4        16         9        16        16        16        16         7         7        13         6        14         4        10         8 
dram[7]:         4        20        11         9        16        16        16        16         9         9         4         8        10         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         8         8         6         1        10 
dram[9]:         2        13         9         9        16        16        16        16        15         8        14         8         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         6         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1367      1267      4580     85186    110117    118017      1007      1007      1826      1403      1916     98092      3821      4533    126873      1981 
dram[1]:    249287    102673      4580    125734     11448     11448       971       974      1968     64579     14050     54277      3464      1242      5494      4630 
dram[2]:    101061       775    241585      4584     11447     61363     64570     67924    165205       993     69896     73857      5361      5173      4113      2523 
dram[3]:    128618    249054    246196    117984    176156     11448       987     57705     64576      1674     71636     80409     84579     83422      4703      3788 
dram[4]:      2549      4269      4580    119686     11446     17134     57707       971    153618      2339    162782     46748    185993      6044      4082      3635 
dram[5]:      2708      3868      4580      4581     11447     11452     64573       982     50172    248862    244693     83758     84581      3440     14313      4839 
dram[6]:      3058      5027     79699      4581     11446     11449       994      3432      5246    198139     48460     72491      1924      3471      5210    102718 
dram[7]:    250023      7470     66720      4581     11447     11452       987     32233     36565      2416    102152    131169      2368      4359      7174    244325 
dram[8]:     72156     11114     68230     69908     11446     11449       973      3422      3498    126716     49316     70780     95346      2500    248391    248304 
dram[9]:      3749     98612    243623    242431     11447     11452       981       973     46035      1513    247683    101296    244325    164862      1621      4013 
dram[10]:     61128     95072     93176      4584     11446     11449     64572       988      2271      2135     73816    246591      1429       803      1217     92819 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  3.555556  2.916667  3.111111  2.533333  3.285714  6.500000  4.000000  3.125000 
dram[1]:  5.000000  3.800000  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  3.090909  5.166667  2.235294  3.500000  5.500000  3.750000  5.400000  5.166667 
dram[2]:  4.200000  5.400000  4.000000  5.000000  5.250000  4.000000  5.000000  4.000000  2.909091  3.700000  2.200000  3.416667  2.555556  6.200000  4.200000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.083333  2.400000  3.875000  4.000000  4.142857  2.111111 
dram[4]:  3.375000  3.571429  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.384615  3.300000  2.466667  4.125000  2.428571  4.000000  3.375000  3.181818 
dram[5]:  5.000000  2.333333  5.666667  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.916667  2.916667  2.166667  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.400000  5.400000  5.500000  5.333333  5.500000  5.200000  4.200000  4.000000  2.187500  2.545455  2.588235  2.375000  3.571429  4.800000  3.625000  3.100000 
dram[7]:  4.833333  4.142857  4.888889  4.625000  5.750000  4.800000  5.000000  5.500000  4.500000  2.769231  2.285714  2.615385  2.777778  5.600000  2.545455  5.400000 
dram[8]:  4.000000  4.166667  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.222222  5.600000  7.000000  6.000000  6.200000 
dram[9]:  4.714286  3.142857  5.714286  5.250000  4.000000  3.000000  8.500000  8.500000  4.000000  3.333333  3.153846  3.076923  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  4.200000  4.000000  3.500000  3.076923  2.142857  6.250000  6.800000  7.000000  3.571429 
average row locality = 5000/1278 = 3.912363
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        12         9        12        12        10 
dram[1]:        13         8        11         8         1         2         0         0         7         7        10        10        10         6        11        14 
dram[2]:         9        11        10        12         1         2         1         0         7         9        13        13         8        14         9        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        11         8        12        11        11         5 
dram[4]:        11        11        11        14         0         3         1         0         5         7         9        10         6        12        11        13 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        14        13         9        10         1         3         0         0         6         5        13        10        10        10         9        12 
dram[7]:        14        12        13        12         2         3         0         0         5         9        10        10         9        11         9        12 
dram[8]:        10         9        12        11         2         1         0         0         7         6         8         9        15        13        11        14 
dram[9]:        14         9        13        14         2         1         0         0         3         7        11        13        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         7        11        15         9        10 
total reads: 1394
min_bank_accesses = 0!
chip skew: 138/118 = 1.17
average mf latency per bank:
dram[0]:        734       685      6070      6964     27808     24234      2929      3282      1092      1131       634       693       654       464       521       528
dram[1]:        731       455      7297     13650     28437     22616      2874      3006      1259      1795      1203       871       584       373       481       518
dram[2]:        519       526      7269      6616     29625     27231      3248      6299      1258      1031       876       588       840       578       432       442
dram[3]:        344       424      7300      6441     25873     27311      3067      3588      1548      1486       738      2592      1693       619       795      1040
dram[4]:        656       529      7360      6433     34543     24266      3410      3040      2247      1360       868       462       510       517       313       569
dram[5]:        540       743      7176      6356     24997     28599      3726      2962      1316      1231       825       666      1945       430       398       642
dram[6]:        411       306      7471      7761     27388     23229      2802      2981      1330      1351       792       798       748       475       866      1820
dram[7]:        551       483      5902      6702     25316     24436      3013      4353      1828      1097       618       604       666       667       677      7205
dram[8]:        591      1196      7237      7548     28895     29043      2807      2945      1132      1374       686       771      2385       382       359       475
dram[9]:        393       590      6287      6068     24350     21889      3136      3265      1655      1100       701       573      5603       616       521       696
dram[10]:       2866      3331      9121      7030     24404     27680      3492      2807      1070      1262       681       841       592       285       564      5909
maximum mf latency per bank:
dram[0]:        360       361     10601     16088     92670     10688       449       494       499       531       425       361       362       353       359       360
dram[1]:        370       359     10616    150727     10638     10698       455       496       501     17637     10421      8206       359       362       368       363
dram[2]:        383       369     10630     10636     10660     25891     14205     63900       474       530       364       359       359       359       359       359
dram[3]:        359       359     10613     10622     10689     10715       395     13452     15923       489       367     68984     32720       363      4165       362
dram[4]:        359       367     10613     10627     10670     27988     11622       449     32533       518       361       363       359       361       360       360
dram[5]:        369       359     10608     10621     10675     10724     15064       435       492       529       367       359     34230       361       359       367
dram[6]:        373       372     10613     10619     10641     10697       408       445       538       490       378       363       360       359       361     35087
dram[7]:        360       371     10607     10618     10641     10680       417     32461     11647       523       359       358       361       361       360    182894
dram[8]:        360     10558     24177     10616     10636     10691       460       455       514       492       362       365       358       359       359       359
dram[9]:        365       359     10603     10615     10651     10685       439       471      9457       489       382       376    182887       363       358       371
dram[10]:      60142     78126     60137     10612     10635     10675     12699       469       498       506      6492       361       360       362       366     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688776 n_act=116 n_pre=100 n_req=459 n_rd=1344 n_write=123 bw_util=0.004249
n_activity=7750 dram_eff=0.3786
bk0: 84a 689926i bk1: 68a 690032i bk2: 96a 689980i bk3: 80a 690044i bk4: 96a 690109i bk5: 92a 690018i bk6: 84a 690184i bk7: 84a 690046i bk8: 104a 689710i bk9: 112a 689549i bk10: 88a 690019i bk11: 104a 689736i bk12: 56a 690027i bk13: 56a 690055i bk14: 80a 689947i bk15: 60a 690023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00915768
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688901 n_act=104 n_pre=88 n_req=430 n_rd=1248 n_write=118 bw_util=0.003957
n_activity=7047 dram_eff=0.3877
bk0: 68a 690052i bk1: 44a 690178i bk2: 84a 690077i bk3: 80a 689941i bk4: 84a 690152i bk5: 104a 689938i bk6: 76a 690200i bk7: 76a 690096i bk8: 108a 689715i bk9: 96a 689852i bk10: 112a 689748i bk11: 100a 689847i bk12: 48a 690158i bk13: 36a 690207i bk14: 64a 690018i bk15: 68a 690036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00771805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688803 n_act=120 n_pre=104 n_req=457 n_rd=1300 n_write=132 bw_util=0.004148
n_activity=8032 dram_eff=0.3566
bk0: 48a 690086i bk1: 64a 690078i bk2: 88a 689989i bk3: 92a 689954i bk4: 80a 690134i bk5: 88a 689992i bk6: 76a 690194i bk7: 80a 690080i bk8: 100a 689715i bk9: 112a 689594i bk10: 124a 689581i bk11: 112a 689819i bk12: 60a 690005i bk13: 68a 690039i bk14: 48a 690125i bk15: 60a 690128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00741246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688800 n_act=117 n_pre=101 n_req=454 n_rd=1316 n_write=125 bw_util=0.004174
n_activity=7890 dram_eff=0.3653
bk0: 48a 690181i bk1: 60a 690056i bk2: 92a 689997i bk3: 104a 689861i bk4: 84a 690086i bk5: 84a 690018i bk6: 72a 690257i bk7: 84a 689998i bk8: 108a 689671i bk9: 92a 689722i bk10: 104a 689870i bk11: 112a 689793i bk12: 76a 689990i bk13: 68a 690028i bk14: 72a 690012i bk15: 56a 690092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00701997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688829 n_act=117 n_pre=101 n_req=446 n_rd=1288 n_write=124 bw_util=0.00409
n_activity=8020 dram_eff=0.3521
bk0: 64a 689997i bk1: 56a 690054i bk2: 88a 690008i bk3: 100a 689901i bk4: 72a 690240i bk5: 96a 689949i bk6: 72a 690288i bk7: 68a 690183i bk8: 104a 689686i bk9: 104a 689777i bk10: 112a 689799i bk11: 92a 689980i bk12: 44a 690119i bk13: 64a 690011i bk14: 64a 690022i bk15: 88a 689845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00652609
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688820 n_act=117 n_pre=101 n_req=446 n_rd=1300 n_write=121 bw_util=0.004116
n_activity=7891 dram_eff=0.3602
bk0: 72a 689950i bk1: 36a 690208i bk2: 96a 690026i bk3: 104a 689871i bk4: 88a 690066i bk5: 84a 690050i bk6: 68a 690268i bk7: 76a 690099i bk8: 92a 689767i bk9: 112a 689743i bk10: 112a 689862i bk11: 108a 689669i bk12: 48a 690124i bk13: 72a 689993i bk14: 56a 690052i bk15: 76a 690009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00693886
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688740 n_act=131 n_pre=115 n_req=462 n_rd=1348 n_write=125 bw_util=0.004267
n_activity=7989 dram_eff=0.3688
bk0: 52a 690053i bk1: 56a 690123i bk2: 96a 690019i bk3: 88a 689895i bk4: 84a 690135i bk5: 92a 689950i bk6: 84a 690163i bk7: 80a 690014i bk8: 116a 689666i bk9: 92a 689731i bk10: 124a 689620i bk11: 112a 689678i bk12: 60a 690025i bk13: 56a 690085i bk14: 80a 689997i bk15: 76a 689899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00815979
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688762 n_act=123 n_pre=107 n_req=465 n_rd=1336 n_write=131 bw_util=0.004249
n_activity=7867 dram_eff=0.373
bk0: 60a 689967i bk1: 68a 689967i bk2: 124a 689800i bk3: 100a 689785i bk4: 84a 690143i bk5: 84a 690025i bk6: 80a 690168i bk7: 88a 690037i bk8: 88a 689889i bk9: 108a 689627i bk10: 88a 689849i bk11: 96a 689879i bk12: 64a 690011i bk13: 68a 690016i bk14: 76a 689958i bk15: 60a 690086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00731687
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688889 n_act=109 n_pre=93 n_req=438 n_rd=1240 n_write=128 bw_util=0.003963
n_activity=7530 dram_eff=0.3633
bk0: 56a 690117i bk1: 64a 690116i bk2: 104a 689786i bk3: 88a 689990i bk4: 72a 690222i bk5: 76a 690075i bk6: 76a 690232i bk7: 80a 690041i bk8: 92a 689868i bk9: 88a 689791i bk10: 88a 689960i bk11: 124a 689638i bk12: 52a 690093i bk13: 60a 690049i bk14: 52a 690112i bk15: 68a 690002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0058729
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0xc02c3f00, atomic=0 1 entries : 0x7f2559d253f0 :  mf: uid=326045, sid17:w09, part=9, addr=0xc02c3f60, load , size=32, unknown  status = IN_PARTITION_DRAM (1944650), 

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688701 n_act=119 n_pre=103 n_req=488 n_rd=1398 n_write=138 bw_util=0.004449
n_activity=7844 dram_eff=0.3916
bk0: 76a 689911i bk1: 52a 690062i bk2: 108a 689908i bk3: 112a 689816i bk4: 88a 690107i bk5: 104a 689877i bk6: 68a 690233i bk7: 68a 690127i bk8: 84a 689975i bk9: 92a 689763i bk10: 120a 689711i bk11: 108a 689703i bk12: 90a 689953i bk13: 84a 689873i bk14: 64a 690011i bk15: 80a 689938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00675782
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690459 n_nop=688830 n_act=106 n_pre=90 n_req=455 n_rd=1304 n_write=129 bw_util=0.004151
n_activity=7448 dram_eff=0.3848
bk0: 64a 690083i bk1: 64a 690032i bk2: 96a 690001i bk3: 96a 689971i bk4: 92a 690082i bk5: 76a 690060i bk6: 72a 690222i bk7: 84a 690023i bk8: 108a 689732i bk9: 112a 689707i bk10: 108a 689790i bk11: 92a 689856i bk12: 56a 690105i bk13: 76a 689966i bk14: 48a 690176i bk15: 60a 690021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00577876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[6]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 148, Miss_rate = 0.092, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[18]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3264
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3065
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.13849
	minimum = 6
	maximum = 31
Network latency average = 7.13242
	minimum = 6
	maximum = 26
Slowest packet = 33682
Flit latency average = 6.62133
	minimum = 6
	maximum = 25
Slowest flit = 50855
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0278031
	minimum = 0.0158547 (at node 12)
	maximum = 0.0413078 (at node 40)
Accepted packet rate average = 0.0278031
	minimum = 0.0158547 (at node 12)
	maximum = 0.0413078 (at node 40)
Injected flit rate average = 0.0421708
	minimum = 0.0192827 (at node 12)
	maximum = 0.0755881 (at node 40)
Accepted flit rate average= 0.0421708
	minimum = 0.0284098 (at node 12)
	maximum = 0.0687749 (at node 23)
Injected packet length average = 1.51677
Accepted packet length average = 1.51677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0915 (7 samples)
	minimum = 6 (7 samples)
	maximum = 90.1429 (7 samples)
Network latency average = 11.6601 (7 samples)
	minimum = 6 (7 samples)
	maximum = 67 (7 samples)
Flit latency average = 11.2241 (7 samples)
	minimum = 6 (7 samples)
	maximum = 66.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0191082 (7 samples)
	minimum = 0.0128312 (7 samples)
	maximum = 0.0407056 (7 samples)
Accepted packet rate average = 0.0191082 (7 samples)
	minimum = 0.0128312 (7 samples)
	maximum = 0.0407056 (7 samples)
Injected flit rate average = 0.0288571 (7 samples)
	minimum = 0.0145048 (7 samples)
	maximum = 0.0639798 (7 samples)
Accepted flit rate average = 0.0288571 (7 samples)
	minimum = 0.0208678 (7 samples)
	maximum = 0.0674945 (7 samples)
Injected packet size average = 1.51019 (7 samples)
Accepted packet size average = 1.51019 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 39 sec (879 sec)
gpgpu_simulation_rate = 9539 (inst/sec)
gpgpu_simulation_rate = 2212 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2883
gpu_sim_insn = 1132352
gpu_ipc =     392.7686
gpu_tot_sim_cycle = 2169684
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.3868
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7814
partiton_reqs_in_parallel = 63426
partiton_reqs_in_parallel_total    = 8180597
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7996
partiton_reqs_in_parallel_util = 63426
partiton_reqs_in_parallel_util_total    = 8180597
gpu_sim_cycle_parition_util = 2883
gpu_tot_sim_cycle_parition_util    = 371849
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     224.3517 GB/Sec
L2_BW_total  =       1.7283 GB/Sec
gpu_total_sim_rate=10190

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0263
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
176, 176, 175, 191, 205, 176, 205, 206, 440, 191, 191, 191, 191, 176, 570, 191, 214, 214, 229, 199, 214, 552, 214, 199, 214, 214, 447, 199, 199, 214, 199, 214, 191, 176, 492, 191, 191, 191, 176, 176, 191, 490, 176, 176, 176, 309, 176, 191, 191, 191, 191, 191, 414, 191, 191, 176, 206, 176, 191, 176, 191, 191, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43113
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1461
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:106468	W0_Idle:1627023	W0_Scoreboard:2492511	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 646 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 2169683 
mrq_lat_table:3624 	108 	213 	576 	147 	220 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32736 	4545 	29 	0 	512 	258 	1294 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25008 	727 	548 	1462 	8777 	870 	86 	0 	0 	513 	258 	1293 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24196 	2750 	1514 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	4776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	144 	14 	0 	0 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         8        10         4         3         8 
dram[1]:        13         4         8         8        16        16        16        16         8        12         3         5         8         1         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         4         8         8         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         6         8         8         8         6 
dram[4]:         8        13         9        11        16        16        17        16         6         8        11         8        10         1        12         9 
dram[5]:         6         6         9        10        16        16        17        16         9         6         8        10         4         4        14         8 
dram[6]:        15         4        16         9        16        16        16        16         7         7        13         6        14         4        10         8 
dram[7]:         4        20        11         9        16        16        16        16         9         9         4         8        10         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         8         8         6         1        10 
dram[9]:         2        13         9         9        16        16        16        16        15         8        14         8         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         6         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1367      1267      4580     85186    110117    118017      1007      1007      1826      1403      1916     98092      3821      4533    126873      1981 
dram[1]:    249287    102673      4580    125734     11448     11448       971       974      1968     64579     14050     54277      3464      1242      5494      4630 
dram[2]:    101061       775    241585      4584     11447     61363     64570     67924    165205       993     69896     73857      5361      5173      4113      2523 
dram[3]:    128618    249054    246196    117984    176156     11448       987     57705     64576      1674     71636     80409     84579     83422      4703      3788 
dram[4]:      2549      4269      4580    119686     11446     17134     57707       971    153618      2339    162782     46748    185993      6044      4082      3635 
dram[5]:      2708      3868      4580      4581     11447     11452     64573       982     50172    248862    244693     83758     84581      3440     14313      4839 
dram[6]:      3058      5027     79699      4581     11446     11449       994      3432      5246    198139     48460     72491      1924      3471      5210    102718 
dram[7]:    250023      7470     66720      4581     11447     11452       987     32233     36565      2416    102152    131169      2368      4359      7174    244325 
dram[8]:     72156     11114     68230     69908     11446     11449       973      3422      3498    126716     49316     70780     95346      2500    248391    248304 
dram[9]:      3749     98612    243623    242431     11447     11452       981       973     46035      1513    247683    101296    244325    164862      1621      4013 
dram[10]:     61128     95072     93176      4584     11446     11449     64572       988      2271      2135     73816    246591      1429       803      1217     92819 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  3.555556  2.916667  3.111111  2.533333  3.285714  6.500000  4.000000  3.125000 
dram[1]:  5.000000  3.800000  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  3.090909  5.166667  2.235294  3.500000  5.500000  3.750000  5.400000  5.166667 
dram[2]:  4.200000  5.400000  4.000000  5.000000  5.250000  4.000000  5.000000  4.000000  2.909091  3.700000  2.200000  3.416667  2.555556  6.200000  4.200000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.083333  2.400000  3.875000  4.000000  4.142857  2.111111 
dram[4]:  3.375000  3.571429  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.384615  3.300000  2.466667  4.125000  2.428571  4.000000  3.375000  3.181818 
dram[5]:  5.000000  2.333333  5.666667  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.916667  2.916667  2.166667  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.400000  5.400000  5.500000  5.333333  5.500000  5.200000  4.200000  4.000000  2.187500  2.545455  2.588235  2.375000  3.571429  4.800000  3.625000  3.100000 
dram[7]:  4.833333  4.142857  4.888889  4.625000  5.750000  4.800000  5.000000  5.500000  4.500000  2.769231  2.285714  2.615385  2.777778  5.600000  2.545455  5.400000 
dram[8]:  4.000000  4.166667  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.222222  5.600000  7.000000  6.000000  6.200000 
dram[9]:  4.714286  3.142857  5.714286  5.250000  4.000000  3.000000  8.500000  8.500000  4.000000  3.333333  3.153846  3.076923  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  4.200000  4.000000  3.500000  3.076923  2.142857  6.250000  6.800000  7.000000  3.571429 
average row locality = 5000/1278 = 3.912363
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        12         9        12        12        10 
dram[1]:        13         8        11         8         1         2         0         0         7         7        10        10        10         6        11        14 
dram[2]:         9        11        10        12         1         2         1         0         7         9        13        13         8        14         9        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        11         8        12        11        11         5 
dram[4]:        11        11        11        14         0         3         1         0         5         7         9        10         6        12        11        13 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        14        13         9        10         1         3         0         0         6         5        13        10        10        10         9        12 
dram[7]:        14        12        13        12         2         3         0         0         5         9        10        10         9        11         9        12 
dram[8]:        10         9        12        11         2         1         0         0         7         6         8         9        15        13        11        14 
dram[9]:        14         9        13        14         2         1         0         0         3         7        11        13        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         7        11        15         9        10 
total reads: 1394
min_bank_accesses = 0!
chip skew: 138/118 = 1.17
average mf latency per bank:
dram[0]:        734       685      6131      7062     28108     24586      3748      4139      1446      1502       871       867       654       464       521       528
dram[1]:        731       455      7388     13761     28826     22901      3742      3894      1631      2111      1358      1045       584       373       481       518
dram[2]:        519       526      7365      6725     29920     27586      3998      7153      1608      1315      1003       735       840       578       432       442
dram[3]:        344       424      7429      6550     26174     27577      4026      4314      1834      1972       934      2781      1693       619       795      1040
dram[4]:        656       529      7461      6551     34994     24581      4324      4031      2608      1744      1029       593       510       517       313       569
dram[5]:        540       743      7266      6474     25336     28973      4676      3936      1663      1554       942       798      1945       430       398       642
dram[6]:        411       306      7603      7852     27755     23598      3644      3799      1612      1726       929       977       748       475       866      1820
dram[7]:        551       483      5971      6792     25663     24779      3866      5201      2251      1415       794       774       666       667       677      7205
dram[8]:        591      1196      7326      7675     29464     29591      3721      3874      1547      1809       882       934     11818       382       359       475
dram[9]:        393       590      6378      6169     24768     22169      4134      4258      2147      1451       836       701      5603       616       521       696
dram[10]:       2866      3331      9209      7141     24668     28058      4379      3584      1379      1601       830      1067       592       285       564      5909
maximum mf latency per bank:
dram[0]:        360       361     10601     16088     92670     10688       449       494       499       531       425       361       362       353       359       360
dram[1]:        370       359     10616    150727     10638     10698       455       496       501     17637     10421      8206       359       362       368       363
dram[2]:        383       369     10630     10636     10660     25891     14205     63900       474       530       364       359       359       359       359       359
dram[3]:        359       359     10613     10622     10689     10715       395     13452     15923       489       367     68984     32720       363      4165       362
dram[4]:        359       367     10613     10627     10670     27988     11622       449     32533       518       361       363       359       361       360       360
dram[5]:        369       359     10608     10621     10675     10724     15064       435       492       529       367       359     34230       361       359       367
dram[6]:        373       372     10613     10619     10641     10697       408       445       538       490       378       363       360       359       361     35087
dram[7]:        360       371     10607     10618     10641     10680       417     32461     11647       523       359       358       361       361       360    182894
dram[8]:        360     10558     24177     10616     10636     10691       460       455       514       492       362       365       370       359       359       359
dram[9]:        365       359     10603     10615     10651     10685       439       471      9457       489       382       376    182887       363       358       371
dram[10]:      60142     78126     60137     10612     10635     10675     12699       469       498       506      6492       361       360       362       366     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694128 n_act=116 n_pre=100 n_req=459 n_rd=1344 n_write=123 bw_util=0.004217
n_activity=7750 dram_eff=0.3786
bk0: 84a 695278i bk1: 68a 695384i bk2: 96a 695332i bk3: 80a 695396i bk4: 96a 695461i bk5: 92a 695370i bk6: 84a 695536i bk7: 84a 695398i bk8: 104a 695062i bk9: 112a 694901i bk10: 88a 695371i bk11: 104a 695088i bk12: 56a 695379i bk13: 56a 695407i bk14: 80a 695299i bk15: 60a 695375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00908724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694253 n_act=104 n_pre=88 n_req=430 n_rd=1248 n_write=118 bw_util=0.003926
n_activity=7047 dram_eff=0.3877
bk0: 68a 695404i bk1: 44a 695530i bk2: 84a 695429i bk3: 80a 695293i bk4: 84a 695504i bk5: 104a 695290i bk6: 76a 695552i bk7: 76a 695448i bk8: 108a 695067i bk9: 96a 695204i bk10: 112a 695100i bk11: 100a 695199i bk12: 48a 695510i bk13: 36a 695559i bk14: 64a 695370i bk15: 68a 695388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00765869
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694155 n_act=120 n_pre=104 n_req=457 n_rd=1300 n_write=132 bw_util=0.004116
n_activity=8032 dram_eff=0.3566
bk0: 48a 695438i bk1: 64a 695430i bk2: 88a 695341i bk3: 92a 695306i bk4: 80a 695486i bk5: 88a 695344i bk6: 76a 695546i bk7: 80a 695432i bk8: 100a 695067i bk9: 112a 694946i bk10: 124a 694933i bk11: 112a 695171i bk12: 60a 695357i bk13: 68a 695391i bk14: 48a 695477i bk15: 60a 695480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00735545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694152 n_act=117 n_pre=101 n_req=454 n_rd=1316 n_write=125 bw_util=0.004142
n_activity=7890 dram_eff=0.3653
bk0: 48a 695533i bk1: 60a 695408i bk2: 92a 695349i bk3: 104a 695213i bk4: 84a 695438i bk5: 84a 695370i bk6: 72a 695609i bk7: 84a 695350i bk8: 108a 695023i bk9: 92a 695074i bk10: 104a 695222i bk11: 112a 695145i bk12: 76a 695342i bk13: 68a 695380i bk14: 72a 695364i bk15: 56a 695444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00696597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694181 n_act=117 n_pre=101 n_req=446 n_rd=1288 n_write=124 bw_util=0.004059
n_activity=8020 dram_eff=0.3521
bk0: 64a 695349i bk1: 56a 695406i bk2: 88a 695360i bk3: 100a 695253i bk4: 72a 695592i bk5: 96a 695301i bk6: 72a 695640i bk7: 68a 695535i bk8: 104a 695038i bk9: 104a 695129i bk10: 112a 695151i bk11: 92a 695332i bk12: 44a 695471i bk13: 64a 695363i bk14: 64a 695374i bk15: 88a 695197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0064759
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694172 n_act=117 n_pre=101 n_req=446 n_rd=1300 n_write=121 bw_util=0.004084
n_activity=7891 dram_eff=0.3602
bk0: 72a 695302i bk1: 36a 695560i bk2: 96a 695378i bk3: 104a 695223i bk4: 88a 695418i bk5: 84a 695402i bk6: 68a 695620i bk7: 76a 695451i bk8: 92a 695119i bk9: 112a 695095i bk10: 112a 695214i bk11: 108a 695021i bk12: 48a 695476i bk13: 72a 695345i bk14: 56a 695404i bk15: 76a 695361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00688549
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694092 n_act=131 n_pre=115 n_req=462 n_rd=1348 n_write=125 bw_util=0.004234
n_activity=7989 dram_eff=0.3688
bk0: 52a 695405i bk1: 56a 695475i bk2: 96a 695371i bk3: 88a 695247i bk4: 84a 695487i bk5: 92a 695302i bk6: 84a 695515i bk7: 80a 695366i bk8: 116a 695018i bk9: 92a 695083i bk10: 124a 694972i bk11: 112a 695030i bk12: 60a 695377i bk13: 56a 695437i bk14: 80a 695349i bk15: 76a 695251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00809703
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694114 n_act=123 n_pre=107 n_req=465 n_rd=1336 n_write=131 bw_util=0.004217
n_activity=7867 dram_eff=0.373
bk0: 60a 695319i bk1: 68a 695319i bk2: 124a 695152i bk3: 100a 695137i bk4: 84a 695495i bk5: 84a 695377i bk6: 80a 695520i bk7: 88a 695389i bk8: 88a 695241i bk9: 108a 694979i bk10: 88a 695201i bk11: 96a 695231i bk12: 64a 695363i bk13: 68a 695368i bk14: 76a 695310i bk15: 60a 695438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00726059
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694241 n_act=109 n_pre=93 n_req=438 n_rd=1240 n_write=128 bw_util=0.003932
n_activity=7530 dram_eff=0.3633
bk0: 56a 695469i bk1: 64a 695468i bk2: 104a 695138i bk3: 88a 695342i bk4: 72a 695574i bk5: 76a 695427i bk6: 76a 695584i bk7: 80a 695393i bk8: 92a 695220i bk9: 88a 695143i bk10: 88a 695312i bk11: 124a 694990i bk12: 52a 695445i bk13: 60a 695401i bk14: 52a 695464i bk15: 68a 695354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00582773
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694051 n_act=119 n_pre=103 n_req=488 n_rd=1400 n_write=138 bw_util=0.004421
n_activity=7858 dram_eff=0.3914
bk0: 76a 695263i bk1: 52a 695414i bk2: 108a 695260i bk3: 112a 695168i bk4: 88a 695459i bk5: 104a 695229i bk6: 68a 695585i bk7: 68a 695479i bk8: 84a 695327i bk9: 92a 695115i bk10: 120a 695063i bk11: 108a 695055i bk12: 92a 695302i bk13: 84a 695225i bk14: 64a 695363i bk15: 80a 695290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00670584
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695811 n_nop=694182 n_act=106 n_pre=90 n_req=455 n_rd=1304 n_write=129 bw_util=0.004119
n_activity=7448 dram_eff=0.3848
bk0: 64a 695435i bk1: 64a 695384i bk2: 96a 695353i bk3: 96a 695323i bk4: 92a 695434i bk5: 76a 695412i bk6: 72a 695574i bk7: 84a 695375i bk8: 108a 695084i bk9: 112a 695059i bk10: 108a 695142i bk11: 92a 695208i bk12: 56a 695457i bk13: 76a 695318i bk14: 48a 695528i bk15: 60a 695373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00573432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[6]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 3047, Miss = 148, Miss_rate = 0.049, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[18]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3264
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3065
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9407
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.8299
	minimum = 6
	maximum = 485
Network latency average = 34.7699
	minimum = 6
	maximum = 332
Slowest packet = 68379
Flit latency average = 42.328
	minimum = 6
	maximum = 331
Slowest flit = 103612
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.047356
	minimum = 0.0340042 (at node 17)
	maximum = 0.251041 (at node 44)
Accepted packet rate average = 0.047356
	minimum = 0.0340042 (at node 17)
	maximum = 0.251041 (at node 44)
Injected flit rate average = 0.071034
	minimum = 0.056211 (at node 32)
	maximum = 0.267696 (at node 44)
Accepted flit rate average= 0.071034
	minimum = 0.0451076 (at node 17)
	maximum = 0.485427 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0588 (8 samples)
	minimum = 6 (8 samples)
	maximum = 139.5 (8 samples)
Network latency average = 14.5488 (8 samples)
	minimum = 6 (8 samples)
	maximum = 100.125 (8 samples)
Flit latency average = 15.1121 (8 samples)
	minimum = 6 (8 samples)
	maximum = 99.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0226392 (8 samples)
	minimum = 0.0154778 (8 samples)
	maximum = 0.0669975 (8 samples)
Accepted packet rate average = 0.0226392 (8 samples)
	minimum = 0.0154778 (8 samples)
	maximum = 0.0669975 (8 samples)
Injected flit rate average = 0.0341292 (8 samples)
	minimum = 0.0197181 (8 samples)
	maximum = 0.0894443 (8 samples)
Accepted flit rate average = 0.0341292 (8 samples)
	minimum = 0.0238978 (8 samples)
	maximum = 0.119736 (8 samples)
Injected packet size average = 1.50753 (8 samples)
Accepted packet size average = 1.50753 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 34 sec (934 sec)
gpgpu_simulation_rate = 10190 (inst/sec)
gpgpu_simulation_rate = 2323 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20577
gpu_sim_insn = 1536501
gpu_ipc =      74.6708
gpu_tot_sim_cycle = 2417483
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       4.5727
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 12998
gpu_stall_icnt2sh    = 86088
partiton_reqs_in_parallel = 439777
partiton_reqs_in_parallel_total    = 8244023
partiton_level_parallism =      21.3723
partiton_level_parallism_total  =       3.5921
partiton_reqs_in_parallel_util = 439777
partiton_reqs_in_parallel_util_total    = 8244023
gpu_sim_cycle_parition_util = 20577
gpu_tot_sim_cycle_parition_util    = 374732
partiton_level_parallism_util =      21.3723
partiton_level_parallism_util_total  =      21.9671
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     361.7518 GB/Sec
L2_BW_total  =       4.6303 GB/Sec
gpu_total_sim_rate=9053

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342432
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
199, 199, 198, 214, 228, 328, 372, 347, 670, 383, 541, 214, 214, 199, 593, 373, 260, 394, 695, 663, 508, 1068, 260, 245, 586, 560, 794, 337, 726, 572, 245, 446, 214, 420, 515, 214, 214, 368, 431, 341, 385, 848, 199, 472, 420, 332, 318, 447, 358, 497, 512, 214, 658, 214, 398, 199, 229, 199, 421, 317, 422, 214, 422, 214, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 127428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120281
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2261
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178919	W0_Idle:1673817	W0_Scoreboard:2997314	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 330 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 330 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 2417445 
mrq_lat_table:6723 	197 	346 	944 	444 	561 	408 	113 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104042 	11483 	294 	25 	512 	258 	1294 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	62037 	6021 	19333 	9901 	14824 	3567 	264 	51 	14 	513 	258 	1293 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50226 	14433 	19356 	618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	27270 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	186 	14 	0 	0 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         8        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16         8        12        12        13        12        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         6        10        12        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11         8        13        17        14        14        14        23 
dram[4]:         8        13        20        16        16        16        17        16         6         8        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         7        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14         8        13        17        15        21 
dram[8]:        16        13         9        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         8        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:      3201      3285      7718     85186    110117    118017      2489      4646      6655      3506      8006     98092      7501      7911    126873      4322 
dram[1]:    249287    102673      5208    125734     11448     11448       971      2996      6208     64579     14050     54277      6119      4759      5756      4630 
dram[2]:    101061      4845    241585      4584     11447     61363     64570     67924    165205      5816     69896     73857      5361      7983      8357      4682 
dram[3]:    128618    249054    246196    117984    176156     11448       987     57705     64576      1707     71636     80409     84579     83422      8382      8476 
dram[4]:      2549      4269      6483    119686     11446     17134     57707       971    153618      2764    162782     46748    185993      6044      4314      4910 
dram[5]:      6167      3868      5422      7186     11447     11452     64573      6168     50172    248862    244693     83758     84581      5673     14313      4839 
dram[6]:      3793      6881     79699      4581     11446     11449       994      3432      6571    198139     48460     72491      8417      8191      5210    102718 
dram[7]:    250023      7470     66720      4766     11447     11452       987     32233     36565      3803    102152    131169      4544      4960      8354    244325 
dram[8]:     72156     11114     68230     69908     11446     11449       973      3422      4859    126716     49316     70780     95346      5205    248391    248304 
dram[9]:      3749     98612    243623    242431     11447     11452       981      1624     46035      7080    247683    101296    244325    164862      7883      8390 
dram[10]:     61128     95072     93176      4584     11446     11449     64572       988      6322      5581     73816    246591      5761      3086      2269     92819 
average row accesses per activate:
dram[0]:  4.266667  2.842105  5.000000  5.727273  3.230769  3.909091  3.090909  3.250000  3.352941  2.652174  4.235294  2.600000  3.411765  5.363636  4.066667  2.826087 
dram[1]:  4.769231  3.263158  4.285714  4.500000  3.071429  3.538461  2.818182  3.090909  2.882353  3.642857  2.518518  3.823529  3.866667  4.133333  3.823529  5.000000 
dram[2]:  3.933333  4.769231  3.473684  3.800000  3.700000  2.500000  2.714286  3.300000  2.809524  3.312500  2.500000  2.952381  2.950000  4.125000  4.142857  3.800000 
dram[3]:  4.307693  4.750000  4.571429  3.300000  4.000000  3.600000  3.666667  3.545455  2.947368  2.500000  3.555556  3.047619  3.222222  3.315789  4.066667  3.250000 
dram[4]:  2.818182  3.166667  4.615385  4.357143  5.000000  3.071429  5.200000  2.916667  2.111111  2.714286  2.807692  2.782609  4.055555  3.650000  3.444444  3.000000 
dram[5]:  4.214286  3.823529  3.941176  4.769231  3.818182  3.384615  3.888889  3.777778  2.650000  2.842105  3.136364  2.428571  3.750000  3.625000  3.150000  3.200000 
dram[6]:  3.105263  5.000000  3.937500  4.062500  3.500000  3.900000  3.300000  2.538461  2.222222  2.500000  2.880000  2.444444  3.812500  4.692307  3.380952  3.529412 
dram[7]:  3.933333  4.266667  4.176471  3.812500  2.833333  3.250000  3.000000  2.857143  3.470588  2.434783  2.541667  2.695652  3.263158  3.866667  3.222222  3.312500 
dram[8]:  3.588235  4.117647  2.850000  4.285714  3.300000  2.923077  5.000000  3.363636  3.312500  2.571429  2.750000  2.629630  5.083333  4.428571  4.545455  3.176471 
dram[9]:  3.647059  3.333333  3.666667  4.000000  2.812500  2.736842  5.285714  2.888889  3.785714  3.933333  3.086957  3.047619  4.538462  2.818182  5.454545  4.266667 
dram[10]:  4.153846  3.437500  3.473684  4.133333  3.076923  3.444444  3.500000  3.600000  3.277778  3.375000  2.869565  2.869565  4.062500  3.937500  3.941176  3.928571 
average row locality = 9738/2850 = 3.416842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11         9        17        17        16        17        16        17 
dram[4]:        17        17        16        17         2         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        16 
dram[8]:        16        17        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        15        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2174
min_bank_accesses = 0!
chip skew: 200/194 = 1.03
average mf latency per bank:
dram[0]:       1583      1432      4464      4534     18484     16080      4705      4435      2773      2690      2040      2114      1542      1356      1600      1258
dram[1]:       1580      1257      5100      7057     15947     15083      4989      4268      2923      2952      2325      2226      1530      1132      1441      1351
dram[2]:       1325      1467      4511      5034     18087     15891      4504      6627      2757      2902      2340      2229      1334      1307      1426      1404
dram[3]:       1495      1479      5027      4996     15711     18603      4640      4563      3214      2933      2328      3104      2015      1395      1495      1369
dram[4]:       1339      1142      5186      5130     17177     16605      5991      4627      3288      2868      2161      1926      1315      1264      1297      1452
dram[5]:       1440      1278      4801      5287     16241     15635      4904      5134      2862      3052      1907      2169      1672      1419      1229      1545
dram[6]:       1330      1303      4956      4760     15746     16699      4466      4604      2591      2895      2197      2132      1485      1308      1420      2082
dram[7]:       1498      1334      4724      5050     18478     16501      4858      4861      2846      2898      2104      2076      1314      1231      1160      4910
dram[8]:       1322      1801      5780      5439     18898     16888      4765      4816      2766      3126      2034      2155      6364      1844      1290      1736
dram[9]:       1574      1421      4968      5225     14520     12600      4510      5142      3098      2607      2278      2200      4648      1397      1447      1515
dram[10]:       2712      2759      5730      5191     16125     20164      5077      4362      3001      2966      2333      2225      1681      1368      1482      3867
maximum mf latency per bank:
dram[0]:       1110       559     10601     16088     92670     10688       540       494       641      1113       574       641      1193       633       616       633
dram[1]:        950      1047     10616    150727     10638     10698      1139       534       501     17637     10421      8206       444      1785       960       487
dram[2]:        536      1384     10630     10636     10660     25891     14205     63900       499       530       703       488       480       487       636       487
dram[3]:       1386      1187     10613     10622     10689     10715      1417     13452     15923       887       473     68984     32720       493      4165       864
dram[4]:        786       494     10613     10627     10670     27988     11622       500     32533       518       460       520       984       706       503       544
dram[5]:        528       918     10608     10621     10675     10724     15064      1263       665      1081       547       663     34230       969       650       530
dram[6]:       1660       626     10613     10619     10641     10697       454      1935       538       797       650       511       436       984       494     35087
dram[7]:        594       520     10607     10618     10641     10680       417     32461     11647      1037       434       788      1288       456       429    182894
dram[8]:        571     10558     24177     10616     10636     10691       460       461       867       592       546       686       588       902       825       743
dram[9]:        531       780     10603     10615     10651     10685       544       513      9457       601       555       968    182887       614       572       424
dram[10]:      60142     78126     60137     10612     10635     10675     12699       486       716       577      6492       564      1202       428       555     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730466 n_act=258 n_pre=242 n_req=910 n_rd=2856 n_write=196 bw_util=0.008316
n_activity=13814 dram_eff=0.4419
bk0: 192a 732247i bk1: 152a 732809i bk2: 176a 732712i bk3: 188a 732343i bk4: 152a 732879i bk5: 160a 732586i bk6: 136a 732867i bk7: 156a 732988i bk8: 188a 732120i bk9: 204a 731987i bk10: 216a 732150i bk11: 236a 731688i bk12: 168a 732475i bk13: 164a 732193i bk14: 176a 732484i bk15: 192a 732005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0336695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730654 n_act=242 n_pre=226 n_req=874 n_rd=2696 n_write=200 bw_util=0.007891
n_activity=13129 dram_eff=0.4412
bk0: 172a 732834i bk1: 172a 732823i bk2: 172a 732822i bk3: 188a 732680i bk4: 160a 732704i bk5: 172a 732585i bk6: 124a 733102i bk7: 136a 732882i bk8: 152a 732767i bk9: 160a 732440i bk10: 208a 732320i bk11: 192a 732197i bk12: 164a 732699i bk13: 180a 732428i bk14: 196a 732285i bk15: 148a 732812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0231316
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730562 n_act=265 n_pre=249 n_req=881 n_rd=2748 n_write=194 bw_util=0.008016
n_activity=14026 dram_eff=0.4195
bk0: 172a 732535i bk1: 184a 732345i bk2: 200a 732279i bk3: 148a 732858i bk4: 136a 733052i bk5: 168a 732499i bk6: 148a 732773i bk7: 132a 732996i bk8: 196a 732156i bk9: 172a 732208i bk10: 216a 732231i bk11: 184a 732467i bk12: 172a 732416i bk13: 192a 732300i bk14: 168a 732321i bk15: 160a 732501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0267664
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730612 n_act=250 n_pre=234 n_req=876 n_rd=2728 n_write=194 bw_util=0.007962
n_activity=13416 dram_eff=0.4356
bk0: 156a 732678i bk1: 164a 732678i bk2: 192a 732491i bk3: 200a 732334i bk4: 164a 732610i bk5: 128a 732668i bk6: 132a 732941i bk7: 148a 732689i bk8: 180a 732266i bk9: 164a 732339i bk10: 188a 732734i bk11: 188a 732500i bk12: 168a 732622i bk13: 184a 732357i bk14: 180a 732431i bk15: 192a 732174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0263481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730430 n_act=281 n_pre=265 n_req=909 n_rd=2844 n_write=198 bw_util=0.008289
n_activity=14606 dram_eff=0.4165
bk0: 180a 732501i bk1: 160a 732512i bk2: 176a 732675i bk3: 176a 732624i bk4: 152a 732789i bk5: 160a 732588i bk6: 100a 733204i bk7: 140a 732742i bk8: 184a 732242i bk9: 188a 732182i bk10: 220a 732142i bk11: 192a 732255i bk12: 228a 732120i bk13: 212a 732047i bk14: 184a 732194i bk15: 192a 732075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0277691
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730506 n_act=264 n_pre=248 n_req=897 n_rd=2804 n_write=196 bw_util=0.008174
n_activity=13979 dram_eff=0.4292
bk0: 172a 732424i bk1: 196a 732218i bk2: 192a 732270i bk3: 184a 732284i bk4: 156a 732649i bk5: 164a 732252i bk6: 136a 732575i bk7: 136a 732389i bk8: 172a 731863i bk9: 172a 732502i bk10: 212a 731966i bk11: 200a 731766i bk12: 168a 732143i bk13: 164a 732356i bk14: 188a 732219i bk15: 192a 731952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0359296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730528 n_act=273 n_pre=257 n_req=890 n_rd=2760 n_write=200 bw_util=0.008065
n_activity=14150 dram_eff=0.4184
bk0: 160a 732642i bk1: 148a 732739i bk2: 184a 732828i bk3: 188a 732678i bk4: 156a 732853i bk5: 144a 732734i bk6: 132a 733032i bk7: 132a 732892i bk8: 196a 732156i bk9: 160a 732460i bk10: 216a 732372i bk11: 200a 732263i bk12: 172a 732571i bk13: 176a 732699i bk14: 220a 732263i bk15: 176a 732324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0170704
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730620 n_act=267 n_pre=251 n_req=870 n_rd=2680 n_write=200 bw_util=0.007847
n_activity=13761 dram_eff=0.4186
bk0: 164a 732729i bk1: 188a 732637i bk2: 212a 732710i bk3: 176a 732665i bk4: 124a 733254i bk5: 144a 732982i bk6: 132a 733224i bk7: 160a 733008i bk8: 188a 732470i bk9: 180a 732505i bk10: 176a 732551i bk11: 184a 732530i bk12: 180a 732734i bk13: 160a 732640i bk14: 164a 732664i bk15: 148a 732832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0137885
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730703 n_act=250 n_pre=234 n_req=857 n_rd=2632 n_write=199 bw_util=0.007714
n_activity=13213 dram_eff=0.4285
bk0: 180a 732356i bk1: 212a 732285i bk2: 164a 732627i bk3: 176a 732637i bk4: 120a 732949i bk5: 140a 732938i bk6: 120a 733474i bk7: 148a 732955i bk8: 172a 732527i bk9: 168a 732580i bk10: 200a 732215i bk11: 208a 732295i bk12: 156a 732714i bk13: 184a 732492i bk14: 132a 732570i bk15: 152a 732432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0165909
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730528 n_act=253 n_pre=237 n_req=900 n_rd=2800 n_write=200 bw_util=0.008174
n_activity=13092 dram_eff=0.4583
bk0: 184a 732391i bk1: 168a 732578i bk2: 200a 732483i bk3: 176a 732506i bk4: 168a 732726i bk5: 192a 732334i bk6: 148a 732844i bk7: 104a 733035i bk8: 172a 732581i bk9: 172a 732528i bk10: 220a 732222i bk11: 188a 732616i bk12: 172a 732780i bk13: 176a 732508i bk14: 172a 732874i bk15: 188a 732541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0199627
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734018 n_nop=730633 n_act=248 n_pre=232 n_req=874 n_rd=2708 n_write=197 bw_util=0.007915
n_activity=13300 dram_eff=0.4368
bk0: 152a 732900i bk1: 160a 732698i bk2: 196a 732577i bk3: 184a 732612i bk4: 152a 732877i bk5: 116a 732916i bk6: 136a 732978i bk7: 144a 732819i bk8: 184a 732454i bk9: 168a 732695i bk10: 200a 732467i bk11: 188a 732372i bk12: 192a 732434i bk13: 188a 732414i bk14: 196a 732276i bk15: 152a 732521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0182897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[13]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 6308, Miss = 311, Miss_rate = 0.049, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3350
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.1582
	minimum = 6
	maximum = 478
Network latency average = 19.7895
	minimum = 6
	maximum = 444
Slowest packet = 102157
Flit latency average = 18.074
	minimum = 6
	maximum = 443
Slowest flit = 210906
Fragmentation average = 0.0272621
	minimum = 0
	maximum = 369
Injected packet rate average = 0.0763355
	minimum = 0.056182 (at node 23)
	maximum = 0.0911499 (at node 39)
Accepted packet rate average = 0.0763355
	minimum = 0.056182 (at node 23)
	maximum = 0.0911499 (at node 39)
Injected flit rate average = 0.119972
	minimum = 0.0721229 (at node 23)
	maximum = 0.171267 (at node 39)
Accepted flit rate average= 0.119972
	minimum = 0.104491 (at node 44)
	maximum = 0.165606 (at node 26)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.181 (9 samples)
	minimum = 6 (9 samples)
	maximum = 177.111 (9 samples)
Network latency average = 15.1311 (9 samples)
	minimum = 6 (9 samples)
	maximum = 138.333 (9 samples)
Flit latency average = 15.4412 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.444 (9 samples)
Fragmentation average = 0.00302912 (9 samples)
	minimum = 0 (9 samples)
	maximum = 41 (9 samples)
Injected packet rate average = 0.0286054 (9 samples)
	minimum = 0.0200005 (9 samples)
	maximum = 0.0696811 (9 samples)
Accepted packet rate average = 0.0286054 (9 samples)
	minimum = 0.0200005 (9 samples)
	maximum = 0.0696811 (9 samples)
Injected flit rate average = 0.0436673 (9 samples)
	minimum = 0.0255408 (9 samples)
	maximum = 0.0985358 (9 samples)
Accepted flit rate average = 0.0436673 (9 samples)
	minimum = 0.0328525 (9 samples)
	maximum = 0.124833 (9 samples)
Injected packet size average = 1.52654 (9 samples)
Accepted packet size average = 1.52654 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 21 sec (1221 sec)
gpgpu_simulation_rate = 9053 (inst/sec)
gpgpu_simulation_rate = 1979 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4331
gpu_sim_insn = 1211812
gpu_ipc =     279.7996
gpu_tot_sim_cycle = 2643964
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       4.6393
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 12998
gpu_stall_icnt2sh    = 86096
partiton_reqs_in_parallel = 95282
partiton_reqs_in_parallel_total    = 8683800
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3204
partiton_reqs_in_parallel_util = 95282
partiton_reqs_in_parallel_util_total    = 8683800
gpu_sim_cycle_parition_util = 4331
gpu_tot_sim_cycle_parition_util    = 395309
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9675
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     222.5268 GB/Sec
L2_BW_total  =       4.5982 GB/Sec
gpu_total_sim_rate=9370

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373062
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
271, 271, 270, 286, 300, 400, 444, 419, 742, 455, 613, 286, 286, 271, 665, 445, 296, 430, 731, 699, 544, 1104, 296, 281, 622, 596, 830, 373, 762, 608, 281, 482, 250, 456, 551, 250, 250, 404, 467, 377, 421, 884, 235, 508, 456, 368, 354, 483, 394, 533, 548, 250, 694, 250, 434, 235, 265, 235, 457, 353, 458, 250, 458, 250, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 204899
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197653
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2360
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:295717	W0_Idle:1724576	W0_Scoreboard:3009973	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 330 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 320 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 2643963 
mrq_lat_table:6723 	197 	346 	944 	444 	561 	408 	113 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	113045 	12635 	307 	25 	512 	258 	1294 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	63827 	6491 	19683 	11536 	19387 	4903 	276 	63 	14 	513 	258 	1293 	7 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51909 	14790 	19364 	618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	35390 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	195 	14 	0 	0 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         8        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16         8        12        12        13        12        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         6        10        12        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11         8        13        17        14        14        14        23 
dram[4]:         8        13        20        16        16        16        17        16         6         8        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         7        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14         8        13        17        15        21 
dram[8]:        16        13         9        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         8        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:      3201      3285      7718     85186    110117    118017      2489      4646      6655      3506      8006     98092      7501      7911    126873      4322 
dram[1]:    249287    102673      5208    125734     11448     11448       971      2996      6208     64579     14050     54277      6119      4759      5756      4630 
dram[2]:    101061      4845    241585      4584     11447     61363     64570     67924    165205      5816     69896     73857      5361      7983      8357      4682 
dram[3]:    128618    249054    246196    117984    176156     11448       987     57705     64576      1707     71636     80409     84579     83422      8382      8476 
dram[4]:      2549      4269      6483    119686     11446     17134     57707       971    153618      2764    162782     46748    185993      6044      4314      4910 
dram[5]:      6167      3868      5422      7186     11447     11452     64573      6168     50172    248862    244693     83758     84581      5673     14313      4839 
dram[6]:      3793      6881     79699      4581     11446     11449       994      3432      6571    198139     48460     72491      8417      8191      5210    102718 
dram[7]:    250023      7470     66720      4766     11447     11452       987     32233     36565      3803    102152    131169      4544      4960      8354    244325 
dram[8]:     72156     11114     68230     69908     11446     11449       973      3422      4859    126716     49316     70780     95346      5205    248391    248304 
dram[9]:      3749     98612    243623    242431     11447     11452       981      1624     46035      7080    247683    101296    244325    164862      7883      8390 
dram[10]:     61128     95072     93176      4584     11446     11449     64572       988      6322      5581     73816    246591      5761      3086      2269     92819 
average row accesses per activate:
dram[0]:  4.266667  2.842105  5.000000  5.727273  3.230769  3.909091  3.090909  3.250000  3.352941  2.652174  4.235294  2.600000  3.411765  5.363636  4.066667  2.826087 
dram[1]:  4.769231  3.263158  4.285714  4.500000  3.071429  3.538461  2.818182  3.090909  2.882353  3.642857  2.518518  3.823529  3.866667  4.133333  3.823529  5.000000 
dram[2]:  3.933333  4.769231  3.473684  3.800000  3.700000  2.500000  2.714286  3.300000  2.809524  3.312500  2.500000  2.952381  2.950000  4.125000  4.142857  3.800000 
dram[3]:  4.307693  4.750000  4.571429  3.300000  4.000000  3.600000  3.666667  3.545455  2.947368  2.500000  3.555556  3.047619  3.222222  3.315789  4.066667  3.250000 
dram[4]:  2.818182  3.166667  4.615385  4.357143  5.000000  3.071429  5.200000  2.916667  2.111111  2.714286  2.807692  2.782609  4.055555  3.650000  3.444444  3.000000 
dram[5]:  4.214286  3.823529  3.941176  4.769231  3.818182  3.384615  3.888889  3.777778  2.650000  2.842105  3.136364  2.428571  3.750000  3.625000  3.150000  3.200000 
dram[6]:  3.105263  5.000000  3.937500  4.062500  3.500000  3.900000  3.300000  2.538461  2.222222  2.500000  2.880000  2.444444  3.812500  4.692307  3.380952  3.529412 
dram[7]:  3.933333  4.266667  4.176471  3.812500  2.833333  3.250000  3.000000  2.857143  3.470588  2.434783  2.541667  2.695652  3.263158  3.866667  3.222222  3.312500 
dram[8]:  3.588235  4.117647  2.850000  4.285714  3.300000  2.923077  5.000000  3.363636  3.312500  2.571429  2.750000  2.629630  5.083333  4.428571  4.545455  3.176471 
dram[9]:  3.647059  3.333333  3.666667  4.000000  2.812500  2.736842  5.285714  2.888889  3.785714  3.933333  3.086957  3.047619  4.538462  2.818182  5.454545  4.266667 
dram[10]:  4.153846  3.437500  3.473684  4.133333  3.076923  3.444444  3.500000  3.600000  3.277778  3.375000  2.869565  2.869565  4.062500  3.937500  3.941176  3.928571 
average row locality = 9738/2850 = 3.416842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11         9        17        17        16        17        16        17 
dram[4]:        17        17        16        17         2         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        16 
dram[8]:        16        17        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        15        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2174
min_bank_accesses = 0!
chip skew: 200/194 = 1.03
average mf latency per bank:
dram[0]:       1583      1432      4561      4625     18789     16362      5393      5024      3077      2994      2194      2262      1542      1356      1600      1258
dram[1]:       1580      1257      5193      7148     16236     15365      5707      4936      3283      3307      2477      2379      1530      1132      1441      1351
dram[2]:       1325      1467      4603      5146     18438     16203      5101      7307      3040      3231      2482      2391      1334      1307      1426      1404
dram[3]:       1495      1479      5123      5086     16009     18940      5320      5137      3546      3279      2505      3269      2015      1395      1495      1369
dram[4]:       1339      1142      5293      5237     17478     16898      6863      5277      3592      3165      2299      2081      1315      1264      1297      1452
dram[5]:       1440      1278      4899      5401     16552     15952      5603      5832      3212      3393      2046      2317      1672      1419      1229      1545
dram[6]:       1330      1303      5057      4863     16083     17047      5150      5266      2884      3241      2337      2278      1485      1308      1420      2082
dram[7]:       1498      1334      4808      5158     18873     16840      5534      5431      3141      3207      2264      2238      1314      1231      1160      4910
dram[8]:       1322      1801      5902      5553     19460     17319      5634      5494      3167      3498      2209      2314     14083      1844      1290      1736
dram[9]:       1574      1421      5059      5333     14910     12938      5144      6031      3428      2887      2419      2343      4648      1397      1447      1515
dram[10]:       2712      2759      5826      5299     16463     20594      5707      4994      3295      3277      2482      2374      1681      1368      1482      3867
maximum mf latency per bank:
dram[0]:       1110       559     10601     16088     92670     10688       540       494       641      1113       574       641      1193       633       616       633
dram[1]:        950      1047     10616    150727     10638     10698      1139       534       501     17637     10421      8206       444      1785       960       487
dram[2]:        536      1384     10630     10636     10660     25891     14205     63900       499       530       703       488       480       487       636       487
dram[3]:       1386      1187     10613     10622     10689     10715      1417     13452     15923       887       473     68984     32720       493      4165       864
dram[4]:        786       494     10613     10627     10670     27988     11622       500     32533       518       460       520       984       706       503       544
dram[5]:        528       918     10608     10621     10675     10724     15064      1263       665      1081       547       663     34230       969       650       530
dram[6]:       1660       626     10613     10619     10641     10697       454      1935       538       797       650       511       436       984       494     35087
dram[7]:        594       520     10607     10618     10641     10680       417     32461     11647      1037       434       788      1288       456       429    182894
dram[8]:        571     10558     24177     10616     10636     10691       460       461       867       592       546       686       588       902       825       743
dram[9]:        531       780     10603     10615     10651     10685       544       513      9457       601       555       968    182887       614       572       424
dram[10]:      60142     78126     60137     10612     10635     10675     12699       486       716       577      6492       564      1202       428       555     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738507 n_act=258 n_pre=242 n_req=910 n_rd=2856 n_write=196 bw_util=0.008226
n_activity=13814 dram_eff=0.4419
bk0: 192a 740288i bk1: 152a 740850i bk2: 176a 740753i bk3: 188a 740384i bk4: 152a 740920i bk5: 160a 740627i bk6: 136a 740908i bk7: 156a 741029i bk8: 188a 740161i bk9: 204a 740028i bk10: 216a 740191i bk11: 236a 739729i bk12: 168a 740516i bk13: 164a 740234i bk14: 176a 740525i bk15: 192a 740046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0333046
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738695 n_act=242 n_pre=226 n_req=874 n_rd=2696 n_write=200 bw_util=0.007805
n_activity=13129 dram_eff=0.4412
bk0: 172a 740875i bk1: 172a 740864i bk2: 172a 740863i bk3: 188a 740721i bk4: 160a 740745i bk5: 172a 740626i bk6: 124a 741143i bk7: 136a 740923i bk8: 152a 740808i bk9: 160a 740481i bk10: 208a 740361i bk11: 192a 740238i bk12: 164a 740740i bk13: 180a 740469i bk14: 196a 740326i bk15: 148a 740853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0228809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738603 n_act=265 n_pre=249 n_req=881 n_rd=2748 n_write=194 bw_util=0.007929
n_activity=14026 dram_eff=0.4195
bk0: 172a 740576i bk1: 184a 740386i bk2: 200a 740320i bk3: 148a 740899i bk4: 136a 741093i bk5: 168a 740540i bk6: 148a 740814i bk7: 132a 741037i bk8: 196a 740197i bk9: 172a 740249i bk10: 216a 740272i bk11: 184a 740508i bk12: 172a 740457i bk13: 192a 740341i bk14: 168a 740362i bk15: 160a 740542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0264763
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738653 n_act=250 n_pre=234 n_req=876 n_rd=2728 n_write=194 bw_util=0.007875
n_activity=13416 dram_eff=0.4356
bk0: 156a 740719i bk1: 164a 740719i bk2: 192a 740532i bk3: 200a 740375i bk4: 164a 740651i bk5: 128a 740709i bk6: 132a 740982i bk7: 148a 740730i bk8: 180a 740307i bk9: 164a 740380i bk10: 188a 740775i bk11: 188a 740541i bk12: 168a 740663i bk13: 184a 740398i bk14: 180a 740472i bk15: 192a 740215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0260626
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738471 n_act=281 n_pre=265 n_req=909 n_rd=2844 n_write=198 bw_util=0.008199
n_activity=14606 dram_eff=0.4165
bk0: 180a 740542i bk1: 160a 740553i bk2: 176a 740716i bk3: 176a 740665i bk4: 152a 740830i bk5: 160a 740629i bk6: 100a 741245i bk7: 140a 740783i bk8: 184a 740283i bk9: 188a 740223i bk10: 220a 740183i bk11: 192a 740296i bk12: 228a 740161i bk13: 212a 740088i bk14: 184a 740235i bk15: 192a 740116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0274682
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738547 n_act=264 n_pre=248 n_req=897 n_rd=2804 n_write=196 bw_util=0.008086
n_activity=13979 dram_eff=0.4292
bk0: 172a 740465i bk1: 196a 740259i bk2: 192a 740311i bk3: 184a 740325i bk4: 156a 740690i bk5: 164a 740293i bk6: 136a 740616i bk7: 136a 740430i bk8: 172a 739904i bk9: 172a 740543i bk10: 212a 740007i bk11: 200a 739807i bk12: 168a 740184i bk13: 164a 740397i bk14: 188a 740260i bk15: 192a 739993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0355403
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738569 n_act=273 n_pre=257 n_req=890 n_rd=2760 n_write=200 bw_util=0.007978
n_activity=14150 dram_eff=0.4184
bk0: 160a 740683i bk1: 148a 740780i bk2: 184a 740869i bk3: 188a 740719i bk4: 156a 740894i bk5: 144a 740775i bk6: 132a 741073i bk7: 132a 740933i bk8: 196a 740197i bk9: 160a 740501i bk10: 216a 740413i bk11: 200a 740304i bk12: 172a 740612i bk13: 176a 740740i bk14: 220a 740304i bk15: 176a 740365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0168855
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738661 n_act=267 n_pre=251 n_req=870 n_rd=2680 n_write=200 bw_util=0.007762
n_activity=13761 dram_eff=0.4186
bk0: 164a 740770i bk1: 188a 740678i bk2: 212a 740751i bk3: 176a 740706i bk4: 124a 741295i bk5: 144a 741023i bk6: 132a 741265i bk7: 160a 741049i bk8: 188a 740511i bk9: 180a 740546i bk10: 176a 740592i bk11: 184a 740571i bk12: 180a 740775i bk13: 160a 740681i bk14: 164a 740705i bk15: 148a 740873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0136391
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738744 n_act=250 n_pre=234 n_req=857 n_rd=2632 n_write=199 bw_util=0.00763
n_activity=13213 dram_eff=0.4285
bk0: 180a 740397i bk1: 212a 740326i bk2: 164a 740668i bk3: 176a 740678i bk4: 120a 740990i bk5: 140a 740979i bk6: 120a 741515i bk7: 148a 740996i bk8: 172a 740568i bk9: 168a 740621i bk10: 200a 740256i bk11: 208a 740336i bk12: 156a 740755i bk13: 184a 740533i bk14: 132a 740611i bk15: 152a 740473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738569 n_act=253 n_pre=237 n_req=900 n_rd=2800 n_write=200 bw_util=0.008086
n_activity=13092 dram_eff=0.4583
bk0: 184a 740432i bk1: 168a 740619i bk2: 200a 740524i bk3: 176a 740547i bk4: 168a 740767i bk5: 192a 740375i bk6: 148a 740885i bk7: 104a 741076i bk8: 172a 740622i bk9: 172a 740569i bk10: 220a 740263i bk11: 188a 740657i bk12: 172a 740821i bk13: 176a 740549i bk14: 172a 740915i bk15: 188a 740582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0197464
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742059 n_nop=738674 n_act=248 n_pre=232 n_req=874 n_rd=2708 n_write=197 bw_util=0.00783
n_activity=13300 dram_eff=0.4368
bk0: 152a 740941i bk1: 160a 740739i bk2: 196a 740618i bk3: 184a 740653i bk4: 152a 740918i bk5: 116a 740957i bk6: 136a 741019i bk7: 144a 740860i bk8: 184a 740495i bk9: 168a 740736i bk10: 200a 740508i bk11: 188a 740413i bk12: 192a 740475i bk13: 188a 740455i bk14: 196a 740317i bk15: 152a 740562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0180916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[13]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 8711, Miss = 311, Miss_rate = 0.036, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3350
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.8234
	minimum = 6
	maximum = 589
Network latency average = 40.9978
	minimum = 6
	maximum = 383
Slowest packet = 239144
Flit latency average = 50.9017
	minimum = 6
	maximum = 382
Slowest flit = 371038
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0469654
	minimum = 0.0360277 (at node 19)
	maximum = 0.277483 (at node 44)
Accepted packet rate average = 0.0469654
	minimum = 0.0360277 (at node 19)
	maximum = 0.277483 (at node 44)
Injected flit rate average = 0.070448
	minimum = 0.0525404 (at node 32)
	maximum = 0.288568 (at node 44)
Accepted flit rate average= 0.070448
	minimum = 0.043418 (at node 19)
	maximum = 0.54388 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.5452 (10 samples)
	minimum = 6 (10 samples)
	maximum = 218.3 (10 samples)
Network latency average = 17.7178 (10 samples)
	minimum = 6 (10 samples)
	maximum = 162.8 (10 samples)
Flit latency average = 18.9872 (10 samples)
	minimum = 6 (10 samples)
	maximum = 161.9 (10 samples)
Fragmentation average = 0.00272621 (10 samples)
	minimum = 0 (10 samples)
	maximum = 36.9 (10 samples)
Injected packet rate average = 0.0304414 (10 samples)
	minimum = 0.0216032 (10 samples)
	maximum = 0.0904613 (10 samples)
Accepted packet rate average = 0.0304414 (10 samples)
	minimum = 0.0216032 (10 samples)
	maximum = 0.0904613 (10 samples)
Injected flit rate average = 0.0463453 (10 samples)
	minimum = 0.0282408 (10 samples)
	maximum = 0.117539 (10 samples)
Accepted flit rate average = 0.0463453 (10 samples)
	minimum = 0.0339091 (10 samples)
	maximum = 0.166737 (10 samples)
Injected packet size average = 1.52244 (10 samples)
Accepted packet size average = 1.52244 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 49 sec (1309 sec)
gpgpu_simulation_rate = 9370 (inst/sec)
gpgpu_simulation_rate = 2019 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 52955
gpu_sim_insn = 2703696
gpu_ipc =      51.0565
gpu_tot_sim_cycle = 2924141
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       5.1194
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 205050
gpu_stall_icnt2sh    = 794097
partiton_reqs_in_parallel = 972958
partiton_reqs_in_parallel_total    = 8779082
partiton_level_parallism =      18.3733
partiton_level_parallism_total  =       3.3350
partiton_reqs_in_parallel_util = 972958
partiton_reqs_in_parallel_util_total    = 8779082
gpu_sim_cycle_parition_util = 52896
gpu_tot_sim_cycle_parition_util    = 399640
partiton_level_parallism_util =      18.3938
partiton_level_parallism_util_total  =      21.5498
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     538.4601 GB/Sec
L2_BW_total  =      13.9089 GB/Sec
gpu_total_sim_rate=6033

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641990
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
814, 812, 788, 855, 801, 1032, 925, 951, 1205, 895, 1244, 717, 800, 980, 1281, 915, 475, 729, 1107, 974, 843, 1393, 534, 718, 921, 810, 1119, 573, 1027, 897, 550, 705, 614, 731, 877, 499, 488, 618, 690, 626, 719, 1134, 559, 910, 754, 680, 653, 706, 595, 808, 773, 273, 870, 658, 709, 605, 468, 413, 697, 658, 697, 517, 725, 555, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1150190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1136771
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8533
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1616456	W0_Idle:1824115	W0_Scoreboard:3751084	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 354 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 2923772 
mrq_lat_table:11827 	309 	487 	1204 	803 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	350637 	68866 	3243 	1905 	613 	289 	1570 	1793 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	83858 	17057 	152765 	76925 	44927 	43363 	3182 	2523 	235 	603 	287 	1624 	1735 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83270 	69515 	128722 	8351 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	258 	38 	17 	2 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        12        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14         8        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     15704     12406     85186    110117    118017      7896      7842     16589     12910      8669     98092      8142      8204    126873     24771 
dram[1]:    249287    102673      8521    125734     11448     11669     12819      6963      9717     64579     14050     54277     13439     13275     16215     18755 
dram[2]:    101061     11172    241585     10706     11447     61363     64570     67924    165205     11191     69896     73857      7831     10367     13119     11462 
dram[3]:    128618    249054    246196    117984    176156     11448     11291     57705     64576     12311     71636     80409     84579     83422     11794     10718 
dram[4]:     14319     13079      7018    119686     11895     17134     57707     12312    153618     12512    162782     46748    185993     13758     14569     13595 
dram[5]:     17009      8854      9941      7186     13270     17172     64573     12828     50172    248862    244693     83758     84581      8930     14313     18609 
dram[6]:     14218      7425     79699      9086     11446     11449      6062      6185      8199    198139     48460     72491      8973      9207     23897    102718 
dram[7]:    250023      8325     66720      8638     11447     11452      8083     32233     36565     13795    102152    131169      8303      9374     12161    244325 
dram[8]:     72156     12026     68230     69908     11446     15238     12796      7154      6593    126716     49316     70780     95346     14222    248391    248304 
dram[9]:     12138     98612    243623    242431     11447     14825     12660      7131     46035     11454    247683    101296    244325    164862     14632      9179 
dram[10]:     61128     95072     93176     11222     15350     11449     64572     11589      8478      8087     73816    246591     12127     12006      8102     92819 
average row accesses per activate:
dram[0]:  3.400000  2.372549  3.419355  3.862069  2.733333  2.851852  3.000000  2.406250  2.933333  2.578947  2.897436  2.300000  2.704545  3.937500  3.052632  2.804878 
dram[1]:  2.813953  2.416667  2.810811  3.242424  2.827586  3.333333  2.114286  2.382353  2.735294  3.233333  2.200000  3.085714  3.075000  3.485714  3.470588  3.709677 
dram[2]:  2.627907  3.216216  3.054054  2.916667  2.931035  2.325000  2.361111  2.500000  2.463415  3.266667  2.340425  2.425532  2.800000  3.500000  3.076923  3.162162 
dram[3]:  3.105263  3.285714  3.057143  3.027027  3.071429  3.076923  2.484848  3.333333  2.500000  2.692308  2.825000  2.809524  2.531915  3.131579  3.903226  2.906977 
dram[4]:  2.288461  3.027027  3.566667  3.620690  4.150000  2.468750  5.266667  3.250000  2.578947  2.818182  2.489362  2.651163  3.757576  3.513514  4.066667  3.225000 
dram[5]:  3.906250  2.837209  3.250000  3.382353  3.111111  3.480000  2.724138  2.814815  2.435897  2.969697  2.521739  2.354167  3.571429  3.314286  3.472222  3.735294 
dram[6]:  3.048780  3.636364  3.228571  3.285714  2.257143  2.857143  2.437500  2.228571  2.266667  2.475000  2.833333  2.017544  2.837209  3.666667  3.297297  3.194444 
dram[7]:  3.388889  2.951220  3.612903  3.575758  3.296296  3.074074  2.468750  2.371428  3.290323  2.567568  2.650000  2.682927  2.860465  3.405406  3.128205  3.157895 
dram[8]:  3.411765  2.906977  2.682927  2.864865  3.952381  2.896552  2.730769  2.437500  2.878788  2.512820  2.545455  2.682927  3.593750  3.323529  3.545455  3.361111 
dram[9]:  3.025641  2.897436  2.850000  2.972973  3.107143  2.964286  3.809524  2.724138  3.133333  3.187500  3.054054  2.395833  4.275862  3.205128  4.103448  3.250000 
dram[10]:  3.189189  2.714286  3.085714  3.531250  3.565217  3.038461  3.240000  2.857143  3.451613  3.285714  2.333333  2.369565  3.256410  3.870968  3.230769  3.645161 
average row locality = 18580/6247 = 2.974228
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:       4924      5871      6709      7472     14316     13318     10812     11583     10837     10889      8979     10089      5022      5018      5802      5147
dram[1]:       5294      4761      7665      9024     13214     13253     12670     11932      9534      9711      9513      8524      5443      4906      5663      4499
dram[2]:       4859      5055      6914      7833     12416     13648     11752     12278      9937      9004      9495      8893      5232      5317      5574      5985
dram[3]:       5507      5534      8850      8181     13171     13582     10980     11502      9500      9203     10112      9535      6314      5281      5114      5682
dram[4]:       6004      5161      9179      8838     14267     13818     12884     11622      9724     10090      9341      9776      5723      5137      5254      5436
dram[5]:       5219      5742      7234      7976     13680     13074     11330     11586      9877      9970      8834      8706      5316      5351      4649      5381
dram[6]:       5435      5076      7335      7959     12931     13264     11762     12288      9125      9722      9350      9433      5344      5393      5189      7109
dram[7]:       4870      4441      7340      7932     11853     12663     10959     11651      9633     10474      8270      8856      5295      5222      5519      7854
dram[8]:       5118      5268      8105      8062     12284     12922     11791     11211      9591     10006      9885      8989     11885      5071      5973      5753
dram[9]:       5073      4841      8567      7623     12837     12175     12660     11641     11682     10231      9325      9418      6540      4732      6078      5731
dram[10]:       5662      4925      8173      8387     14273     13623     12751     12057     10024     10207      9582      8567      5164      4756      5912      6544
maximum mf latency per bank:
dram[0]:      22979     28074     25644     25604     92670     22356     28568     25395     30108     23820     29724     29652     25771     27693     27751     27765
dram[1]:      25984     27511     25311    150727     24154     24158     25505     28067     22474     30110     29221     21544     25823     25682     27781     30955
dram[2]:      27541     27741     26087     26070     22339     28484     28023     63900     22681     22775     29560     22307     27669     27650     30946     30942
dram[3]:      27503     31028     27417     27471     28337     28389     28024     28499     21065     21247     25660     68984     32720     25554     30933     30982
dram[4]:      31019     26005     28029     28160     28367     28466     30164     28514     32533     29996     29176     29718     22862     21990     28445     28508
dram[5]:      25997     27890     28108     28097     28302     28317     24949     28520     23621     29979     29611     29818     34230     25851     27903     28427
dram[6]:      27871     28024     27580     26989     25556     28055     29985     28249     22569     29832     29824     29740     27502     27604     28445     35087
dram[7]:      25991     26002     26517     26535     25758     28064     25506     32461     23671     23675     29777     22153     27473     27529     30867    182894
dram[8]:      28031     27902     26383     26415     27345     27353     28331     28557     22592     22857     25672     25771     23936     23954     28062     30830
dram[9]:      27914     26180     26393     23068     28170     27381     28705     28718     23815     23909     25800     29600    182887     25319     28347     27735
dram[10]:      60142     78126     60137     25639     28570     28151     29951     28115     29939     30138     29576     29647     25161     25475     27957     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=833181 n_act=575 n_pre=559 n_req=1665 n_rd=5876 n_write=196 bw_util=0.01445
n_activity=26366 dram_eff=0.4606
bk0: 412a 835790i bk1: 420a 835743i bk2: 360a 836215i bk3: 384a 835813i bk4: 312a 836457i bk5: 296a 836079i bk6: 324a 836371i bk7: 308a 837243i bk8: 312a 836451i bk9: 352a 836213i bk10: 380a 836641i bk11: 384a 836229i bk12: 412a 836267i bk13: 432a 835689i bk14: 396a 836323i bk15: 392a 835659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.117507
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=833255 n_act=572 n_pre=556 n_req=1651 n_rd=5804 n_write=200 bw_util=0.01429
n_activity=26100 dram_eff=0.4601
bk0: 408a 836044i bk1: 388a 836064i bk2: 348a 836816i bk3: 364a 836268i bk4: 316a 836160i bk5: 308a 836339i bk6: 296a 836758i bk7: 324a 836497i bk8: 328a 836880i bk9: 344a 836352i bk10: 376a 836579i bk11: 364a 836652i bk12: 424a 836449i bk13: 420a 836135i bk14: 408a 836332i bk15: 388a 836248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0998576
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=832965 n_act=610 n_pre=594 n_req=1700 n_rd=6024 n_write=194 bw_util=0.0148
n_activity=27781 dram_eff=0.4476
bk0: 388a 835703i bk1: 412a 835425i bk2: 388a 835703i bk3: 340a 836108i bk4: 328a 836277i bk5: 360a 835829i bk6: 336a 836227i bk7: 300a 836465i bk8: 364a 836328i bk9: 352a 835655i bk10: 376a 836444i bk11: 392a 836133i bk12: 440a 835928i bk13: 432a 835652i bk14: 416a 835839i bk15: 400a 835729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.126492
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=833036 n_act=576 n_pre=560 n_req=1700 n_rd=6020 n_write=195 bw_util=0.01479
n_activity=27074 dram_eff=0.4591
bk0: 404a 835554i bk1: 396a 835580i bk2: 364a 835873i bk3: 384a 835899i bk4: 332a 836122i bk5: 304a 836448i bk6: 328a 836227i bk7: 312a 836381i bk8: 356a 836199i bk9: 380a 835700i bk10: 384a 836722i bk11: 404a 836311i bk12: 412a 835782i bk13: 408a 836025i bk14: 420a 835891i bk15: 432a 835450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.134661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=833164 n_act=540 n_pre=524 n_req=1689 n_rd=5960 n_write=199 bw_util=0.01466
n_activity=27088 dram_eff=0.4547
bk0: 408a 835425i bk1: 380a 836024i bk2: 364a 836050i bk3: 352a 835815i bk4: 320a 836038i bk5: 304a 836268i bk6: 312a 836432i bk7: 312a 835889i bk8: 348a 835749i bk9: 332a 835605i bk10: 396a 835834i bk11: 392a 836846i bk12: 432a 836136i bk13: 440a 835641i bk14: 424a 835905i bk15: 444a 835429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154956
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=832993 n_act=559 n_pre=543 n_req=1720 n_rd=6096 n_write=196 bw_util=0.01497
n_activity=27053 dram_eff=0.4652
bk0: 436a 835673i bk1: 424a 835256i bk2: 392a 835467i bk3: 396a 835263i bk4: 324a 835899i bk5: 336a 835801i bk6: 312a 835999i bk7: 304a 836065i bk8: 340a 835310i bk9: 348a 836066i bk10: 400a 835820i bk11: 380a 836227i bk12: 428a 835989i bk13: 396a 835975i bk14: 436a 835800i bk15: 444a 835448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.147114
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=832977 n_act=607 n_pre=591 n_req=1703 n_rd=6012 n_write=200 bw_util=0.01478
n_activity=27722 dram_eff=0.4482
bk0: 424a 835864i bk1: 408a 835819i bk2: 384a 836060i bk3: 388a 836102i bk4: 304a 836407i bk5: 308a 836338i bk6: 312a 836396i bk7: 312a 836317i bk8: 364a 836546i bk9: 356a 836138i bk10: 404a 837532i bk11: 396a 836524i bk12: 416a 836401i bk13: 416a 836661i bk14: 424a 835928i bk15: 396a 835815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127533
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=833026 n_act=568 n_pre=552 n_req=1711 n_rd=6040 n_write=201 bw_util=0.01485
n_activity=26979 dram_eff=0.4627
bk0: 416a 835842i bk1: 416a 835999i bk2: 376a 836376i bk3: 404a 836135i bk4: 344a 836598i bk5: 320a 836257i bk6: 316a 837005i bk7: 332a 836900i bk8: 360a 836594i bk9: 336a 837370i bk10: 356a 837163i bk11: 376a 837008i bk12: 424a 837157i bk13: 432a 836246i bk14: 420a 836213i bk15: 412a 836200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.127876
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=833277 n_act=555 n_pre=539 n_req=1654 n_rd=5816 n_write=200 bw_util=0.01432
n_activity=25848 dram_eff=0.4655
bk0: 400a 835751i bk1: 428a 835566i bk2: 376a 836597i bk3: 360a 836333i bk4: 320a 836618i bk5: 324a 836188i bk6: 284a 837002i bk7: 312a 836363i bk8: 340a 836569i bk9: 344a 836410i bk10: 384a 836424i bk11: 364a 836681i bk12: 372a 836801i bk13: 388a 836070i bk14: 400a 835980i bk15: 420a 835716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.101026
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=833089 n_act=545 n_pre=529 n_req=1706 n_rd=6024 n_write=200 bw_util=0.01481
n_activity=25727 dram_eff=0.4838
bk0: 408a 835632i bk1: 380a 835813i bk2: 392a 836270i bk3: 376a 836043i bk4: 336a 836700i bk5: 316a 836637i bk6: 320a 836752i bk7: 316a 836499i bk8: 336a 836558i bk9: 344a 836753i bk10: 388a 836107i bk11: 392a 836385i bk12: 432a 836070i bk13: 428a 835635i bk14: 408a 835847i bk15: 452a 835329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145515
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=840387 n_nop=833194 n_act=541 n_pre=525 n_req=1681 n_rd=5928 n_write=199 bw_util=0.01458
n_activity=25909 dram_eff=0.473
bk0: 408a 835934i bk1: 388a 835580i bk2: 364a 836071i bk3: 388a 835828i bk4: 320a 836382i bk5: 308a 836009i bk6: 320a 836547i bk7: 320a 836513i bk8: 376a 836197i bk9: 320a 837461i bk10: 384a 836204i bk11: 360a 836241i bk12: 440a 836110i bk13: 416a 836145i bk14: 432a 836033i bk15: 384a 836008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124535

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 22310, Miss = 719, Miss_rate = 0.032, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3400
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.565
	minimum = 6
	maximum = 772
Network latency average = 35.2156
	minimum = 6
	maximum = 626
Slowest packet = 265404
Flit latency average = 29.6075
	minimum = 6
	maximum = 626
Slowest flit = 464887
Fragmentation average = 0.0636765
	minimum = 0
	maximum = 410
Injected packet rate average = 0.113619
	minimum = 0.0859228 (at node 2)
	maximum = 0.132161 (at node 29)
Accepted packet rate average = 0.113619
	minimum = 0.0859228 (at node 2)
	maximum = 0.132161 (at node 29)
Injected flit rate average = 0.194348
	minimum = 0.113758 (at node 2)
	maximum = 0.282271 (at node 29)
Accepted flit rate average= 0.194348
	minimum = 0.168059 (at node 30)
	maximum = 0.272508 (at node 5)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8197 (11 samples)
	minimum = 6 (11 samples)
	maximum = 268.636 (11 samples)
Network latency average = 19.3085 (11 samples)
	minimum = 6 (11 samples)
	maximum = 204.909 (11 samples)
Flit latency average = 19.9527 (11 samples)
	minimum = 6 (11 samples)
	maximum = 204.091 (11 samples)
Fragmentation average = 0.00826715 (11 samples)
	minimum = 0 (11 samples)
	maximum = 70.8182 (11 samples)
Injected packet rate average = 0.0380031 (11 samples)
	minimum = 0.0274505 (11 samples)
	maximum = 0.0942521 (11 samples)
Accepted packet rate average = 0.0380031 (11 samples)
	minimum = 0.0274505 (11 samples)
	maximum = 0.0942521 (11 samples)
Injected flit rate average = 0.0598002 (11 samples)
	minimum = 0.0360151 (11 samples)
	maximum = 0.132515 (11 samples)
Accepted flit rate average = 0.0598002 (11 samples)
	minimum = 0.0461046 (11 samples)
	maximum = 0.176353 (11 samples)
Injected packet size average = 1.57356 (11 samples)
Accepted packet size average = 1.57356 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 21 sec (2481 sec)
gpgpu_simulation_rate = 6033 (inst/sec)
gpgpu_simulation_rate = 1178 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4305
gpu_sim_insn = 1431682
gpu_ipc =     332.5626
gpu_tot_sim_cycle = 3150596
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       5.2059
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 205050
gpu_stall_icnt2sh    = 794098
partiton_reqs_in_parallel = 94710
partiton_reqs_in_parallel_total    = 9752040
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1254
partiton_reqs_in_parallel_util = 94710
partiton_reqs_in_parallel_util_total    = 9752040
gpu_sim_cycle_parition_util = 4305
gpu_tot_sim_cycle_parition_util    = 452536
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5540
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     225.4560 GB/Sec
L2_BW_total  =      13.2172 GB/Sec
gpu_total_sim_rate=6349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
886, 884, 860, 927, 873, 1104, 997, 1023, 1277, 967, 1316, 789, 872, 1052, 1353, 987, 511, 765, 1143, 1010, 879, 1429, 570, 754, 957, 846, 1155, 609, 1063, 933, 586, 741, 650, 767, 913, 535, 524, 654, 726, 662, 755, 1170, 595, 946, 790, 716, 689, 742, 631, 844, 809, 309, 906, 694, 745, 641, 504, 449, 733, 694, 733, 553, 761, 591, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1228216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1214797
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8533
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1734563	W0_Idle:1874878	W0_Scoreboard:3763412	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 351 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 3150595 
mrq_lat_table:11827 	309 	487 	1204 	803 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	359817 	69926 	3243 	1905 	613 	289 	1570 	1793 	6 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	85643 	17552 	153071 	78626 	49649 	44590 	3186 	2523 	235 	603 	287 	1624 	1735 	6 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	84898 	69919 	128738 	8351 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	141156 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	267 	38 	17 	2 	2 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        12        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14         8        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     15704     12406     85186    110117    118017      7896      7842     16589     12910      8669     98092      8142      8204    126873     24771 
dram[1]:    249287    102673      8521    125734     11448     11669     12819      6963      9717     64579     14050     54277     13439     13275     16215     18755 
dram[2]:    101061     11172    241585     10706     11447     61363     64570     67924    165205     11191     69896     73857      7831     10367     13119     11462 
dram[3]:    128618    249054    246196    117984    176156     11448     11291     57705     64576     12311     71636     80409     84579     83422     11794     10718 
dram[4]:     14319     13079      7018    119686     11895     17134     57707     12312    153618     12512    162782     46748    185993     13758     14569     13595 
dram[5]:     17009      8854      9941      7186     13270     17172     64573     12828     50172    248862    244693     83758     84581      8930     14313     18609 
dram[6]:     14218      7425     79699      9086     11446     11449      6062      6185      8199    198139     48460     72491      8973      9207     23897    102718 
dram[7]:    250023      8325     66720      8638     11447     11452      8083     32233     36565     13795    102152    131169      8303      9374     12161    244325 
dram[8]:     72156     12026     68230     69908     11446     15238     12796      7154      6593    126716     49316     70780     95346     14222    248391    248304 
dram[9]:     12138     98612    243623    242431     11447     14825     12660      7131     46035     11454    247683    101296    244325    164862     14632      9179 
dram[10]:     61128     95072     93176     11222     15350     11449     64572     11589      8478      8087     73816    246591     12127     12006      8102     92819 
average row accesses per activate:
dram[0]:  3.400000  2.372549  3.419355  3.862069  2.733333  2.851852  3.000000  2.406250  2.933333  2.578947  2.897436  2.300000  2.704545  3.937500  3.052632  2.804878 
dram[1]:  2.813953  2.416667  2.810811  3.242424  2.827586  3.333333  2.114286  2.382353  2.735294  3.233333  2.200000  3.085714  3.075000  3.485714  3.470588  3.709677 
dram[2]:  2.627907  3.216216  3.054054  2.916667  2.931035  2.325000  2.361111  2.500000  2.463415  3.266667  2.340425  2.425532  2.800000  3.500000  3.076923  3.162162 
dram[3]:  3.105263  3.285714  3.057143  3.027027  3.071429  3.076923  2.484848  3.333333  2.500000  2.692308  2.825000  2.809524  2.531915  3.131579  3.903226  2.906977 
dram[4]:  2.288461  3.027027  3.566667  3.620690  4.150000  2.468750  5.266667  3.250000  2.578947  2.818182  2.489362  2.651163  3.757576  3.513514  4.066667  3.225000 
dram[5]:  3.906250  2.837209  3.250000  3.382353  3.111111  3.480000  2.724138  2.814815  2.435897  2.969697  2.521739  2.354167  3.571429  3.314286  3.472222  3.735294 
dram[6]:  3.048780  3.636364  3.228571  3.285714  2.257143  2.857143  2.437500  2.228571  2.266667  2.475000  2.833333  2.017544  2.837209  3.666667  3.297297  3.194444 
dram[7]:  3.388889  2.951220  3.612903  3.575758  3.296296  3.074074  2.468750  2.371428  3.290323  2.567568  2.650000  2.682927  2.860465  3.405406  3.128205  3.157895 
dram[8]:  3.411765  2.906977  2.682927  2.864865  3.952381  2.896552  2.730769  2.437500  2.878788  2.512820  2.545455  2.682927  3.593750  3.323529  3.545455  3.361111 
dram[9]:  3.025641  2.897436  2.850000  2.972973  3.107143  2.964286  3.809524  2.724138  3.133333  3.187500  3.054054  2.395833  4.275862  3.205128  4.103448  3.250000 
dram[10]:  3.189189  2.714286  3.085714  3.531250  3.565217  3.038461  3.240000  2.857143  3.451613  3.285714  2.333333  2.369565  3.256410  3.870968  3.230769  3.645161 
average row locality = 18580/6247 = 2.974228
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:       4924      5871      6763      7524     14473     13484     11107     11882     11042     11073      9081     10195      5022      5018      5802      5147
dram[1]:       5294      4761      7719      9077     13363     13410     12977     12213      9723      9888      9607      8617      5443      4906      5663      4499
dram[2]:       4859      5055      6965      7899     12574     13800     12017     12581     10113      9182      9585      8983      5232      5317      5574      5985
dram[3]:       5507      5534      8907      8237     13325     13743     11255     11781      9682      9370     10216      9623      6314      5281      5114      5682
dram[4]:       6004      5161      9238      8901     14414     13978     13173     11917      9905     10274      9424      9864      5723      5137      5254      5436
dram[5]:       5219      5742      7290      8042     13847     13234     11637     11893     10068     10148      8921      8796      5316      5351      4649      5381
dram[6]:       5435      5076      7395      8015     13108     13432     12051     12579      9295      9887      9435      9519      5344      5393      5189      7109
dram[7]:       4870      4441      7398      7989     12005     12828     11243     11924      9808     10661      8365      8948      5295      5222      5519      7854
dram[8]:       5118      5268      8169      8131     12480     13101     12165     11540      9820     10214      9990      9093     16013      5071      5973      5753
dram[9]:       5073      4841      8620      7681     12995     12342     12954     11938     11872     10398      9415      9503      6540      4732      6078      5731
dram[10]:       5662      4925      8230      8444     14439     13796     13039     12347     10180     10388      9671      8656      5164      4756      5912      6544
maximum mf latency per bank:
dram[0]:      22979     28074     25644     25604     92670     22356     28568     25395     30108     23820     29724     29652     25771     27693     27751     27765
dram[1]:      25984     27511     25311    150727     24154     24158     25505     28067     22474     30110     29221     21544     25823     25682     27781     30955
dram[2]:      27541     27741     26087     26070     22339     28484     28023     63900     22681     22775     29560     22307     27669     27650     30946     30942
dram[3]:      27503     31028     27417     27471     28337     28389     28024     28499     21065     21247     25660     68984     32720     25554     30933     30982
dram[4]:      31019     26005     28029     28160     28367     28466     30164     28514     32533     29996     29176     29718     22862     21990     28445     28508
dram[5]:      25997     27890     28108     28097     28302     28317     24949     28520     23621     29979     29611     29818     34230     25851     27903     28427
dram[6]:      27871     28024     27580     26989     25556     28055     29985     28249     22569     29832     29824     29740     27502     27604     28445     35087
dram[7]:      25991     26002     26517     26535     25758     28064     25506     32461     23671     23675     29777     22153     27473     27529     30867    182894
dram[8]:      28031     27902     26383     26415     27345     27353     28331     28557     22592     22857     25672     25771     23936     23954     28062     30830
dram[9]:      27914     26180     26393     23068     28170     27381     28705     28718     23815     23909     25800     29600    182887     25319     28347     27735
dram[10]:      60142     78126     60137     25639     28570     28151     29951     28115     29939     30138     29576     29647     25161     25475     27957     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=841173 n_act=575 n_pre=559 n_req=1665 n_rd=5876 n_write=196 bw_util=0.01431
n_activity=26366 dram_eff=0.4606
bk0: 412a 843782i bk1: 420a 843735i bk2: 360a 844207i bk3: 384a 843805i bk4: 312a 844449i bk5: 296a 844071i bk6: 324a 844363i bk7: 308a 845235i bk8: 312a 844443i bk9: 352a 844205i bk10: 380a 844633i bk11: 384a 844221i bk12: 412a 844259i bk13: 432a 843681i bk14: 396a 844315i bk15: 392a 843651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.1164
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=841247 n_act=572 n_pre=556 n_req=1651 n_rd=5804 n_write=200 bw_util=0.01415
n_activity=26100 dram_eff=0.4601
bk0: 408a 844036i bk1: 388a 844056i bk2: 348a 844808i bk3: 364a 844260i bk4: 316a 844152i bk5: 308a 844331i bk6: 296a 844750i bk7: 324a 844489i bk8: 328a 844872i bk9: 344a 844344i bk10: 376a 844571i bk11: 364a 844644i bk12: 424a 844441i bk13: 420a 844127i bk14: 408a 844324i bk15: 388a 844240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0989169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=840957 n_act=610 n_pre=594 n_req=1700 n_rd=6024 n_write=194 bw_util=0.01466
n_activity=27781 dram_eff=0.4476
bk0: 388a 843695i bk1: 412a 843417i bk2: 388a 843695i bk3: 340a 844100i bk4: 328a 844269i bk5: 360a 843821i bk6: 336a 844219i bk7: 300a 844457i bk8: 364a 844320i bk9: 352a 843647i bk10: 376a 844436i bk11: 392a 844125i bk12: 440a 843920i bk13: 432a 843644i bk14: 416a 843831i bk15: 400a 843721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.1253
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=841028 n_act=576 n_pre=560 n_req=1700 n_rd=6020 n_write=195 bw_util=0.01465
n_activity=27074 dram_eff=0.4591
bk0: 404a 843546i bk1: 396a 843572i bk2: 364a 843865i bk3: 384a 843891i bk4: 332a 844114i bk5: 304a 844440i bk6: 328a 844219i bk7: 312a 844373i bk8: 356a 844191i bk9: 380a 843692i bk10: 384a 844714i bk11: 404a 844303i bk12: 412a 843774i bk13: 408a 844017i bk14: 420a 843883i bk15: 432a 843442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.133392
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=841156 n_act=540 n_pre=524 n_req=1689 n_rd=5960 n_write=199 bw_util=0.01452
n_activity=27088 dram_eff=0.4547
bk0: 408a 843417i bk1: 380a 844016i bk2: 364a 844042i bk3: 352a 843807i bk4: 320a 844030i bk5: 304a 844260i bk6: 312a 844424i bk7: 312a 843881i bk8: 348a 843741i bk9: 332a 843597i bk10: 396a 843826i bk11: 392a 844838i bk12: 432a 844128i bk13: 440a 843633i bk14: 424a 843897i bk15: 444a 843421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153496
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=840985 n_act=559 n_pre=543 n_req=1720 n_rd=6096 n_write=196 bw_util=0.01483
n_activity=27053 dram_eff=0.4652
bk0: 436a 843665i bk1: 424a 843248i bk2: 392a 843459i bk3: 396a 843255i bk4: 324a 843891i bk5: 336a 843793i bk6: 312a 843991i bk7: 304a 844057i bk8: 340a 843302i bk9: 348a 844058i bk10: 400a 843812i bk11: 380a 844219i bk12: 428a 843981i bk13: 396a 843967i bk14: 436a 843792i bk15: 444a 843440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.145728
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=840969 n_act=607 n_pre=591 n_req=1703 n_rd=6012 n_write=200 bw_util=0.01464
n_activity=27722 dram_eff=0.4482
bk0: 424a 843856i bk1: 408a 843811i bk2: 384a 844052i bk3: 388a 844094i bk4: 304a 844399i bk5: 308a 844330i bk6: 312a 844388i bk7: 312a 844309i bk8: 364a 844538i bk9: 356a 844130i bk10: 404a 845524i bk11: 396a 844516i bk12: 416a 844393i bk13: 416a 844653i bk14: 424a 843920i bk15: 396a 843807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126332
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=841018 n_act=568 n_pre=552 n_req=1711 n_rd=6040 n_write=201 bw_util=0.01471
n_activity=26979 dram_eff=0.4627
bk0: 416a 843834i bk1: 416a 843991i bk2: 376a 844368i bk3: 404a 844127i bk4: 344a 844590i bk5: 320a 844249i bk6: 316a 844997i bk7: 332a 844892i bk8: 360a 844586i bk9: 336a 845362i bk10: 356a 845155i bk11: 376a 845000i bk12: 424a 845149i bk13: 432a 844238i bk14: 420a 844205i bk15: 412a 844192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.126671
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=841269 n_act=555 n_pre=539 n_req=1654 n_rd=5816 n_write=200 bw_util=0.01418
n_activity=25848 dram_eff=0.4655
bk0: 400a 843743i bk1: 428a 843558i bk2: 376a 844589i bk3: 360a 844325i bk4: 320a 844610i bk5: 324a 844180i bk6: 284a 844994i bk7: 312a 844355i bk8: 340a 844561i bk9: 344a 844402i bk10: 384a 844416i bk11: 364a 844673i bk12: 372a 844793i bk13: 388a 844062i bk14: 400a 843972i bk15: 420a 843708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.100074
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=841081 n_act=545 n_pre=529 n_req=1706 n_rd=6024 n_write=200 bw_util=0.01467
n_activity=25727 dram_eff=0.4838
bk0: 408a 843624i bk1: 380a 843805i bk2: 392a 844262i bk3: 376a 844035i bk4: 336a 844692i bk5: 316a 844629i bk6: 320a 844744i bk7: 316a 844491i bk8: 336a 844550i bk9: 344a 844745i bk10: 388a 844099i bk11: 392a 844377i bk12: 432a 844062i bk13: 428a 843627i bk14: 408a 843839i bk15: 452a 843321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144144
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=848379 n_nop=841186 n_act=541 n_pre=525 n_req=1681 n_rd=5928 n_write=199 bw_util=0.01444
n_activity=25909 dram_eff=0.473
bk0: 408a 843926i bk1: 388a 843572i bk2: 364a 844063i bk3: 388a 843820i bk4: 320a 844374i bk5: 308a 844001i bk6: 320a 844539i bk7: 320a 844505i bk8: 376a 844189i bk9: 320a 845453i bk10: 384a 844196i bk11: 360a 844233i bk12: 440a 844102i bk13: 416a 844137i bk14: 432a 844025i bk15: 384a 844000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123362

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 24734, Miss = 719, Miss_rate = 0.029, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3400
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145001
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.1586
	minimum = 6
	maximum = 586
Network latency average = 41.1445
	minimum = 6
	maximum = 411
Slowest packet = 861159
Flit latency average = 51.1252
	minimum = 6
	maximum = 410
Slowest flit = 1430741
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0475836
	minimum = 0.0371747 (at node 1)
	maximum = 0.281599 (at node 44)
Accepted packet rate average = 0.0475836
	minimum = 0.0371747 (at node 1)
	maximum = 0.281599 (at node 44)
Injected flit rate average = 0.0713755
	minimum = 0.0534387 (at node 30)
	maximum = 0.292751 (at node 44)
Accepted flit rate average= 0.0713755
	minimum = 0.0446097 (at node 1)
	maximum = 0.552045 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.598 (12 samples)
	minimum = 6 (12 samples)
	maximum = 295.083 (12 samples)
Network latency average = 21.1282 (12 samples)
	minimum = 6 (12 samples)
	maximum = 222.083 (12 samples)
Flit latency average = 22.5504 (12 samples)
	minimum = 6 (12 samples)
	maximum = 221.25 (12 samples)
Fragmentation average = 0.00757822 (12 samples)
	minimum = 0 (12 samples)
	maximum = 64.9167 (12 samples)
Injected packet rate average = 0.0388014 (12 samples)
	minimum = 0.0282608 (12 samples)
	maximum = 0.109864 (12 samples)
Accepted packet rate average = 0.0388014 (12 samples)
	minimum = 0.0282608 (12 samples)
	maximum = 0.109864 (12 samples)
Injected flit rate average = 0.0607648 (12 samples)
	minimum = 0.037467 (12 samples)
	maximum = 0.145868 (12 samples)
Accepted flit rate average = 0.0607648 (12 samples)
	minimum = 0.04598 (12 samples)
	maximum = 0.20766 (12 samples)
Injected packet size average = 1.56604 (12 samples)
Accepted packet size average = 1.56604 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 3 sec (2583 sec)
gpgpu_simulation_rate = 6349 (inst/sec)
gpgpu_simulation_rate = 1219 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 88831
gpu_sim_insn = 4962251
gpu_ipc =      55.8617
gpu_tot_sim_cycle = 3466649
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       6.1627
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 743993
gpu_stall_icnt2sh    = 2393476
partiton_reqs_in_parallel = 1415339
partiton_reqs_in_parallel_total    = 9846750
partiton_level_parallism =      15.9329
partiton_level_parallism_total  =       3.2487
partiton_reqs_in_parallel_util = 1415339
partiton_reqs_in_parallel_util_total    = 9846750
gpu_sim_cycle_parition_util = 88514
gpu_tot_sim_cycle_parition_util    = 456841
partiton_level_parallism_util =      15.9900
partiton_level_parallism_util_total  =      20.6509
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     558.7722 GB/Sec
L2_BW_total  =      26.3304 GB/Sec
gpu_total_sim_rate=5883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966714
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1162, 1229, 1132, 1277, 1110, 1408, 1339, 1299, 1571, 1205, 1700, 1093, 1201, 1342, 1627, 1264, 780, 995, 1417, 1350, 1245, 1708, 827, 1037, 1297, 1160, 1439, 900, 1376, 1251, 864, 1018, 915, 1005, 1152, 849, 878, 984, 1043, 983, 994, 1501, 914, 1244, 1148, 929, 976, 1059, 976, 1202, 1160, 616, 1274, 959, 1063, 909, 793, 733, 1071, 1074, 1070, 851, 1016, 926, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3162434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3132341
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 25207
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4092064	W0_Idle:1941714	W0_Scoreboard:5431214	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 594 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 3466280 
mrq_lat_table:15313 	330 	494 	1247 	816 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	717417 	221923 	4328 	4431 	2056 	951 	2236 	5190 	4308 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	103148 	30267 	368331 	204925 	95375 	129320 	11078 	3668 	2450 	1838 	919 	2286 	5128 	4275 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	128552 	179669 	348976 	28075 	401 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	271146 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	302 	86 	62 	47 	7 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        14        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         9        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14        11        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     22083     20136     85186    110117    118017     28398     14283     20668     26125     24114     98092     18108     18598    126873     24771 
dram[1]:    249287    102673     20744    125734     15127     18705     12819     22708     26690     64579     26772     54277     28495     24045     22455     18755 
dram[2]:    101061     12966    241585     20932     31461     61363     64570     67924    165205     20729     69896     73857     23191     19090     23408     14302 
dram[3]:    128618    249054    246196    117984    176156     13879     16420     57705     64576     26762     71636     80409     84579     83422     17148     20510 
dram[4]:     17054     13079     19542    119686     16018     21031     57707     21430    153618     22359    162782     46748    185993     19006     18230     13595 
dram[5]:     24306     20777     23588     18506     13270     17172     64573     17162     50172    248862    244693     83758     84581     31733     27066     27780 
dram[6]:     20921     24521     79699     13087     23514     14961     13338     11559     33002    198139     48460     72491     21101     28230     23897    102718 
dram[7]:    250023     21527     66720     30172     21970     13238     21960     32233     36565     40530    102152    131169     23363     27166     15334    244325 
dram[8]:     72156     23111     68230     69908     11975     15238     17458     16796     14049    126716     49316     70780     95346     15230    248391    248304 
dram[9]:     28876     98612    243623    242431     14964     21031     17707     26292     46035     22764    247683    101296    244325    164862     16663     20429 
dram[10]:     61128     95072     93176     17619     16833     15679     64572     20283     17689     12036     73816    246591     25128     28199     17829     92819 
average row accesses per activate:
dram[0]:  3.133333  2.333333  3.047619  3.459460  2.641026  2.428571  3.000000  2.341463  2.829268  2.636364  2.869565  2.333333  2.666667  3.244444  2.900000  2.735849 
dram[1]:  2.750000  2.553571  2.687500  2.723404  2.487805  3.090909  2.042553  2.285714  2.720930  2.925000  2.298246  3.000000  2.959184  2.959184  3.063830  3.106383 
dram[2]:  2.545455  2.895833  2.976744  2.640000  3.000000  2.081633  2.255814  2.341463  2.468085  3.052632  2.471698  2.471698  2.666667  3.106383  2.618182  2.788461 
dram[3]:  2.877551  3.333333  2.666667  2.591837  2.756757  2.641026  2.461539  3.062500  2.489362  2.468085  2.933333  2.869565  2.618182  2.735849  3.428571  2.788461 
dram[4]:  2.311476  2.764706  2.909091  3.225000  3.482759  2.428571  4.041667  2.823529  2.659091  2.697675  2.607843  2.519231  3.428571  3.148936  3.625000  2.826923 
dram[5]:  3.589744  2.592592  3.119048  3.121951  2.615385  2.684211  2.621622  2.461539  2.468085  2.720930  2.519231  2.254237  3.173913  3.020833  3.020833  3.372093 
dram[6]:  2.698113  3.550000  2.744681  2.954545  2.266667  2.684211  2.232558  2.042553  2.250000  2.230769  2.462963  2.015385  2.654546  3.295455  3.020833  3.085106 
dram[7]:  3.357143  2.673077  3.333333  3.307692  2.756757  2.550000  2.285714  2.232558  3.105263  2.659091  2.490566  2.620000  2.685185  3.106383  2.900000  2.900000 
dram[8]:  3.232558  2.820000  2.461539  2.844445  3.187500  2.914286  2.461539  2.400000  2.367347  2.226415  2.519231  2.350877  3.431818  2.918367  3.222222  2.880000 
dram[9]:  2.957447  2.660377  2.782609  2.909091  2.833333  2.783784  3.000000  2.666667  2.853658  2.617021  2.911111  2.538461  3.789474  3.106383  3.536585  2.900000 
dram[10]:  2.895833  2.456140  3.071429  3.047619  3.125000  2.439024  3.129032  2.742857  3.243243  2.902439  2.407408  2.627451  2.900000  3.789474  2.920000  3.020833 
average row locality = 22150/7983 = 2.774646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:      20917     22220     22455     21910     30959     28889     35221     34113     33169     33305     32129     32206     20053     19372     19658     19707
dram[1]:      19862     20988     21889     23216     29126     31283     33559     35203     30342     31039     31539     30715     19437     19860     20394     18575
dram[2]:      21371     20279     22856     22887     29666     32844     33643     33374     34615     31589     32463     32198     19868     19146     20643     19934
dram[3]:      21282     21502     22979     23930     29629     28373     33328     33974     31210     30399     33150     32287     19554     18854     19261     19501
dram[4]:      22681     22228     24397     23892     30461     28997     35420     35252     31599     31751     32232     33311     18289     18581     17976     19408
dram[5]:      21447     22014     23950     23834     29409     27498     32512     33647     31869     32441     31114     30735     19568     19153     17722     18787
dram[6]:      21959     21037     22340     23205     28692     28978     34845     35234     30062     32097     31095     33144     19559     20598     19359     20754
dram[7]:      21061     20818     21848     22854     29060     28833     33049     34401     32466     30958     30215     32343     20036     20218     20156     23183
dram[8]:      22006     21498     22807     23677     28327     29465     34623     32491     31349     31096     31729     30883     28123     19083     19438     20603
dram[9]:      21411     21446     24439     24551     28917     26838     35836     33667     33131     32247     32556     33180     20945     19278     20127     20395
dram[10]:      21505     20587     23443     23812     30308     31592     34863     35595     32131     31639     32407     30925     19901     19744     20007     20106
maximum mf latency per bank:
dram[0]:      54991     54986     58061     58144     92670     58410     61703     61510     55928     58802     60340     60290     59342     59628     58475     59687
dram[1]:      55017     55088     58125    150727     56050     56222     61475     61420     58830     58809     59395     59419     59742     59722     59734     59851
dram[2]:      55048     54986     58322     58120     55527     56254     61409     63900     58819     59367     59915     59809     59646     59819     59706     58572
dram[3]:      54937     54927     57883     58050     56225     56135     61507     59678     59220     59444     59760     68984     59809     59803     58542     58480
dram[4]:      55000     54978     57867     57983     56059     56288     59672     59681     59405     55408     61185     59775     58520     58520     58135     58261
dram[5]:      54960     54933     57994     57955     57947     58020     59146     59120     55431     55485     57216     57230     58609     58580     59590     59640
dram[6]:      55008     54922     56723     56831     56417     56394     59508     59210     55379     55763     57229     57429     58434     58435     59606     59867
dram[7]:      55035     55093     56837     57371     56361     56473     59587     59521     58807     58795     59593     59605     59455     59601     59693    182894
dram[8]:      55051     54916     57538     56615     56471     56310     59630     59507     60166     60297     59592     59873     59613     59632     58210     57059
dram[9]:      55073     55167     57358     57538     55763     56109     59286     58675     60319     60240     59795     59772    182887     59639     58516     57045
dram[10]:      60142     78126     60137     56822     56270     56241     58636     58879     60288     60263     57448     57164     59205     59200     59669     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004426 n_act=729 n_pre=713 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01472
n_activity=35963 dram_eff=0.4146
bk0: 500a 1008314i bk1: 496a 1008315i bk2: 448a 1008722i bk3: 448a 1008431i bk4: 396a 1009015i bk5: 396a 1008447i bk6: 384a 1009064i bk7: 384a 1009827i bk8: 424a 1008906i bk9: 424a 1008863i bk10: 456a 1009247i bk11: 456a 1008860i bk12: 512a 1008778i bk13: 512a 1008162i bk14: 512a 1008710i bk15: 512a 1008071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0975394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004392 n_act=742 n_pre=726 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01473
n_activity=36072 dram_eff=0.4138
bk0: 496a 1008571i bk1: 496a 1008601i bk2: 448a 1009285i bk3: 448a 1008670i bk4: 396a 1008637i bk5: 396a 1008877i bk6: 384a 1009208i bk7: 384a 1009102i bk8: 424a 1009424i bk9: 424a 1008883i bk10: 460a 1009186i bk11: 460a 1009187i bk12: 512a 1008984i bk13: 512a 1008547i bk14: 512a 1008753i bk15: 512a 1008558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0830258
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004362 n_act=762 n_pre=746 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01471
n_activity=36627 dram_eff=0.407
bk0: 496a 1008119i bk1: 492a 1007919i bk2: 448a 1008368i bk3: 448a 1008469i bk4: 396a 1008949i bk5: 396a 1008478i bk6: 384a 1008885i bk7: 384a 1008962i bk8: 424a 1008994i bk9: 424a 1008252i bk10: 460a 1009078i bk11: 460a 1008809i bk12: 512a 1008531i bk13: 512a 1008184i bk14: 512a 1008209i bk15: 512a 1008084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.105127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004441 n_act=722 n_pre=706 n_req=2010 n_rd=7260 n_write=195 bw_util=0.01471
n_activity=35869 dram_eff=0.4157
bk0: 496a 1008044i bk1: 496a 1008125i bk2: 448a 1008290i bk3: 444a 1008409i bk4: 396a 1008697i bk5: 396a 1008897i bk6: 384a 1008908i bk7: 384a 1008987i bk8: 424a 1008835i bk9: 424a 1008333i bk10: 460a 1009402i bk11: 460a 1009064i bk12: 512a 1008349i bk13: 512a 1008358i bk14: 512a 1008383i bk15: 512a 1008000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.111879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004481 n_act=696 n_pre=680 n_req=2016 n_rd=7268 n_write=199 bw_util=0.01474
n_activity=36576 dram_eff=0.4083
bk0: 496a 1007961i bk1: 496a 1008397i bk2: 448a 1008464i bk3: 448a 1008269i bk4: 392a 1008610i bk5: 396a 1008788i bk6: 384a 1008967i bk7: 384a 1008412i bk8: 424a 1008354i bk9: 424a 1008109i bk10: 460a 1008562i bk11: 460a 1009439i bk12: 512a 1008650i bk13: 512a 1008209i bk14: 516a 1008385i bk15: 516a 1007940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004442 n_act=715 n_pre=699 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01474
n_activity=36156 dram_eff=0.4131
bk0: 496a 1008321i bk1: 496a 1007769i bk2: 448a 1008148i bk3: 448a 1007935i bk4: 396a 1008417i bk5: 396a 1008303i bk6: 384a 1008591i bk7: 384a 1008563i bk8: 424a 1007899i bk9: 424a 1008603i bk10: 460a 1008507i bk11: 460a 1008742i bk12: 512a 1008481i bk13: 512a 1008369i bk14: 516a 1008291i bk15: 516a 1008012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.122159
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004320 n_act=774 n_pre=758 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01475
n_activity=37479 dram_eff=0.3987
bk0: 496a 1008370i bk1: 496a 1008426i bk2: 448a 1008594i bk3: 448a 1008709i bk4: 396a 1008923i bk5: 396a 1008861i bk6: 384a 1008914i bk7: 384a 1008810i bk8: 424a 1009185i bk9: 424a 1008658i bk10: 460a 1010066i bk11: 460a 1009151i bk12: 512a 1008855i bk13: 512a 1009135i bk14: 516a 1008425i bk15: 516a 1008260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105824
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004447 n_act=720 n_pre=704 n_req=2014 n_rd=7252 n_write=201 bw_util=0.01471
n_activity=36068 dram_eff=0.4133
bk0: 492a 1008482i bk1: 488a 1008509i bk2: 448a 1008985i bk3: 448a 1008830i bk4: 396a 1009201i bk5: 396a 1008741i bk6: 384a 1009548i bk7: 384a 1009527i bk8: 424a 1009246i bk9: 424a 1009967i bk10: 460a 1009603i bk11: 460a 1009569i bk12: 512a 1009650i bk13: 512a 1008777i bk14: 512a 1008687i bk15: 512a 1008652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.106153
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004414 n_act=735 n_pre=719 n_req=2014 n_rd=7256 n_write=200 bw_util=0.01472
n_activity=36668 dram_eff=0.4067
bk0: 492a 1008280i bk1: 492a 1008199i bk2: 448a 1009118i bk3: 448a 1008893i bk4: 396a 1009146i bk5: 396a 1008844i bk6: 384a 1009438i bk7: 384a 1008975i bk8: 424a 1008971i bk9: 424a 1008847i bk10: 460a 1009025i bk11: 460a 1009049i bk12: 516a 1009154i bk13: 508a 1008401i bk14: 512a 1008407i bk15: 512a 1008126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0838478
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004492 n_act=692 n_pre=676 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01473
n_activity=34978 dram_eff=0.4268
bk0: 492a 1008215i bk1: 492a 1008203i bk2: 448a 1008945i bk3: 448a 1008670i bk4: 396a 1009333i bk5: 396a 1009195i bk6: 384a 1009296i bk7: 384a 1009145i bk8: 428a 1009061i bk9: 428a 1009166i bk10: 460a 1008706i bk11: 460a 1009094i bk12: 512a 1008640i bk13: 512a 1008204i bk14: 512a 1008289i bk15: 512a 1007890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013324 n_nop=1004495 n_act=697 n_pre=681 n_req=2012 n_rd=7252 n_write=199 bw_util=0.01471
n_activity=35703 dram_eff=0.4174
bk0: 492a 1008423i bk1: 492a 1007951i bk2: 448a 1008647i bk3: 448a 1008402i bk4: 392a 1008950i bk5: 392a 1008409i bk6: 384a 1009191i bk7: 384a 1009160i bk8: 428a 1008879i bk9: 428a 1009851i bk10: 456a 1008866i bk11: 460a 1008878i bk12: 512a 1008654i bk13: 512a 1008741i bk14: 512a 1008537i bk15: 512a 1008296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103422

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 48324, Miss = 908, Miss_rate = 0.019, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7063
	minimum = 6
	maximum = 784
Network latency average = 40.1633
	minimum = 6
	maximum = 750
Slowest packet = 887516
Flit latency average = 31.8178
	minimum = 6
	maximum = 750
Slowest flit = 1473041
Fragmentation average = 0.0774503
	minimum = 0
	maximum = 513
Injected packet rate average = 0.117905
	minimum = 0.0873968 (at node 0)
	maximum = 0.137565 (at node 46)
Accepted packet rate average = 0.117905
	minimum = 0.0873968 (at node 0)
	maximum = 0.137565 (at node 46)
Injected flit rate average = 0.20991
	minimum = 0.108696 (at node 9)
	maximum = 0.317256 (at node 46)
Accepted flit rate average= 0.20991
	minimum = 0.162669 (at node 30)
	maximum = 0.276898 (at node 21)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6063 (13 samples)
	minimum = 6 (13 samples)
	maximum = 332.692 (13 samples)
Network latency average = 22.5924 (13 samples)
	minimum = 6 (13 samples)
	maximum = 262.692 (13 samples)
Flit latency average = 23.2633 (13 samples)
	minimum = 6 (13 samples)
	maximum = 261.923 (13 samples)
Fragmentation average = 0.012953 (13 samples)
	minimum = 0 (13 samples)
	maximum = 99.3846 (13 samples)
Injected packet rate average = 0.0448863 (13 samples)
	minimum = 0.0328097 (13 samples)
	maximum = 0.111995 (13 samples)
Accepted packet rate average = 0.0448863 (13 samples)
	minimum = 0.0328097 (13 samples)
	maximum = 0.111995 (13 samples)
Injected flit rate average = 0.0722375 (13 samples)
	minimum = 0.0429462 (13 samples)
	maximum = 0.159051 (13 samples)
Accepted flit rate average = 0.0722375 (13 samples)
	minimum = 0.0549561 (13 samples)
	maximum = 0.212986 (13 samples)
Injected packet size average = 1.60934 (13 samples)
Accepted packet size average = 1.60934 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 31 sec (3631 sec)
gpgpu_simulation_rate = 5883 (inst/sec)
gpgpu_simulation_rate = 954 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4218
gpu_sim_insn = 1323702
gpu_ipc =     313.8222
gpu_tot_sim_cycle = 3693017
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       6.1434
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 743993
gpu_stall_icnt2sh    = 2393476
partiton_reqs_in_parallel = 92796
partiton_reqs_in_parallel_total    = 11262089
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0747
partiton_reqs_in_parallel_util = 92796
partiton_reqs_in_parallel_util_total    = 11262089
gpu_sim_cycle_parition_util = 4218
gpu_tot_sim_cycle_parition_util    = 545355
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.6613
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     230.1062 GB/Sec
L2_BW_total  =      24.9793 GB/Sec
gpu_total_sim_rate=6168

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997434
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1198, 1265, 1168, 1313, 1146, 1444, 1375, 1335, 1607, 1241, 1736, 1129, 1237, 1378, 1663, 1300, 816, 1031, 1453, 1386, 1281, 1744, 863, 1073, 1333, 1196, 1475, 936, 1412, 1287, 900, 1054, 951, 1041, 1188, 885, 914, 1020, 1079, 1019, 1030, 1537, 950, 1280, 1184, 965, 1012, 1095, 1012, 1238, 1196, 652, 1310, 995, 1099, 945, 829, 769, 1107, 1110, 1106, 887, 1052, 962, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3240719
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3210626
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 25207
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4209701	W0_Idle:1992739	W0_Scoreboard:5443098	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 590 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 3693016 
mrq_lat_table:15313 	330 	494 	1247 	816 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	726579 	223001 	4328 	4431 	2056 	951 	2236 	5190 	4308 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	104994 	30624 	368623 	206717 	100061 	130579 	11086 	3668 	2450 	1838 	919 	2286 	5128 	4275 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130285 	179983 	348977 	28075 	401 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	279338 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	311 	86 	62 	47 	7 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        14        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         9        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14        11        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     22083     20136     85186    110117    118017     28398     14283     20668     26125     24114     98092     18108     18598    126873     24771 
dram[1]:    249287    102673     20744    125734     15127     18705     12819     22708     26690     64579     26772     54277     28495     24045     22455     18755 
dram[2]:    101061     12966    241585     20932     31461     61363     64570     67924    165205     20729     69896     73857     23191     19090     23408     14302 
dram[3]:    128618    249054    246196    117984    176156     13879     16420     57705     64576     26762     71636     80409     84579     83422     17148     20510 
dram[4]:     17054     13079     19542    119686     16018     21031     57707     21430    153618     22359    162782     46748    185993     19006     18230     13595 
dram[5]:     24306     20777     23588     18506     13270     17172     64573     17162     50172    248862    244693     83758     84581     31733     27066     27780 
dram[6]:     20921     24521     79699     13087     23514     14961     13338     11559     33002    198139     48460     72491     21101     28230     23897    102718 
dram[7]:    250023     21527     66720     30172     21970     13238     21960     32233     36565     40530    102152    131169     23363     27166     15334    244325 
dram[8]:     72156     23111     68230     69908     11975     15238     17458     16796     14049    126716     49316     70780     95346     15230    248391    248304 
dram[9]:     28876     98612    243623    242431     14964     21031     17707     26292     46035     22764    247683    101296    244325    164862     16663     20429 
dram[10]:     61128     95072     93176     17619     16833     15679     64572     20283     17689     12036     73816    246591     25128     28199     17829     92819 
average row accesses per activate:
dram[0]:  3.133333  2.333333  3.047619  3.459460  2.641026  2.428571  3.000000  2.341463  2.829268  2.636364  2.869565  2.333333  2.666667  3.244444  2.900000  2.735849 
dram[1]:  2.750000  2.553571  2.687500  2.723404  2.487805  3.090909  2.042553  2.285714  2.720930  2.925000  2.298246  3.000000  2.959184  2.959184  3.063830  3.106383 
dram[2]:  2.545455  2.895833  2.976744  2.640000  3.000000  2.081633  2.255814  2.341463  2.468085  3.052632  2.471698  2.471698  2.666667  3.106383  2.618182  2.788461 
dram[3]:  2.877551  3.333333  2.666667  2.591837  2.756757  2.641026  2.461539  3.062500  2.489362  2.468085  2.933333  2.869565  2.618182  2.735849  3.428571  2.788461 
dram[4]:  2.311476  2.764706  2.909091  3.225000  3.482759  2.428571  4.041667  2.823529  2.659091  2.697675  2.607843  2.519231  3.428571  3.148936  3.625000  2.826923 
dram[5]:  3.589744  2.592592  3.119048  3.121951  2.615385  2.684211  2.621622  2.461539  2.468085  2.720930  2.519231  2.254237  3.173913  3.020833  3.020833  3.372093 
dram[6]:  2.698113  3.550000  2.744681  2.954545  2.266667  2.684211  2.232558  2.042553  2.250000  2.230769  2.462963  2.015385  2.654546  3.295455  3.020833  3.085106 
dram[7]:  3.357143  2.673077  3.333333  3.307692  2.756757  2.550000  2.285714  2.232558  3.105263  2.659091  2.490566  2.620000  2.685185  3.106383  2.900000  2.900000 
dram[8]:  3.232558  2.820000  2.461539  2.844445  3.187500  2.914286  2.461539  2.400000  2.367347  2.226415  2.519231  2.350877  3.431818  2.918367  3.222222  2.880000 
dram[9]:  2.957447  2.660377  2.782609  2.909091  2.833333  2.783784  3.000000  2.666667  2.853658  2.617021  2.911111  2.538461  3.789474  3.106383  3.536585  2.900000 
dram[10]:  2.895833  2.456140  3.071429  3.047619  3.125000  2.439024  3.129032  2.742857  3.243243  2.902439  2.407408  2.627451  2.900000  3.789474  2.920000  3.020833 
average row locality = 22150/7983 = 2.774646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:      20917     22220     22498     21955     31084     29014     35468     34357     33321     33461     32216     32302     20053     19372     19658     19707
dram[1]:      19862     20988     21933     23260     29251     31405     33801     35437     30497     31184     31615     30790     19437     19860     20394     18575
dram[2]:      21371     20279     22904     22941     29797     32985     33878     33603     34761     31733     32540     32275     19868     19146     20643     19934
dram[3]:      21282     21502     23033     23980     29760     28504     33565     34204     31372     30551     33237     32367     19554     18854     19261     19501
dram[4]:      22681     22228     24446     23940     30586     29122     35652     35489     31749     31897     32309     33387     18289     18581     17976     19408
dram[5]:      21447     22014     23997     23891     29547     27637     32773     33890     32028     32588     31190     30808     19568     19153     17722     18787
dram[6]:      21959     21037     22392     23255     28829     29114     35081     35472     30203     32240     31170     33222     19559     20598     19359     20754
dram[7]:      21061     20818     21894     22905     29195     28963     33284     34634     32619     31107     30289     32422     20036     20218     20156     23183
dram[8]:      22006     21498     22866     23731     28484     29611     34897     32758     31533     31265     31822     30964     31260     19083     19438     20603
dram[9]:      21411     21446     24486     24602     29053     26974     36076     33905     33278     32382     32631     33253     20945     19278     20127     20395
dram[10]:      21505     20587     23491     23864     30444     31726     35103     35838     32276     31784     32483     30999     19901     19744     20007     20106
maximum mf latency per bank:
dram[0]:      54991     54986     58061     58144     92670     58410     61703     61510     55928     58802     60340     60290     59342     59628     58475     59687
dram[1]:      55017     55088     58125    150727     56050     56222     61475     61420     58830     58809     59395     59419     59742     59722     59734     59851
dram[2]:      55048     54986     58322     58120     55527     56254     61409     63900     58819     59367     59915     59809     59646     59819     59706     58572
dram[3]:      54937     54927     57883     58050     56225     56135     61507     59678     59220     59444     59760     68984     59809     59803     58542     58480
dram[4]:      55000     54978     57867     57983     56059     56288     59672     59681     59405     55408     61185     59775     58520     58520     58135     58261
dram[5]:      54960     54933     57994     57955     57947     58020     59146     59120     55431     55485     57216     57230     58609     58580     59590     59640
dram[6]:      55008     54922     56723     56831     56417     56394     59508     59210     55379     55763     57229     57429     58434     58435     59606     59867
dram[7]:      55035     55093     56837     57371     56361     56473     59587     59521     58807     58795     59593     59605     59455     59601     59693    182894
dram[8]:      55051     54916     57538     56615     56471     56310     59630     59507     60166     60297     59592     59873     59613     59632     58210     57059
dram[9]:      55073     55167     57358     57538     55763     56109     59286     58675     60319     60240     59795     59772    182887     59639     58516     57045
dram[10]:      60142     78126     60137     56822     56270     56241     58636     58879     60288     60263     57448     57164     59205     59200     59669     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012257 n_act=729 n_pre=713 n_req=2011 n_rd=7260 n_write=196 bw_util=0.0146
n_activity=35963 dram_eff=0.4146
bk0: 500a 1016145i bk1: 496a 1016146i bk2: 448a 1016553i bk3: 448a 1016262i bk4: 396a 1016846i bk5: 396a 1016278i bk6: 384a 1016895i bk7: 384a 1017658i bk8: 424a 1016737i bk9: 424a 1016694i bk10: 456a 1017078i bk11: 456a 1016691i bk12: 512a 1016609i bk13: 512a 1015993i bk14: 512a 1016541i bk15: 512a 1015902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0967914
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012223 n_act=742 n_pre=726 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01462
n_activity=36072 dram_eff=0.4138
bk0: 496a 1016402i bk1: 496a 1016432i bk2: 448a 1017116i bk3: 448a 1016501i bk4: 396a 1016468i bk5: 396a 1016708i bk6: 384a 1017039i bk7: 384a 1016933i bk8: 424a 1017255i bk9: 424a 1016714i bk10: 460a 1017017i bk11: 460a 1017018i bk12: 512a 1016815i bk13: 512a 1016378i bk14: 512a 1016584i bk15: 512a 1016389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0823891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012193 n_act=762 n_pre=746 n_req=2009 n_rd=7260 n_write=194 bw_util=0.0146
n_activity=36627 dram_eff=0.407
bk0: 496a 1015950i bk1: 492a 1015750i bk2: 448a 1016199i bk3: 448a 1016300i bk4: 396a 1016780i bk5: 396a 1016309i bk6: 384a 1016716i bk7: 384a 1016793i bk8: 424a 1016825i bk9: 424a 1016083i bk10: 460a 1016909i bk11: 460a 1016640i bk12: 512a 1016362i bk13: 512a 1016015i bk14: 512a 1016040i bk15: 512a 1015915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.104321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012272 n_act=722 n_pre=706 n_req=2010 n_rd=7260 n_write=195 bw_util=0.0146
n_activity=35869 dram_eff=0.4157
bk0: 496a 1015875i bk1: 496a 1015956i bk2: 448a 1016121i bk3: 444a 1016240i bk4: 396a 1016528i bk5: 396a 1016728i bk6: 384a 1016739i bk7: 384a 1016818i bk8: 424a 1016666i bk9: 424a 1016164i bk10: 460a 1017233i bk11: 460a 1016895i bk12: 512a 1016180i bk13: 512a 1016189i bk14: 512a 1016214i bk15: 512a 1015831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.111021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012312 n_act=696 n_pre=680 n_req=2016 n_rd=7268 n_write=199 bw_util=0.01462
n_activity=36576 dram_eff=0.4083
bk0: 496a 1015792i bk1: 496a 1016228i bk2: 448a 1016295i bk3: 448a 1016100i bk4: 392a 1016441i bk5: 396a 1016619i bk6: 384a 1016798i bk7: 384a 1016243i bk8: 424a 1016185i bk9: 424a 1015940i bk10: 460a 1016393i bk11: 460a 1017270i bk12: 512a 1016481i bk13: 512a 1016040i bk14: 516a 1016216i bk15: 516a 1015771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127707
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012273 n_act=715 n_pre=699 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01463
n_activity=36156 dram_eff=0.4131
bk0: 496a 1016152i bk1: 496a 1015600i bk2: 448a 1015979i bk3: 448a 1015766i bk4: 396a 1016248i bk5: 396a 1016134i bk6: 384a 1016422i bk7: 384a 1016394i bk8: 424a 1015730i bk9: 424a 1016434i bk10: 460a 1016338i bk11: 460a 1016573i bk12: 512a 1016312i bk13: 512a 1016200i bk14: 516a 1016122i bk15: 516a 1015843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.121223
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012151 n_act=774 n_pre=758 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01463
n_activity=37479 dram_eff=0.3987
bk0: 496a 1016201i bk1: 496a 1016257i bk2: 448a 1016425i bk3: 448a 1016540i bk4: 396a 1016754i bk5: 396a 1016692i bk6: 384a 1016745i bk7: 384a 1016641i bk8: 424a 1017016i bk9: 424a 1016489i bk10: 460a 1017897i bk11: 460a 1016982i bk12: 512a 1016686i bk13: 512a 1016966i bk14: 516a 1016256i bk15: 516a 1016091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105012
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012278 n_act=720 n_pre=704 n_req=2014 n_rd=7252 n_write=201 bw_util=0.0146
n_activity=36068 dram_eff=0.4133
bk0: 492a 1016313i bk1: 488a 1016340i bk2: 448a 1016816i bk3: 448a 1016661i bk4: 396a 1017032i bk5: 396a 1016572i bk6: 384a 1017379i bk7: 384a 1017358i bk8: 424a 1017077i bk9: 424a 1017798i bk10: 460a 1017434i bk11: 460a 1017400i bk12: 512a 1017481i bk13: 512a 1016608i bk14: 512a 1016518i bk15: 512a 1016483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.105339
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012245 n_act=735 n_pre=719 n_req=2014 n_rd=7256 n_write=200 bw_util=0.0146
n_activity=36668 dram_eff=0.4067
bk0: 492a 1016111i bk1: 492a 1016030i bk2: 448a 1016949i bk3: 448a 1016724i bk4: 396a 1016977i bk5: 396a 1016675i bk6: 384a 1017269i bk7: 384a 1016806i bk8: 424a 1016802i bk9: 424a 1016678i bk10: 460a 1016856i bk11: 460a 1016880i bk12: 516a 1016985i bk13: 508a 1016232i bk14: 512a 1016238i bk15: 512a 1015957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0832048
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012323 n_act=692 n_pre=676 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01462
n_activity=34978 dram_eff=0.4268
bk0: 492a 1016046i bk1: 492a 1016034i bk2: 448a 1016776i bk3: 448a 1016501i bk4: 396a 1017164i bk5: 396a 1017026i bk6: 384a 1017127i bk7: 384a 1016976i bk8: 428a 1016892i bk9: 428a 1016997i bk10: 460a 1016537i bk11: 460a 1016925i bk12: 512a 1016471i bk13: 512a 1016035i bk14: 512a 1016120i bk15: 512a 1015721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119805
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021155 n_nop=1012326 n_act=697 n_pre=681 n_req=2012 n_rd=7252 n_write=199 bw_util=0.01459
n_activity=35703 dram_eff=0.4174
bk0: 492a 1016254i bk1: 492a 1015782i bk2: 448a 1016478i bk3: 448a 1016233i bk4: 392a 1016781i bk5: 392a 1016240i bk6: 384a 1017022i bk7: 384a 1016991i bk8: 428a 1016710i bk9: 428a 1017682i bk10: 456a 1016697i bk11: 460a 1016709i bk12: 512a 1016485i bk13: 512a 1016572i bk14: 512a 1016368i bk15: 512a 1016127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 50748, Miss = 908, Miss_rate = 0.018, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283183
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.8919
	minimum = 6
	maximum = 657
Network latency average = 40.9192
	minimum = 6
	maximum = 419
Slowest packet = 1928889
Flit latency average = 50.8896
	minimum = 6
	maximum = 418
Slowest flit = 3327569
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0485653
	minimum = 0.0379417 (at node 0)
	maximum = 0.287408 (at node 44)
Accepted packet rate average = 0.0485653
	minimum = 0.0379417 (at node 0)
	maximum = 0.287408 (at node 44)
Injected flit rate average = 0.072848
	minimum = 0.0545411 (at node 30)
	maximum = 0.298791 (at node 44)
Accepted flit rate average= 0.072848
	minimum = 0.04553 (at node 0)
	maximum = 0.563434 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.341 (14 samples)
	minimum = 6 (14 samples)
	maximum = 355.857 (14 samples)
Network latency average = 23.9015 (14 samples)
	minimum = 6 (14 samples)
	maximum = 273.857 (14 samples)
Flit latency average = 25.2366 (14 samples)
	minimum = 6 (14 samples)
	maximum = 273.071 (14 samples)
Fragmentation average = 0.0120278 (14 samples)
	minimum = 0 (14 samples)
	maximum = 92.2857 (14 samples)
Injected packet rate average = 0.0451491 (14 samples)
	minimum = 0.0331763 (14 samples)
	maximum = 0.124525 (14 samples)
Accepted packet rate average = 0.0451491 (14 samples)
	minimum = 0.0331763 (14 samples)
	maximum = 0.124525 (14 samples)
Injected flit rate average = 0.0722811 (14 samples)
	minimum = 0.0437744 (14 samples)
	maximum = 0.169033 (14 samples)
Accepted flit rate average = 0.0722811 (14 samples)
	minimum = 0.0542828 (14 samples)
	maximum = 0.238018 (14 samples)
Injected packet size average = 1.60094 (14 samples)
Accepted packet size average = 1.60094 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 18 sec (3678 sec)
gpgpu_simulation_rate = 6168 (inst/sec)
gpgpu_simulation_rate = 1004 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33378
gpu_sim_insn = 2978170
gpu_ipc =      89.2255
gpu_tot_sim_cycle = 3953617
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.4917
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 989729
gpu_stall_icnt2sh    = 3031679
partiton_reqs_in_parallel = 488580
partiton_reqs_in_parallel_total    = 11354885
partiton_level_parallism =      14.6378
partiton_level_parallism_total  =       2.9956
partiton_reqs_in_parallel_util = 488580
partiton_reqs_in_parallel_util_total    = 11354885
gpu_sim_cycle_parition_util = 32271
gpu_tot_sim_cycle_parition_util    = 549573
partiton_level_parallism_util =      15.1399
partiton_level_parallism_util_total  =      20.3551
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     551.3874 GB/Sec
L2_BW_total  =      27.9878 GB/Sec
gpu_total_sim_rate=6287

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184174
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1412, 1372, 1306, 1490, 1340, 1677, 1528, 1517, 1789, 1438, 1929, 1326, 1425, 1556, 1870, 1527, 968, 1194, 1656, 1589, 1444, 1896, 1055, 1254, 1531, 1332, 1627, 1103, 1589, 1448, 1098, 1205, 1204, 1229, 1340, 1127, 1108, 1201, 1246, 1230, 1283, 1719, 1143, 1467, 1316, 1123, 1251, 1277, 1204, 1405, 1334, 815, 1473, 1218, 1323, 1097, 1025, 966, 1274, 1394, 1299, 1116, 1225, 1155, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3925589
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3882351
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38352
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4755205	W0_Idle:2020928	W0_Scoreboard:6348668	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 605 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 3952255 
mrq_lat_table:15319 	330 	494 	1247 	816 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	829439 	302897 	5751 	6701 	3101 	2713 	6174 	6166 	4308 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	116217 	32097 	425242 	259778 	121333 	162842 	18456 	5057 	4483 	2660 	2758 	6175 	6045 	4275 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	148895 	231702 	458898 	35578 	460 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	325 	105 	87 	56 	7 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        14        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         9        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14        11        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     22083     20136     85186    110117    118017     28398     14283     20668     26125     24114     98092     18108     18598    126873     24771 
dram[1]:    249287    102673     20744    125734     15127     18705     12819     22708     26690     64579     26772     54277     28495     24045     22455     18755 
dram[2]:    101061     12966    241585     20932     31461     61363     64570     67924    165205     20729     69896     73857     23191     19090     23408     14302 
dram[3]:    128618    249054    246196    117984    176156     13879     16420     57705     64576     26762     71636     80409     84579     83422     17148     20510 
dram[4]:     17054     13079     19542    119686     16018     21031     57707     21430    153618     22359    162782     46748    185993     19006     18230     13595 
dram[5]:     24306     20777     23588     18506     13270     17172     64573     17162     50172    248862    244693     83758     84581     31733     27066     27780 
dram[6]:     20921     24521     79699     13087     23514     14961     13338     11559     33002    198139     48460     72491     21101     28230     23897    102718 
dram[7]:    250023     21527     66720     30172     21970     13238     21960     32233     36565     40530    102152    131169     23363     27166     15334    244325 
dram[8]:     72156     23111     68230     69908     11975     15238     17458     16796     14049    126716     49316     70780     95346     15230    248391    248304 
dram[9]:     28876     98612    243623    242431     14964     21031     17707     26292     46035     22764    247683    101296    244325    164862     16663     20429 
dram[10]:     61128     95072     93176     17619     16833     15679     64572     20283     17689     12036     73816    246591     25128     28199     17829     92819 
average row accesses per activate:
dram[0]:  3.133333  2.333333  3.047619  3.459460  2.641026  2.428571  3.000000  2.341463  2.829268  2.636364  2.869565  2.333333  2.666667  3.244444  2.900000  2.735849 
dram[1]:  2.750000  2.553571  2.687500  2.723404  2.487805  3.090909  2.042553  2.285714  2.720930  2.925000  2.298246  3.000000  2.959184  2.959184  3.063830  3.106383 
dram[2]:  2.545455  2.857143  2.976744  2.640000  3.000000  2.081633  2.255814  2.341463  2.468085  3.052632  2.471698  2.471698  2.666667  3.106383  2.618182  2.788461 
dram[3]:  2.877551  3.333333  2.666667  2.560000  2.756757  2.641026  2.461539  3.062500  2.489362  2.468085  2.933333  2.869565  2.618182  2.735849  3.428571  2.788461 
dram[4]:  2.311476  2.764706  2.909091  3.225000  3.400000  2.428571  4.041667  2.823529  2.659091  2.697675  2.607843  2.519231  3.428571  3.148936  3.625000  2.826923 
dram[5]:  3.589744  2.592592  3.119048  3.121951  2.615385  2.684211  2.621622  2.461539  2.468085  2.720930  2.519231  2.254237  3.173913  3.020833  3.020833  3.372093 
dram[6]:  2.698113  3.550000  2.744681  2.954545  2.266667  2.684211  2.232558  2.042553  2.250000  2.230769  2.462963  2.015385  2.654546  3.295455  3.020833  3.085106 
dram[7]:  3.357143  2.641510  3.333333  3.307692  2.756757  2.550000  2.285714  2.232558  3.105263  2.659091  2.490566  2.620000  2.685185  3.106383  2.900000  2.900000 
dram[8]:  3.232558  2.820000  2.461539  2.844445  3.187500  2.914286  2.461539  2.400000  2.367347  2.226415  2.519231  2.350877  3.431818  2.880000  3.222222  2.880000 
dram[9]:  2.957447  2.660377  2.782609  2.909091  2.833333  2.783784  3.000000  2.666667  2.853658  2.617021  2.911111  2.538461  3.789474  3.106383  3.536585  2.900000 
dram[10]:  2.895833  2.456140  3.071429  3.047619  3.125000  2.439024  3.129032  2.742857  3.243243  2.902439  2.381818  2.627451  2.900000  3.789474  2.920000  3.020833 
average row locality = 22156/7989 = 2.773313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:      26434     27496     27082     26618     37070     35487     41343     40973     42500     42324     41896     41960     25033     23081     24317     24085
dram[1]:      24971     25996     26628     27874     34897     37811     40182     41984     39508     39803     41148     40123     23885     24076     25191     22710
dram[2]:      25748     25311     27763     27910     35617     38144     39655     40207     43101     41285     41317     41812     24183     23264     25216     24947
dram[3]:      26173     26186     28141     28638     35536     34485     39784     40311     39890     38379     42628     41504     24204     23033     23814     24033
dram[4]:      27539     27546     28573     28541     36989     35045     42384     41984     39800     41065     41346     42890     22131     22836     22981     23871
dram[5]:      26348     26871     28661     28690     36119     34005     38877     40222     40410     41435     40813     40306     23952     23521     22247     23196
dram[6]:      26276     25655     27140     27573     34554     34941     41703     41828     38622     40496     39966     41089     24122     24799     23587     25138
dram[7]:      26426     25936     26718     27352     34863     34962     39290     40724     41424     39772     39744     41734     24543     24662     24820     27919
dram[8]:      26903     25756     27450     28321     34260     35617     41263     39314     40210     39651     41239     39953     35064     23122     24216     25096
dram[9]:      26161     26186     29353     29282     35438     33532     42236     39667     42042     40922     42421     42444     25065     23349     24781     24506
dram[10]:      26582     25468     28548     28384     36956     38122     40960     41575     41216     40393     41878     39941     24398     24048     24509     24508
maximum mf latency per bank:
dram[0]:      54991     54986     58061     58144     92670     58410     61703     61510     55928     58802     60340     60290     59342     59628     58475     59687
dram[1]:      55017     55088     58125    150727     56050     56222     61475     61420     58830     58809     59395     59419     59742     59722     59734     59851
dram[2]:      55048     54986     58322     58120     55527     56254     61409     63900     58819     59367     59915     59809     59646     59819     59706     58572
dram[3]:      54937     54927     57883     58050     56225     56135     61507     59678     59220     59444     59760     68984     59809     59803     58542     58480
dram[4]:      55000     54978     57867     57983     56059     56288     59672     59681     59405     55408     61185     59775     58520     58520     58135     58261
dram[5]:      54960     54933     57994     57955     57947     58020     59146     59120     55431     55485     57216     57230     58609     58580     59590     59640
dram[6]:      55008     54922     56723     56831     56417     56394     59508     59210     55379     55763     57229     57429     58434     58435     59606     59867
dram[7]:      55035     55093     56837     57371     56361     56473     59587     59521     58807     58795     59593     59605     59455     59601     59693    182894
dram[8]:      55051     54916     57538     56615     56471     56310     59630     59507     60166     60297     59592     59873     59613     59632     58210     57059
dram[9]:      55073     55167     57358     57538     55763     56109     59286     58675     60319     60240     59795     59772    182887     59639     58516     57045
dram[10]:      60142     78126     60137     56822     56270     56241     58636     58879     60288     60263     57448     57164     59205     59200     59669     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074234 n_act=729 n_pre=713 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01377
n_activity=35963 dram_eff=0.4146
bk0: 500a 1078122i bk1: 496a 1078123i bk2: 448a 1078530i bk3: 448a 1078239i bk4: 396a 1078823i bk5: 396a 1078255i bk6: 384a 1078872i bk7: 384a 1079635i bk8: 424a 1078714i bk9: 424a 1078671i bk10: 456a 1079055i bk11: 456a 1078668i bk12: 512a 1078586i bk13: 512a 1077970i bk14: 512a 1078518i bk15: 512a 1077879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.091253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074200 n_act=742 n_pre=726 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01378
n_activity=36072 dram_eff=0.4138
bk0: 496a 1078379i bk1: 496a 1078409i bk2: 448a 1079093i bk3: 448a 1078478i bk4: 396a 1078445i bk5: 396a 1078685i bk6: 384a 1079016i bk7: 384a 1078910i bk8: 424a 1079232i bk9: 424a 1078691i bk10: 460a 1078994i bk11: 460a 1078995i bk12: 512a 1078792i bk13: 512a 1078355i bk14: 512a 1078561i bk15: 512a 1078366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0776747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074164 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.01377
n_activity=36679 dram_eff=0.4067
bk0: 496a 1077928i bk1: 496a 1077696i bk2: 448a 1078175i bk3: 448a 1078276i bk4: 396a 1078756i bk5: 396a 1078285i bk6: 384a 1078692i bk7: 384a 1078770i bk8: 424a 1078802i bk9: 424a 1078060i bk10: 460a 1078886i bk11: 460a 1078617i bk12: 512a 1078339i bk13: 512a 1077993i bk14: 512a 1078018i bk15: 512a 1077893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0983518
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074243 n_act=723 n_pre=707 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01377
n_activity=35921 dram_eff=0.4153
bk0: 496a 1077852i bk1: 496a 1077933i bk2: 448a 1078098i bk3: 448a 1078186i bk4: 396a 1078504i bk5: 396a 1078705i bk6: 384a 1078716i bk7: 384a 1078795i bk8: 424a 1078643i bk9: 424a 1078141i bk10: 460a 1079210i bk11: 460a 1078872i bk12: 512a 1078157i bk13: 512a 1078166i bk14: 512a 1078191i bk15: 512a 1077808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.104669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074283 n_act=697 n_pre=681 n_req=2017 n_rd=7272 n_write=199 bw_util=0.0138
n_activity=36628 dram_eff=0.4079
bk0: 496a 1077770i bk1: 496a 1078206i bk2: 448a 1078273i bk3: 448a 1078078i bk4: 396a 1078387i bk5: 396a 1078595i bk6: 384a 1078774i bk7: 384a 1078219i bk8: 424a 1078161i bk9: 424a 1077916i bk10: 460a 1078369i bk11: 460a 1079247i bk12: 512a 1078458i bk13: 512a 1078017i bk14: 516a 1078193i bk15: 516a 1077749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1204
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074250 n_act=715 n_pre=699 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01379
n_activity=36156 dram_eff=0.4131
bk0: 496a 1078129i bk1: 496a 1077577i bk2: 448a 1077956i bk3: 448a 1077743i bk4: 396a 1078225i bk5: 396a 1078111i bk6: 384a 1078399i bk7: 384a 1078371i bk8: 424a 1077707i bk9: 424a 1078411i bk10: 460a 1078315i bk11: 460a 1078550i bk12: 512a 1078289i bk13: 512a 1078177i bk14: 516a 1078099i bk15: 516a 1077820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.114286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074128 n_act=774 n_pre=758 n_req=2018 n_rd=7272 n_write=200 bw_util=0.0138
n_activity=37479 dram_eff=0.3987
bk0: 496a 1078178i bk1: 496a 1078234i bk2: 448a 1078402i bk3: 448a 1078517i bk4: 396a 1078731i bk5: 396a 1078669i bk6: 384a 1078722i bk7: 384a 1078618i bk8: 424a 1078993i bk9: 424a 1078466i bk10: 460a 1079874i bk11: 460a 1078959i bk12: 512a 1078663i bk13: 512a 1078943i bk14: 516a 1078233i bk15: 516a 1078068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0990036
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074249 n_act=721 n_pre=705 n_req=2015 n_rd=7256 n_write=201 bw_util=0.01377
n_activity=36120 dram_eff=0.4129
bk0: 492a 1078291i bk1: 492a 1078286i bk2: 448a 1078792i bk3: 448a 1078637i bk4: 396a 1079008i bk5: 396a 1078548i bk6: 384a 1079356i bk7: 384a 1079335i bk8: 424a 1079054i bk9: 424a 1079775i bk10: 460a 1079411i bk11: 460a 1079377i bk12: 512a 1079458i bk13: 512a 1078585i bk14: 512a 1078496i bk15: 512a 1078461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0993111
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074216 n_act=736 n_pre=720 n_req=2015 n_rd=7260 n_write=200 bw_util=0.01377
n_activity=36720 dram_eff=0.4063
bk0: 492a 1078087i bk1: 492a 1078006i bk2: 448a 1078925i bk3: 448a 1078700i bk4: 396a 1078953i bk5: 396a 1078652i bk6: 384a 1079246i bk7: 384a 1078784i bk8: 424a 1078780i bk9: 424a 1078656i bk10: 460a 1078834i bk11: 460a 1078858i bk12: 516a 1078963i bk13: 512a 1078178i bk14: 512a 1078214i bk15: 512a 1077933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0784438
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074300 n_act=692 n_pre=676 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01378
n_activity=34978 dram_eff=0.4268
bk0: 492a 1078023i bk1: 492a 1078011i bk2: 448a 1078753i bk3: 448a 1078478i bk4: 396a 1079141i bk5: 396a 1079003i bk6: 384a 1079104i bk7: 384a 1078953i bk8: 428a 1078869i bk9: 428a 1078974i bk10: 460a 1078514i bk11: 460a 1078902i bk12: 512a 1078448i bk13: 512a 1078012i bk14: 512a 1078097i bk15: 512a 1077698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112949
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083132 n_nop=1074297 n_act=698 n_pre=682 n_req=2013 n_rd=7256 n_write=199 bw_util=0.01377
n_activity=35755 dram_eff=0.417
bk0: 492a 1078231i bk1: 492a 1077759i bk2: 448a 1078455i bk3: 448a 1078210i bk4: 392a 1078758i bk5: 392a 1078217i bk6: 384a 1078999i bk7: 384a 1078968i bk8: 428a 1078687i bk9: 428a 1079659i bk10: 460a 1078643i bk11: 460a 1078686i bk12: 512a 1078462i bk13: 512a 1078549i bk14: 512a 1078345i bk15: 512a 1078104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0967564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 59628, Miss = 908, Miss_rate = 0.015, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289541
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.3958
	minimum = 6
	maximum = 860
Network latency average = 43.9202
	minimum = 6
	maximum = 720
Slowest packet = 1955671
Flit latency average = 32.6956
	minimum = 6
	maximum = 720
Slowest flit = 3570283
Fragmentation average = 0.0162049
	minimum = 0
	maximum = 572
Injected packet rate average = 0.11635
	minimum = 0.0868862 (at node 4)
	maximum = 0.134539 (at node 48)
Accepted packet rate average = 0.11635
	minimum = 0.0868862 (at node 4)
	maximum = 0.134539 (at node 48)
Injected flit rate average = 0.200196
	minimum = 0.0900321 (at node 4)
	maximum = 0.325239 (at node 44)
Accepted flit rate average= 0.200196
	minimum = 0.132876 (at node 41)
	maximum = 0.284088 (at node 18)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.1446 (15 samples)
	minimum = 6 (15 samples)
	maximum = 389.467 (15 samples)
Network latency average = 25.2361 (15 samples)
	minimum = 6 (15 samples)
	maximum = 303.6 (15 samples)
Flit latency average = 25.7339 (15 samples)
	minimum = 6 (15 samples)
	maximum = 302.867 (15 samples)
Fragmentation average = 0.0123062 (15 samples)
	minimum = 0 (15 samples)
	maximum = 124.267 (15 samples)
Injected packet rate average = 0.0498958 (15 samples)
	minimum = 0.036757 (15 samples)
	maximum = 0.125192 (15 samples)
Accepted packet rate average = 0.0498958 (15 samples)
	minimum = 0.036757 (15 samples)
	maximum = 0.125192 (15 samples)
Injected flit rate average = 0.0808088 (15 samples)
	minimum = 0.0468582 (15 samples)
	maximum = 0.179446 (15 samples)
Accepted flit rate average = 0.0808088 (15 samples)
	minimum = 0.0595223 (15 samples)
	maximum = 0.24109 (15 samples)
Injected packet size average = 1.61955 (15 samples)
Accepted packet size average = 1.61955 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 2 sec (4082 sec)
gpgpu_simulation_rate = 6287 (inst/sec)
gpgpu_simulation_rate = 968 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2030
gpu_sim_insn = 1122762
gpu_ipc =     553.0847
gpu_tot_sim_cycle = 4177797
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.4121
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 989729
gpu_stall_icnt2sh    = 3031684
partiton_reqs_in_parallel = 44660
partiton_reqs_in_parallel_total    = 11843465
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.8455
partiton_reqs_in_parallel_util = 44660
partiton_reqs_in_parallel_util_total    = 11843465
gpu_sim_cycle_parition_util = 2030
gpu_tot_sim_cycle_parition_util    = 581844
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3608
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     228.0419 GB/Sec
L2_BW_total  =      26.5968 GB/Sec
gpu_total_sim_rate=6521

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208199
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1433, 1408, 1327, 1511, 1376, 1698, 1549, 1538, 1825, 1474, 1950, 1362, 1446, 1577, 1891, 1548, 1004, 1215, 1677, 1625, 1480, 1917, 1091, 1275, 1567, 1353, 1648, 1124, 1625, 1484, 1119, 1226, 1225, 1250, 1361, 1148, 1129, 1222, 1282, 1251, 1304, 1740, 1164, 1488, 1337, 1144, 1287, 1313, 1225, 1426, 1355, 836, 1509, 1254, 1359, 1118, 1046, 1002, 1295, 1430, 1320, 1152, 1246, 1176, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3945821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3902583
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38352
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4785372	W0_Idle:2043129	W0_Scoreboard:6361549	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 603 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 4177796 
mrq_lat_table:15319 	330 	494 	1247 	816 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	834014 	303206 	5751 	6701 	3101 	2713 	6174 	6166 	4308 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	118277 	32459 	425441 	260424 	122572 	163220 	18456 	5057 	4483 	2660 	2758 	6175 	6045 	4275 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150656 	231979 	458908 	35578 	460 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	288532 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	330 	105 	87 	56 	7 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        14        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         9        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14        11        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     22083     20136     85186    110117    118017     28398     14283     20668     26125     24114     98092     18108     18598    126873     24771 
dram[1]:    249287    102673     20744    125734     15127     18705     12819     22708     26690     64579     26772     54277     28495     24045     22455     18755 
dram[2]:    101061     12966    241585     20932     31461     61363     64570     67924    165205     20729     69896     73857     23191     19090     23408     14302 
dram[3]:    128618    249054    246196    117984    176156     13879     16420     57705     64576     26762     71636     80409     84579     83422     17148     20510 
dram[4]:     17054     13079     19542    119686     16018     21031     57707     21430    153618     22359    162782     46748    185993     19006     18230     13595 
dram[5]:     24306     20777     23588     18506     13270     17172     64573     17162     50172    248862    244693     83758     84581     31733     27066     27780 
dram[6]:     20921     24521     79699     13087     23514     14961     13338     11559     33002    198139     48460     72491     21101     28230     23897    102718 
dram[7]:    250023     21527     66720     30172     21970     13238     21960     32233     36565     40530    102152    131169     23363     27166     15334    244325 
dram[8]:     72156     23111     68230     69908     11975     15238     17458     16796     14049    126716     49316     70780     95346     15230    248391    248304 
dram[9]:     28876     98612    243623    242431     14964     21031     17707     26292     46035     22764    247683    101296    244325    164862     16663     20429 
dram[10]:     61128     95072     93176     17619     16833     15679     64572     20283     17689     12036     73816    246591     25128     28199     17829     92819 
average row accesses per activate:
dram[0]:  3.133333  2.333333  3.047619  3.459460  2.641026  2.428571  3.000000  2.341463  2.829268  2.636364  2.869565  2.333333  2.666667  3.244444  2.900000  2.735849 
dram[1]:  2.750000  2.553571  2.687500  2.723404  2.487805  3.090909  2.042553  2.285714  2.720930  2.925000  2.298246  3.000000  2.959184  2.959184  3.063830  3.106383 
dram[2]:  2.545455  2.857143  2.976744  2.640000  3.000000  2.081633  2.255814  2.341463  2.468085  3.052632  2.471698  2.471698  2.666667  3.106383  2.618182  2.788461 
dram[3]:  2.877551  3.333333  2.666667  2.560000  2.756757  2.641026  2.461539  3.062500  2.489362  2.468085  2.933333  2.869565  2.618182  2.735849  3.428571  2.788461 
dram[4]:  2.311476  2.764706  2.909091  3.225000  3.400000  2.428571  4.041667  2.823529  2.659091  2.697675  2.607843  2.519231  3.428571  3.148936  3.625000  2.826923 
dram[5]:  3.589744  2.592592  3.119048  3.121951  2.615385  2.684211  2.621622  2.461539  2.468085  2.720930  2.519231  2.254237  3.173913  3.020833  3.020833  3.372093 
dram[6]:  2.698113  3.550000  2.744681  2.954545  2.266667  2.684211  2.232558  2.042553  2.250000  2.230769  2.462963  2.015385  2.654546  3.295455  3.020833  3.085106 
dram[7]:  3.357143  2.641510  3.333333  3.307692  2.756757  2.550000  2.285714  2.232558  3.105263  2.659091  2.490566  2.620000  2.685185  3.106383  2.900000  2.900000 
dram[8]:  3.232558  2.820000  2.461539  2.844445  3.187500  2.914286  2.461539  2.400000  2.367347  2.226415  2.519231  2.350877  3.431818  2.880000  3.222222  2.880000 
dram[9]:  2.957447  2.660377  2.782609  2.909091  2.833333  2.783784  3.000000  2.666667  2.853658  2.617021  2.911111  2.538461  3.789474  3.106383  3.536585  2.900000 
dram[10]:  2.895833  2.456140  3.071429  3.047619  3.125000  2.439024  3.129032  2.742857  3.243243  2.902439  2.381818  2.627451  2.900000  3.789474  2.920000  3.020833 
average row locality = 22156/7989 = 2.773313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:      26434     27496     27093     26637     37103     35530     41497     41103     42566     42391     41922     41990     25033     23081     24317     24085
dram[1]:      24971     25996     26636     27887     34947     37857     40331     42117     39569     39871     41179     40148     23885     24076     25191     22710
dram[2]:      25748     25311     27776     27926     35654     38181     39794     40353     43162     41356     41347     41831     24183     23264     25216     24947
dram[3]:      26173     26186     28155     28652     35582     34520     39920     40460     39958     38436     42658     41516     24204     23033     23814     24033
dram[4]:      27539     27546     28586     28561     37043     35091     42525     42130     39867     41129     41372     42915     22131     22836     22981     23871
dram[5]:      26348     26871     28670     28713     36168     34056     39014     40365     40479     41496     40836     40330     23952     23521     22247     23196
dram[6]:      26276     25655     27157     27594     34611     34993     41853     41969     38687     40567     39983     41111     24122     24799     23587     25138
dram[7]:      26426     25936     26729     27371     34926     35009     39433     40866     41490     39835     39773     41758     24543     24662     24820     27919
dram[8]:      26903     25756     27477     28333     34313     35658     41413     39472     40290     39723     41264     39977     36030     23122     24216     25096
dram[9]:      26161     26186     29371     29295     35493     33584     42392     39812     42103     40985     42451     42454     25065     23349     24781     24506
dram[10]:      26582     25468     28560     28402     37004     38172     41102     41714     41275     40457     41910     39967     24398     24048     24509     24508
maximum mf latency per bank:
dram[0]:      54991     54986     58061     58144     92670     58410     61703     61510     55928     58802     60340     60290     59342     59628     58475     59687
dram[1]:      55017     55088     58125    150727     56050     56222     61475     61420     58830     58809     59395     59419     59742     59722     59734     59851
dram[2]:      55048     54986     58322     58120     55527     56254     61409     63900     58819     59367     59915     59809     59646     59819     59706     58572
dram[3]:      54937     54927     57883     58050     56225     56135     61507     59678     59220     59444     59760     68984     59809     59803     58542     58480
dram[4]:      55000     54978     57867     57983     56059     56288     59672     59681     59405     55408     61185     59775     58520     58520     58135     58261
dram[5]:      54960     54933     57994     57955     57947     58020     59146     59120     55431     55485     57216     57230     58609     58580     59590     59640
dram[6]:      55008     54922     56723     56831     56417     56394     59508     59210     55379     55763     57229     57429     58434     58435     59606     59867
dram[7]:      55035     55093     56837     57371     56361     56473     59587     59521     58807     58795     59593     59605     59455     59601     59693    182894
dram[8]:      55051     54916     57538     56615     56471     56310     59630     59507     60166     60297     59592     59873     59613     59632     58210     57059
dram[9]:      55073     55167     57358     57538     55763     56109     59286     58675     60319     60240     59795     59772    182887     59639     58516     57045
dram[10]:      60142     78126     60137     56822     56270     56241     58636     58879     60288     60263     57448     57164     59205     59200     59669     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1078002 n_act=729 n_pre=713 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01372
n_activity=35963 dram_eff=0.4146
bk0: 500a 1081890i bk1: 496a 1081891i bk2: 448a 1082298i bk3: 448a 1082007i bk4: 396a 1082591i bk5: 396a 1082023i bk6: 384a 1082640i bk7: 384a 1083403i bk8: 424a 1082482i bk9: 424a 1082439i bk10: 456a 1082823i bk11: 456a 1082436i bk12: 512a 1082354i bk13: 512a 1081738i bk14: 512a 1082286i bk15: 512a 1081647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0909366
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1077968 n_act=742 n_pre=726 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01373
n_activity=36072 dram_eff=0.4138
bk0: 496a 1082147i bk1: 496a 1082177i bk2: 448a 1082861i bk3: 448a 1082246i bk4: 396a 1082213i bk5: 396a 1082453i bk6: 384a 1082784i bk7: 384a 1082678i bk8: 424a 1083000i bk9: 424a 1082459i bk10: 460a 1082762i bk11: 460a 1082763i bk12: 512a 1082560i bk13: 512a 1082123i bk14: 512a 1082329i bk15: 512a 1082134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0774055
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1077932 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.01372
n_activity=36679 dram_eff=0.4067
bk0: 496a 1081696i bk1: 496a 1081464i bk2: 448a 1081943i bk3: 448a 1082044i bk4: 396a 1082524i bk5: 396a 1082053i bk6: 384a 1082460i bk7: 384a 1082538i bk8: 424a 1082570i bk9: 424a 1081828i bk10: 460a 1082654i bk11: 460a 1082385i bk12: 512a 1082107i bk13: 512a 1081761i bk14: 512a 1081786i bk15: 512a 1081661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0980109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1078011 n_act=723 n_pre=707 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01373
n_activity=35921 dram_eff=0.4153
bk0: 496a 1081620i bk1: 496a 1081701i bk2: 448a 1081866i bk3: 448a 1081954i bk4: 396a 1082272i bk5: 396a 1082473i bk6: 384a 1082484i bk7: 384a 1082563i bk8: 424a 1082411i bk9: 424a 1081909i bk10: 460a 1082978i bk11: 460a 1082640i bk12: 512a 1081925i bk13: 512a 1081934i bk14: 512a 1081959i bk15: 512a 1081576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.104306
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1078051 n_act=697 n_pre=681 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01375
n_activity=36628 dram_eff=0.4079
bk0: 496a 1081538i bk1: 496a 1081974i bk2: 448a 1082041i bk3: 448a 1081846i bk4: 396a 1082155i bk5: 396a 1082363i bk6: 384a 1082542i bk7: 384a 1081987i bk8: 424a 1081929i bk9: 424a 1081684i bk10: 460a 1082137i bk11: 460a 1083015i bk12: 512a 1082226i bk13: 512a 1081785i bk14: 516a 1081961i bk15: 516a 1081517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119983
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1078018 n_act=715 n_pre=699 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01374
n_activity=36156 dram_eff=0.4131
bk0: 496a 1081897i bk1: 496a 1081345i bk2: 448a 1081724i bk3: 448a 1081511i bk4: 396a 1081993i bk5: 396a 1081879i bk6: 384a 1082167i bk7: 384a 1082139i bk8: 424a 1081475i bk9: 424a 1082179i bk10: 460a 1082083i bk11: 460a 1082318i bk12: 512a 1082057i bk13: 512a 1081945i bk14: 516a 1081867i bk15: 516a 1081588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.11389
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1077896 n_act=774 n_pre=758 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01375
n_activity=37479 dram_eff=0.3987
bk0: 496a 1081946i bk1: 496a 1082002i bk2: 448a 1082170i bk3: 448a 1082285i bk4: 396a 1082499i bk5: 396a 1082437i bk6: 384a 1082490i bk7: 384a 1082386i bk8: 424a 1082761i bk9: 424a 1082234i bk10: 460a 1083642i bk11: 460a 1082727i bk12: 512a 1082431i bk13: 512a 1082711i bk14: 516a 1082001i bk15: 516a 1081836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0986604
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1078017 n_act=721 n_pre=705 n_req=2015 n_rd=7256 n_write=201 bw_util=0.01372
n_activity=36120 dram_eff=0.4129
bk0: 492a 1082059i bk1: 492a 1082054i bk2: 448a 1082560i bk3: 448a 1082405i bk4: 396a 1082776i bk5: 396a 1082316i bk6: 384a 1083124i bk7: 384a 1083103i bk8: 424a 1082822i bk9: 424a 1083543i bk10: 460a 1083179i bk11: 460a 1083145i bk12: 512a 1083226i bk13: 512a 1082353i bk14: 512a 1082264i bk15: 512a 1082229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0989668
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1077984 n_act=736 n_pre=720 n_req=2015 n_rd=7260 n_write=200 bw_util=0.01373
n_activity=36720 dram_eff=0.4063
bk0: 492a 1081855i bk1: 492a 1081774i bk2: 448a 1082693i bk3: 448a 1082468i bk4: 396a 1082721i bk5: 396a 1082420i bk6: 384a 1083014i bk7: 384a 1082552i bk8: 424a 1082548i bk9: 424a 1082424i bk10: 460a 1082602i bk11: 460a 1082626i bk12: 516a 1082731i bk13: 512a 1081946i bk14: 512a 1081982i bk15: 512a 1081701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0781719
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1078068 n_act=692 n_pre=676 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01373
n_activity=34978 dram_eff=0.4268
bk0: 492a 1081791i bk1: 492a 1081779i bk2: 448a 1082521i bk3: 448a 1082246i bk4: 396a 1082909i bk5: 396a 1082771i bk6: 384a 1082872i bk7: 384a 1082721i bk8: 428a 1082637i bk9: 428a 1082742i bk10: 460a 1082282i bk11: 460a 1082670i bk12: 512a 1082216i bk13: 512a 1081780i bk14: 512a 1081865i bk15: 512a 1081466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112558
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1086900 n_nop=1078065 n_act=698 n_pre=682 n_req=2013 n_rd=7256 n_write=199 bw_util=0.01372
n_activity=35755 dram_eff=0.417
bk0: 492a 1081999i bk1: 492a 1081527i bk2: 448a 1082223i bk3: 448a 1081978i bk4: 392a 1082526i bk5: 392a 1081985i bk6: 384a 1082767i bk7: 384a 1082736i bk8: 428a 1082455i bk9: 428a 1083427i bk10: 460a 1082411i bk11: 460a 1082454i bk12: 512a 1082230i bk13: 512a 1082317i bk14: 512a 1082113i bk15: 512a 1081872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.096421

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 60528, Miss = 908, Miss_rate = 0.015, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856497
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.7374
	minimum = 6
	maximum = 498
Network latency average = 27.9767
	minimum = 6
	maximum = 334
Slowest packet = 2337600
Flit latency average = 32.6059
	minimum = 6
	maximum = 333
Slowest flit = 4024658
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0481419
	minimum = 0.0325283 (at node 25)
	maximum = 0.221784 (at node 44)
Accepted packet rate average = 0.0481419
	minimum = 0.0325283 (at node 25)
	maximum = 0.221784 (at node 44)
Injected flit rate average = 0.0722129
	minimum = 0.0492854 (at node 25)
	maximum = 0.245441 (at node 44)
Accepted flit rate average= 0.0722129
	minimum = 0.0482997 (at node 25)
	maximum = 0.419911 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.4942 (16 samples)
	minimum = 6 (16 samples)
	maximum = 396.25 (16 samples)
Network latency average = 25.4073 (16 samples)
	minimum = 6 (16 samples)
	maximum = 305.5 (16 samples)
Flit latency average = 26.1634 (16 samples)
	minimum = 6 (16 samples)
	maximum = 304.75 (16 samples)
Fragmentation average = 0.0115371 (16 samples)
	minimum = 0 (16 samples)
	maximum = 116.5 (16 samples)
Injected packet rate average = 0.0497862 (16 samples)
	minimum = 0.0364927 (16 samples)
	maximum = 0.131229 (16 samples)
Accepted packet rate average = 0.0497862 (16 samples)
	minimum = 0.0364927 (16 samples)
	maximum = 0.131229 (16 samples)
Injected flit rate average = 0.0802715 (16 samples)
	minimum = 0.0470099 (16 samples)
	maximum = 0.183571 (16 samples)
Accepted flit rate average = 0.0802715 (16 samples)
	minimum = 0.0588209 (16 samples)
	maximum = 0.252266 (16 samples)
Injected packet size average = 1.61232 (16 samples)
Accepted packet size average = 1.61232 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 28 sec (4108 sec)
gpgpu_simulation_rate = 6521 (inst/sec)
gpgpu_simulation_rate = 1016 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5331
gpu_sim_insn = 1288129
gpu_ipc =     241.6299
gpu_tot_sim_cycle = 4410350
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.3661
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 989729
gpu_stall_icnt2sh    = 3031684
partiton_reqs_in_parallel = 117282
partiton_reqs_in_parallel_total    = 11888125
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.7221
partiton_reqs_in_parallel_util = 117282
partiton_reqs_in_parallel_util_total    = 11888125
gpu_sim_cycle_parition_util = 5331
gpu_tot_sim_cycle_parition_util    = 583874
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3756
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     155.9464 GB/Sec
L2_BW_total  =      25.3829 GB/Sec
gpu_total_sim_rate=6770

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251915
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1511, 1531, 1390, 1534, 1399, 1721, 1687, 1616, 1848, 1497, 1973, 1385, 1554, 1640, 1914, 1571, 1112, 1238, 1700, 1703, 1573, 1940, 1169, 1398, 1590, 1416, 1671, 1147, 1733, 1507, 1142, 1249, 1288, 1273, 1469, 1171, 1207, 1245, 1305, 1274, 1397, 1833, 1187, 1511, 1360, 1207, 1310, 1336, 1248, 1519, 1378, 859, 1532, 1277, 1382, 1180, 1154, 1095, 1318, 1453, 1343, 1175, 1269, 1269, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3946510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3903272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38352
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4791953	W0_Idle:2057085	W0_Scoreboard:6482878	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 600 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 4409319 
mrq_lat_table:15319 	330 	494 	1247 	816 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	842785 	303206 	5751 	6701 	3101 	2713 	6174 	6166 	4308 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	125740 	32501 	425441 	260424 	123838 	163220 	18456 	5057 	4483 	2660 	2758 	6175 	6045 	4275 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158439 	232244 	458908 	35578 	460 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	288532 	723 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	341 	105 	87 	56 	7 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        14        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         9        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14        11        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     22083     20136     85186    110117    118017     28398     14283     20668     26125     24114     98092     18108     18598    126873     24771 
dram[1]:    249287    102673     20744    125734     15127     18705     12819     22708     26690     64579     26772     54277     28495     24045     22455     18755 
dram[2]:    101061     12966    241585     20932     31461     61363     64570     67924    165205     20729     69896     73857     23191     19090     23408     14302 
dram[3]:    128618    249054    246196    117984    176156     13879     16420     57705     64576     26762     71636     80409     84579     83422     17148     20510 
dram[4]:     17054     13079     19542    119686     16018     21031     57707     21430    153618     22359    162782     46748    185993     19006     18230     13595 
dram[5]:     24306     20777     23588     18506     13270     17172     64573     17162     50172    248862    244693     83758     84581     31733     27066     27780 
dram[6]:     20921     24521     79699     13087     23514     14961     13338     11559     33002    198139     48460     72491     21101     28230     23897    102718 
dram[7]:    250023     21527     66720     30172     21970     13238     21960     32233     36565     40530    102152    131169     23363     27166     15334    244325 
dram[8]:     72156     23111     68230     69908     11975     15238     17458     16796     14049    126716     49316     70780     95346     15230    248391    248304 
dram[9]:     28876     98612    243623    242431     14964     21031     17707     26292     46035     22764    247683    101296    244325    164862     16663     20429 
dram[10]:     61128     95072     93176     17619     16833     15679     64572     20283     17689     12036     73816    246591     25128     28199     17829     92819 
average row accesses per activate:
dram[0]:  3.133333  2.333333  3.047619  3.459460  2.641026  2.428571  3.000000  2.341463  2.829268  2.636364  2.869565  2.333333  2.666667  3.244444  2.900000  2.735849 
dram[1]:  2.750000  2.553571  2.687500  2.723404  2.487805  3.090909  2.042553  2.285714  2.720930  2.925000  2.298246  3.000000  2.959184  2.959184  3.063830  3.106383 
dram[2]:  2.545455  2.857143  2.976744  2.640000  3.000000  2.081633  2.255814  2.341463  2.468085  3.052632  2.471698  2.471698  2.666667  3.106383  2.618182  2.788461 
dram[3]:  2.877551  3.333333  2.666667  2.560000  2.756757  2.641026  2.461539  3.062500  2.489362  2.468085  2.933333  2.869565  2.618182  2.735849  3.428571  2.788461 
dram[4]:  2.311476  2.764706  2.909091  3.225000  3.400000  2.428571  4.041667  2.823529  2.659091  2.697675  2.607843  2.519231  3.428571  3.148936  3.625000  2.826923 
dram[5]:  3.589744  2.592592  3.119048  3.121951  2.615385  2.684211  2.621622  2.461539  2.468085  2.720930  2.519231  2.254237  3.173913  3.020833  3.020833  3.372093 
dram[6]:  2.698113  3.550000  2.744681  2.954545  2.266667  2.684211  2.232558  2.042553  2.250000  2.230769  2.462963  2.015385  2.654546  3.295455  3.020833  3.085106 
dram[7]:  3.357143  2.641510  3.333333  3.307692  2.756757  2.550000  2.285714  2.232558  3.105263  2.659091  2.490566  2.620000  2.685185  3.106383  2.900000  2.900000 
dram[8]:  3.232558  2.820000  2.461539  2.844445  3.187500  2.914286  2.461539  2.400000  2.367347  2.226415  2.519231  2.350877  3.431818  2.880000  3.222222  2.880000 
dram[9]:  2.957447  2.660377  2.782609  2.909091  2.833333  2.783784  3.000000  2.666667  2.853658  2.617021  2.911111  2.538461  3.789474  3.106383  3.536585  2.900000 
dram[10]:  2.895833  2.456140  3.071429  3.047619  3.125000  2.439024  3.129032  2.742857  3.243243  2.902439  2.381818  2.627451  2.900000  3.789474  2.920000  3.020833 
average row locality = 22156/7989 = 2.773313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:      26479     27526     27164     26713     37226     35667     41545     41147     42625     42467     41992     42068     25065     23110     24342     24125
dram[1]:      24994     26029     26708     27958     35084     38005     40365     42147     39649     39931     41261     40234     23911     24105     25213     22744
dram[2]:      25775     25347     27854     27997     35786     38308     39824     40369     43231     41432     41437     41911     24204     23287     25243     24976
dram[3]:      26198     26209     28240     28728     35708     34647     39948     40476     40031     38541     42729     41595     24240     23074     23835     24061
dram[4]:      27576     27591     28656     28639     37191     35227     42545     42150     39934     41218     41455     42990     22148     22869     23007     23895
dram[5]:      26368     26895     28741     28791     36301     34195     39034     40398     40561     41569     40912     40397     23983     23553     22267     23227
dram[6]:      26305     25680     27232     27670     34726     35119     41891     41989     38748     40641     40061     41200     24166     24840     23625     25169
dram[7]:      26465     25974     26797     27466     35060     35130     39464     40898     41550     39907     39850     41822     24569     24683     24857     27954
dram[8]:      26947     25808     27563     28426     34439     35780     41481     39492     40382     39799     41342     40054     36061     23140     24250     25137
dram[9]:      26178     26209     29434     29368     35634     33731     42421     39838     42186     41065     42516     42524     25106     23383     24814     24546
dram[10]:      26606     25501     28632     28484     37118     38283     41126     41735     41338     40531     41984     40059     24423     24072     24542     24534
maximum mf latency per bank:
dram[0]:      54991     54986     58061     58144     92670     58410     61703     61510     55928     58802     60340     60290     59342     59628     58475     59687
dram[1]:      55017     55088     58125    150727     56050     56222     61475     61420     58830     58809     59395     59419     59742     59722     59734     59851
dram[2]:      55048     54986     58322     58120     55527     56254     61409     63900     58819     59367     59915     59809     59646     59819     59706     58572
dram[3]:      54937     54927     57883     58050     56225     56135     61507     59678     59220     59444     59760     68984     59809     59803     58542     58480
dram[4]:      55000     54978     57867     57983     56059     56288     59672     59681     59405     55408     61185     59775     58520     58520     58135     58261
dram[5]:      54960     54933     57994     57955     57947     58020     59146     59120     55431     55485     57216     57230     58609     58580     59590     59640
dram[6]:      55008     54922     56723     56831     56417     56394     59508     59210     55379     55763     57229     57429     58434     58435     59606     59867
dram[7]:      55035     55093     56837     57371     56361     56473     59587     59521     58807     58795     59593     59605     59455     59601     59693    182894
dram[8]:      55051     54916     57538     56615     56471     56310     59630     59507     60166     60297     59592     59873     59613     59632     58210     57059
dram[9]:      55073     55167     57358     57538     55763     56109     59286     58675     60319     60240     59795     59772    182887     59639     58516     57045
dram[10]:      60142     78126     60137     56822     56270     56241     58636     58879     60288     60263     57448     57164     59205     59200     59669     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087900 n_act=729 n_pre=713 n_req=2011 n_rd=7260 n_write=196 bw_util=0.0136
n_activity=35963 dram_eff=0.4146
bk0: 500a 1091788i bk1: 496a 1091789i bk2: 448a 1092196i bk3: 448a 1091905i bk4: 396a 1092489i bk5: 396a 1091921i bk6: 384a 1092538i bk7: 384a 1093301i bk8: 424a 1092380i bk9: 424a 1092337i bk10: 456a 1092721i bk11: 456a 1092334i bk12: 512a 1092252i bk13: 512a 1091636i bk14: 512a 1092184i bk15: 512a 1091545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.090116
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087866 n_act=742 n_pre=726 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01361
n_activity=36072 dram_eff=0.4138
bk0: 496a 1092045i bk1: 496a 1092075i bk2: 448a 1092759i bk3: 448a 1092144i bk4: 396a 1092111i bk5: 396a 1092351i bk6: 384a 1092682i bk7: 384a 1092576i bk8: 424a 1092898i bk9: 424a 1092357i bk10: 460a 1092660i bk11: 460a 1092661i bk12: 512a 1092458i bk13: 512a 1092021i bk14: 512a 1092227i bk15: 512a 1092032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0767069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087830 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.0136
n_activity=36679 dram_eff=0.4067
bk0: 496a 1091594i bk1: 496a 1091362i bk2: 448a 1091841i bk3: 448a 1091942i bk4: 396a 1092422i bk5: 396a 1091951i bk6: 384a 1092358i bk7: 384a 1092436i bk8: 424a 1092468i bk9: 424a 1091726i bk10: 460a 1092552i bk11: 460a 1092283i bk12: 512a 1092005i bk13: 512a 1091659i bk14: 512a 1091684i bk15: 512a 1091559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0971264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087909 n_act=723 n_pre=707 n_req=2011 n_rd=7264 n_write=195 bw_util=0.0136
n_activity=35921 dram_eff=0.4153
bk0: 496a 1091518i bk1: 496a 1091599i bk2: 448a 1091764i bk3: 448a 1091852i bk4: 396a 1092170i bk5: 396a 1092371i bk6: 384a 1092382i bk7: 384a 1092461i bk8: 424a 1092309i bk9: 424a 1091807i bk10: 460a 1092876i bk11: 460a 1092538i bk12: 512a 1091823i bk13: 512a 1091832i bk14: 512a 1091857i bk15: 512a 1091474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.103365
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087949 n_act=697 n_pre=681 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01362
n_activity=36628 dram_eff=0.4079
bk0: 496a 1091436i bk1: 496a 1091872i bk2: 448a 1091939i bk3: 448a 1091744i bk4: 396a 1092053i bk5: 396a 1092261i bk6: 384a 1092440i bk7: 384a 1091885i bk8: 424a 1091827i bk9: 424a 1091582i bk10: 460a 1092035i bk11: 460a 1092913i bk12: 512a 1092124i bk13: 512a 1091683i bk14: 516a 1091859i bk15: 516a 1091415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087916 n_act=715 n_pre=699 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01362
n_activity=36156 dram_eff=0.4131
bk0: 496a 1091795i bk1: 496a 1091243i bk2: 448a 1091622i bk3: 448a 1091409i bk4: 396a 1091891i bk5: 396a 1091777i bk6: 384a 1092065i bk7: 384a 1092037i bk8: 424a 1091373i bk9: 424a 1092077i bk10: 460a 1091981i bk11: 460a 1092216i bk12: 512a 1091955i bk13: 512a 1091843i bk14: 516a 1091765i bk15: 516a 1091486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.112862
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087794 n_act=774 n_pre=758 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01363
n_activity=37479 dram_eff=0.3987
bk0: 496a 1091844i bk1: 496a 1091900i bk2: 448a 1092068i bk3: 448a 1092183i bk4: 396a 1092397i bk5: 396a 1092335i bk6: 384a 1092388i bk7: 384a 1092284i bk8: 424a 1092659i bk9: 424a 1092132i bk10: 460a 1093540i bk11: 460a 1092625i bk12: 512a 1092329i bk13: 512a 1092609i bk14: 516a 1091899i bk15: 516a 1091734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0977701
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087915 n_act=721 n_pre=705 n_req=2015 n_rd=7256 n_write=201 bw_util=0.0136
n_activity=36120 dram_eff=0.4129
bk0: 492a 1091957i bk1: 492a 1091952i bk2: 448a 1092458i bk3: 448a 1092303i bk4: 396a 1092674i bk5: 396a 1092214i bk6: 384a 1093022i bk7: 384a 1093001i bk8: 424a 1092720i bk9: 424a 1093441i bk10: 460a 1093077i bk11: 460a 1093043i bk12: 512a 1093124i bk13: 512a 1092251i bk14: 512a 1092162i bk15: 512a 1092127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0980737
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087882 n_act=736 n_pre=720 n_req=2015 n_rd=7260 n_write=200 bw_util=0.0136
n_activity=36720 dram_eff=0.4063
bk0: 492a 1091753i bk1: 492a 1091672i bk2: 448a 1092591i bk3: 448a 1092366i bk4: 396a 1092619i bk5: 396a 1092318i bk6: 384a 1092912i bk7: 384a 1092450i bk8: 424a 1092446i bk9: 424a 1092322i bk10: 460a 1092500i bk11: 460a 1092524i bk12: 516a 1092629i bk13: 512a 1091844i bk14: 512a 1091880i bk15: 512a 1091599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0774664
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087966 n_act=692 n_pre=676 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01361
n_activity=34978 dram_eff=0.4268
bk0: 492a 1091689i bk1: 492a 1091677i bk2: 448a 1092419i bk3: 448a 1092144i bk4: 396a 1092807i bk5: 396a 1092669i bk6: 384a 1092770i bk7: 384a 1092619i bk8: 428a 1092535i bk9: 428a 1092640i bk10: 460a 1092180i bk11: 460a 1092568i bk12: 512a 1092114i bk13: 512a 1091678i bk14: 512a 1091763i bk15: 512a 1091364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111542
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096798 n_nop=1087963 n_act=698 n_pre=682 n_req=2013 n_rd=7256 n_write=199 bw_util=0.01359
n_activity=35755 dram_eff=0.417
bk0: 492a 1091897i bk1: 492a 1091425i bk2: 448a 1092121i bk3: 448a 1091876i bk4: 392a 1092424i bk5: 392a 1091883i bk6: 384a 1092665i bk7: 384a 1092634i bk8: 428a 1092353i bk9: 428a 1093325i bk10: 460a 1092309i bk11: 460a 1092352i bk12: 512a 1092128i bk13: 512a 1092215i bk14: 512a 1092011i bk15: 512a 1091770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0955509

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 60980, Miss = 908, Miss_rate = 0.015, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35372
	minimum = 6
	maximum = 29
Network latency average = 7.34477
	minimum = 6
	maximum = 26
Slowest packet = 2349176
Flit latency average = 6.92942
	minimum = 6
	maximum = 25
Slowest flit = 4041819
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0329118
	minimum = 0.0224203 (at node 23)
	maximum = 0.0424015 (at node 44)
Accepted packet rate average = 0.0329118
	minimum = 0.0224203 (at node 23)
	maximum = 0.0424015 (at node 44)
Injected flit rate average = 0.0501839
	minimum = 0.0242026 (at node 23)
	maximum = 0.082833 (at node 44)
Accepted flit rate average= 0.0501839
	minimum = 0.036773 (at node 48)
	maximum = 0.0736398 (at node 13)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.3683 (17 samples)
	minimum = 6 (17 samples)
	maximum = 374.647 (17 samples)
Network latency average = 24.3448 (17 samples)
	minimum = 6 (17 samples)
	maximum = 289.059 (17 samples)
Flit latency average = 25.032 (17 samples)
	minimum = 6 (17 samples)
	maximum = 288.294 (17 samples)
Fragmentation average = 0.0108585 (17 samples)
	minimum = 0 (17 samples)
	maximum = 109.647 (17 samples)
Injected packet rate average = 0.0487936 (17 samples)
	minimum = 0.0356649 (17 samples)
	maximum = 0.126004 (17 samples)
Accepted packet rate average = 0.0487936 (17 samples)
	minimum = 0.0356649 (17 samples)
	maximum = 0.126004 (17 samples)
Injected flit rate average = 0.0785016 (17 samples)
	minimum = 0.0456683 (17 samples)
	maximum = 0.177645 (17 samples)
Accepted flit rate average = 0.0785016 (17 samples)
	minimum = 0.057524 (17 samples)
	maximum = 0.241759 (17 samples)
Injected packet size average = 1.60885 (17 samples)
Accepted packet size average = 1.60885 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 7 sec (4147 sec)
gpgpu_simulation_rate = 6770 (inst/sec)
gpgpu_simulation_rate = 1063 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1104
gpu_sim_insn = 1114172
gpu_ipc =    1009.2137
gpu_tot_sim_cycle = 4633604
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.2998
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 989729
gpu_stall_icnt2sh    = 3031685
partiton_reqs_in_parallel = 24288
partiton_reqs_in_parallel_total    = 12005407
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.5962
partiton_reqs_in_parallel_util = 24288
partiton_reqs_in_parallel_util_total    = 12005407
gpu_sim_cycle_parition_util = 1104
gpu_tot_sim_cycle_parition_util    = 589205
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3786
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     177.8917 GB/Sec
L2_BW_total  =      24.2023 GB/Sec
gpu_total_sim_rate=7008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1553, 1573, 1432, 1576, 1441, 1763, 1729, 1658, 1890, 1539, 2015, 1427, 1596, 1682, 1956, 1613, 1133, 1259, 1721, 1724, 1594, 1961, 1190, 1419, 1611, 1437, 1692, 1168, 1754, 1528, 1163, 1270, 1309, 1294, 1490, 1192, 1228, 1266, 1326, 1295, 1418, 1854, 1208, 1532, 1381, 1228, 1331, 1357, 1269, 1540, 1399, 880, 1553, 1298, 1403, 1201, 1175, 1116, 1339, 1474, 1364, 1196, 1290, 1290, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3946510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3903272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38352
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4796284	W0_Idle:2061013	W0_Scoreboard:6494459	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 599 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 4633603 
mrq_lat_table:15319 	330 	494 	1247 	816 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	844857 	303206 	5751 	6701 	3101 	2713 	6174 	6166 	4308 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	127697 	32616 	425441 	260424 	123838 	163220 	18456 	5057 	4483 	2660 	2758 	6175 	6045 	4275 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	160105 	232616 	458918 	35578 	460 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	288532 	747 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	344 	105 	87 	56 	7 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        14        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         9        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14        11        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     22083     20136     85186    110117    118017     28398     14283     20668     26125     24114     98092     18108     18598    126873     24771 
dram[1]:    249287    102673     20744    125734     15127     18705     12819     22708     26690     64579     26772     54277     28495     24045     22455     18755 
dram[2]:    101061     12966    241585     20932     31461     61363     64570     67924    165205     20729     69896     73857     23191     19090     23408     14302 
dram[3]:    128618    249054    246196    117984    176156     13879     16420     57705     64576     26762     71636     80409     84579     83422     17148     20510 
dram[4]:     17054     13079     19542    119686     16018     21031     57707     21430    153618     22359    162782     46748    185993     19006     18230     13595 
dram[5]:     24306     20777     23588     18506     13270     17172     64573     17162     50172    248862    244693     83758     84581     31733     27066     27780 
dram[6]:     20921     24521     79699     13087     23514     14961     13338     11559     33002    198139     48460     72491     21101     28230     23897    102718 
dram[7]:    250023     21527     66720     30172     21970     13238     21960     32233     36565     40530    102152    131169     23363     27166     15334    244325 
dram[8]:     72156     23111     68230     69908     11975     15238     17458     16796     14049    126716     49316     70780     95346     15230    248391    248304 
dram[9]:     28876     98612    243623    242431     14964     21031     17707     26292     46035     22764    247683    101296    244325    164862     16663     20429 
dram[10]:     61128     95072     93176     17619     16833     15679     64572     20283     17689     12036     73816    246591     25128     28199     17829     92819 
average row accesses per activate:
dram[0]:  3.133333  2.333333  3.047619  3.459460  2.641026  2.428571  3.000000  2.341463  2.829268  2.636364  2.869565  2.333333  2.666667  3.244444  2.900000  2.735849 
dram[1]:  2.750000  2.553571  2.687500  2.723404  2.487805  3.090909  2.042553  2.285714  2.720930  2.925000  2.298246  3.000000  2.959184  2.959184  3.063830  3.106383 
dram[2]:  2.545455  2.857143  2.976744  2.640000  3.000000  2.081633  2.255814  2.341463  2.468085  3.052632  2.471698  2.471698  2.666667  3.106383  2.618182  2.788461 
dram[3]:  2.877551  3.333333  2.666667  2.560000  2.756757  2.641026  2.461539  3.062500  2.489362  2.468085  2.933333  2.869565  2.618182  2.735849  3.428571  2.788461 
dram[4]:  2.311476  2.764706  2.909091  3.225000  3.400000  2.428571  4.041667  2.823529  2.659091  2.697675  2.607843  2.519231  3.428571  3.148936  3.625000  2.826923 
dram[5]:  3.589744  2.592592  3.119048  3.121951  2.615385  2.684211  2.621622  2.461539  2.468085  2.720930  2.519231  2.254237  3.173913  3.020833  3.020833  3.372093 
dram[6]:  2.698113  3.550000  2.744681  2.954545  2.266667  2.684211  2.232558  2.042553  2.250000  2.230769  2.462963  2.015385  2.654546  3.295455  3.020833  3.085106 
dram[7]:  3.357143  2.641510  3.333333  3.307692  2.756757  2.550000  2.285714  2.232558  3.105263  2.659091  2.490566  2.620000  2.685185  3.106383  2.900000  2.900000 
dram[8]:  3.232558  2.820000  2.461539  2.844445  3.187500  2.914286  2.461539  2.400000  2.367347  2.226415  2.519231  2.350877  3.431818  2.880000  3.222222  2.880000 
dram[9]:  2.957447  2.660377  2.782609  2.909091  2.833333  2.783784  3.000000  2.666667  2.853658  2.617021  2.911111  2.538461  3.789474  3.106383  3.536585  2.900000 
dram[10]:  2.895833  2.456140  3.071429  3.047619  3.125000  2.439024  3.129032  2.742857  3.243243  2.902439  2.381818  2.627451  2.900000  3.789474  2.920000  3.020833 
average row locality = 22156/7989 = 2.773313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:      26479     27526     27164     26713     37231     35672     41633     41237     42652     42495     41992     42068     25065     23110     24342     24125
dram[1]:      24994     26029     26708     27958     35089     38010     40453     42235     39677     39958     41261     40234     23911     24105     25213     22744
dram[2]:      25775     25347     27854     27997     35791     38313     39911     40457     43259     41460     41437     41911     24204     23287     25243     24976
dram[3]:      26198     26209     28241     28729     35714     34652     40036     40563     40058     38569     42729     41595     24240     23074     23835     24061
dram[4]:      27576     27591     28656     28639     37196     35232     42632     42239     39961     41245     41456     42990     22148     22869     23007     23895
dram[5]:      26368     26895     28741     28791     36306     34200     39122     40486     40588     41596     40913     40398     23983     23553     22267     23227
dram[6]:      26305     25680     27232     27670     34737     35130     41982     42079     38775     40669     40061     41200     24166     24840     23625     25169
dram[7]:      26465     25974     26797     27466     35070     35141     39552     40986     41577     39934     39850     41822     24569     24683     24857     27954
dram[8]:      26947     25808     27563     28427     34450     35790     41569     39580     40409     39826     41342     40054     36066     23140     24250     25137
dram[9]:      26178     26209     29434     29368     35646     33742     42510     39928     42210     41088     42516     42524     25106     23383     24814     24546
dram[10]:      26606     25501     28632     28484     37130     38295     41214     41824     41360     40553     41984     40059     24423     24072     24542     24534
maximum mf latency per bank:
dram[0]:      54991     54986     58061     58144     92670     58410     61703     61510     55928     58802     60340     60290     59342     59628     58475     59687
dram[1]:      55017     55088     58125    150727     56050     56222     61475     61420     58830     58809     59395     59419     59742     59722     59734     59851
dram[2]:      55048     54986     58322     58120     55527     56254     61409     63900     58819     59367     59915     59809     59646     59819     59706     58572
dram[3]:      54937     54927     57883     58050     56225     56135     61507     59678     59220     59444     59760     68984     59809     59803     58542     58480
dram[4]:      55000     54978     57867     57983     56059     56288     59672     59681     59405     55408     61185     59775     58520     58520     58135     58261
dram[5]:      54960     54933     57994     57955     57947     58020     59146     59120     55431     55485     57216     57230     58609     58580     59590     59640
dram[6]:      55008     54922     56723     56831     56417     56394     59508     59210     55379     55763     57229     57429     58434     58435     59606     59867
dram[7]:      55035     55093     56837     57371     56361     56473     59587     59521     58807     58795     59593     59605     59455     59601     59693    182894
dram[8]:      55051     54916     57538     56615     56471     56310     59630     59507     60166     60297     59592     59873     59613     59632     58210     57059
dram[9]:      55073     55167     57358     57538     55763     56109     59286     58675     60319     60240     59795     59772    182887     59639     58516     57045
dram[10]:      60142     78126     60137     56822     56270     56241     58636     58879     60288     60263     57448     57164     59205     59200     59669     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1089949 n_act=729 n_pre=713 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01357
n_activity=35963 dram_eff=0.4146
bk0: 500a 1093837i bk1: 496a 1093838i bk2: 448a 1094245i bk3: 448a 1093954i bk4: 396a 1094538i bk5: 396a 1093970i bk6: 384a 1094587i bk7: 384a 1095350i bk8: 424a 1094429i bk9: 424a 1094386i bk10: 456a 1094770i bk11: 456a 1094383i bk12: 512a 1094301i bk13: 512a 1093685i bk14: 512a 1094233i bk15: 512a 1093594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0899479
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1089915 n_act=742 n_pre=726 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01359
n_activity=36072 dram_eff=0.4138
bk0: 496a 1094094i bk1: 496a 1094124i bk2: 448a 1094808i bk3: 448a 1094193i bk4: 396a 1094160i bk5: 396a 1094400i bk6: 384a 1094731i bk7: 384a 1094625i bk8: 424a 1094947i bk9: 424a 1094406i bk10: 460a 1094709i bk11: 460a 1094710i bk12: 512a 1094507i bk13: 512a 1094070i bk14: 512a 1094276i bk15: 512a 1094081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0765639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1089879 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.01357
n_activity=36679 dram_eff=0.4067
bk0: 496a 1093643i bk1: 496a 1093411i bk2: 448a 1093890i bk3: 448a 1093991i bk4: 396a 1094471i bk5: 396a 1094000i bk6: 384a 1094407i bk7: 384a 1094485i bk8: 424a 1094517i bk9: 424a 1093775i bk10: 460a 1094601i bk11: 460a 1094332i bk12: 512a 1094054i bk13: 512a 1093708i bk14: 512a 1093733i bk15: 512a 1093608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0969453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1089958 n_act=723 n_pre=707 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01358
n_activity=35921 dram_eff=0.4153
bk0: 496a 1093567i bk1: 496a 1093648i bk2: 448a 1093813i bk3: 448a 1093901i bk4: 396a 1094219i bk5: 396a 1094420i bk6: 384a 1094431i bk7: 384a 1094510i bk8: 424a 1094358i bk9: 424a 1093856i bk10: 460a 1094925i bk11: 460a 1094587i bk12: 512a 1093872i bk13: 512a 1093881i bk14: 512a 1093906i bk15: 512a 1093523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.103172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1089998 n_act=697 n_pre=681 n_req=2017 n_rd=7272 n_write=199 bw_util=0.0136
n_activity=36628 dram_eff=0.4079
bk0: 496a 1093485i bk1: 496a 1093921i bk2: 448a 1093988i bk3: 448a 1093793i bk4: 396a 1094102i bk5: 396a 1094310i bk6: 384a 1094489i bk7: 384a 1093934i bk8: 424a 1093876i bk9: 424a 1093631i bk10: 460a 1094084i bk11: 460a 1094962i bk12: 512a 1094173i bk13: 512a 1093732i bk14: 516a 1093908i bk15: 516a 1093464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1089965 n_act=715 n_pre=699 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01359
n_activity=36156 dram_eff=0.4131
bk0: 496a 1093844i bk1: 496a 1093292i bk2: 448a 1093671i bk3: 448a 1093458i bk4: 396a 1093940i bk5: 396a 1093826i bk6: 384a 1094114i bk7: 384a 1094086i bk8: 424a 1093422i bk9: 424a 1094126i bk10: 460a 1094030i bk11: 460a 1094265i bk12: 512a 1094004i bk13: 512a 1093892i bk14: 516a 1093814i bk15: 516a 1093535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.112652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1089843 n_act=774 n_pre=758 n_req=2018 n_rd=7272 n_write=200 bw_util=0.0136
n_activity=37479 dram_eff=0.3987
bk0: 496a 1093893i bk1: 496a 1093949i bk2: 448a 1094117i bk3: 448a 1094232i bk4: 396a 1094446i bk5: 396a 1094384i bk6: 384a 1094437i bk7: 384a 1094333i bk8: 424a 1094708i bk9: 424a 1094181i bk10: 460a 1095589i bk11: 460a 1094674i bk12: 512a 1094378i bk13: 512a 1094658i bk14: 516a 1093948i bk15: 516a 1093783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0975877
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1089964 n_act=721 n_pre=705 n_req=2015 n_rd=7256 n_write=201 bw_util=0.01357
n_activity=36120 dram_eff=0.4129
bk0: 492a 1094006i bk1: 492a 1094001i bk2: 448a 1094507i bk3: 448a 1094352i bk4: 396a 1094723i bk5: 396a 1094263i bk6: 384a 1095071i bk7: 384a 1095050i bk8: 424a 1094769i bk9: 424a 1095490i bk10: 460a 1095126i bk11: 460a 1095092i bk12: 512a 1095173i bk13: 512a 1094300i bk14: 512a 1094211i bk15: 512a 1094176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0978908
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1089931 n_act=736 n_pre=720 n_req=2015 n_rd=7260 n_write=200 bw_util=0.01358
n_activity=36720 dram_eff=0.4063
bk0: 492a 1093802i bk1: 492a 1093721i bk2: 448a 1094640i bk3: 448a 1094415i bk4: 396a 1094668i bk5: 396a 1094367i bk6: 384a 1094961i bk7: 384a 1094499i bk8: 424a 1094495i bk9: 424a 1094371i bk10: 460a 1094549i bk11: 460a 1094573i bk12: 516a 1094678i bk13: 512a 1093893i bk14: 512a 1093929i bk15: 512a 1093648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.077322
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1090015 n_act=692 n_pre=676 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01359
n_activity=34978 dram_eff=0.4268
bk0: 492a 1093738i bk1: 492a 1093726i bk2: 448a 1094468i bk3: 448a 1094193i bk4: 396a 1094856i bk5: 396a 1094718i bk6: 384a 1094819i bk7: 384a 1094668i bk8: 428a 1094584i bk9: 428a 1094689i bk10: 460a 1094229i bk11: 460a 1094617i bk12: 512a 1094163i bk13: 512a 1093727i bk14: 512a 1093812i bk15: 512a 1093413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111334
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098847 n_nop=1090012 n_act=698 n_pre=682 n_req=2013 n_rd=7256 n_write=199 bw_util=0.01357
n_activity=35755 dram_eff=0.417
bk0: 492a 1093946i bk1: 492a 1093474i bk2: 448a 1094170i bk3: 448a 1093925i bk4: 392a 1094473i bk5: 392a 1093932i bk6: 384a 1094714i bk7: 384a 1094683i bk8: 428a 1094402i bk9: 428a 1095374i bk10: 460a 1094358i bk11: 460a 1094401i bk12: 512a 1094177i bk13: 512a 1094264i bk14: 512a 1094060i bk15: 512a 1093819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0953727

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 61082, Miss = 908, Miss_rate = 0.015, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74759
	minimum = 6
	maximum = 41
Network latency average = 8.53089
	minimum = 6
	maximum = 40
Slowest packet = 2365194
Flit latency average = 8.30421
	minimum = 6
	maximum = 39
Slowest flit = 4066383
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0375703
	minimum = 0.0290118 (at node 1)
	maximum = 0.0462375 (at node 44)
Accepted packet rate average = 0.0375703
	minimum = 0.0290118 (at node 1)
	maximum = 0.0462375 (at node 44)
Injected flit rate average = 0.0563554
	minimum = 0.0290118 (at node 1)
	maximum = 0.0897552 (at node 44)
Accepted flit rate average= 0.0563554
	minimum = 0.0417044 (at node 28)
	maximum = 0.0743427 (at node 19)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.556 (18 samples)
	minimum = 6 (18 samples)
	maximum = 356.111 (18 samples)
Network latency average = 23.4663 (18 samples)
	minimum = 6 (18 samples)
	maximum = 275.222 (18 samples)
Flit latency average = 24.1026 (18 samples)
	minimum = 6 (18 samples)
	maximum = 274.444 (18 samples)
Fragmentation average = 0.0102552 (18 samples)
	minimum = 0 (18 samples)
	maximum = 103.556 (18 samples)
Injected packet rate average = 0.0481701 (18 samples)
	minimum = 0.0352953 (18 samples)
	maximum = 0.121573 (18 samples)
Accepted packet rate average = 0.0481701 (18 samples)
	minimum = 0.0352953 (18 samples)
	maximum = 0.121573 (18 samples)
Injected flit rate average = 0.0772713 (18 samples)
	minimum = 0.044743 (18 samples)
	maximum = 0.172763 (18 samples)
Accepted flit rate average = 0.0772713 (18 samples)
	minimum = 0.0566451 (18 samples)
	maximum = 0.232458 (18 samples)
Injected packet size average = 1.60414 (18 samples)
Accepted packet size average = 1.60414 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 25 sec (4165 sec)
gpgpu_simulation_rate = 7008 (inst/sec)
gpgpu_simulation_rate = 1112 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2238
gpu_sim_insn = 1245371
gpu_ipc =     556.4661
gpu_tot_sim_cycle = 4863064
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.2586
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 989729
gpu_stall_icnt2sh    = 3031685
partiton_reqs_in_parallel = 49236
partiton_reqs_in_parallel_total    = 12029695
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.4838
partiton_reqs_in_parallel_util = 49236
partiton_reqs_in_parallel_util_total    = 12029695
gpu_sim_cycle_parition_util = 2238
gpu_tot_sim_cycle_parition_util    = 590309
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3848
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.0924 GB/Sec
L2_BW_total  =      23.1009 GB/Sec
gpu_total_sim_rate=7272

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295057
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1599, 1619, 1478, 1622, 1527, 1809, 1775, 1704, 1936, 1585, 2061, 1473, 1642, 1728, 2002, 1659, 1156, 1282, 1744, 1747, 1617, 1984, 1213, 1442, 1634, 1460, 1715, 1191, 1777, 1551, 1186, 1293, 1332, 1317, 1513, 1215, 1251, 1289, 1349, 1318, 1441, 1877, 1231, 1555, 1404, 1251, 1354, 1380, 1292, 1563, 1422, 903, 1576, 1321, 1426, 1224, 1198, 1139, 1362, 1497, 1387, 1219, 1313, 1313, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3946510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3903272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38352
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4802336	W0_Idle:2068220	W0_Scoreboard:6507989	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 598 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 4862002 
mrq_lat_table:15319 	330 	494 	1247 	816 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846937 	303206 	5751 	6701 	3101 	2713 	6174 	6166 	4308 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	129738 	32644 	425441 	260424 	123849 	163220 	18456 	5057 	4483 	2660 	2758 	6175 	6045 	4275 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162101 	232694 	458918 	35578 	460 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	288532 	753 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	349 	105 	87 	56 	7 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        14        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         9        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14        11        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     22083     20136     85186    110117    118017     28398     14283     20668     26125     24114     98092     18108     18598    126873     24771 
dram[1]:    249287    102673     20744    125734     15127     18705     12819     22708     26690     64579     26772     54277     28495     24045     22455     18755 
dram[2]:    101061     12966    241585     20932     31461     61363     64570     67924    165205     20729     69896     73857     23191     19090     23408     14302 
dram[3]:    128618    249054    246196    117984    176156     13879     16420     57705     64576     26762     71636     80409     84579     83422     17148     20510 
dram[4]:     17054     13079     19542    119686     16018     21031     57707     21430    153618     22359    162782     46748    185993     19006     18230     13595 
dram[5]:     24306     20777     23588     18506     13270     17172     64573     17162     50172    248862    244693     83758     84581     31733     27066     27780 
dram[6]:     20921     24521     79699     13087     23514     14961     13338     11559     33002    198139     48460     72491     21101     28230     23897    102718 
dram[7]:    250023     21527     66720     30172     21970     13238     21960     32233     36565     40530    102152    131169     23363     27166     15334    244325 
dram[8]:     72156     23111     68230     69908     11975     15238     17458     16796     14049    126716     49316     70780     95346     15230    248391    248304 
dram[9]:     28876     98612    243623    242431     14964     21031     17707     26292     46035     22764    247683    101296    244325    164862     16663     20429 
dram[10]:     61128     95072     93176     17619     16833     15679     64572     20283     17689     12036     73816    246591     25128     28199     17829     92819 
average row accesses per activate:
dram[0]:  3.133333  2.333333  3.047619  3.459460  2.641026  2.428571  3.000000  2.341463  2.829268  2.636364  2.869565  2.333333  2.666667  3.244444  2.900000  2.735849 
dram[1]:  2.750000  2.553571  2.687500  2.723404  2.487805  3.090909  2.042553  2.285714  2.720930  2.925000  2.298246  3.000000  2.959184  2.959184  3.063830  3.106383 
dram[2]:  2.545455  2.857143  2.976744  2.640000  3.000000  2.081633  2.255814  2.341463  2.468085  3.052632  2.471698  2.471698  2.666667  3.106383  2.618182  2.788461 
dram[3]:  2.877551  3.333333  2.666667  2.560000  2.756757  2.641026  2.461539  3.062500  2.489362  2.468085  2.933333  2.869565  2.618182  2.735849  3.428571  2.788461 
dram[4]:  2.311476  2.764706  2.909091  3.225000  3.400000  2.428571  4.041667  2.823529  2.659091  2.697675  2.607843  2.519231  3.428571  3.148936  3.625000  2.826923 
dram[5]:  3.589744  2.592592  3.119048  3.121951  2.615385  2.684211  2.621622  2.461539  2.468085  2.720930  2.519231  2.254237  3.173913  3.020833  3.020833  3.372093 
dram[6]:  2.698113  3.550000  2.744681  2.954545  2.266667  2.684211  2.232558  2.042553  2.250000  2.230769  2.462963  2.015385  2.654546  3.295455  3.020833  3.085106 
dram[7]:  3.357143  2.641510  3.333333  3.307692  2.756757  2.550000  2.285714  2.232558  3.105263  2.659091  2.490566  2.620000  2.685185  3.106383  2.900000  2.900000 
dram[8]:  3.232558  2.820000  2.461539  2.844445  3.187500  2.914286  2.461539  2.400000  2.367347  2.226415  2.519231  2.350877  3.431818  2.880000  3.222222  2.880000 
dram[9]:  2.957447  2.660377  2.782609  2.909091  2.833333  2.783784  3.000000  2.666667  2.853658  2.617021  2.911111  2.538461  3.789474  3.106383  3.536585  2.900000 
dram[10]:  2.895833  2.456140  3.071429  3.047619  3.125000  2.439024  3.129032  2.742857  3.243243  2.902439  2.381818  2.627451  2.900000  3.789474  2.920000  3.020833 
average row locality = 22156/7989 = 2.773313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:      26479     27526     27196     26746     37307     35749     41633     41237     42652     42495     41992     42069     25065     23110     24342     24125
dram[1]:      24994     26029     26741     27990     35166     38087     40453     42235     39677     39958     41261     40234     23911     24105     25213     22744
dram[2]:      25775     25349     27887     28031     35868     38390     39911     40457     43259     41460     41437     41911     24204     23287     25243     24979
dram[3]:      26201     26209     28280     28767     35791     34728     40039     40563     40058     38569     42729     41596     24240     23074     23835     24061
dram[4]:      27576     27591     28693     28678     37273     35309     42632     42239     39962     41245     41457     42992     22148     22869     23007     23895
dram[5]:      26368     26895     28780     28828     36383     34277     39122     40486     40588     41596     40913     40398     23983     23553     22267     23227
dram[6]:      26309     25680     27269     27707     34808     35202     41982     42079     38775     40669     40061     41200     24166     24840     23625     25169
dram[7]:      26465     25974     26833     27503     35142     35213     39552     40986     41577     39934     39850     41823     24569     24685     24857     27954
dram[8]:      26947     25808     27600     28465     34521     35862     41569     39580     40409     39826     41342     40054     36066     23140     24250     25139
dram[9]:      26178     26209     29471     29405     35719     33813     42510     39928     42210     41088     42516     42524     25106     23383     24814     24546
dram[10]:      26606     25501     28669     28521     37204     38369     41214     41824     41360     40556     41984     40059     24423     24072     24542     24534
maximum mf latency per bank:
dram[0]:      54991     54986     58061     58144     92670     58410     61703     61510     55928     58802     60340     60290     59342     59628     58475     59687
dram[1]:      55017     55088     58125    150727     56050     56222     61475     61420     58830     58809     59395     59419     59742     59722     59734     59851
dram[2]:      55048     54986     58322     58120     55527     56254     61409     63900     58819     59367     59915     59809     59646     59819     59706     58572
dram[3]:      54937     54927     57883     58050     56225     56135     61507     59678     59220     59444     59760     68984     59809     59803     58542     58480
dram[4]:      55000     54978     57867     57983     56059     56288     59672     59681     59405     55408     61185     59775     58520     58520     58135     58261
dram[5]:      54960     54933     57994     57955     57947     58020     59146     59120     55431     55485     57216     57230     58609     58580     59590     59640
dram[6]:      55008     54922     56723     56831     56417     56394     59508     59210     55379     55763     57229     57429     58434     58435     59606     59867
dram[7]:      55035     55093     56837     57371     56361     56473     59587     59521     58807     58795     59593     59605     59455     59601     59693    182894
dram[8]:      55051     54916     57538     56615     56471     56310     59630     59507     60166     60297     59592     59873     59613     59632     58210     57059
dram[9]:      55073     55167     57358     57538     55763     56109     59286     58675     60319     60240     59795     59772    182887     59639     58516     57045
dram[10]:      60142     78126     60137     56822     56270     56241     58636     58879     60288     60263     57448     57164     59205     59200     59669     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094103 n_act=729 n_pre=713 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01352
n_activity=35963 dram_eff=0.4146
bk0: 500a 1097991i bk1: 496a 1097992i bk2: 448a 1098399i bk3: 448a 1098108i bk4: 396a 1098692i bk5: 396a 1098124i bk6: 384a 1098741i bk7: 384a 1099504i bk8: 424a 1098583i bk9: 424a 1098540i bk10: 456a 1098924i bk11: 456a 1098537i bk12: 512a 1098455i bk13: 512a 1097839i bk14: 512a 1098387i bk15: 512a 1097748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0896092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094069 n_act=742 n_pre=726 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01353
n_activity=36072 dram_eff=0.4138
bk0: 496a 1098248i bk1: 496a 1098278i bk2: 448a 1098962i bk3: 448a 1098347i bk4: 396a 1098314i bk5: 396a 1098554i bk6: 384a 1098885i bk7: 384a 1098779i bk8: 424a 1099101i bk9: 424a 1098560i bk10: 460a 1098863i bk11: 460a 1098864i bk12: 512a 1098661i bk13: 512a 1098224i bk14: 512a 1098430i bk15: 512a 1098235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0762755
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094033 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.01352
n_activity=36679 dram_eff=0.4067
bk0: 496a 1097797i bk1: 496a 1097565i bk2: 448a 1098044i bk3: 448a 1098145i bk4: 396a 1098625i bk5: 396a 1098154i bk6: 384a 1098561i bk7: 384a 1098639i bk8: 424a 1098671i bk9: 424a 1097929i bk10: 460a 1098755i bk11: 460a 1098486i bk12: 512a 1098208i bk13: 512a 1097862i bk14: 512a 1097887i bk15: 512a 1097762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0965801
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094112 n_act=723 n_pre=707 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01352
n_activity=35921 dram_eff=0.4153
bk0: 496a 1097721i bk1: 496a 1097802i bk2: 448a 1097967i bk3: 448a 1098055i bk4: 396a 1098373i bk5: 396a 1098574i bk6: 384a 1098585i bk7: 384a 1098664i bk8: 424a 1098512i bk9: 424a 1098010i bk10: 460a 1099079i bk11: 460a 1098741i bk12: 512a 1098026i bk13: 512a 1098035i bk14: 512a 1098060i bk15: 512a 1097677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.102783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094152 n_act=697 n_pre=681 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01355
n_activity=36628 dram_eff=0.4079
bk0: 496a 1097639i bk1: 496a 1098075i bk2: 448a 1098142i bk3: 448a 1097947i bk4: 396a 1098256i bk5: 396a 1098464i bk6: 384a 1098643i bk7: 384a 1098088i bk8: 424a 1098030i bk9: 424a 1097785i bk10: 460a 1098238i bk11: 460a 1099116i bk12: 512a 1098327i bk13: 512a 1097886i bk14: 516a 1098062i bk15: 516a 1097618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118231
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094119 n_act=715 n_pre=699 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01354
n_activity=36156 dram_eff=0.4131
bk0: 496a 1097998i bk1: 496a 1097446i bk2: 448a 1097825i bk3: 448a 1097612i bk4: 396a 1098094i bk5: 396a 1097980i bk6: 384a 1098268i bk7: 384a 1098240i bk8: 424a 1097576i bk9: 424a 1098280i bk10: 460a 1098184i bk11: 460a 1098419i bk12: 512a 1098158i bk13: 512a 1098046i bk14: 516a 1097968i bk15: 516a 1097689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.112227
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1093997 n_act=774 n_pre=758 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01355
n_activity=37479 dram_eff=0.3987
bk0: 496a 1098047i bk1: 496a 1098103i bk2: 448a 1098271i bk3: 448a 1098386i bk4: 396a 1098600i bk5: 396a 1098538i bk6: 384a 1098591i bk7: 384a 1098487i bk8: 424a 1098862i bk9: 424a 1098335i bk10: 460a 1099743i bk11: 460a 1098828i bk12: 512a 1098532i bk13: 512a 1098812i bk14: 516a 1098102i bk15: 516a 1097937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0972202
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094118 n_act=721 n_pre=705 n_req=2015 n_rd=7256 n_write=201 bw_util=0.01352
n_activity=36120 dram_eff=0.4129
bk0: 492a 1098160i bk1: 492a 1098155i bk2: 448a 1098661i bk3: 448a 1098506i bk4: 396a 1098877i bk5: 396a 1098417i bk6: 384a 1099225i bk7: 384a 1099204i bk8: 424a 1098923i bk9: 424a 1099644i bk10: 460a 1099280i bk11: 460a 1099246i bk12: 512a 1099327i bk13: 512a 1098454i bk14: 512a 1098365i bk15: 512a 1098330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0975221
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094085 n_act=736 n_pre=720 n_req=2015 n_rd=7260 n_write=200 bw_util=0.01353
n_activity=36720 dram_eff=0.4063
bk0: 492a 1097956i bk1: 492a 1097875i bk2: 448a 1098794i bk3: 448a 1098569i bk4: 396a 1098822i bk5: 396a 1098521i bk6: 384a 1099115i bk7: 384a 1098653i bk8: 424a 1098649i bk9: 424a 1098525i bk10: 460a 1098703i bk11: 460a 1098727i bk12: 516a 1098832i bk13: 512a 1098047i bk14: 512a 1098083i bk15: 512a 1097802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0770308
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094169 n_act=692 n_pre=676 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01353
n_activity=34978 dram_eff=0.4268
bk0: 492a 1097892i bk1: 492a 1097880i bk2: 448a 1098622i bk3: 448a 1098347i bk4: 396a 1099010i bk5: 396a 1098872i bk6: 384a 1098973i bk7: 384a 1098822i bk8: 428a 1098738i bk9: 428a 1098843i bk10: 460a 1098383i bk11: 460a 1098771i bk12: 512a 1098317i bk13: 512a 1097881i bk14: 512a 1097966i bk15: 512a 1097567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110915
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1103001 n_nop=1094166 n_act=698 n_pre=682 n_req=2013 n_rd=7256 n_write=199 bw_util=0.01352
n_activity=35755 dram_eff=0.417
bk0: 492a 1098100i bk1: 492a 1097628i bk2: 448a 1098324i bk3: 448a 1098079i bk4: 392a 1098627i bk5: 392a 1098086i bk6: 384a 1098868i bk7: 384a 1098837i bk8: 428a 1098556i bk9: 428a 1099528i bk10: 460a 1098512i bk11: 460a 1098555i bk12: 512a 1098331i bk13: 512a 1098418i bk14: 512a 1098214i bk15: 512a 1097973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0950135

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 61174, Miss = 908, Miss_rate = 0.015, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5137
	minimum = 6
	maximum = 22
Network latency average = 7.50841
	minimum = 6
	maximum = 22
Slowest packet = 2369438
Flit latency average = 7.12067
	minimum = 6
	maximum = 21
Slowest flit = 4072742
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0185963
	minimum = 0.0143049 (at node 1)
	maximum = 0.0223514 (at node 34)
Accepted packet rate average = 0.0185963
	minimum = 0.0143049 (at node 1)
	maximum = 0.0223514 (at node 34)
Injected flit rate average = 0.0278945
	minimum = 0.0143049 (at node 1)
	maximum = 0.0444792 (at node 34)
Accepted flit rate average= 0.0278945
	minimum = 0.0205633 (at node 28)
	maximum = 0.0426911 (at node 21)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.8696 (19 samples)
	minimum = 6 (19 samples)
	maximum = 338.526 (19 samples)
Network latency average = 22.6264 (19 samples)
	minimum = 6 (19 samples)
	maximum = 261.895 (19 samples)
Flit latency average = 23.2089 (19 samples)
	minimum = 6 (19 samples)
	maximum = 261.105 (19 samples)
Fragmentation average = 0.00971546 (19 samples)
	minimum = 0 (19 samples)
	maximum = 98.1053 (19 samples)
Injected packet rate average = 0.0466136 (19 samples)
	minimum = 0.0341905 (19 samples)
	maximum = 0.11635 (19 samples)
Accepted packet rate average = 0.0466136 (19 samples)
	minimum = 0.0341905 (19 samples)
	maximum = 0.11635 (19 samples)
Injected flit rate average = 0.0746725 (19 samples)
	minimum = 0.043141 (19 samples)
	maximum = 0.166011 (19 samples)
Accepted flit rate average = 0.0746725 (19 samples)
	minimum = 0.0547461 (19 samples)
	maximum = 0.22247 (19 samples)
Injected packet size average = 1.60195 (19 samples)
Accepted packet size average = 1.60195 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 45 sec (4185 sec)
gpgpu_simulation_rate = 7272 (inst/sec)
gpgpu_simulation_rate = 1162 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 963
gpu_sim_insn = 1114112
gpu_ipc =    1156.9180
gpu_tot_sim_cycle = 5086177
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.2031
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 989729
gpu_stall_icnt2sh    = 3031716
partiton_reqs_in_parallel = 21186
partiton_reqs_in_parallel_total    = 12078931
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.3790
partiton_reqs_in_parallel_util = 21186
partiton_reqs_in_parallel_util_total    = 12078931
gpu_sim_cycle_parition_util = 963
gpu_tot_sim_cycle_parition_util    = 592547
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3874
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     201.5759 GB/Sec
L2_BW_total  =      22.1257 GB/Sec
gpu_total_sim_rate=7508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315537
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1641, 1661, 1520, 1664, 1569, 1851, 1817, 1746, 1978, 1627, 2103, 1515, 1684, 1770, 2044, 1701, 1177, 1303, 1765, 1768, 1638, 2005, 1234, 1463, 1655, 1481, 1736, 1212, 1798, 1572, 1207, 1314, 1353, 1338, 1534, 1236, 1272, 1310, 1370, 1339, 1462, 1898, 1252, 1576, 1425, 1272, 1375, 1401, 1313, 1584, 1443, 924, 1597, 1342, 1447, 1245, 1219, 1160, 1383, 1518, 1408, 1240, 1334, 1334, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3946510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3903272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38352
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4806674	W0_Idle:2071261	W0_Scoreboard:6519446	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1090 
maxdqlatency = 0 
maxmflatency = 182894 
averagemflatency = 598 
max_icnt2mem_latency = 182648 
max_icnt2sh_latency = 4862002 
mrq_lat_table:15319 	330 	494 	1247 	816 	1074 	1211 	992 	555 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848985 	303206 	5751 	6701 	3101 	2713 	6174 	6166 	4308 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	131661 	32769 	425441 	260424 	123849 	163220 	18456 	5057 	4483 	2660 	2758 	6175 	6045 	4275 	4 	3 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	163829 	233011 	458921 	35578 	460 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	288532 	753 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	351 	105 	87 	56 	7 	5 	7 	3 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10         9        22         8        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        13        14        21        18        22 
dram[2]:        14        22        14        20        16        15        17        16         9        12         7        10        15        24        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        13        17        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         9        15         8        12        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16        10         9        12        10        16        23        14        16 
dram[6]:        15        20        16        15        16        16        16        16         9        10        13         6        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        13         9        14        11        13        17        15        21 
dram[8]:        16        13        12        12        16        16        16        16        11        10        16        12        14        20        21        18 
dram[9]:        26        15        18        20        16        16        16        16        15        15        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        21        12        30        17        14 
maximum service time to same row:
dram[0]:     15833     22083     20136     85186    110117    118017     28398     14283     20668     26125     24114     98092     18108     18598    126873     24771 
dram[1]:    249287    102673     20744    125734     15127     18705     12819     22708     26690     64579     26772     54277     28495     24045     22455     18755 
dram[2]:    101061     12966    241585     20932     31461     61363     64570     67924    165205     20729     69896     73857     23191     19090     23408     14302 
dram[3]:    128618    249054    246196    117984    176156     13879     16420     57705     64576     26762     71636     80409     84579     83422     17148     20510 
dram[4]:     17054     13079     19542    119686     16018     21031     57707     21430    153618     22359    162782     46748    185993     19006     18230     13595 
dram[5]:     24306     20777     23588     18506     13270     17172     64573     17162     50172    248862    244693     83758     84581     31733     27066     27780 
dram[6]:     20921     24521     79699     13087     23514     14961     13338     11559     33002    198139     48460     72491     21101     28230     23897    102718 
dram[7]:    250023     21527     66720     30172     21970     13238     21960     32233     36565     40530    102152    131169     23363     27166     15334    244325 
dram[8]:     72156     23111     68230     69908     11975     15238     17458     16796     14049    126716     49316     70780     95346     15230    248391    248304 
dram[9]:     28876     98612    243623    242431     14964     21031     17707     26292     46035     22764    247683    101296    244325    164862     16663     20429 
dram[10]:     61128     95072     93176     17619     16833     15679     64572     20283     17689     12036     73816    246591     25128     28199     17829     92819 
average row accesses per activate:
dram[0]:  3.133333  2.333333  3.047619  3.459460  2.641026  2.428571  3.000000  2.341463  2.829268  2.636364  2.869565  2.333333  2.666667  3.244444  2.900000  2.735849 
dram[1]:  2.750000  2.553571  2.687500  2.723404  2.487805  3.090909  2.042553  2.285714  2.720930  2.925000  2.298246  3.000000  2.959184  2.959184  3.063830  3.106383 
dram[2]:  2.545455  2.857143  2.976744  2.640000  3.000000  2.081633  2.255814  2.341463  2.468085  3.052632  2.471698  2.471698  2.666667  3.106383  2.618182  2.788461 
dram[3]:  2.877551  3.333333  2.666667  2.560000  2.756757  2.641026  2.461539  3.062500  2.489362  2.468085  2.933333  2.869565  2.618182  2.735849  3.428571  2.788461 
dram[4]:  2.311476  2.764706  2.909091  3.225000  3.400000  2.428571  4.041667  2.823529  2.659091  2.697675  2.607843  2.519231  3.428571  3.148936  3.625000  2.826923 
dram[5]:  3.589744  2.592592  3.119048  3.121951  2.615385  2.684211  2.621622  2.461539  2.468085  2.720930  2.519231  2.254237  3.173913  3.020833  3.020833  3.372093 
dram[6]:  2.698113  3.550000  2.744681  2.954545  2.266667  2.684211  2.232558  2.042553  2.250000  2.230769  2.462963  2.015385  2.654546  3.295455  3.020833  3.085106 
dram[7]:  3.357143  2.641510  3.333333  3.307692  2.756757  2.550000  2.285714  2.232558  3.105263  2.659091  2.490566  2.620000  2.685185  3.106383  2.900000  2.900000 
dram[8]:  3.232558  2.820000  2.461539  2.844445  3.187500  2.914286  2.461539  2.400000  2.367347  2.226415  2.519231  2.350877  3.431818  2.880000  3.222222  2.880000 
dram[9]:  2.957447  2.660377  2.782609  2.909091  2.833333  2.783784  3.000000  2.666667  2.853658  2.617021  2.911111  2.538461  3.789474  3.106383  3.536585  2.900000 
dram[10]:  2.895833  2.456140  3.071429  3.047619  3.125000  2.439024  3.129032  2.742857  3.243243  2.902439  2.381818  2.627451  2.900000  3.789474  2.920000  3.020833 
average row locality = 22156/7989 = 2.773313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         4         3         0         0        10        10        18        19        16        18        17        17 
dram[1]:        19        19        17        16         3         3         0         0        11        11        16        17        17        17        16        18 
dram[2]:        16        16        16        20         3         3         1         0        10        10        16        16        16        18        16        17 
dram[3]:        17        16        16        16         3         4         0         2        11        10        17        17        16        17        16        17 
dram[4]:        17        17        16        17         3         3         1         0        11        10        18        16        16        20        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        11        16        18        18        17        16        16 
dram[6]:        19        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        17        18        17         3         3         0         0        12        11        17        16        17        18        17        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        19        22        16        17        16 
dram[9]:        16        18        16        16         3         4         0         0        10        16        16        17        16        18        17        17 
dram[10]:        16        17        17        16         2         2         1         0        13        12        16        19        17        16        18        17 
total reads: 2180
min_bank_accesses = 0!
chip skew: 201/194 = 1.04
average mf latency per bank:
dram[0]:      26479     27526     27196     26746     37313     35754     41721     41325     42679     42522     41992     42069     25065     23110     24342     24125
dram[1]:      24994     26029     26741     27990     35171     38092     40541     42323     39703     39985     41261     40234     23911     24105     25213     22744
dram[2]:      25775     25349     27887     28031     35873     38395     39999     40545     43286     41487     41437     41911     24204     23287     25243     24979
dram[3]:      26201     26209     28280     28767     35796     34733     40127     40649     40085     38596     42729     41596     24240     23074     23835     24061
dram[4]:      27576     27591     28693     28678     37279     35315     42721     42328     39988     41272     41457     42992     22148     22869     23007     23895
dram[5]:      26368     26895     28780     28828     36389     34282     39210     40575     40615     41623     40913     40398     23983     23553     22267     23227
dram[6]:      26309     25680     27269     27707     34819     35212     42071     42168     38802     40696     40061     41200     24166     24840     23625     25169
dram[7]:      26465     25974     26833     27503     35152     35223     39642     41074     41603     39961     39850     41823     24569     24685     24857     27954
dram[8]:      26947     25808     27600     28465     34532     35872     41658     39670     40437     39853     41342     40054     36066     23140     24250     25139
dram[9]:      26178     26209     29471     29405     35729     33823     42599     40017     42233     41110     42516     42524     25106     23383     24814     24546
dram[10]:      26606     25501     28669     28521     37215     38380     41301     41912     41382     40578     41984     40059     24423     24072     24542     24534
maximum mf latency per bank:
dram[0]:      54991     54986     58061     58144     92670     58410     61703     61510     55928     58802     60340     60290     59342     59628     58475     59687
dram[1]:      55017     55088     58125    150727     56050     56222     61475     61420     58830     58809     59395     59419     59742     59722     59734     59851
dram[2]:      55048     54986     58322     58120     55527     56254     61409     63900     58819     59367     59915     59809     59646     59819     59706     58572
dram[3]:      54937     54927     57883     58050     56225     56135     61507     59678     59220     59444     59760     68984     59809     59803     58542     58480
dram[4]:      55000     54978     57867     57983     56059     56288     59672     59681     59405     55408     61185     59775     58520     58520     58135     58261
dram[5]:      54960     54933     57994     57955     57947     58020     59146     59120     55431     55485     57216     57230     58609     58580     59590     59640
dram[6]:      55008     54922     56723     56831     56417     56394     59508     59210     55379     55763     57229     57429     58434     58435     59606     59867
dram[7]:      55035     55093     56837     57371     56361     56473     59587     59521     58807     58795     59593     59605     59455     59601     59693    182894
dram[8]:      55051     54916     57538     56615     56471     56310     59630     59507     60166     60297     59592     59873     59613     59632     58210     57059
dram[9]:      55073     55167     57358     57538     55763     56109     59286     58675     60319     60240     59795     59772    182887     59639     58516     57045
dram[10]:      60142     78126     60137     56822     56270     56241     58636     58879     60288     60263     57448     57164     59205     59200     59669     92247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095890 n_act=729 n_pre=713 n_req=2011 n_rd=7260 n_write=196 bw_util=0.0135
n_activity=35963 dram_eff=0.4146
bk0: 500a 1099778i bk1: 496a 1099779i bk2: 448a 1100186i bk3: 448a 1099895i bk4: 396a 1100479i bk5: 396a 1099911i bk6: 384a 1100528i bk7: 384a 1101291i bk8: 424a 1100370i bk9: 424a 1100327i bk10: 456a 1100711i bk11: 456a 1100324i bk12: 512a 1100242i bk13: 512a 1099626i bk14: 512a 1100174i bk15: 512a 1099535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0894642
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095856 n_act=742 n_pre=726 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01351
n_activity=36072 dram_eff=0.4138
bk0: 496a 1100035i bk1: 496a 1100065i bk2: 448a 1100749i bk3: 448a 1100134i bk4: 396a 1100101i bk5: 396a 1100341i bk6: 384a 1100672i bk7: 384a 1100566i bk8: 424a 1100888i bk9: 424a 1100347i bk10: 460a 1100650i bk11: 460a 1100651i bk12: 512a 1100448i bk13: 512a 1100011i bk14: 512a 1100217i bk15: 512a 1100022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0761522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095820 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.0135
n_activity=36679 dram_eff=0.4067
bk0: 496a 1099584i bk1: 496a 1099352i bk2: 448a 1099831i bk3: 448a 1099932i bk4: 396a 1100412i bk5: 396a 1099941i bk6: 384a 1100348i bk7: 384a 1100426i bk8: 424a 1100458i bk9: 424a 1099716i bk10: 460a 1100542i bk11: 460a 1100273i bk12: 512a 1099995i bk13: 512a 1099649i bk14: 512a 1099674i bk15: 512a 1099549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0964239
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095899 n_act=723 n_pre=707 n_req=2011 n_rd=7264 n_write=195 bw_util=0.0135
n_activity=35921 dram_eff=0.4153
bk0: 496a 1099508i bk1: 496a 1099589i bk2: 448a 1099754i bk3: 448a 1099842i bk4: 396a 1100160i bk5: 396a 1100361i bk6: 384a 1100372i bk7: 384a 1100451i bk8: 424a 1100299i bk9: 424a 1099797i bk10: 460a 1100866i bk11: 460a 1100528i bk12: 512a 1099813i bk13: 512a 1099822i bk14: 512a 1099847i bk15: 512a 1099464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.102617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095939 n_act=697 n_pre=681 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01352
n_activity=36628 dram_eff=0.4079
bk0: 496a 1099426i bk1: 496a 1099862i bk2: 448a 1099929i bk3: 448a 1099734i bk4: 396a 1100043i bk5: 396a 1100251i bk6: 384a 1100430i bk7: 384a 1099875i bk8: 424a 1099817i bk9: 424a 1099572i bk10: 460a 1100025i bk11: 460a 1100903i bk12: 512a 1100114i bk13: 512a 1099673i bk14: 516a 1099849i bk15: 516a 1099405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095906 n_act=715 n_pre=699 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01352
n_activity=36156 dram_eff=0.4131
bk0: 496a 1099785i bk1: 496a 1099233i bk2: 448a 1099612i bk3: 448a 1099399i bk4: 396a 1099881i bk5: 396a 1099767i bk6: 384a 1100055i bk7: 384a 1100027i bk8: 424a 1099363i bk9: 424a 1100067i bk10: 460a 1099971i bk11: 460a 1100206i bk12: 512a 1099945i bk13: 512a 1099833i bk14: 516a 1099755i bk15: 516a 1099476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.112046
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095784 n_act=774 n_pre=758 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01353
n_activity=37479 dram_eff=0.3987
bk0: 496a 1099834i bk1: 496a 1099890i bk2: 448a 1100058i bk3: 448a 1100173i bk4: 396a 1100387i bk5: 396a 1100325i bk6: 384a 1100378i bk7: 384a 1100274i bk8: 424a 1100649i bk9: 424a 1100122i bk10: 460a 1101530i bk11: 460a 1100615i bk12: 512a 1100319i bk13: 512a 1100599i bk14: 516a 1099889i bk15: 516a 1099724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.097063
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095905 n_act=721 n_pre=705 n_req=2015 n_rd=7256 n_write=201 bw_util=0.0135
n_activity=36120 dram_eff=0.4129
bk0: 492a 1099947i bk1: 492a 1099942i bk2: 448a 1100448i bk3: 448a 1100293i bk4: 396a 1100664i bk5: 396a 1100204i bk6: 384a 1101012i bk7: 384a 1100991i bk8: 424a 1100710i bk9: 424a 1101431i bk10: 460a 1101067i bk11: 460a 1101033i bk12: 512a 1101114i bk13: 512a 1100241i bk14: 512a 1100152i bk15: 512a 1100117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0973644
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095872 n_act=736 n_pre=720 n_req=2015 n_rd=7260 n_write=200 bw_util=0.0135
n_activity=36720 dram_eff=0.4063
bk0: 492a 1099743i bk1: 492a 1099662i bk2: 448a 1100581i bk3: 448a 1100356i bk4: 396a 1100609i bk5: 396a 1100308i bk6: 384a 1100902i bk7: 384a 1100440i bk8: 424a 1100436i bk9: 424a 1100312i bk10: 460a 1100490i bk11: 460a 1100514i bk12: 516a 1100619i bk13: 512a 1099834i bk14: 512a 1099870i bk15: 512a 1099589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0769062
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095956 n_act=692 n_pre=676 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01351
n_activity=34978 dram_eff=0.4268
bk0: 492a 1099679i bk1: 492a 1099667i bk2: 448a 1100409i bk3: 448a 1100134i bk4: 396a 1100797i bk5: 396a 1100659i bk6: 384a 1100760i bk7: 384a 1100609i bk8: 428a 1100525i bk9: 428a 1100630i bk10: 460a 1100170i bk11: 460a 1100558i bk12: 512a 1100104i bk13: 512a 1099668i bk14: 512a 1099753i bk15: 512a 1099354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110735
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104788 n_nop=1095953 n_act=698 n_pre=682 n_req=2013 n_rd=7256 n_write=199 bw_util=0.0135
n_activity=35755 dram_eff=0.417
bk0: 492a 1099887i bk1: 492a 1099415i bk2: 448a 1100111i bk3: 448a 1099866i bk4: 392a 1100414i bk5: 392a 1099873i bk6: 384a 1100655i bk7: 384a 1100624i bk8: 428a 1100343i bk9: 428a 1101315i bk10: 460a 1100299i bk11: 460a 1100342i bk12: 512a 1100118i bk13: 512a 1100205i bk14: 512a 1100001i bk15: 512a 1099760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0948598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 61270, Miss = 908, Miss_rate = 0.015, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.8833
	minimum = 6
	maximum = 31
Network latency average = 8.68628
	minimum = 6
	maximum = 26
Slowest packet = 2371214
Flit latency average = 8.39453
	minimum = 6
	maximum = 25
Slowest flit = 4080206
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.042578
	minimum = 0.033264 (at node 1)
	maximum = 0.049896 (at node 40)
Accepted packet rate average = 0.042578
	minimum = 0.033264 (at node 1)
	maximum = 0.049896 (at node 40)
Injected flit rate average = 0.0638669
	minimum = 0.033264 (at node 1)
	maximum = 0.0997921 (at node 40)
Accepted flit rate average= 0.0638669
	minimum = 0.047817 (at node 28)
	maximum = 0.0831601 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.4203 (20 samples)
	minimum = 6 (20 samples)
	maximum = 323.15 (20 samples)
Network latency average = 21.9294 (20 samples)
	minimum = 6 (20 samples)
	maximum = 250.1 (20 samples)
Flit latency average = 22.4681 (20 samples)
	minimum = 6 (20 samples)
	maximum = 249.3 (20 samples)
Fragmentation average = 0.00922969 (20 samples)
	minimum = 0 (20 samples)
	maximum = 93.2 (20 samples)
Injected packet rate average = 0.0464118 (20 samples)
	minimum = 0.0341442 (20 samples)
	maximum = 0.113028 (20 samples)
Accepted packet rate average = 0.0464118 (20 samples)
	minimum = 0.0341442 (20 samples)
	maximum = 0.113028 (20 samples)
Injected flit rate average = 0.0741322 (20 samples)
	minimum = 0.0426471 (20 samples)
	maximum = 0.1627 (20 samples)
Accepted flit rate average = 0.0741322 (20 samples)
	minimum = 0.0543996 (20 samples)
	maximum = 0.215505 (20 samples)
Injected packet size average = 1.59727 (20 samples)
Accepted packet size average = 1.59727 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 2 sec (4202 sec)
gpgpu_simulation_rate = 7508 (inst/sec)
gpgpu_simulation_rate = 1210 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 38391 Tlb_hit: 36817 Tlb_miss: 1574 Tlb_hit_rate: 0.959001
Shader1: Tlb_access: 40708 Tlb_hit: 39009 Tlb_miss: 1699 Tlb_hit_rate: 0.958264
Shader2: Tlb_access: 37479 Tlb_hit: 35871 Tlb_miss: 1608 Tlb_hit_rate: 0.957096
Shader3: Tlb_access: 45094 Tlb_hit: 43297 Tlb_miss: 1797 Tlb_hit_rate: 0.960150
Shader4: Tlb_access: 41154 Tlb_hit: 39424 Tlb_miss: 1730 Tlb_hit_rate: 0.957963
Shader5: Tlb_access: 46503 Tlb_hit: 44705 Tlb_miss: 1798 Tlb_hit_rate: 0.961336
Shader6: Tlb_access: 38263 Tlb_hit: 36686 Tlb_miss: 1577 Tlb_hit_rate: 0.958785
Shader7: Tlb_access: 41685 Tlb_hit: 40019 Tlb_miss: 1666 Tlb_hit_rate: 0.960034
Shader8: Tlb_access: 41500 Tlb_hit: 39842 Tlb_miss: 1658 Tlb_hit_rate: 0.960048
Shader9: Tlb_access: 40293 Tlb_hit: 38625 Tlb_miss: 1668 Tlb_hit_rate: 0.958603
Shader10: Tlb_access: 45795 Tlb_hit: 44074 Tlb_miss: 1721 Tlb_hit_rate: 0.962419
Shader11: Tlb_access: 42340 Tlb_hit: 40660 Tlb_miss: 1680 Tlb_hit_rate: 0.960321
Shader12: Tlb_access: 42929 Tlb_hit: 41186 Tlb_miss: 1743 Tlb_hit_rate: 0.959398
Shader13: Tlb_access: 44458 Tlb_hit: 42675 Tlb_miss: 1783 Tlb_hit_rate: 0.959895
Shader14: Tlb_access: 39653 Tlb_hit: 37968 Tlb_miss: 1685 Tlb_hit_rate: 0.957506
Shader15: Tlb_access: 45483 Tlb_hit: 43694 Tlb_miss: 1789 Tlb_hit_rate: 0.960667
Shader16: Tlb_access: 41163 Tlb_hit: 39474 Tlb_miss: 1689 Tlb_hit_rate: 0.958968
Shader17: Tlb_access: 41881 Tlb_hit: 40256 Tlb_miss: 1625 Tlb_hit_rate: 0.961200
Shader18: Tlb_access: 40706 Tlb_hit: 39014 Tlb_miss: 1692 Tlb_hit_rate: 0.958434
Shader19: Tlb_access: 43325 Tlb_hit: 41626 Tlb_miss: 1699 Tlb_hit_rate: 0.960785
Shader20: Tlb_access: 37178 Tlb_hit: 35533 Tlb_miss: 1645 Tlb_hit_rate: 0.955753
Shader21: Tlb_access: 41680 Tlb_hit: 39984 Tlb_miss: 1696 Tlb_hit_rate: 0.959309
Shader22: Tlb_access: 41171 Tlb_hit: 39494 Tlb_miss: 1677 Tlb_hit_rate: 0.959267
Shader23: Tlb_access: 46132 Tlb_hit: 44376 Tlb_miss: 1756 Tlb_hit_rate: 0.961935
Shader24: Tlb_access: 43065 Tlb_hit: 41173 Tlb_miss: 1892 Tlb_hit_rate: 0.956066
Shader25: Tlb_access: 44443 Tlb_hit: 42643 Tlb_miss: 1800 Tlb_hit_rate: 0.959499
Shader26: Tlb_access: 45851 Tlb_hit: 44042 Tlb_miss: 1809 Tlb_hit_rate: 0.960546
Shader27: Tlb_access: 40404 Tlb_hit: 38667 Tlb_miss: 1737 Tlb_hit_rate: 0.957009
Tlb_tot_access: 1178727 Tlb_tot_hit: 1130834, Tlb_tot_miss: 47893, Tlb_tot_hit_rate: 0.959369
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 231 Tlb_invalidate: 111 Tlb_evict: 0 Tlb_page_evict: 111
Shader1: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 223 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 238 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 243 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 235 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 235 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 230 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 219 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 238 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 237 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 235 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 221 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 237 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 232 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 241 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 246 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 234 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 6495 Tlb_invalidate: 3135, Tlb_tot_evict: 0, Tlb_tot_evict page: 3135
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1574 Page_hit: 1510 Page_miss: 64 Page_hit_rate: 0.959339 Page_fault: 1 Page_pending: 63
Shader1: Page_table_access:1699 Page_hit: 1615 Page_miss: 84 Page_hit_rate: 0.950559 Page_fault: 7 Page_pending: 77
Shader2: Page_table_access:1608 Page_hit: 1512 Page_miss: 96 Page_hit_rate: 0.940298 Page_fault: 0 Page_pending: 96
Shader3: Page_table_access:1797 Page_hit: 1733 Page_miss: 64 Page_hit_rate: 0.964385 Page_fault: 0 Page_pending: 64
Shader4: Page_table_access:1730 Page_hit: 1634 Page_miss: 96 Page_hit_rate: 0.944509 Page_fault: 0 Page_pending: 96
Shader5: Page_table_access:1798 Page_hit: 1716 Page_miss: 82 Page_hit_rate: 0.954394 Page_fault: 1 Page_pending: 81
Shader6: Page_table_access:1577 Page_hit: 1513 Page_miss: 64 Page_hit_rate: 0.959417 Page_fault: 0 Page_pending: 64
Shader7: Page_table_access:1666 Page_hit: 1586 Page_miss: 80 Page_hit_rate: 0.951981 Page_fault: 0 Page_pending: 80
Shader8: Page_table_access:1658 Page_hit: 1578 Page_miss: 80 Page_hit_rate: 0.951749 Page_fault: 0 Page_pending: 80
Shader9: Page_table_access:1668 Page_hit: 1588 Page_miss: 80 Page_hit_rate: 0.952038 Page_fault: 0 Page_pending: 80
Shader10: Page_table_access:1721 Page_hit: 1641 Page_miss: 80 Page_hit_rate: 0.953515 Page_fault: 0 Page_pending: 80
Shader11: Page_table_access:1680 Page_hit: 1600 Page_miss: 80 Page_hit_rate: 0.952381 Page_fault: 0 Page_pending: 80
Shader12: Page_table_access:1743 Page_hit: 1663 Page_miss: 80 Page_hit_rate: 0.954102 Page_fault: 0 Page_pending: 80
Shader13: Page_table_access:1783 Page_hit: 1701 Page_miss: 82 Page_hit_rate: 0.954010 Page_fault: 0 Page_pending: 82
Shader14: Page_table_access:1685 Page_hit: 1605 Page_miss: 80 Page_hit_rate: 0.952522 Page_fault: 0 Page_pending: 80
Shader15: Page_table_access:1789 Page_hit: 1707 Page_miss: 82 Page_hit_rate: 0.954164 Page_fault: 1 Page_pending: 81
Shader16: Page_table_access:1689 Page_hit: 1607 Page_miss: 82 Page_hit_rate: 0.951451 Page_fault: 1 Page_pending: 81
Shader17: Page_table_access:1625 Page_hit: 1545 Page_miss: 80 Page_hit_rate: 0.950769 Page_fault: 0 Page_pending: 80
Shader18: Page_table_access:1692 Page_hit: 1628 Page_miss: 64 Page_hit_rate: 0.962175 Page_fault: 0 Page_pending: 64
Shader19: Page_table_access:1699 Page_hit: 1633 Page_miss: 66 Page_hit_rate: 0.961154 Page_fault: 2 Page_pending: 64
Shader20: Page_table_access:1645 Page_hit: 1581 Page_miss: 64 Page_hit_rate: 0.961094 Page_fault: 0 Page_pending: 64
Shader21: Page_table_access:1696 Page_hit: 1630 Page_miss: 66 Page_hit_rate: 0.961085 Page_fault: 1 Page_pending: 65
Shader22: Page_table_access:1677 Page_hit: 1613 Page_miss: 64 Page_hit_rate: 0.961837 Page_fault: 0 Page_pending: 64
Shader23: Page_table_access:1756 Page_hit: 1692 Page_miss: 64 Page_hit_rate: 0.963554 Page_fault: 0 Page_pending: 64
Shader24: Page_table_access:1892 Page_hit: 1828 Page_miss: 64 Page_hit_rate: 0.966173 Page_fault: 0 Page_pending: 64
Shader25: Page_table_access:1800 Page_hit: 1736 Page_miss: 64 Page_hit_rate: 0.964444 Page_fault: 0 Page_pending: 64
Shader26: Page_table_access:1809 Page_hit: 1743 Page_miss: 66 Page_hit_rate: 0.963516 Page_fault: 0 Page_pending: 66
Shader27: Page_table_access:1737 Page_hit: 1671 Page_miss: 66 Page_hit_rate: 0.962003 Page_fault: 2 Page_pending: 64
Page_talbe_tot_access: 47893 Page_tot_hit: 45809, Page_tot_miss 2084, Page_tot_hit_rate: 0.956486 Page_tot_fault: 16 Page_tot_pending: 2068
Total_memory_access_page_fault: 16, Average_latency 559753.062500
========================================Page threshing statistics==============================
Page_validate: 752 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.661312
[0-25]: 0.025978, [26-50]: 0.042137, [51-75]: 0.931885, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317518 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.681973)
F:   225609----T:   229039 	 St: c0080000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0084000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c00b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: c00a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: c00a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: c02c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539668----T:   541769 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.418636)
F:   541769----T:   544304 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544305----T:   546840 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   768991----T:  1019786 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(169.341660)
F:   769654----T:   773466 	 St: c0010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773466----T:   779878 	 St: c0015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779878----T:   785393 	 St: c0020000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785393----T:   797347 	 St: c0029000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797347----T:   801988 	 St: c0040000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   801988----T:   829890 	 St: c0047000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829890----T:   837670 	 St: c00e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837670----T:   840470 	 St: c00ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840470----T:   849172 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849172----T:   857874 	 St: c0100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   857874----T:   863835 	 St: c0120000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   863835----T:   890327 	 St: c012a000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(17.887913)
F:   890327----T:   894546 	 St: c0170000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894546----T:   953029 	 St: c0176000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:   953029----T:   969192 	 St: c00c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   969192----T:   977894 	 St: c0110000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   977894----T:   986596 	 St: c0160000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   986596----T:  1013088 	 St: c01f0000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(17.887913)
F:  1013088----T:  1079101 	 St: c0226000 Sz: 565248 	 Sm: 0 	 T: memcpy_h2d(44.573261)
F:  1241936----T:  1243236 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.877785)
F:  1243236----T:  1245771 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1245772----T:  1248307 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1470458----T:  1482161 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(7.902093)
F:  1704311----T:  1705760 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.978393)
F:  1705760----T:  1708295 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1708296----T:  1710831 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1932982----T:  1944651 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(7.879136)
F:  2166801----T:  2169684 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.946658)
F:  2169684----T:  2172219 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2172220----T:  2174755 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2396906----T:  2417483 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(13.893991)
F:  2639633----T:  2643964 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.924376)
F:  2643964----T:  2646499 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2646500----T:  2649035 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2871186----T:  2924141 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(35.756245)
F:  3146291----T:  3150596 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.906820)
F:  3150596----T:  3153131 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3153132----T:  3155667 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3377818----T:  3466649 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(59.980419)
F:  3688799----T:  3693017 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.848076)
F:  3693017----T:  3695552 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3695553----T:  3698088 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3920239----T:  3953617 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(22.537476)
F:  4175767----T:  4177797 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.370695)
F:  4177797----T:  4180332 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4180333----T:  4182868 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4405019----T:  4410350 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.599595)
F:  4632500----T:  4633604 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.745442)
F:  4633604----T:  4636139 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4636140----T:  4638675 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4860826----T:  4863064 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.511141)
F:  5085214----T:  5086177 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.650236)
F:  5086177----T:  5088712 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5088713----T:  5091318 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5088713----T:  5096953 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5099558----T:  5102163 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5099558----T:  5107798 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5110403----T:  5113008 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5110403----T:  5126098 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5128703----T:  5131308 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5128703----T:  5151906 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 594993(cycle), 401.750854(us)
Tot_kernel_exec_time_and_fault_time: 1661313(cycle), 1121.750854(us)
Tot_memcpy_h2d_time: 426466(cycle), 287.958130(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 451816(cycle), 305.074951(us)
Tot_devicesync_time: 65798(cycle), 44.428089(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 91148(cycle), 61.544903(us)
GPGPU-Sim: *** exit detected ***
