// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_loop_for_a_Dense_0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        sext_ln9,
        sext_ln9_1,
        sext_ln9_2,
        sext_ln9_3,
        sext_ln9_4,
        sext_ln9_5,
        sext_ln9_6,
        sext_ln9_7,
        sext_ln9_8,
        sext_ln9_9,
        sext_ln9_10,
        sext_ln9_11,
        sext_ln9_12,
        sext_ln9_13,
        sext_ln9_14,
        sext_ln9_15,
        sext_ln9_16,
        sext_ln9_17,
        sext_ln9_18,
        sext_ln9_19,
        sext_ln9_20,
        sext_ln9_21,
        sext_ln9_22,
        sext_ln9_23,
        sext_ln9_24,
        sext_ln9_25,
        sext_ln9_26,
        sext_ln9_27,
        sext_ln9_28,
        sext_ln9_29,
        sext_ln9_30,
        sext_ln9_31,
        OutDense0_address0,
        OutDense0_ce0,
        OutDense0_we0,
        OutDense0_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 17'd1;
parameter    ap_ST_fsm_pp0_stage1 = 17'd2;
parameter    ap_ST_fsm_pp0_stage2 = 17'd4;
parameter    ap_ST_fsm_pp0_stage3 = 17'd8;
parameter    ap_ST_fsm_pp0_stage4 = 17'd16;
parameter    ap_ST_fsm_pp0_stage5 = 17'd32;
parameter    ap_ST_fsm_pp0_stage6 = 17'd64;
parameter    ap_ST_fsm_pp0_stage7 = 17'd128;
parameter    ap_ST_fsm_pp0_stage8 = 17'd256;
parameter    ap_ST_fsm_pp0_stage9 = 17'd512;
parameter    ap_ST_fsm_pp0_stage10 = 17'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 17'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 17'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 17'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 17'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 17'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [15:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [15:0] Weights_q1;
input  [11:0] sext_ln9;
input  [11:0] sext_ln9_1;
input  [11:0] sext_ln9_2;
input  [11:0] sext_ln9_3;
input  [11:0] sext_ln9_4;
input  [11:0] sext_ln9_5;
input  [11:0] sext_ln9_6;
input  [11:0] sext_ln9_7;
input  [11:0] sext_ln9_8;
input  [11:0] sext_ln9_9;
input  [11:0] sext_ln9_10;
input  [11:0] sext_ln9_11;
input  [11:0] sext_ln9_12;
input  [11:0] sext_ln9_13;
input  [11:0] sext_ln9_14;
input  [11:0] sext_ln9_15;
input  [11:0] sext_ln9_16;
input  [11:0] sext_ln9_17;
input  [11:0] sext_ln9_18;
input  [11:0] sext_ln9_19;
input  [11:0] sext_ln9_20;
input  [11:0] sext_ln9_21;
input  [11:0] sext_ln9_22;
input  [11:0] sext_ln9_23;
input  [11:0] sext_ln9_24;
input  [11:0] sext_ln9_25;
input  [11:0] sext_ln9_26;
input  [11:0] sext_ln9_27;
input  [11:0] sext_ln9_28;
input  [11:0] sext_ln9_29;
input  [11:0] sext_ln9_30;
input  [11:0] sext_ln9_31;
output  [4:0] OutDense0_address0;
output   OutDense0_ce0;
output   OutDense0_we0;
output  [15:0] OutDense0_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln5_reg_2326;
reg    ap_condition_exit_pp0_iter0_stage16;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [15:0] reg_670;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg  signed [15:0] reg_675;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
reg  signed [15:0] reg_680;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg  signed [15:0] reg_685;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg  signed [15:0] reg_690;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
reg  signed [15:0] reg_695;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire  signed [23:0] sext_ln9_31_cast_fu_700_p1;
reg  signed [23:0] sext_ln9_31_cast_reg_2157;
wire    ap_block_pp0_stage0_11001;
wire  signed [23:0] sext_ln9_30_cast_fu_704_p1;
reg  signed [23:0] sext_ln9_30_cast_reg_2162;
wire  signed [23:0] sext_ln9_29_cast_fu_708_p1;
reg  signed [23:0] sext_ln9_29_cast_reg_2167;
wire  signed [23:0] sext_ln9_28_cast_fu_712_p1;
reg  signed [23:0] sext_ln9_28_cast_reg_2172;
wire  signed [23:0] sext_ln9_27_cast_fu_716_p1;
reg  signed [23:0] sext_ln9_27_cast_reg_2177;
wire  signed [23:0] sext_ln9_26_cast_fu_720_p1;
reg  signed [23:0] sext_ln9_26_cast_reg_2182;
wire  signed [23:0] sext_ln9_25_cast_fu_724_p1;
reg  signed [23:0] sext_ln9_25_cast_reg_2187;
wire  signed [23:0] sext_ln9_24_cast_fu_728_p1;
reg  signed [23:0] sext_ln9_24_cast_reg_2192;
wire  signed [23:0] sext_ln9_23_cast_fu_732_p1;
reg  signed [23:0] sext_ln9_23_cast_reg_2197;
wire  signed [23:0] sext_ln9_22_cast_fu_736_p1;
reg  signed [23:0] sext_ln9_22_cast_reg_2202;
wire  signed [23:0] sext_ln9_21_cast_fu_740_p1;
reg  signed [23:0] sext_ln9_21_cast_reg_2207;
wire  signed [23:0] sext_ln9_20_cast_fu_744_p1;
reg  signed [23:0] sext_ln9_20_cast_reg_2212;
wire  signed [23:0] sext_ln9_19_cast_fu_748_p1;
reg  signed [23:0] sext_ln9_19_cast_reg_2217;
wire  signed [23:0] sext_ln9_18_cast_fu_752_p1;
reg  signed [23:0] sext_ln9_18_cast_reg_2222;
wire  signed [23:0] sext_ln9_17_cast_fu_756_p1;
reg  signed [23:0] sext_ln9_17_cast_reg_2227;
wire  signed [23:0] sext_ln9_16_cast_fu_760_p1;
reg  signed [23:0] sext_ln9_16_cast_reg_2232;
wire  signed [23:0] sext_ln9_15_cast_fu_764_p1;
reg  signed [23:0] sext_ln9_15_cast_reg_2237;
wire  signed [23:0] sext_ln9_14_cast_fu_768_p1;
reg  signed [23:0] sext_ln9_14_cast_reg_2242;
wire  signed [23:0] sext_ln9_13_cast_fu_772_p1;
reg  signed [23:0] sext_ln9_13_cast_reg_2247;
wire  signed [23:0] sext_ln9_12_cast_fu_776_p1;
reg  signed [23:0] sext_ln9_12_cast_reg_2252;
wire  signed [23:0] sext_ln9_11_cast_fu_780_p1;
reg  signed [23:0] sext_ln9_11_cast_reg_2257;
wire  signed [23:0] sext_ln9_10_cast_fu_784_p1;
reg  signed [23:0] sext_ln9_10_cast_reg_2262;
wire  signed [23:0] sext_ln9_9_cast_fu_788_p1;
reg  signed [23:0] sext_ln9_9_cast_reg_2267;
wire  signed [23:0] sext_ln9_8_cast_fu_792_p1;
reg  signed [23:0] sext_ln9_8_cast_reg_2272;
wire  signed [23:0] sext_ln9_7_cast_fu_796_p1;
reg  signed [23:0] sext_ln9_7_cast_reg_2277;
wire  signed [23:0] sext_ln9_6_cast_fu_800_p1;
reg  signed [23:0] sext_ln9_6_cast_reg_2282;
wire  signed [23:0] sext_ln9_5_cast_fu_804_p1;
reg  signed [23:0] sext_ln9_5_cast_reg_2287;
wire  signed [23:0] sext_ln9_4_cast_fu_808_p1;
reg  signed [23:0] sext_ln9_4_cast_reg_2292;
wire  signed [23:0] sext_ln9_3_cast_fu_812_p1;
reg  signed [23:0] sext_ln9_3_cast_reg_2297;
wire  signed [23:0] sext_ln9_2_cast_fu_816_p1;
reg  signed [23:0] sext_ln9_2_cast_reg_2302;
wire  signed [23:0] sext_ln9_1_cast_fu_820_p1;
reg  signed [23:0] sext_ln9_1_cast_reg_2307;
wire  signed [23:0] sext_ln9_cast_fu_824_p1;
reg  signed [23:0] sext_ln9_cast_reg_2312;
reg   [4:0] i_2_reg_2317;
reg   [4:0] i_2_reg_2317_pp0_iter1_reg;
wire   [0:0] icmp_ln5_fu_836_p2;
wire   [13:0] zext_ln5_1_fu_848_p1;
reg   [13:0] zext_ln5_1_reg_2330;
reg   [13:0] zext_ln5_1_reg_2330_pp0_iter1_reg;
reg   [15:0] tmp_s_reg_2386;
reg  signed [15:0] Weights_load_35_reg_2516;
reg  signed [15:0] Weights_load_37_reg_2541;
reg  signed [15:0] Weights_load_39_reg_2566;
reg  signed [15:0] Weights_load_41_reg_2591;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
reg  signed [15:0] Weights_load_42_reg_2616;
reg  signed [15:0] Weights_load_43_reg_2621;
reg  signed [15:0] Weights_load_45_reg_2646;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
reg  signed [15:0] Weights_load_46_reg_2671;
reg  signed [15:0] Weights_load_47_reg_2676;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
reg  signed [15:0] Weights_load_48_reg_2701;
reg  signed [15:0] Weights_load_49_reg_2706;
wire    ap_block_pp0_stage16_11001;
reg  signed [15:0] Weights_load_50_reg_2731;
reg  signed [15:0] Weights_load_51_reg_2736;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln9_1_fu_858_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln9_2_fu_869_p1;
wire   [63:0] zext_ln9_fu_884_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln9_3_fu_898_p1;
wire   [63:0] zext_ln9_4_fu_931_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln9_5_fu_943_p1;
wire   [63:0] zext_ln9_6_fu_964_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln9_7_fu_974_p1;
wire   [63:0] zext_ln9_8_fu_1005_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln9_9_fu_1015_p1;
wire   [63:0] zext_ln9_10_fu_1046_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln9_11_fu_1056_p1;
wire   [63:0] zext_ln9_12_fu_1087_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln9_14_fu_1103_p1;
wire   [63:0] zext_ln9_15_fu_1134_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln9_16_fu_1144_p1;
wire   [63:0] zext_ln9_17_fu_1175_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln9_18_fu_1185_p1;
wire   [63:0] zext_ln9_19_fu_1216_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln9_20_fu_1226_p1;
wire   [63:0] zext_ln9_21_fu_1257_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln9_22_fu_1269_p1;
wire   [63:0] zext_ln9_23_fu_1300_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln9_24_fu_1310_p1;
wire   [63:0] zext_ln9_25_fu_1341_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln9_26_fu_1351_p1;
wire   [63:0] zext_ln9_27_fu_1382_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln9_28_fu_1392_p1;
wire   [63:0] zext_ln9_29_fu_1423_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln9_31_fu_1439_p1;
wire   [63:0] zext_ln9_32_fu_1469_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln9_33_fu_1479_p1;
wire   [63:0] zext_ln11_fu_1847_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln5_fu_1852_p1;
reg   [4:0] i_fu_188;
wire   [4:0] add_ln5_fu_842_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_2;
reg    Weights_ce1_local;
reg   [13:0] Weights_address1_local;
reg    Weights_ce0_local;
reg   [13:0] Weights_address0_local;
reg    OutDense0_we0_local;
wire   [15:0] select_ln11_fu_1893_p3;
reg    OutDense0_ce0_local;
wire   [13:0] add_ln9_fu_852_p2;
wire   [13:0] add_ln9_2_fu_863_p2;
wire   [13:0] thr_add_fu_879_p2;
wire   [13:0] add_ln9_4_fu_893_p2;
wire  signed [11:0] mul_ln9_fu_907_p1;
wire   [23:0] mul_ln9_fu_907_p2;
wire   [13:0] add_ln9_6_fu_926_p2;
wire   [13:0] zext_ln9_5_cast_fu_936_p3;
wire   [13:0] add_ln9_9_fu_959_p2;
wire   [13:0] add_ln9_11_fu_969_p2;
wire  signed [23:0] tmp_31_fu_979_p1;
wire   [23:0] grp_fu_1902_p3;
wire   [15:0] tmp_31_fu_979_p4;
wire   [13:0] add_ln9_13_fu_1000_p2;
wire   [13:0] add_ln9_15_fu_1010_p2;
wire  signed [23:0] tmp_32_fu_1020_p1;
wire   [23:0] grp_fu_1910_p3;
wire   [15:0] tmp_32_fu_1020_p4;
wire   [13:0] add_ln9_17_fu_1041_p2;
wire   [13:0] add_ln9_19_fu_1051_p2;
wire  signed [23:0] tmp_33_fu_1061_p1;
wire   [23:0] grp_fu_1918_p3;
wire   [15:0] tmp_33_fu_1061_p4;
wire   [13:0] add_ln9_21_fu_1082_p2;
wire   [5:0] zext_ln9_13_fu_1092_p1;
wire   [13:0] zext_ln9_14_cast_fu_1095_p3;
wire  signed [23:0] tmp_34_fu_1108_p1;
wire   [23:0] grp_fu_1926_p3;
wire   [15:0] tmp_34_fu_1108_p4;
wire   [13:0] add_ln9_24_fu_1129_p2;
wire   [13:0] add_ln9_26_fu_1139_p2;
wire  signed [23:0] tmp_35_fu_1149_p1;
wire   [23:0] grp_fu_1934_p3;
wire   [15:0] tmp_35_fu_1149_p4;
wire   [13:0] add_ln9_28_fu_1170_p2;
wire   [13:0] add_ln9_30_fu_1180_p2;
wire  signed [23:0] tmp_36_fu_1190_p1;
wire   [23:0] grp_fu_1942_p3;
wire   [15:0] tmp_36_fu_1190_p4;
wire   [13:0] add_ln9_32_fu_1211_p2;
wire   [13:0] add_ln9_34_fu_1221_p2;
wire  signed [23:0] tmp_37_fu_1231_p1;
wire   [23:0] grp_fu_1950_p3;
wire   [15:0] tmp_37_fu_1231_p4;
wire   [13:0] add_ln9_36_fu_1252_p2;
wire   [13:0] zext_ln9_22_cast_fu_1262_p3;
wire  signed [23:0] tmp_38_fu_1274_p1;
wire   [23:0] grp_fu_1958_p3;
wire   [15:0] tmp_38_fu_1274_p4;
wire   [13:0] add_ln9_39_fu_1295_p2;
wire   [13:0] add_ln9_41_fu_1305_p2;
wire  signed [23:0] tmp_39_fu_1315_p1;
wire   [23:0] grp_fu_1966_p3;
wire   [15:0] tmp_39_fu_1315_p4;
wire   [13:0] add_ln9_43_fu_1336_p2;
wire   [13:0] add_ln9_45_fu_1346_p2;
wire  signed [23:0] tmp_40_fu_1356_p1;
wire   [23:0] grp_fu_1974_p3;
wire   [15:0] tmp_40_fu_1356_p4;
wire   [13:0] add_ln9_47_fu_1377_p2;
wire   [13:0] add_ln9_49_fu_1387_p2;
wire  signed [23:0] tmp_41_fu_1397_p1;
wire   [23:0] grp_fu_1982_p3;
wire   [15:0] tmp_41_fu_1397_p4;
wire   [13:0] add_ln9_51_fu_1418_p2;
wire   [6:0] zext_ln9_30_fu_1428_p1;
wire   [13:0] zext_ln9_31_cast_fu_1431_p3;
wire  signed [23:0] tmp_42_fu_1444_p1;
wire   [23:0] grp_fu_1990_p3;
wire   [15:0] tmp_42_fu_1444_p4;
wire   [13:0] add_ln9_54_fu_1464_p2;
wire   [13:0] add_ln9_56_fu_1474_p2;
wire  signed [23:0] tmp_43_fu_1484_p1;
wire   [23:0] grp_fu_1998_p3;
wire   [15:0] tmp_43_fu_1484_p4;
wire  signed [23:0] tmp_44_fu_1505_p1;
wire   [23:0] grp_fu_2006_p3;
wire   [15:0] tmp_44_fu_1505_p4;
wire  signed [23:0] tmp_45_fu_1525_p1;
wire   [23:0] grp_fu_2014_p3;
wire   [15:0] tmp_45_fu_1525_p4;
wire  signed [23:0] tmp_46_fu_1546_p1;
wire   [23:0] grp_fu_2022_p3;
wire   [15:0] tmp_46_fu_1546_p4;
wire  signed [23:0] tmp_47_fu_1566_p1;
wire   [23:0] grp_fu_2030_p3;
wire   [15:0] tmp_47_fu_1566_p4;
wire  signed [23:0] tmp_48_fu_1587_p1;
wire   [23:0] grp_fu_2038_p3;
wire   [15:0] tmp_48_fu_1587_p4;
wire  signed [23:0] tmp_49_fu_1607_p1;
wire   [23:0] grp_fu_2046_p3;
wire   [15:0] tmp_49_fu_1607_p4;
wire  signed [23:0] tmp_50_fu_1627_p1;
wire   [23:0] grp_fu_2054_p3;
wire   [15:0] tmp_50_fu_1627_p4;
wire  signed [23:0] tmp_51_fu_1647_p1;
wire   [23:0] grp_fu_2062_p3;
wire   [15:0] tmp_51_fu_1647_p4;
wire  signed [23:0] tmp_52_fu_1668_p1;
wire   [23:0] grp_fu_2070_p3;
wire   [15:0] tmp_52_fu_1668_p4;
wire  signed [23:0] tmp_53_fu_1688_p1;
wire   [23:0] grp_fu_2078_p3;
wire   [15:0] tmp_53_fu_1688_p4;
wire  signed [23:0] tmp_54_fu_1708_p1;
wire   [23:0] grp_fu_2086_p3;
wire   [15:0] tmp_54_fu_1708_p4;
wire  signed [23:0] tmp_55_fu_1728_p1;
wire   [23:0] grp_fu_2094_p3;
wire   [15:0] tmp_55_fu_1728_p4;
wire  signed [23:0] tmp_56_fu_1748_p1;
wire   [23:0] grp_fu_2102_p3;
wire   [15:0] tmp_56_fu_1748_p4;
wire  signed [23:0] tmp_57_fu_1768_p1;
wire   [23:0] grp_fu_2110_p3;
wire   [15:0] tmp_57_fu_1768_p4;
wire  signed [23:0] tmp_58_fu_1788_p1;
wire   [23:0] grp_fu_2118_p3;
wire   [15:0] tmp_58_fu_1788_p4;
wire  signed [23:0] tmp_59_fu_1808_p1;
wire   [23:0] grp_fu_2126_p3;
wire   [15:0] tmp_59_fu_1808_p4;
wire  signed [23:0] tmp_60_fu_1825_p1;
wire   [23:0] grp_fu_2134_p3;
wire   [15:0] tmp_60_fu_1825_p4;
wire   [13:0] add_ln11_fu_1842_p2;
wire  signed [23:0] trunc_ln9_fu_1856_p1;
wire   [23:0] grp_fu_2142_p3;
wire  signed [15:0] trunc_ln9_fu_1856_p4;
wire  signed [15:0] sext_ln11_1_fu_1869_p0;
wire  signed [15:0] add_ln11_2_fu_1873_p1;
wire  signed [16:0] sext_ln11_fu_1865_p1;
wire  signed [16:0] sext_ln11_1_fu_1869_p1;
wire   [16:0] add_ln11_1_fu_1879_p2;
wire   [0:0] tmp_fu_1885_p3;
wire   [15:0] add_ln11_2_fu_1873_p2;
wire  signed [11:0] grp_fu_1902_p1;
wire   [23:0] grp_fu_1902_p2;
wire  signed [11:0] grp_fu_1910_p1;
wire   [23:0] grp_fu_1910_p2;
wire  signed [11:0] grp_fu_1918_p1;
wire   [23:0] grp_fu_1918_p2;
wire  signed [11:0] grp_fu_1926_p1;
wire   [23:0] grp_fu_1926_p2;
wire  signed [11:0] grp_fu_1934_p1;
wire   [23:0] grp_fu_1934_p2;
wire  signed [11:0] grp_fu_1942_p1;
wire   [23:0] grp_fu_1942_p2;
wire  signed [11:0] grp_fu_1950_p1;
wire   [23:0] grp_fu_1950_p2;
wire  signed [11:0] grp_fu_1958_p1;
wire   [23:0] grp_fu_1958_p2;
wire  signed [11:0] grp_fu_1966_p1;
wire   [23:0] grp_fu_1966_p2;
wire  signed [11:0] grp_fu_1974_p1;
wire   [23:0] grp_fu_1974_p2;
wire  signed [11:0] grp_fu_1982_p1;
wire   [23:0] grp_fu_1982_p2;
wire  signed [11:0] grp_fu_1990_p1;
wire   [23:0] grp_fu_1990_p2;
wire  signed [11:0] grp_fu_1998_p1;
wire   [23:0] grp_fu_1998_p2;
wire  signed [11:0] grp_fu_2006_p1;
wire   [23:0] grp_fu_2006_p2;
wire  signed [11:0] grp_fu_2014_p1;
wire   [23:0] grp_fu_2014_p2;
wire  signed [11:0] grp_fu_2022_p1;
wire   [23:0] grp_fu_2022_p2;
wire  signed [11:0] grp_fu_2030_p1;
wire   [23:0] grp_fu_2030_p2;
wire  signed [11:0] grp_fu_2038_p1;
wire   [23:0] grp_fu_2038_p2;
wire  signed [11:0] grp_fu_2046_p1;
wire   [23:0] grp_fu_2046_p2;
wire  signed [11:0] grp_fu_2054_p1;
wire   [23:0] grp_fu_2054_p2;
wire  signed [11:0] grp_fu_2062_p1;
wire   [23:0] grp_fu_2062_p2;
wire  signed [11:0] grp_fu_2070_p1;
wire   [23:0] grp_fu_2070_p2;
wire  signed [11:0] grp_fu_2078_p1;
wire   [23:0] grp_fu_2078_p2;
wire  signed [11:0] grp_fu_2086_p1;
wire   [23:0] grp_fu_2086_p2;
wire  signed [11:0] grp_fu_2094_p1;
wire   [23:0] grp_fu_2094_p2;
wire  signed [11:0] grp_fu_2102_p1;
wire   [23:0] grp_fu_2102_p2;
wire  signed [11:0] grp_fu_2110_p1;
wire   [23:0] grp_fu_2110_p2;
wire  signed [11:0] grp_fu_2118_p1;
wire   [23:0] grp_fu_2118_p2;
wire  signed [11:0] grp_fu_2126_p1;
wire   [23:0] grp_fu_2126_p2;
wire  signed [11:0] grp_fu_2134_p1;
wire   [23:0] grp_fu_2134_p2;
wire  signed [11:0] grp_fu_2142_p1;
wire   [23:0] grp_fu_2142_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
reg   [16:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_188 = 5'd0;
#0 ap_done_reg = 1'b0;
end

CNN_mul_16s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_16s_12s_24_1_1_U415(
    .din0(Weights_q1),
    .din1(mul_ln9_fu_907_p1),
    .dout(mul_ln9_fu_907_p2)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U416(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_q1),
    .din1(grp_fu_1902_p1),
    .din2(grp_fu_1902_p2),
    .ce(1'b1),
    .dout(grp_fu_1902_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U417(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_670),
    .din1(grp_fu_1910_p1),
    .din2(grp_fu_1910_p2),
    .ce(1'b1),
    .dout(grp_fu_1910_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U418(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_670),
    .din1(grp_fu_1918_p1),
    .din2(grp_fu_1918_p2),
    .ce(1'b1),
    .dout(grp_fu_1918_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U419(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_670),
    .din1(grp_fu_1926_p1),
    .din2(grp_fu_1926_p2),
    .ce(1'b1),
    .dout(grp_fu_1926_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U420(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_675),
    .din1(grp_fu_1934_p1),
    .din2(grp_fu_1934_p2),
    .ce(1'b1),
    .dout(grp_fu_1934_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U421(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_670),
    .din1(grp_fu_1942_p1),
    .din2(grp_fu_1942_p2),
    .ce(1'b1),
    .dout(grp_fu_1942_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U422(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_680),
    .din1(grp_fu_1950_p1),
    .din2(grp_fu_1950_p2),
    .ce(1'b1),
    .dout(grp_fu_1950_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U423(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_675),
    .din1(grp_fu_1958_p1),
    .din2(grp_fu_1958_p2),
    .ce(1'b1),
    .dout(grp_fu_1958_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U424(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_685),
    .din1(grp_fu_1966_p1),
    .din2(grp_fu_1966_p2),
    .ce(1'b1),
    .dout(grp_fu_1966_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U425(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_670),
    .din1(grp_fu_1974_p1),
    .din2(grp_fu_1974_p2),
    .ce(1'b1),
    .dout(grp_fu_1974_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U426(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_690),
    .din1(grp_fu_1982_p1),
    .din2(grp_fu_1982_p2),
    .ce(1'b1),
    .dout(grp_fu_1982_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U427(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_680),
    .din1(grp_fu_1990_p1),
    .din2(grp_fu_1990_p2),
    .ce(1'b1),
    .dout(grp_fu_1990_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U428(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_695),
    .din1(grp_fu_1998_p1),
    .din2(grp_fu_1998_p2),
    .ce(1'b1),
    .dout(grp_fu_1998_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U429(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_675),
    .din1(grp_fu_2006_p1),
    .din2(grp_fu_2006_p2),
    .ce(1'b1),
    .dout(grp_fu_2006_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U430(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_35_reg_2516),
    .din1(grp_fu_2014_p1),
    .din2(grp_fu_2014_p2),
    .ce(1'b1),
    .dout(grp_fu_2014_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U431(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_685),
    .din1(grp_fu_2022_p1),
    .din2(grp_fu_2022_p2),
    .ce(1'b1),
    .dout(grp_fu_2022_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U432(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_37_reg_2541),
    .din1(grp_fu_2030_p1),
    .din2(grp_fu_2030_p2),
    .ce(1'b1),
    .dout(grp_fu_2030_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U433(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_670),
    .din1(grp_fu_2038_p1),
    .din2(grp_fu_2038_p2),
    .ce(1'b1),
    .dout(grp_fu_2038_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U434(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_39_reg_2566),
    .din1(grp_fu_2046_p1),
    .din2(grp_fu_2046_p2),
    .ce(1'b1),
    .dout(grp_fu_2046_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U435(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_690),
    .din1(grp_fu_2054_p1),
    .din2(grp_fu_2054_p2),
    .ce(1'b1),
    .dout(grp_fu_2054_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U436(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_41_reg_2591),
    .din1(grp_fu_2062_p1),
    .din2(grp_fu_2062_p2),
    .ce(1'b1),
    .dout(grp_fu_2062_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U437(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_42_reg_2616),
    .din1(grp_fu_2070_p1),
    .din2(grp_fu_2070_p2),
    .ce(1'b1),
    .dout(grp_fu_2070_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U438(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_43_reg_2621),
    .din1(grp_fu_2078_p1),
    .din2(grp_fu_2078_p2),
    .ce(1'b1),
    .dout(grp_fu_2078_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U439(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_695),
    .din1(grp_fu_2086_p1),
    .din2(grp_fu_2086_p2),
    .ce(1'b1),
    .dout(grp_fu_2086_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U440(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_45_reg_2646),
    .din1(grp_fu_2094_p1),
    .din2(grp_fu_2094_p2),
    .ce(1'b1),
    .dout(grp_fu_2094_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U441(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_46_reg_2671),
    .din1(grp_fu_2102_p1),
    .din2(grp_fu_2102_p2),
    .ce(1'b1),
    .dout(grp_fu_2102_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U442(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_47_reg_2676),
    .din1(grp_fu_2110_p1),
    .din2(grp_fu_2110_p2),
    .ce(1'b1),
    .dout(grp_fu_2110_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U443(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_48_reg_2701),
    .din1(grp_fu_2118_p1),
    .din2(grp_fu_2118_p2),
    .ce(1'b1),
    .dout(grp_fu_2118_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U444(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_49_reg_2706),
    .din1(grp_fu_2126_p1),
    .din2(grp_fu_2126_p2),
    .ce(1'b1),
    .dout(grp_fu_2126_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U445(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_50_reg_2731),
    .din1(grp_fu_2134_p1),
    .din2(grp_fu_2134_p2),
    .ce(1'b1),
    .dout(grp_fu_2134_p3)
);

CNN_mac_muladd_16s_12s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_12s_24ns_24_4_1_U446(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Weights_load_51_reg_2736),
    .din1(grp_fu_2142_p1),
    .din2(grp_fu_2142_p2),
    .ce(1'b1),
    .dout(grp_fu_2142_p3)
);

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage16),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage16)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln5_fu_836_p2 == 1'd0))) begin
            i_fu_188 <= add_ln5_fu_842_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_188 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_670 <= Weights_q1;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_670 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_675 <= Weights_q1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_675 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_680 <= Weights_q1;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_680 <= Weights_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            reg_685 <= Weights_q1;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            reg_685 <= Weights_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            reg_690 <= Weights_q1;
        end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_690 <= Weights_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            reg_695 <= Weights_q1;
        end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_695 <= Weights_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_load_35_reg_2516 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_load_37_reg_2541 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_load_39_reg_2566 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_load_41_reg_2591 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_load_42_reg_2616 <= Weights_q1;
        Weights_load_43_reg_2621 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_load_45_reg_2646 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_load_46_reg_2671 <= Weights_q1;
        Weights_load_47_reg_2676 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_load_48_reg_2701 <= Weights_q1;
        Weights_load_49_reg_2706 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_load_50_reg_2731 <= Weights_q1;
        Weights_load_51_reg_2736 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_2_reg_2317 <= ap_sig_allocacmp_i_2;
        i_2_reg_2317_pp0_iter1_reg <= i_2_reg_2317;
        icmp_ln5_reg_2326 <= icmp_ln5_fu_836_p2;
        sext_ln9_10_cast_reg_2262 <= sext_ln9_10_cast_fu_784_p1;
        sext_ln9_11_cast_reg_2257 <= sext_ln9_11_cast_fu_780_p1;
        sext_ln9_12_cast_reg_2252 <= sext_ln9_12_cast_fu_776_p1;
        sext_ln9_13_cast_reg_2247 <= sext_ln9_13_cast_fu_772_p1;
        sext_ln9_14_cast_reg_2242 <= sext_ln9_14_cast_fu_768_p1;
        sext_ln9_15_cast_reg_2237 <= sext_ln9_15_cast_fu_764_p1;
        sext_ln9_16_cast_reg_2232 <= sext_ln9_16_cast_fu_760_p1;
        sext_ln9_17_cast_reg_2227 <= sext_ln9_17_cast_fu_756_p1;
        sext_ln9_18_cast_reg_2222 <= sext_ln9_18_cast_fu_752_p1;
        sext_ln9_19_cast_reg_2217 <= sext_ln9_19_cast_fu_748_p1;
        sext_ln9_1_cast_reg_2307 <= sext_ln9_1_cast_fu_820_p1;
        sext_ln9_20_cast_reg_2212 <= sext_ln9_20_cast_fu_744_p1;
        sext_ln9_21_cast_reg_2207 <= sext_ln9_21_cast_fu_740_p1;
        sext_ln9_22_cast_reg_2202 <= sext_ln9_22_cast_fu_736_p1;
        sext_ln9_23_cast_reg_2197 <= sext_ln9_23_cast_fu_732_p1;
        sext_ln9_24_cast_reg_2192 <= sext_ln9_24_cast_fu_728_p1;
        sext_ln9_25_cast_reg_2187 <= sext_ln9_25_cast_fu_724_p1;
        sext_ln9_26_cast_reg_2182 <= sext_ln9_26_cast_fu_720_p1;
        sext_ln9_27_cast_reg_2177 <= sext_ln9_27_cast_fu_716_p1;
        sext_ln9_28_cast_reg_2172 <= sext_ln9_28_cast_fu_712_p1;
        sext_ln9_29_cast_reg_2167 <= sext_ln9_29_cast_fu_708_p1;
        sext_ln9_2_cast_reg_2302 <= sext_ln9_2_cast_fu_816_p1;
        sext_ln9_30_cast_reg_2162 <= sext_ln9_30_cast_fu_704_p1;
        sext_ln9_31_cast_reg_2157 <= sext_ln9_31_cast_fu_700_p1;
        sext_ln9_3_cast_reg_2297 <= sext_ln9_3_cast_fu_812_p1;
        sext_ln9_4_cast_reg_2292 <= sext_ln9_4_cast_fu_808_p1;
        sext_ln9_5_cast_reg_2287 <= sext_ln9_5_cast_fu_804_p1;
        sext_ln9_6_cast_reg_2282 <= sext_ln9_6_cast_fu_800_p1;
        sext_ln9_7_cast_reg_2277 <= sext_ln9_7_cast_fu_796_p1;
        sext_ln9_8_cast_reg_2272 <= sext_ln9_8_cast_fu_792_p1;
        sext_ln9_9_cast_reg_2267 <= sext_ln9_9_cast_fu_788_p1;
        sext_ln9_cast_reg_2312 <= sext_ln9_cast_fu_824_p1;
        zext_ln5_1_reg_2330[4 : 0] <= zext_ln5_1_fu_848_p1[4 : 0];
        zext_ln5_1_reg_2330_pp0_iter1_reg[4 : 0] <= zext_ln5_1_reg_2330[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_s_reg_2386 <= {{mul_ln9_fu_907_p2[23:8]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutDense0_ce0_local = 1'b1;
    end else begin
        OutDense0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutDense0_we0_local = 1'b1;
    end else begin
        OutDense0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_address0_local = zext_ln11_fu_1847_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address0_local = zext_ln9_33_fu_1479_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address0_local = zext_ln9_31_fu_1439_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address0_local = zext_ln9_28_fu_1392_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address0_local = zext_ln9_26_fu_1351_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address0_local = zext_ln9_24_fu_1310_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0_local = zext_ln9_22_fu_1269_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0_local = zext_ln9_20_fu_1226_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0_local = zext_ln9_18_fu_1185_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0_local = zext_ln9_16_fu_1144_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0_local = zext_ln9_14_fu_1103_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0_local = zext_ln9_11_fu_1056_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0_local = zext_ln9_9_fu_1015_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0_local = zext_ln9_7_fu_974_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0_local = zext_ln9_5_fu_943_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0_local = zext_ln9_3_fu_898_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0_local = zext_ln9_2_fu_869_p1;
    end else begin
        Weights_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address1_local = zext_ln9_32_fu_1469_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address1_local = zext_ln9_29_fu_1423_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address1_local = zext_ln9_27_fu_1382_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address1_local = zext_ln9_25_fu_1341_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address1_local = zext_ln9_23_fu_1300_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address1_local = zext_ln9_21_fu_1257_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address1_local = zext_ln9_19_fu_1216_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address1_local = zext_ln9_17_fu_1175_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address1_local = zext_ln9_15_fu_1134_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address1_local = zext_ln9_12_fu_1087_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address1_local = zext_ln9_10_fu_1046_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address1_local = zext_ln9_8_fu_1005_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address1_local = zext_ln9_6_fu_964_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address1_local = zext_ln9_4_fu_931_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address1_local = zext_ln9_fu_884_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address1_local = zext_ln9_1_fu_858_p1;
    end else begin
        Weights_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) 
    | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Weights_ce0_local = 1'b1;
    end else begin
        Weights_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) 
    | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Weights_ce1_local = 1'b1;
    end else begin
        Weights_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln5_reg_2326 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln5_reg_2326 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_2 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_188;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage0) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutDense0_address0 = zext_ln5_fu_1852_p1;

assign OutDense0_ce0 = OutDense0_ce0_local;

assign OutDense0_d0 = select_ln11_fu_1893_p3;

assign OutDense0_we0 = OutDense0_we0_local;

assign Weights_address0 = Weights_address0_local;

assign Weights_address1 = Weights_address1_local;

assign Weights_ce0 = Weights_ce0_local;

assign Weights_ce1 = Weights_ce1_local;

assign add_ln11_1_fu_1879_p2 = ($signed(sext_ln11_fu_1865_p1) + $signed(sext_ln11_1_fu_1869_p1));

assign add_ln11_2_fu_1873_p1 = Weights_q0;

assign add_ln11_2_fu_1873_p2 = ($signed(trunc_ln9_fu_1856_p4) + $signed(add_ln11_2_fu_1873_p1));

assign add_ln11_fu_1842_p2 = ($signed(zext_ln5_1_reg_2330_pp0_iter1_reg) + $signed(14'd10940));

assign add_ln5_fu_842_p2 = (ap_sig_allocacmp_i_2 + 5'd1);

assign add_ln9_11_fu_969_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10440));

assign add_ln9_13_fu_1000_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10460));

assign add_ln9_15_fu_1010_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10480));

assign add_ln9_17_fu_1041_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10500));

assign add_ln9_19_fu_1051_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10520));

assign add_ln9_21_fu_1082_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10540));

assign add_ln9_24_fu_1129_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10580));

assign add_ln9_26_fu_1139_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10600));

assign add_ln9_28_fu_1170_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10620));

assign add_ln9_2_fu_863_p2 = ($signed(zext_ln5_1_fu_848_p1) + $signed(14'd10340));

assign add_ln9_30_fu_1180_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10640));

assign add_ln9_32_fu_1211_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10660));

assign add_ln9_34_fu_1221_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10680));

assign add_ln9_36_fu_1252_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10700));

assign add_ln9_39_fu_1295_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10740));

assign add_ln9_41_fu_1305_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10760));

assign add_ln9_43_fu_1336_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10780));

assign add_ln9_45_fu_1346_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10800));

assign add_ln9_47_fu_1377_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10820));

assign add_ln9_49_fu_1387_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10840));

assign add_ln9_4_fu_893_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10360));

assign add_ln9_51_fu_1418_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10860));

assign add_ln9_54_fu_1464_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10900));

assign add_ln9_56_fu_1474_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10920));

assign add_ln9_6_fu_926_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10380));

assign add_ln9_9_fu_959_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10420));

assign add_ln9_fu_852_p2 = ($signed(zext_ln5_1_fu_848_p1) + $signed(14'd10320));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage16;

assign ap_ready = ap_ready_sig;

assign grp_fu_1902_p1 = sext_ln9_1_cast_reg_2307;

assign grp_fu_1902_p2 = {{tmp_s_reg_2386}, {8'd0}};

assign grp_fu_1910_p1 = sext_ln9_2_cast_reg_2302;

assign grp_fu_1910_p2 = {{tmp_31_fu_979_p4}, {8'd0}};

assign grp_fu_1918_p1 = sext_ln9_3_cast_reg_2297;

assign grp_fu_1918_p2 = {{tmp_32_fu_1020_p4}, {8'd0}};

assign grp_fu_1926_p1 = sext_ln9_4_cast_reg_2292;

assign grp_fu_1926_p2 = {{tmp_33_fu_1061_p4}, {8'd0}};

assign grp_fu_1934_p1 = sext_ln9_5_cast_reg_2287;

assign grp_fu_1934_p2 = {{tmp_34_fu_1108_p4}, {8'd0}};

assign grp_fu_1942_p1 = sext_ln9_6_cast_reg_2282;

assign grp_fu_1942_p2 = {{tmp_35_fu_1149_p4}, {8'd0}};

assign grp_fu_1950_p1 = sext_ln9_7_cast_reg_2277;

assign grp_fu_1950_p2 = {{tmp_36_fu_1190_p4}, {8'd0}};

assign grp_fu_1958_p1 = sext_ln9_8_cast_reg_2272;

assign grp_fu_1958_p2 = {{tmp_37_fu_1231_p4}, {8'd0}};

assign grp_fu_1966_p1 = sext_ln9_9_cast_reg_2267;

assign grp_fu_1966_p2 = {{tmp_38_fu_1274_p4}, {8'd0}};

assign grp_fu_1974_p1 = sext_ln9_10_cast_reg_2262;

assign grp_fu_1974_p2 = {{tmp_39_fu_1315_p4}, {8'd0}};

assign grp_fu_1982_p1 = sext_ln9_11_cast_reg_2257;

assign grp_fu_1982_p2 = {{tmp_40_fu_1356_p4}, {8'd0}};

assign grp_fu_1990_p1 = sext_ln9_12_cast_reg_2252;

assign grp_fu_1990_p2 = {{tmp_41_fu_1397_p4}, {8'd0}};

assign grp_fu_1998_p1 = sext_ln9_13_cast_reg_2247;

assign grp_fu_1998_p2 = {{tmp_42_fu_1444_p4}, {8'd0}};

assign grp_fu_2006_p1 = sext_ln9_14_cast_reg_2242;

assign grp_fu_2006_p2 = {{tmp_43_fu_1484_p4}, {8'd0}};

assign grp_fu_2014_p1 = sext_ln9_15_cast_reg_2237;

assign grp_fu_2014_p2 = {{tmp_44_fu_1505_p4}, {8'd0}};

assign grp_fu_2022_p1 = sext_ln9_16_cast_reg_2232;

assign grp_fu_2022_p2 = {{tmp_45_fu_1525_p4}, {8'd0}};

assign grp_fu_2030_p1 = sext_ln9_17_cast_reg_2227;

assign grp_fu_2030_p2 = {{tmp_46_fu_1546_p4}, {8'd0}};

assign grp_fu_2038_p1 = sext_ln9_18_cast_reg_2222;

assign grp_fu_2038_p2 = {{tmp_47_fu_1566_p4}, {8'd0}};

assign grp_fu_2046_p1 = sext_ln9_19_cast_reg_2217;

assign grp_fu_2046_p2 = {{tmp_48_fu_1587_p4}, {8'd0}};

assign grp_fu_2054_p1 = sext_ln9_20_cast_reg_2212;

assign grp_fu_2054_p2 = {{tmp_49_fu_1607_p4}, {8'd0}};

assign grp_fu_2062_p1 = sext_ln9_21_cast_reg_2207;

assign grp_fu_2062_p2 = {{tmp_50_fu_1627_p4}, {8'd0}};

assign grp_fu_2070_p1 = sext_ln9_22_cast_reg_2202;

assign grp_fu_2070_p2 = {{tmp_51_fu_1647_p4}, {8'd0}};

assign grp_fu_2078_p1 = sext_ln9_23_cast_reg_2197;

assign grp_fu_2078_p2 = {{tmp_52_fu_1668_p4}, {8'd0}};

assign grp_fu_2086_p1 = sext_ln9_24_cast_reg_2192;

assign grp_fu_2086_p2 = {{tmp_53_fu_1688_p4}, {8'd0}};

assign grp_fu_2094_p1 = sext_ln9_25_cast_reg_2187;

assign grp_fu_2094_p2 = {{tmp_54_fu_1708_p4}, {8'd0}};

assign grp_fu_2102_p1 = sext_ln9_26_cast_reg_2182;

assign grp_fu_2102_p2 = {{tmp_55_fu_1728_p4}, {8'd0}};

assign grp_fu_2110_p1 = sext_ln9_27_cast_reg_2177;

assign grp_fu_2110_p2 = {{tmp_56_fu_1748_p4}, {8'd0}};

assign grp_fu_2118_p1 = sext_ln9_28_cast_reg_2172;

assign grp_fu_2118_p2 = {{tmp_57_fu_1768_p4}, {8'd0}};

assign grp_fu_2126_p1 = sext_ln9_29_cast_reg_2167;

assign grp_fu_2126_p2 = {{tmp_58_fu_1788_p4}, {8'd0}};

assign grp_fu_2134_p1 = sext_ln9_30_cast_reg_2162;

assign grp_fu_2134_p2 = {{tmp_59_fu_1808_p4}, {8'd0}};

assign grp_fu_2142_p1 = sext_ln9_31_cast_reg_2157;

assign grp_fu_2142_p2 = {{tmp_60_fu_1825_p4}, {8'd0}};

assign icmp_ln5_fu_836_p2 = ((ap_sig_allocacmp_i_2 == 5'd20) ? 1'b1 : 1'b0);

assign mul_ln9_fu_907_p1 = sext_ln9_cast_reg_2312;

assign select_ln11_fu_1893_p3 = ((tmp_fu_1885_p3[0:0] == 1'b1) ? 16'd0 : add_ln11_2_fu_1873_p2);

assign sext_ln11_1_fu_1869_p0 = Weights_q0;

assign sext_ln11_1_fu_1869_p1 = sext_ln11_1_fu_1869_p0;

assign sext_ln11_fu_1865_p1 = trunc_ln9_fu_1856_p4;

assign sext_ln9_10_cast_fu_784_p1 = $signed(sext_ln9_10);

assign sext_ln9_11_cast_fu_780_p1 = $signed(sext_ln9_11);

assign sext_ln9_12_cast_fu_776_p1 = $signed(sext_ln9_12);

assign sext_ln9_13_cast_fu_772_p1 = $signed(sext_ln9_13);

assign sext_ln9_14_cast_fu_768_p1 = $signed(sext_ln9_14);

assign sext_ln9_15_cast_fu_764_p1 = $signed(sext_ln9_15);

assign sext_ln9_16_cast_fu_760_p1 = $signed(sext_ln9_16);

assign sext_ln9_17_cast_fu_756_p1 = $signed(sext_ln9_17);

assign sext_ln9_18_cast_fu_752_p1 = $signed(sext_ln9_18);

assign sext_ln9_19_cast_fu_748_p1 = $signed(sext_ln9_19);

assign sext_ln9_1_cast_fu_820_p1 = $signed(sext_ln9_1);

assign sext_ln9_20_cast_fu_744_p1 = $signed(sext_ln9_20);

assign sext_ln9_21_cast_fu_740_p1 = $signed(sext_ln9_21);

assign sext_ln9_22_cast_fu_736_p1 = $signed(sext_ln9_22);

assign sext_ln9_23_cast_fu_732_p1 = $signed(sext_ln9_23);

assign sext_ln9_24_cast_fu_728_p1 = $signed(sext_ln9_24);

assign sext_ln9_25_cast_fu_724_p1 = $signed(sext_ln9_25);

assign sext_ln9_26_cast_fu_720_p1 = $signed(sext_ln9_26);

assign sext_ln9_27_cast_fu_716_p1 = $signed(sext_ln9_27);

assign sext_ln9_28_cast_fu_712_p1 = $signed(sext_ln9_28);

assign sext_ln9_29_cast_fu_708_p1 = $signed(sext_ln9_29);

assign sext_ln9_2_cast_fu_816_p1 = $signed(sext_ln9_2);

assign sext_ln9_30_cast_fu_704_p1 = $signed(sext_ln9_30);

assign sext_ln9_31_cast_fu_700_p1 = $signed(sext_ln9_31);

assign sext_ln9_3_cast_fu_812_p1 = $signed(sext_ln9_3);

assign sext_ln9_4_cast_fu_808_p1 = $signed(sext_ln9_4);

assign sext_ln9_5_cast_fu_804_p1 = $signed(sext_ln9_5);

assign sext_ln9_6_cast_fu_800_p1 = $signed(sext_ln9_6);

assign sext_ln9_7_cast_fu_796_p1 = $signed(sext_ln9_7);

assign sext_ln9_8_cast_fu_792_p1 = $signed(sext_ln9_8);

assign sext_ln9_9_cast_fu_788_p1 = $signed(sext_ln9_9);

assign sext_ln9_cast_fu_824_p1 = $signed(sext_ln9);

assign thr_add_fu_879_p2 = ($signed(zext_ln5_1_reg_2330) + $signed(14'd10300));

assign tmp_31_fu_979_p1 = grp_fu_1902_p3;

assign tmp_31_fu_979_p4 = {{tmp_31_fu_979_p1[23:8]}};

assign tmp_32_fu_1020_p1 = grp_fu_1910_p3;

assign tmp_32_fu_1020_p4 = {{tmp_32_fu_1020_p1[23:8]}};

assign tmp_33_fu_1061_p1 = grp_fu_1918_p3;

assign tmp_33_fu_1061_p4 = {{tmp_33_fu_1061_p1[23:8]}};

assign tmp_34_fu_1108_p1 = grp_fu_1926_p3;

assign tmp_34_fu_1108_p4 = {{tmp_34_fu_1108_p1[23:8]}};

assign tmp_35_fu_1149_p1 = grp_fu_1934_p3;

assign tmp_35_fu_1149_p4 = {{tmp_35_fu_1149_p1[23:8]}};

assign tmp_36_fu_1190_p1 = grp_fu_1942_p3;

assign tmp_36_fu_1190_p4 = {{tmp_36_fu_1190_p1[23:8]}};

assign tmp_37_fu_1231_p1 = grp_fu_1950_p3;

assign tmp_37_fu_1231_p4 = {{tmp_37_fu_1231_p1[23:8]}};

assign tmp_38_fu_1274_p1 = grp_fu_1958_p3;

assign tmp_38_fu_1274_p4 = {{tmp_38_fu_1274_p1[23:8]}};

assign tmp_39_fu_1315_p1 = grp_fu_1966_p3;

assign tmp_39_fu_1315_p4 = {{tmp_39_fu_1315_p1[23:8]}};

assign tmp_40_fu_1356_p1 = grp_fu_1974_p3;

assign tmp_40_fu_1356_p4 = {{tmp_40_fu_1356_p1[23:8]}};

assign tmp_41_fu_1397_p1 = grp_fu_1982_p3;

assign tmp_41_fu_1397_p4 = {{tmp_41_fu_1397_p1[23:8]}};

assign tmp_42_fu_1444_p1 = grp_fu_1990_p3;

assign tmp_42_fu_1444_p4 = {{tmp_42_fu_1444_p1[23:8]}};

assign tmp_43_fu_1484_p1 = grp_fu_1998_p3;

assign tmp_43_fu_1484_p4 = {{tmp_43_fu_1484_p1[23:8]}};

assign tmp_44_fu_1505_p1 = grp_fu_2006_p3;

assign tmp_44_fu_1505_p4 = {{tmp_44_fu_1505_p1[23:8]}};

assign tmp_45_fu_1525_p1 = grp_fu_2014_p3;

assign tmp_45_fu_1525_p4 = {{tmp_45_fu_1525_p1[23:8]}};

assign tmp_46_fu_1546_p1 = grp_fu_2022_p3;

assign tmp_46_fu_1546_p4 = {{tmp_46_fu_1546_p1[23:8]}};

assign tmp_47_fu_1566_p1 = grp_fu_2030_p3;

assign tmp_47_fu_1566_p4 = {{tmp_47_fu_1566_p1[23:8]}};

assign tmp_48_fu_1587_p1 = grp_fu_2038_p3;

assign tmp_48_fu_1587_p4 = {{tmp_48_fu_1587_p1[23:8]}};

assign tmp_49_fu_1607_p1 = grp_fu_2046_p3;

assign tmp_49_fu_1607_p4 = {{tmp_49_fu_1607_p1[23:8]}};

assign tmp_50_fu_1627_p1 = grp_fu_2054_p3;

assign tmp_50_fu_1627_p4 = {{tmp_50_fu_1627_p1[23:8]}};

assign tmp_51_fu_1647_p1 = grp_fu_2062_p3;

assign tmp_51_fu_1647_p4 = {{tmp_51_fu_1647_p1[23:8]}};

assign tmp_52_fu_1668_p1 = grp_fu_2070_p3;

assign tmp_52_fu_1668_p4 = {{tmp_52_fu_1668_p1[23:8]}};

assign tmp_53_fu_1688_p1 = grp_fu_2078_p3;

assign tmp_53_fu_1688_p4 = {{tmp_53_fu_1688_p1[23:8]}};

assign tmp_54_fu_1708_p1 = grp_fu_2086_p3;

assign tmp_54_fu_1708_p4 = {{tmp_54_fu_1708_p1[23:8]}};

assign tmp_55_fu_1728_p1 = grp_fu_2094_p3;

assign tmp_55_fu_1728_p4 = {{tmp_55_fu_1728_p1[23:8]}};

assign tmp_56_fu_1748_p1 = grp_fu_2102_p3;

assign tmp_56_fu_1748_p4 = {{tmp_56_fu_1748_p1[23:8]}};

assign tmp_57_fu_1768_p1 = grp_fu_2110_p3;

assign tmp_57_fu_1768_p4 = {{tmp_57_fu_1768_p1[23:8]}};

assign tmp_58_fu_1788_p1 = grp_fu_2118_p3;

assign tmp_58_fu_1788_p4 = {{tmp_58_fu_1788_p1[23:8]}};

assign tmp_59_fu_1808_p1 = grp_fu_2126_p3;

assign tmp_59_fu_1808_p4 = {{tmp_59_fu_1808_p1[23:8]}};

assign tmp_60_fu_1825_p1 = grp_fu_2134_p3;

assign tmp_60_fu_1825_p4 = {{tmp_60_fu_1825_p1[23:8]}};

assign tmp_fu_1885_p3 = add_ln11_1_fu_1879_p2[32'd16];

assign trunc_ln9_fu_1856_p1 = grp_fu_2142_p3;

assign trunc_ln9_fu_1856_p4 = {{trunc_ln9_fu_1856_p1[23:8]}};

assign zext_ln11_fu_1847_p1 = add_ln11_fu_1842_p2;

assign zext_ln5_1_fu_848_p1 = ap_sig_allocacmp_i_2;

assign zext_ln5_fu_1852_p1 = i_2_reg_2317_pp0_iter1_reg;

assign zext_ln9_10_fu_1046_p1 = add_ln9_17_fu_1041_p2;

assign zext_ln9_11_fu_1056_p1 = add_ln9_19_fu_1051_p2;

assign zext_ln9_12_fu_1087_p1 = add_ln9_21_fu_1082_p2;

assign zext_ln9_13_fu_1092_p1 = i_2_reg_2317;

assign zext_ln9_14_cast_fu_1095_p3 = {{8'd165}, {zext_ln9_13_fu_1092_p1}};

assign zext_ln9_14_fu_1103_p1 = zext_ln9_14_cast_fu_1095_p3;

assign zext_ln9_15_fu_1134_p1 = add_ln9_24_fu_1129_p2;

assign zext_ln9_16_fu_1144_p1 = add_ln9_26_fu_1139_p2;

assign zext_ln9_17_fu_1175_p1 = add_ln9_28_fu_1170_p2;

assign zext_ln9_18_fu_1185_p1 = add_ln9_30_fu_1180_p2;

assign zext_ln9_19_fu_1216_p1 = add_ln9_32_fu_1211_p2;

assign zext_ln9_1_fu_858_p1 = add_ln9_fu_852_p2;

assign zext_ln9_20_fu_1226_p1 = add_ln9_34_fu_1221_p2;

assign zext_ln9_21_fu_1257_p1 = add_ln9_36_fu_1252_p2;

assign zext_ln9_22_cast_fu_1262_p3 = {{9'd335}, {i_2_reg_2317}};

assign zext_ln9_22_fu_1269_p1 = zext_ln9_22_cast_fu_1262_p3;

assign zext_ln9_23_fu_1300_p1 = add_ln9_39_fu_1295_p2;

assign zext_ln9_24_fu_1310_p1 = add_ln9_41_fu_1305_p2;

assign zext_ln9_25_fu_1341_p1 = add_ln9_43_fu_1336_p2;

assign zext_ln9_26_fu_1351_p1 = add_ln9_45_fu_1346_p2;

assign zext_ln9_27_fu_1382_p1 = add_ln9_47_fu_1377_p2;

assign zext_ln9_28_fu_1392_p1 = add_ln9_49_fu_1387_p2;

assign zext_ln9_29_fu_1423_p1 = add_ln9_51_fu_1418_p2;

assign zext_ln9_2_fu_869_p1 = add_ln9_2_fu_863_p2;

assign zext_ln9_30_fu_1428_p1 = i_2_reg_2317;

assign zext_ln9_31_cast_fu_1431_p3 = {{7'd85}, {zext_ln9_30_fu_1428_p1}};

assign zext_ln9_31_fu_1439_p1 = zext_ln9_31_cast_fu_1431_p3;

assign zext_ln9_32_fu_1469_p1 = add_ln9_54_fu_1464_p2;

assign zext_ln9_33_fu_1479_p1 = add_ln9_56_fu_1474_p2;

assign zext_ln9_3_fu_898_p1 = add_ln9_4_fu_893_p2;

assign zext_ln9_4_fu_931_p1 = add_ln9_6_fu_926_p2;

assign zext_ln9_5_cast_fu_936_p3 = {{9'd325}, {i_2_reg_2317}};

assign zext_ln9_5_fu_943_p1 = zext_ln9_5_cast_fu_936_p3;

assign zext_ln9_6_fu_964_p1 = add_ln9_9_fu_959_p2;

assign zext_ln9_7_fu_974_p1 = add_ln9_11_fu_969_p2;

assign zext_ln9_8_fu_1005_p1 = add_ln9_13_fu_1000_p2;

assign zext_ln9_9_fu_1015_p1 = add_ln9_15_fu_1010_p2;

assign zext_ln9_fu_884_p1 = thr_add_fu_879_p2;

always @ (posedge ap_clk) begin
    zext_ln5_1_reg_2330[13:5] <= 9'b000000000;
    zext_ln5_1_reg_2330_pp0_iter1_reg[13:5] <= 9'b000000000;
end

endmodule //CNN_CNN_Pipeline_loop_for_a_Dense_0
