
---------- Begin Simulation Statistics ----------
final_tick                               413349833000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205050                       # Simulator instruction rate (inst/s)
host_mem_usage                                 762624                       # Number of bytes of host memory used
host_op_rate                                   374156                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   911.97                       # Real time elapsed on the host
host_tick_rate                              453247917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   187000005                       # Number of instructions simulated
sim_ops                                     341220075                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.413350                       # Number of seconds simulated
sim_ticks                                413349833000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           55                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.145455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.848052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           53     96.36%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      1.82%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      1.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           55                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              99.333333                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        99.333333                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     22656830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     26741937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     49398768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       206000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56907.286498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 107409.090909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57519.359835                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       204000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54907.286498                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data       109375                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55508.785530                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     22653001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     26741893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        49394894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    217898000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data      4726000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    222830000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data           44                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    210240000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data      4375000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214819000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data           40                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3870                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     12726280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     16010387                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28736669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       124000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 61421.023047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data        26000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60715.071507                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       122000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 59421.023047                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data        24000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58715.071507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     12724501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     16010349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28734851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       124000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    109268000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data       988000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    110380000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1779                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data           38                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    105710000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data       912000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    106744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1818                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     35383110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     42752324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     78135437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       165000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58339.158345                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 69682.926829                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58540.056219                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       163000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56339.158345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 67782.051282                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56533.579466                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35377502                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     42752242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         78129745                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       330000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    327166000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data      5714000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    333210000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.000002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000073                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         5608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data           82                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5692                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    315950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data      5287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    321563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000158                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         5608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data           78                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     35383110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     42752324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     78135437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       165000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58339.158345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 69682.926829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58540.056219                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       163000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56339.158345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 67782.051282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56533.579466                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35377502                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     42752242                       # number of overall hits
system.cpu.dcache.overall_hits::total        78129745                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       330000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    327166000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data      5714000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    333210000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000158                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.000002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000073                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         5608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data           82                       # number of overall misses
system.cpu.dcache.overall_misses::total          5692                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       326000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    315950000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data      5287000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    321563000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000158                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         5608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data           78                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5688                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   4664                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs          13736.890471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        156276562                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001010                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1018.746066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data     4.738419                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.004627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              5688                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         156276562                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.485496                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            78135433                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         1636                       # number of writebacks
system.cpu.dcache.writebacks::total              1636                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       50                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003356                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 47                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.060403                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 60                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.533333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.908648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       55     91.67%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      1.67%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      1.67%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      5.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   60                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    120922124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     20549439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    141471568                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        86800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 26408.507205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 25105.092124                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25566.593531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        79500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 24408.507205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 24579.890442                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24514.928867                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    120397886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19592412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139990298                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       434000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  13844343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  24026251000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  37871028000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.046572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       524238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       957027                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1481270                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       101593                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       101594                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  12795867000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  21026474000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33822659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.004335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.041628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009752                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       524238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       855434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1379676                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.727273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    120922124                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     20549439                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    141471568                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        86800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 26408.507205                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 25105.092124                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25566.593531                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        79500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 24408.507205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 24579.890442                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24514.928867                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst    120397886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19592412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139990298                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       434000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  13844343000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  24026251000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  37871028000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.046572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010470                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       524238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       957027                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1481270                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       101593                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       101594                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  12795867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  21026474000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33822659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.004335                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.041628                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009752                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       524238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       855434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1379676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    120922124                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     20549439                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    141471568                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        86800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 26408.507205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 25105.092124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25566.593531                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        79500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 24408.507205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 24579.890442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24514.928867                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst    120397886                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19592412                       # number of overall hits
system.cpu.icache.overall_hits::total       139990298                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       434000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  13844343000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  24026251000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  37871028000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.046572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010470                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       524238                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       957027                       # number of overall misses
system.cpu.icache.overall_misses::total       1481270                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       101593                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       101594                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       318000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  12795867000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  21026474000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33822659000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.004335                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.041628                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009752                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       524238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       855434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1379676                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                1379420                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            102.466067                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        284322812                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001174                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   201.868778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    54.099064                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.788550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.211324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           1379676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         284322812                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.969016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           141369974                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      1379420                       # number of writebacks
system.cpu.icache.writebacks::total           1379420                       # number of writebacks
system.cpu.idleCycles                             238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.070470                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.067114                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.010067                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.010067                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            60                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.400000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.196039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  52     86.67%     86.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      1.67%     88.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      6.67%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      1.67%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      1.67%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      1.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              60                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.080537                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              298                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   413341767000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       50                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           86                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          165                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           165                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92689.515749                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92689.515749                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    503211381                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    503211381                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         5429                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           5429                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       524238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       855434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1379676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       132000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 135486.402486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 370387.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 146261.287935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst       112000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 115486.402486                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 350387.096774                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 126261.287935                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst       522951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       855372                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1378325                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    174371000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     22964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    197599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.002455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000979                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    148631000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     21724000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    170579000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.002455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000979                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           62                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1351                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         1779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       119000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 110754.985755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110766.714083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        99000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90754.985755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90766.714083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1077                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1115                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data     77750000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      77869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.394604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          702                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 703                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data        99000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     63710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     63809000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.394604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.386689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          702                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            703                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         3829                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       201000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 114391.475927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 397888.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116457.321848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       181000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94391.475927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 377888.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96457.321848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data           31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       201000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    144934000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data      3581000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    148716000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.330896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.225000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.329974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data            9                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       181000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    119594000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      3401000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    123176000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.330896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.225000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.329974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data            9                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1277                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      1379414                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1379414                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1379414                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1379414                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         1636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         1636                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1636                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       524238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         5608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst       855434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1385364                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       132000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       160000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 135486.402486                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 113094.972067                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 370387.096774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 397888.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127344.341039                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst       112000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       140000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 115486.402486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93094.972067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 350387.096774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 377888.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107344.341039                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst       522951                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         3639                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst       855372                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data           69                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1382033                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       320000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    174371000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    222684000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     22964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data      3581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        424184000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.002455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.351106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000072                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.115385                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002404                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1287                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1969                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst           62                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data            9                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3331                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst       224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    148631000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    183304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     21724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data      3401000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    357564000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.002455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.351106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.115385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         1287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3331                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       524238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         5608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       855434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1385364                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       132000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       160000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 135486.402486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 113094.972067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 370387.096774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 397888.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127344.341039                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst       112000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       140000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92689.515749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 115486.402486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93094.972067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 350387.096774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 377888.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98262.029795                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst       522951                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         3639                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst       855372                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data           69                       # number of overall hits
system.l2.overall_hits::total                 1382033                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       320000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    174371000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    222684000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     22964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data      3581000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       424184000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.002455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.351106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000072                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.115385                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002404                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1287                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1969                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst           62                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data            9                       # number of overall misses
system.l2.overall_misses::total                  3331                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst       224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    503211381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    148631000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    183304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     21724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data      3401000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    860775381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.002455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.351106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.115385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         5429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8760                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             6497                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                6498                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   164                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           4890                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::4         2394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1702                       # Occupied blocks per task id
system.l2.tags.avg_refs                    308.779991                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 22164498                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     119.118905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.005610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.012517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2394.080785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   842.092587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   721.811488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    12.619739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data     1.878403                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.584492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.205589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.176224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.003081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.000459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998931                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2394                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1702                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.584473                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.415527                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      8986                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  22164498                       # Number of tag accesses
system.l2.tags.tagsinuse                  4091.620034                       # Cycle average of tags in use
system.l2.tags.total_refs                     2774697                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       808                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 614                       # number of writebacks
system.l2.writebacks::total                       614                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                   39944619.77                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                59728.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      5422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     40978.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         1.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      21.75                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       199269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         9600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           209179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       839657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       199269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data       304865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst         9600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data         1393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1355404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          95067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       839657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       199269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data       304865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         9600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data         1393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1450471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          95067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                95067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.376914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   251.700191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.279908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          218     12.84%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          770     45.35%     58.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          130      7.66%     65.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          177     10.42%     76.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           80      4.71%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      2.71%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           69      4.06%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      2.18%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          171     10.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1698                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 559872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  560256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   38464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                39296                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        82368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       347072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        82368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       126016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             560256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           39296                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         5423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         1969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     60625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     88500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61952.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     64143.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     41752.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst    299052.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data    326277.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       347008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        82368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       125696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 309.665057975238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 309.665057975238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 839501.972170870518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 199269.464807065728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 304091.086931683822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 9599.616797232382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1393.492760888572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst       121250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       177000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    335967496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     82552751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     82211261                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     18541251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      2936501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 12854745525.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        38464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 93054.349921559056                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 7892813752500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           34                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               18629                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                588                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         5423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         1969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                614                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    81.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.627938017250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     252.264706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    131.201242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    703.333591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            31     91.18%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      5.88%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      2.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    3317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8754                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8754                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 82.58                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     7224                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   43740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  374201198000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               522507510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    358482510                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.676471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.634874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.224017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               10     29.41%     29.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     50.00%     79.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5     14.71%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      5.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  614                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        614                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                69.54                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     427                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            106739910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  5783400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       700658820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            241.847215                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     19491250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      83200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 410832776750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    718152001                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     159639750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1536573249                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             10866240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  3073950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       275768640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                30116520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         196684800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      98635762200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            99967505940                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         335785252500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2051460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             99129270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  6340320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       857680710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            242.386739                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     43609001                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     109200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 410043111750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1153864002                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     119205000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1880843247                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             20895840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  3369960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       443098560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                32344200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         258148800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      98468364600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           100190518140                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         373945015499                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1085760                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        21857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       599552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       599552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  599552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            15578980                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45360502                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8754                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8754                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               8051                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          614                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3735                       # Transaction distribution
system.membus.trans_dist::ReadExReq               703                       # Transaction distribution
system.membus.trans_dist::ReadExResp              703                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8051                       # Transaction distribution
system.switch_cpus.Branches                  13546430                       # Number of branches fetched
system.switch_cpus.committedInsts            87000002                       # Number of instructions committed
system.switch_cpus.committedOps             158554863                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            22656830                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   309                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            12726280                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    51                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000020                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses           120922124                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   243                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999980                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                325730082                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       325723725.788792                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    103472981                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     78710829                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     11968612                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         558101                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                558101                       # number of float instructions
system.switch_cpus.num_fp_register_reads       220701                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       417712                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              224119                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        6356.211208                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     158042088                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            158042088                       # number of integer instructions
system.switch_cpus.num_int_register_reads    319791050                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    133152468                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            22656516                       # Number of load instructions
system.switch_cpus.num_mem_refs              35382609                       # number of memory refs
system.switch_cpus.num_store_insts           12726093                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        435622      0.27%      0.27% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         120956913     76.29%     76.56% # Class of executed instruction
system.switch_cpus.op_class::IntMult          1738165      1.10%     77.66% # Class of executed instruction
system.switch_cpus.op_class::IntDiv              4403      0.00%     77.66% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            8483      0.01%     77.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt             880      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd             9612      0.01%     77.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              392      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              378      0.00%     77.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           16914      0.01%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             78      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd          207      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          207      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus.op_class::MemRead         22282439     14.05%     91.74% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        12587283      7.94%     99.68% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead       374077      0.24%     99.91% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       138810      0.09%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          158554863                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 413349833000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     19547672                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        30232                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      1792162                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     21652539                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      9367133                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     19547672                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     10180539                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      21652539                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        185539                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      1300480                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       117686157                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       98403529                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      1792188                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         14998215                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     11616480                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     51662295                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    182665204                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples     79082311                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.309811                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.842386                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     29541258     37.36%     37.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     17674597     22.35%     59.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      5938208      7.51%     67.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      5489258      6.94%     74.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      4073108      5.15%     79.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2186310      2.76%     82.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      1451049      1.83%     83.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1112043      1.41%     85.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     11616480     14.69%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total     79082311                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           691106                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       111474                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       182173317                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            27255927                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       424765      0.23%      0.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    136964988     74.98%     75.21% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1981395      1.08%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd         7758      0.00%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd         4556      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        15516      0.01%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     26755557     14.65%     90.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     15855151      8.68%     99.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       500370      0.27%     99.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       155148      0.08%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    182665204                       # Class of committed instruction
system.switch_cpus_1.commit.refs             43266226                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           182665204                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.876117                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.876117                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles      9938857                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    257350379                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       35664656                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        36293485                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      1829601                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      2898648                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          32771721                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               32669                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses          17607693                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               12455                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          21652539                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        20549439                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            46916286                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       715391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            148377810                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles         3616                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles          298                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       3659202                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.247142                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     37875406                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      9552672                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.693585                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     86625261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.082491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.524923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       43968128     50.76%     50.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        2456726      2.84%     53.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        1803572      2.08%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2625634      3.03%     58.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4201123      4.85%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2761686      3.19%     66.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3053603      3.53%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1892044      2.18%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       23862745     27.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     86625261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          361246                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         663725                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                986424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      2110333                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       16420980                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.403819                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           50372079                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         17607251                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       5713349                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     36361193                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        42899                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       100321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     20973260                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    234327520                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     32764828                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      3968283                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    210602631                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents            9                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           64                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1829601                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           75                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      5996631                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        28074                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        47895                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads          483                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      9105257                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      4962955                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        47895                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      1703883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       406450                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       241996441                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           208185770                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.649130                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       157087038                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.376233                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            209097531                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      333540492                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     175694148                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.141400                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.141400                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       766691      0.36%      0.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    159708487     74.43%     74.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      2174579      1.01%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        15825      0.01%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           40      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd         4634      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        20404      0.01%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     33031324     15.39%     91.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     17706847      8.25%     99.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       809355      0.38%     99.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       332733      0.16%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    214570919                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1263511                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2474392                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       931267                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      3055644                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           4138388                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.019287                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       3367135     81.36%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     81.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       591525     14.29%     95.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       108584      2.62%     98.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead        34063      0.82%     99.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        37081      0.90%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    216679105                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    518077944                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    207254503                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    282978861                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        234198237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       214570919                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       129283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     51662283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       646854                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       129283                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     80734860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples     86625261                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.477002                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.428958                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     29664877     34.25%     34.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      9139282     10.55%     44.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     10186284     11.76%     56.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      8100479      9.35%     65.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4      8320964      9.61%     75.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      8103883      9.36%     84.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      6931182      8.00%     92.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4059211      4.69%     97.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2119099      2.45%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total     86625261                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.449113                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses          20549502                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 108                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      6314668                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      3652223                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     36361193                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     20973260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads      85659171                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles               87611685                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 413349833000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles       6021355                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    242696824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1614316                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       37375573                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents        21417                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        55052                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    651519791                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    249989563                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    327772010                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        37347913                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      1969991                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      1829601                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      4050806                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       85075138                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      1417816                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    406694561                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9446407                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          301793330                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         476273561                       # The number of ROB writes
system.switch_cpus_1.timesIdled                256832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4138772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4154812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    176582144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       468736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              177050880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 413349833000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5531560000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4139028000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17064000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     39296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1398296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000516                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022702                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1397575     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    721      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1398296                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1384084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2769448                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            712                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           12932                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           1383546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1379420                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7304                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             8042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1818                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1379676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3870                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
