
ubuntu-preinstalled/getopt:     file format elf32-littlearm


Disassembly of section .init:

000009ec <.init>:
 9ec:	push	{r3, lr}
 9f0:	bl	1238 <strspn@plt+0x664>
 9f4:	pop	{r3, pc}

Disassembly of section .plt:

000009f8 <strcmp@plt-0x14>:
 9f8:	push	{lr}		; (str lr, [sp, #-4]!)
 9fc:	ldr	lr, [pc, #4]	; a08 <strcmp@plt-0x4>
 a00:	add	lr, pc, lr
 a04:	ldr	pc, [lr, #8]!
 a08:	andeq	r2, r1, r4, lsl r5

00000a0c <strcmp@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #73728	; 0x12000
 a14:	ldr	pc, [ip, #1300]!	; 0x514

00000a18 <__cxa_finalize@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #73728	; 0x12000
 a20:	ldr	pc, [ip, #1292]!	; 0x50c

00000a24 <free@plt>:
 a24:			; <UNDEFINED> instruction: 0xe7fd4778
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #73728	; 0x12000
 a30:	ldr	pc, [ip, #1280]!	; 0x500

00000a34 <ferror@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #73728	; 0x12000
 a3c:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a40 <_exit@plt>:
 a40:	add	ip, pc, #0, 12
 a44:	add	ip, ip, #73728	; 0x12000
 a48:	ldr	pc, [ip, #1264]!	; 0x4f0

00000a4c <dcgettext@plt>:
 a4c:	add	ip, pc, #0, 12
 a50:	add	ip, ip, #73728	; 0x12000
 a54:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a58 <strdup@plt>:
 a58:	add	ip, pc, #0, 12
 a5c:	add	ip, ip, #73728	; 0x12000
 a60:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a64 <__stack_chk_fail@plt>:
 a64:	add	ip, pc, #0, 12
 a68:	add	ip, ip, #73728	; 0x12000
 a6c:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a70 <realloc@plt>:
 a70:	add	ip, pc, #0, 12
 a74:	add	ip, ip, #73728	; 0x12000
 a78:	ldr	pc, [ip, #1232]!	; 0x4d0

00000a7c <textdomain@plt>:
 a7c:	add	ip, pc, #0, 12
 a80:	add	ip, ip, #73728	; 0x12000
 a84:	ldr	pc, [ip, #1224]!	; 0x4c8

00000a88 <err@plt>:
 a88:	add	ip, pc, #0, 12
 a8c:	add	ip, ip, #73728	; 0x12000
 a90:	ldr	pc, [ip, #1216]!	; 0x4c0

00000a94 <strcpy@plt>:
 a94:	add	ip, pc, #0, 12
 a98:	add	ip, ip, #73728	; 0x12000
 a9c:	ldr	pc, [ip, #1208]!	; 0x4b8

00000aa0 <__fpending@plt>:
 aa0:	add	ip, pc, #0, 12
 aa4:	add	ip, ip, #73728	; 0x12000
 aa8:	ldr	pc, [ip, #1200]!	; 0x4b0

00000aac <getenv@plt>:
 aac:	add	ip, pc, #0, 12
 ab0:	add	ip, ip, #73728	; 0x12000
 ab4:	ldr	pc, [ip, #1192]!	; 0x4a8

00000ab8 <puts@plt>:
 ab8:	add	ip, pc, #0, 12
 abc:	add	ip, ip, #73728	; 0x12000
 ac0:	ldr	pc, [ip, #1184]!	; 0x4a0

00000ac4 <malloc@plt>:
 ac4:	add	ip, pc, #0, 12
 ac8:	add	ip, ip, #73728	; 0x12000
 acc:	ldr	pc, [ip, #1176]!	; 0x498

00000ad0 <__libc_start_main@plt>:
 ad0:	add	ip, pc, #0, 12
 ad4:	add	ip, ip, #73728	; 0x12000
 ad8:	ldr	pc, [ip, #1168]!	; 0x490

00000adc <__gmon_start__@plt>:
 adc:	add	ip, pc, #0, 12
 ae0:	add	ip, ip, #73728	; 0x12000
 ae4:	ldr	pc, [ip, #1160]!	; 0x488

00000ae8 <getopt_long@plt>:
 ae8:	add	ip, pc, #0, 12
 aec:	add	ip, ip, #73728	; 0x12000
 af0:	ldr	pc, [ip, #1152]!	; 0x480

00000af4 <__ctype_b_loc@plt>:
 af4:	add	ip, pc, #0, 12
 af8:	add	ip, ip, #73728	; 0x12000
 afc:	ldr	pc, [ip, #1144]!	; 0x478

00000b00 <exit@plt>:
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #73728	; 0x12000
 b08:	ldr	pc, [ip, #1136]!	; 0x470

00000b0c <strlen@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #73728	; 0x12000
 b14:	ldr	pc, [ip, #1128]!	; 0x468

00000b18 <strchr@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #73728	; 0x12000
 b20:	ldr	pc, [ip, #1120]!	; 0x460

00000b24 <warnx@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #73728	; 0x12000
 b2c:	ldr	pc, [ip, #1112]!	; 0x458

00000b30 <__errno_location@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #73728	; 0x12000
 b38:	ldr	pc, [ip, #1104]!	; 0x450

00000b3c <__cxa_atexit@plt>:
 b3c:			; <UNDEFINED> instruction: 0xe7fd4778
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #73728	; 0x12000
 b48:	ldr	pc, [ip, #1092]!	; 0x444

00000b4c <putchar@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #73728	; 0x12000
 b54:	ldr	pc, [ip, #1084]!	; 0x43c

00000b58 <__printf_chk@plt>:
 b58:			; <UNDEFINED> instruction: 0xe7fd4778
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #73728	; 0x12000
 b64:	ldr	pc, [ip, #1072]!	; 0x430

00000b68 <__fprintf_chk@plt>:
 b68:	add	ip, pc, #0, 12
 b6c:	add	ip, ip, #73728	; 0x12000
 b70:	ldr	pc, [ip, #1064]!	; 0x428

00000b74 <fclose@plt>:
 b74:	add	ip, pc, #0, 12
 b78:	add	ip, ip, #73728	; 0x12000
 b7c:	ldr	pc, [ip, #1056]!	; 0x420

00000b80 <strtok@plt>:
 b80:	add	ip, pc, #0, 12
 b84:	add	ip, ip, #73728	; 0x12000
 b88:	ldr	pc, [ip, #1048]!	; 0x418

00000b8c <setlocale@plt>:
 b8c:	add	ip, pc, #0, 12
 b90:	add	ip, ip, #73728	; 0x12000
 b94:	ldr	pc, [ip, #1040]!	; 0x410

00000b98 <warn@plt>:
 b98:	add	ip, pc, #0, 12
 b9c:	add	ip, ip, #73728	; 0x12000
 ba0:	ldr	pc, [ip, #1032]!	; 0x408

00000ba4 <fputc@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #73728	; 0x12000
 bac:	ldr	pc, [ip, #1024]!	; 0x400

00000bb0 <bindtextdomain@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #73728	; 0x12000
 bb8:	ldr	pc, [ip, #1016]!	; 0x3f8

00000bbc <fputs@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #73728	; 0x12000
 bc4:	ldr	pc, [ip, #1008]!	; 0x3f0

00000bc8 <abort@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #73728	; 0x12000
 bd0:	ldr	pc, [ip, #1000]!	; 0x3e8

00000bd4 <strspn@plt>:
 bd4:	add	ip, pc, #0, 12
 bd8:	add	ip, ip, #73728	; 0x12000
 bdc:	ldr	pc, [ip, #992]!	; 0x3e0

Disassembly of section .text:

00000be0 <.text>:
     be0:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
     be4:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
     be8:	push	{r1, r3, r4, r5, r6, sl, lr}
     bec:			; <UNDEFINED> instruction: 0x460e4ff0
     bf0:			; <UNDEFINED> instruction: 0xf8dfb08d
     bf4:	ldmpl	r3, {r3, r5, r8, sl, ip}^
     bf8:			; <UNDEFINED> instruction: 0xf8dfad04
     bfc:	ldrbtmi	r4, [r9], #-1316	; 0xfffffadc
     c00:	andcs	r4, r6, r7, lsl #12
     c04:	movwls	r6, #47131	; 0xb81b
     c08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     c0c:	movwcs	r2, #520	; 0x208
     c10:			; <UNDEFINED> instruction: 0x61ab447c
     c14:	stmib	r5, {r2, r8, r9, ip, pc}^
     c18:	stmib	r5, {r0, r8, r9, ip, sp}^
     c1c:	cmnvs	fp, r3, lsl #6
     c20:	eorcs	pc, r8, sp, lsl #17
     c24:	svc	0x00b2f7ff
     c28:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     c2c:			; <UNDEFINED> instruction: 0xf8df4620
     c30:	ldrbtmi	r8, [r9], #-1272	; 0xfffffb08
     c34:	svc	0x00bcf7ff
     c38:			; <UNDEFINED> instruction: 0xf7ff4620
     c3c:			; <UNDEFINED> instruction: 0xf8dfef20
     c40:	ldrbtmi	r0, [r8], #1260	; 0x4ec
     c44:			; <UNDEFINED> instruction: 0xf0004478
     c48:			; <UNDEFINED> instruction: 0xf8dffdc1
     c4c:	ldrbtmi	r0, [r8], #-1252	; 0xfffffb1c
     c50:	svc	0x002cf7ff
     c54:			; <UNDEFINED> instruction: 0xf89db128
     c58:			; <UNDEFINED> instruction: 0xf0433028
     c5c:			; <UNDEFINED> instruction: 0xf88d0301
     c60:	svccs	0x00013028
     c64:			; <UNDEFINED> instruction: 0xf89dd119
     c68:			; <UNDEFINED> instruction: 0xf0100028
     c6c:			; <UNDEFINED> instruction: 0xf0000001
     c70:			; <UNDEFINED> instruction: 0xf8df8234
     c74:	ldrbtmi	r0, [r8], #-1216	; 0xfffffb40
     c78:	svc	0x001ef7ff
     c7c:			; <UNDEFINED> instruction: 0xf8df2000
     c80:			; <UNDEFINED> instruction: 0xf8df24b8
     c84:	ldrbtmi	r3, [sl], #-1172	; 0xfffffb6c
     c88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     c8c:	subsmi	r9, sl, fp, lsl #22
     c90:	andshi	pc, sl, #64	; 0x40
     c94:	pop	{r0, r2, r3, ip, sp, pc}
     c98:	andcs	r8, r0, #240, 30	; 0x3c0
     c9c:	ldrmi	r4, [r1], -r8, lsr #12
     ca0:	stc2l	0, cr15, [sl], {0}
     ca4:			; <UNDEFINED> instruction: 0xf8df6874
     ca8:			; <UNDEFINED> instruction: 0xf8df2494
     cac:			; <UNDEFINED> instruction: 0xf9943494
     cb0:			; <UNDEFINED> instruction: 0xf8581000
     cb4:	ldrbtmi	r2, [fp], #-2
     cb8:	andsvs	r2, sl, sp, lsr #18
     cbc:			; <UNDEFINED> instruction: 0xf89dd159
     cc0:	ldrbeq	r3, [sl, r8, lsr #32]
     cc4:			; <UNDEFINED> instruction: 0xf8dfd455
     cc8:			; <UNDEFINED> instruction: 0xf8dfa47c
     ccc:	ldrbtmi	r9, [sl], #1148	; 0x47c
     cd0:	andcs	r4, r0, #-117440512	; 0xf9000000
     cd4:			; <UNDEFINED> instruction: 0xf8df9200
     cd8:			; <UNDEFINED> instruction: 0x46532474
     cdc:			; <UNDEFINED> instruction: 0x46384631
     ce0:			; <UNDEFINED> instruction: 0xf7ff447a
     ce4:	mcrrne	15, 0, lr, r3, cr2
     ce8:	bichi	pc, fp, r0
     cec:	teqeq	sl, #160, 2	; 0x28	; <UNPREDICTABLE>
     cf0:	vpadd.i8	d2, d0, d27
     cf4:	ldm	pc, {r1, r2, r3, r4, r5, r7, r8, pc}^	; <UNPREDICTABLE>
     cf8:	tsteq	fp, r3, lsl r0	; <UNPREDICTABLE>
     cfc:			; <UNDEFINED> instruction: 0x01bc01bc
     d00:			; <UNDEFINED> instruction: 0x01bc01bc
     d04:			; <UNDEFINED> instruction: 0x01bc010b
     d08:			; <UNDEFINED> instruction: 0x01bc01bc
     d0c:			; <UNDEFINED> instruction: 0x01bc01bc
     d10:			; <UNDEFINED> instruction: 0x01bc01bc
     d14:			; <UNDEFINED> instruction: 0x01bc01bc
     d18:			; <UNDEFINED> instruction: 0x01bc01bc
     d1c:			; <UNDEFINED> instruction: 0x01bc01bc
     d20:			; <UNDEFINED> instruction: 0x01bc01bc
     d24:			; <UNDEFINED> instruction: 0x01bc01bc
     d28:	ldrsheq	r0, [ip, lr]!
     d2c:	ldrhteq	r0, [r9], #28
     d30:	strhteq	r0, [r6], #28
     d34:			; <UNDEFINED> instruction: 0x01bc01bc
     d38:			; <UNDEFINED> instruction: 0x01bc01bc
     d3c:			; <UNDEFINED> instruction: 0x01bc01bc
     d40:			; <UNDEFINED> instruction: 0x01bc01bc
     d44:			; <UNDEFINED> instruction: 0x01bc01bc
     d48:	ldrsbeq	r0, [ip, pc]!
     d4c:			; <UNDEFINED> instruction: 0x01bc01bc
     d50:			; <UNDEFINED> instruction: 0x01bc01bc
     d54:			; <UNDEFINED> instruction: 0x010e01bc
     d58:			; <UNDEFINED> instruction: 0x01bc01bc
     d5c:	strhteq	r0, [r8], ip
     d60:			; <UNDEFINED> instruction: 0x009d01bc
     d64:			; <UNDEFINED> instruction: 0x01bc0092
     d68:			; <UNDEFINED> instruction: 0x01bc008b
     d6c:			; <UNDEFINED> instruction: 0x01bc006a
     d70:			; <UNDEFINED> instruction: 0xf89d0063
     d74:	strtmi	r3, [r0], -r8, lsr #32
     d78:	biceq	pc, r3, #-1140850687	; 0xbc000001
     d7c:	eorcc	pc, r8, sp, lsl #17
     d80:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     d84:	stmdbeq	r1, {r8, ip, sp, lr, pc}
     d88:			; <UNDEFINED> instruction: 0xf7ff4648
     d8c:	pkhbtmi	lr, r0, ip, lsl #29
     d90:			; <UNDEFINED> instruction: 0xf0002800
     d94:	stmibmi	lr!, {r0, r3, r5, r7, r8, pc}^
     d98:			; <UNDEFINED> instruction: 0xf8cd4620
     d9c:	ldrbtmi	r8, [r9], #-20	; 0xffffffec
     da0:	svc	0x0018f7ff
     da4:	strbmi	r4, [r0], -r1, lsl #12
     da8:			; <UNDEFINED> instruction: 0xf7ff4421
     dac:	ldmdavs	r3!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     db0:	mrcne	6, 3, r4, cr10, cr1, {1}
     db4:			; <UNDEFINED> instruction: 0xf8414628
     db8:			; <UNDEFINED> instruction: 0xf0003f04
     dbc:			; <UNDEFINED> instruction: 0xe75efb51
     dc0:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
     dc4:	biceq	pc, r3, #-1140850687	; 0xbc000001
     dc8:	eorcc	pc, r8, sp, lsl #17
     dcc:	blmi	ff87abd8 <strspn@plt+0xff87a004>
     dd0:			; <UNDEFINED> instruction: 0xf85849e1
     dd4:	ldrbtmi	r3, [r9], #-3
     dd8:			; <UNDEFINED> instruction: 0x4620681c
     ddc:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
     de0:	ldmibmi	lr, {r5, r7, r8, ip, sp, pc}^
     de4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     de8:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
     dec:	ldmibmi	ip, {r4, r5, r6, r8, ip, sp, pc}^
     df0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     df4:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     df8:	ldmibmi	sl, {r3, r4, r5, r8, ip, sp, pc}^
     dfc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     e00:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     e04:			; <UNDEFINED> instruction: 0xf0402800
     e08:	andcs	r8, r1, ip, ror r1
     e0c:	strb	r9, [r0, -r4]!
     e10:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
     e14:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
     e18:	eorcc	pc, r8, sp, lsl #17
     e1c:	stmdals	r5, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
     e20:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     e24:			; <UNDEFINED> instruction: 0xf8584bcb
     e28:	ldmdavs	r8, {r0, r1, ip, sp}
     e2c:	blx	fe43ce34 <strspn@plt+0xfe43c260>
     e30:	strb	r9, [lr, -r5]
     e34:			; <UNDEFINED> instruction: 0xf7ff9806
     e38:	blmi	ff1bc620 <strspn@plt+0xff1bba4c>
     e3c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     e40:			; <UNDEFINED> instruction: 0xf0006818
     e44:	andls	pc, r6, r5, lsl #21
     e48:	blmi	ff0bab5c <strspn@plt+0xff0b9f88>
     e4c:			; <UNDEFINED> instruction: 0xf85849c6
     e50:	ldrbtmi	r3, [r9], #-3
     e54:			; <UNDEFINED> instruction: 0xf7ff6818
     e58:			; <UNDEFINED> instruction: 0x4604ee94
     e5c:	subsle	r2, r1, r0, lsl #16
     e60:	bleq	3cfa4 <strspn@plt+0x3c3d0>
     e64:	stmdacc	r2, {r2, r3, r4, sp, lr, pc}
     e68:	blcs	e966fc <strspn@plt+0xe95b28>
     e6c:			; <UNDEFINED> instruction: 0xf804bf0c
     e70:			; <UNDEFINED> instruction: 0xf881b000
     e74:			; <UNDEFINED> instruction: 0xf994b000
     e78:	svclt	0x000c0000
     e7c:	andcs	r2, r1, #536870912	; 0x20000000
     e80:			; <UNDEFINED> instruction: 0xf0002800
     e84:	strtmi	r8, [r1], -r3, lsr #2
     e88:			; <UNDEFINED> instruction: 0xf0004628
     e8c:	blls	27fde8 <strspn@plt+0x27f214>
     e90:	movwls	r3, #37633	; 0x9301
     e94:	andcs	r4, r0, r9, asr #12
     e98:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     e9c:	orrlt	r4, r8, #4, 12	; 0x400000
     ea0:			; <UNDEFINED> instruction: 0xf7ff4620
     ea4:	stmdacs	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
     ea8:	mcrne	0, 2, sp, cr3, cr4, {7}
     eac:	strbtpl	r1, [r3], r1, ror #17
     eb0:	sbcsle	r2, r8, sl, lsr fp
     eb4:	strb	r2, [r6, r0, lsl #4]!
     eb8:	blmi	feb53970 <strspn@plt+0xfeb52d9c>
     ebc:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
     ec0:	andsvs	r4, sl, fp, ror r4
     ec4:	stmibmi	fp!, {r0, r2, r8, r9, sl, sp, lr, pc}
     ec8:	andcs	r2, r0, r5, lsl #4
     ecc:			; <UNDEFINED> instruction: 0xf7ff4479
     ed0:	bmi	fea7c5d0 <strspn@plt+0xfea7b9fc>
     ed4:			; <UNDEFINED> instruction: 0xf8584ba9
     ed8:	ldrbtmi	r2, [fp], #-2
     edc:			; <UNDEFINED> instruction: 0x46016812
     ee0:			; <UNDEFINED> instruction: 0xf7ff2001
     ee4:	andcs	lr, r0, ip, lsr lr
     ee8:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     eec:			; <UNDEFINED> instruction: 0xf7ff9807
     ef0:	mulcs	r4, ip, sp
     ef4:			; <UNDEFINED> instruction: 0xf89de6c3
     ef8:			; <UNDEFINED> instruction: 0xf0433028
     efc:			; <UNDEFINED> instruction: 0xf88d0304
     f00:	strbt	r3, [r6], r8, lsr #32
     f04:	strtmi	r2, [r8], -r0, lsl #4
     f08:			; <UNDEFINED> instruction: 0xf0004611
     f0c:	usat	pc, #0, r5, lsl #23	; <UNPREDICTABLE>
     f10:			; <UNDEFINED> instruction: 0xf0002000
     f14:	ldmibmi	sl, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
     f18:	andcs	r2, r0, r5, lsl #4
     f1c:			; <UNDEFINED> instruction: 0xf7ff4479
     f20:	blmi	fe63c580 <strspn@plt+0xfe63b9ac>
     f24:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     f28:			; <UNDEFINED> instruction: 0xf7ff6821
     f2c:	ldmibmi	r6, {r3, r6, r9, sl, fp, sp, lr, pc}
     f30:	andcs	r2, r0, r5, lsl #4
     f34:			; <UNDEFINED> instruction: 0xf7ff4479
     f38:	blmi	fe3fc568 <strspn@plt+0xfe3fb994>
     f3c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     f40:			; <UNDEFINED> instruction: 0x4601681a
     f44:			; <UNDEFINED> instruction: 0xf7ff2001
     f48:	stmdavs	r1!, {r1, r3, r9, sl, fp, sp, lr, pc}
     f4c:			; <UNDEFINED> instruction: 0xf7ff200a
     f50:	stmibmi	lr, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
     f54:	andcs	r2, r0, r5, lsl #4
     f58:			; <UNDEFINED> instruction: 0xf7ff4479
     f5c:	stmdavs	r1!, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     f60:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     f64:	andcs	r4, r5, #2260992	; 0x228000
     f68:	ldrbtmi	r2, [r9], #-0
     f6c:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     f70:			; <UNDEFINED> instruction: 0xf7ff6821
     f74:	stmibmi	r7, {r2, r5, r9, sl, fp, sp, lr, pc}
     f78:	andcs	r2, r0, r5, lsl #4
     f7c:			; <UNDEFINED> instruction: 0xf7ff4479
     f80:	stmdavs	r1!, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
     f84:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     f88:	andcs	r4, r5, #2146304	; 0x20c000
     f8c:	ldrbtmi	r2, [r9], #-0
     f90:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     f94:			; <UNDEFINED> instruction: 0xf7ff6821
     f98:	stmibmi	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
     f9c:	andcs	r2, r0, r5, lsl #4
     fa0:			; <UNDEFINED> instruction: 0xf7ff4479
     fa4:	stmdavs	r1!, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
     fa8:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     fac:	andcs	r4, r5, #124, 18	; 0x1f0000
     fb0:	ldrbtmi	r2, [r9], #-0
     fb4:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     fb8:			; <UNDEFINED> instruction: 0xf7ff6821
     fbc:	ldmdbmi	r9!, {r9, sl, fp, sp, lr, pc}^
     fc0:	andcs	r2, r0, r5, lsl #4
     fc4:			; <UNDEFINED> instruction: 0xf7ff4479
     fc8:	stmdavs	r1!, {r1, r6, r8, sl, fp, sp, lr, pc}
     fcc:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
     fd0:	andcs	r4, r5, #1916928	; 0x1d4000
     fd4:	ldrbtmi	r2, [r9], #-0
     fd8:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
     fdc:			; <UNDEFINED> instruction: 0xf7ff6821
     fe0:	ldmdbmi	r2!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
     fe4:	andcs	r2, r0, r5, lsl #4
     fe8:			; <UNDEFINED> instruction: 0xf7ff4479
     fec:	stmdavs	r1!, {r4, r5, r8, sl, fp, sp, lr, pc}
     ff0:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
     ff4:	andcs	r4, r5, #1802240	; 0x1b8000
     ff8:	ldrbtmi	r2, [r9], #-0
     ffc:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1000:			; <UNDEFINED> instruction: 0xf7ff6821
    1004:	stmdbmi	fp!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    1008:	andcs	r2, r0, r5, lsl #4
    100c:			; <UNDEFINED> instruction: 0xf7ff4479
    1010:	stmdavs	r1!, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    1014:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    1018:	andcs	r6, sl, r1, lsr #16
    101c:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    1020:	andcs	r4, r5, #1654784	; 0x194000
    1024:	ldrbtmi	r2, [r9], #-0
    1028:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    102c:	andcs	r4, r5, #1622016	; 0x18c000
    1030:			; <UNDEFINED> instruction: 0x46034479
    1034:	movwls	r2, #12288	; 0x3000
    1038:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    103c:	bmi	18535c4 <strspn@plt+0x18529f0>
    1040:	tstls	r0, r9, ror r4
    1044:	ldrbtmi	r4, [sl], #-2400	; 0xfffff6a0
    1048:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    104c:	andcs	r9, r1, r1
    1050:	stc	7, cr15, [r4, #1020]	; 0x3fc
    1054:	andcs	r4, r5, #1523712	; 0x174000
    1058:	ldrbtmi	r2, [r9], #-0
    105c:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    1060:	ldrbtmi	r4, [sl], #-2651	; 0xfffff5a5
    1064:	andcs	r4, r1, r1, lsl #12
    1068:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    106c:			; <UNDEFINED> instruction: 0xf7ff2000
    1070:	ldmdbmi	r8, {r3, r6, r8, sl, fp, sp, lr, pc}^
    1074:	andcs	r2, r0, r5, lsl #4
    1078:			; <UNDEFINED> instruction: 0xf7ff4479
    107c:			; <UNDEFINED> instruction: 0xf000ece8
    1080:	blmi	157f584 <strspn@plt+0x157e9b0>
    1084:			; <UNDEFINED> instruction: 0xf8589805
    1088:	cmnlt	r8, r3
    108c:	stmdals	r6, {r1, r5, fp, sp, lr}
    1090:	orrmi	pc, r0, #-2147483648	; 0x80000000
    1094:	bl	18fca0 <strspn@plt+0x18f0cc>
    1098:	orrslt	r0, r8, r3, lsl #3
    109c:			; <UNDEFINED> instruction: 0xf8461aba
    10a0:	andcc	r0, r1, #35	; 0x23
    10a4:			; <UNDEFINED> instruction: 0xf0004628
    10a8:	strb	pc, [r8, #2523]!	; 0x9db	; <UNPREDICTABLE>
    10ac:	addsmi	r6, pc, #2293760	; 0x230000
    10b0:			; <UNDEFINED> instruction: 0xf856dd20
    10b4:			; <UNDEFINED> instruction: 0xf0000023
    10b8:	stmdavs	r3!, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    10bc:	eorvs	r3, r3, r1, lsl #6
    10c0:	strb	r9, [r3, r5]!
    10c4:			; <UNDEFINED> instruction: 0xe7e96830
    10c8:	stcl	7, cr15, [ip], {255}	; 0xff
    10cc:	andcs	r4, r5, #1097728	; 0x10c000
    10d0:			; <UNDEFINED> instruction: 0xf7ff4479
    10d4:			; <UNDEFINED> instruction: 0xf000ecbc
    10d8:	stmdbmi	r1, {r0, r1, r4, r8, fp, ip, sp, lr, pc}^
    10dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    10e0:	ldc	7, cr15, [r4], #1020	; 0x3fc
    10e4:			; <UNDEFINED> instruction: 0xf90cf000
    10e8:			; <UNDEFINED> instruction: 0x464a493e
    10ec:	ldrbtmi	r2, [r9], #-3
    10f0:	stcl	7, cr15, [sl], {255}	; 0xff
    10f4:	andcs	r4, r5, #60, 18	; 0xf0000
    10f8:			; <UNDEFINED> instruction: 0xf7ff4479
    10fc:			; <UNDEFINED> instruction: 0xf000eca8
    1100:	ldmdbmi	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    1104:	andcs	r2, r0, r5, lsl #4
    1108:			; <UNDEFINED> instruction: 0xf7ff4479
    110c:			; <UNDEFINED> instruction: 0xf000eca0
    1110:	svclt	0x0000f8f7
    1114:	andeq	r2, r1, r0, lsr r3
    1118:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    111c:	andeq	r0, r0, r2, asr #25
    1120:	andeq	r0, r0, ip, ror #24
    1124:	andeq	r0, r0, r6, lsr ip
    1128:	ldrdeq	r2, [r1], -r6
    112c:	andeq	r0, r0, r5, ror sl
    1130:	andeq	r0, r0, sl, lsr ip
    1134:	andeq	r0, r0, r2, ror #23
    1138:	muleq	r1, r2, r2
    113c:	andeq	r0, r0, r0, asr #1
    1140:	andeq	r2, r1, r2, asr r3
    1144:	andeq	r2, r1, sl, lsl #1
    1148:	andeq	r0, r0, ip, ror #23
    114c:	andeq	r1, r0, r4, lsr r0
    1150:	andeq	r0, r0, sl, lsl fp
    1154:	andeq	r0, r0, r0, ror #1
    1158:	andeq	r0, r0, lr, lsl fp
    115c:	andeq	r0, r0, r6, lsl fp
    1160:	andeq	r0, r0, lr, lsl #22
    1164:	andeq	r0, r0, sl, lsl #22
    1168:	andeq	r0, r0, sl, ror #20
    116c:	andeq	r0, r0, r8, asr #1
    1170:	andeq	r2, r1, r8, asr #2
    1174:	andeq	r0, r0, ip, ror #20
    1178:	ldrdeq	r0, [r0], -r8
    117c:	andeq	r0, r0, sl, ror #20
    1180:	andeq	r0, r0, r8, lsr sl
    1184:	andeq	r0, r0, ip, asr #1
    1188:	andeq	r0, r0, ip, lsr #20
    118c:	muleq	r0, ip, sl
    1190:	andeq	r0, r0, r2, lsr #21
    1194:	muleq	r0, ip, sl
    1198:	ldrdeq	r0, [r0], -r6
    119c:	andeq	r0, r0, r8, lsl #22
    11a0:	andeq	r0, r0, r2, asr #22
    11a4:	andeq	r0, r0, r4, ror fp
    11a8:	andeq	r0, r0, sl, lsr #23
    11ac:	andeq	r0, r0, ip, asr #23
    11b0:	andeq	r0, r0, r6, lsl #24
    11b4:	andeq	r0, r0, r0, lsr ip
    11b8:	andeq	r0, r0, lr, asr #24
    11bc:	andeq	r0, r0, r8, asr ip
    11c0:	andeq	r0, r0, r8, ror ip
    11c4:	andeq	r0, r0, r2, asr ip
    11c8:	andeq	r0, r0, sl, asr ip
    11cc:	andeq	r0, r0, lr, ror #24
    11d0:	andeq	r0, r0, r2, lsl #25
    11d4:	andeq	r0, r0, r8, ror ip
    11d8:	strheq	r0, [r0], -r4
    11dc:	strdeq	r0, [r0], -r4
    11e0:			; <UNDEFINED> instruction: 0x000007be
    11e4:	andeq	r0, r0, lr, lsr r7
    11e8:	andeq	r0, r0, r4, lsr #15
    11ec:	andeq	r0, r0, r4, lsl #16
    11f0:	bleq	3d334 <strspn@plt+0x3c760>
    11f4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    11f8:	strbtmi	fp, [sl], -r2, lsl #24
    11fc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1200:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1204:	ldrmi	sl, [sl], #776	; 0x308
    1208:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    120c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1210:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1214:			; <UNDEFINED> instruction: 0xf85a4b06
    1218:	stmdami	r6, {r0, r1, ip, sp}
    121c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1220:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1224:	ldcl	7, cr15, [r0], {255}	; 0xff
    1228:	strdeq	r1, [r1], -r4
    122c:	andeq	r0, r0, r4, lsr #1
    1230:	andeq	r0, r0, r4, asr #1
    1234:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1238:	ldr	r3, [pc, #20]	; 1254 <strspn@plt+0x680>
    123c:	ldr	r2, [pc, #20]	; 1258 <strspn@plt+0x684>
    1240:	add	r3, pc, r3
    1244:	ldr	r2, [r3, r2]
    1248:	cmp	r2, #0
    124c:	bxeq	lr
    1250:	b	adc <__gmon_start__@plt>
    1254:	ldrdeq	r1, [r1], -r4
    1258:	strheq	r0, [r0], -ip
    125c:	blmi	1d327c <strspn@plt+0x1d26a8>
    1260:	bmi	1d2448 <strspn@plt+0x1d1874>
    1264:	addmi	r4, r3, #2063597568	; 0x7b000000
    1268:	andle	r4, r3, sl, ror r4
    126c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1270:	ldrmi	fp, [r8, -r3, lsl #2]
    1274:	svclt	0x00004770
    1278:	andeq	r1, r1, r4, lsr #27
    127c:	andeq	r1, r1, r0, lsr #27
    1280:			; <UNDEFINED> instruction: 0x00011cb0
    1284:	andeq	r0, r0, ip, lsr #1
    1288:	stmdbmi	r9, {r3, fp, lr}
    128c:	bmi	252474 <strspn@plt+0x2518a0>
    1290:	bne	25247c <strspn@plt+0x2518a8>
    1294:	svceq	0x00cb447a
    1298:			; <UNDEFINED> instruction: 0x01a1eb03
    129c:	andle	r1, r3, r9, asr #32
    12a0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    12a4:	ldrmi	fp, [r8, -r3, lsl #2]
    12a8:	svclt	0x00004770
    12ac:	andeq	r1, r1, r8, ror sp
    12b0:	andeq	r1, r1, r4, ror sp
    12b4:	andeq	r1, r1, r4, lsl #25
    12b8:	ldrdeq	r0, [r0], -ip
    12bc:	blmi	2ae6e4 <strspn@plt+0x2adb10>
    12c0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    12c4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    12c8:	blmi	26f87c <strspn@plt+0x26eca8>
    12cc:	ldrdlt	r5, [r3, -r3]!
    12d0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    12d4:			; <UNDEFINED> instruction: 0xf7ff6818
    12d8:			; <UNDEFINED> instruction: 0xf7ffeba0
    12dc:	blmi	1c11e0 <strspn@plt+0x1c060c>
    12e0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    12e4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    12e8:	andeq	r1, r1, r2, asr #26
    12ec:	andeq	r1, r1, r4, asr ip
    12f0:	andeq	r0, r0, r8, lsr #1
    12f4:	andeq	r1, r1, lr, lsr #26
    12f8:	andeq	r1, r1, r2, lsr #26
    12fc:	svclt	0x0000e7c4
    1300:	strlt	r4, [r8, #-3086]	; 0xfffff3f2
    1304:			; <UNDEFINED> instruction: 0xb120447c
    1308:	stmdami	sp, {r0, r9, sl, lr}
    130c:			; <UNDEFINED> instruction: 0xf7ff4478
    1310:	blmi	33c340 <strspn@plt+0x33b76c>
    1314:	stmdbmi	ip, {r0, r2, r9, sp}
    1318:	stmiapl	r3!, {sp}^
    131c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1320:	bl	fe53f324 <strspn@plt+0xfe53e750>
    1324:	tstcs	r1, r9, lsl #22
    1328:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    132c:	strtmi	r4, [r8], -r2, lsl #12
    1330:	ldc	7, cr15, [sl], {255}	; 0xff
    1334:			; <UNDEFINED> instruction: 0xf7ff2002
    1338:	svclt	0x0000ebe4
    133c:	andeq	r1, r1, r4, lsl ip
    1340:	ldrdeq	r0, [r0], -r8
    1344:	strheq	r0, [r0], -r8
    1348:	andeq	r0, r0, ip, asr #9
    134c:	ldrdeq	r0, [r0], -r8
    1350:	tstlt	r0, r8, lsl #10
    1354:	bl	fe03f358 <strspn@plt+0xfe03e784>
    1358:	stfltd	f3, [r8, #-0]
    135c:	andcs	r4, r3, r2, lsl #18
    1360:			; <UNDEFINED> instruction: 0xf7ff4479
    1364:	svclt	0x0000eb92
    1368:			; <UNDEFINED> instruction: 0x000004b0
    136c:	svcmi	0x00f8e92d
    1370:	cfmadd32vc	mvax0, mvfx4, mvfx3, mvfx14
    1374:	ldrble	r0, [lr, #-1818]	; 0xfffff8e6
    1378:	strmi	r4, [r8], -r7, lsl #12
    137c:	bl	ff1bf380 <strspn@plt+0xff1be7ac>
    1380:	stclne	0, cr0, [r4], {128}	; 0x80
    1384:			; <UNDEFINED> instruction: 0xf7ff4620
    1388:	pkhbtmi	lr, r0, lr, lsl #23
    138c:	subsle	r2, sl, r0, lsl #16
    1390:	mulpl	r0, r6, r9
    1394:			; <UNDEFINED> instruction: 0x23274604
    1398:	blcc	7f3b0 <strspn@plt+0x7e7dc>
    139c:	ldmdavs	pc!, {r0, r2, r3, r4, r5, r6, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
    13a0:			; <UNDEFINED> instruction: 0xf04f469a
    13a4:			; <UNDEFINED> instruction: 0xf04f095c
    13a8:	and	r0, sp, lr, ror #22
    13ac:	svclt	0x00012d27
    13b0:			; <UNDEFINED> instruction: 0xf8847025
    13b4:	adcvc	r9, r5, r1
    13b8:	svclt	0x000c70e5
    13bc:			; <UNDEFINED> instruction: 0xf8043404
    13c0:			; <UNDEFINED> instruction: 0xf9165b01
    13c4:	bicslt	r5, r5, r1, lsl #30
    13c8:	mvnle	r2, r1, lsl #30
    13cc:	andle	r2, sl, r1, lsr #26
    13d0:	eorle	r2, r3, ip, asr sp
    13d4:	eorle	r2, r7, sl, lsl #26
    13d8:	bl	fe33f3dc <strspn@plt+0xfe33e808>
    13dc:			; <UNDEFINED> instruction: 0xf8336803
    13e0:	ldreq	r3, [fp], #21
    13e4:	adcvc	sp, r5, r2, ror #11
    13e8:			; <UNDEFINED> instruction: 0xf9163404
    13ec:			; <UNDEFINED> instruction: 0xf8045f01
    13f0:			; <UNDEFINED> instruction: 0xf804ac04
    13f4:			; <UNDEFINED> instruction: 0xf8049c03
    13f8:	stccs	12, cr10, [r0, #-4]
    13fc:	ldmdbmi	r5, {r2, r5, r6, r7, r8, ip, lr, pc}
    1400:	eorcs	r2, r7, #0, 6
    1404:	eorvc	r7, r2, r3, rrx
    1408:			; <UNDEFINED> instruction: 0x46424479
    140c:			; <UNDEFINED> instruction: 0xf7ff2001
    1410:	strbmi	lr, [r0], -r6, lsr #23
    1414:	svcmi	0x00f8e8bd
    1418:	bllt	13f41c <strspn@plt+0x13e848>
    141c:			; <UNDEFINED> instruction: 0xf8034623
    1420:	rsbvc	r5, r5, r2, lsl #22
    1424:	bfi	r4, ip, #12, #1
    1428:			; <UNDEFINED> instruction: 0xf8034623
    142c:			; <UNDEFINED> instruction: 0xf8849b02
    1430:	ldrmi	fp, [ip], -r1
    1434:	strmi	lr, [sl], -r5, asr #15
    1438:	pop	{r0, r1, r2, r8, fp, lr}
    143c:	ldrbtmi	r4, [r9], #-4088	; 0xfffff008
    1440:			; <UNDEFINED> instruction: 0xf7ff2001
    1444:	stmdbmi	r5, {r0, r3, r7, r8, r9, fp, ip, sp, pc}
    1448:	andcs	r4, r3, r2, lsr #12
    144c:			; <UNDEFINED> instruction: 0xf7ff4479
    1450:	svclt	0x0000eb1c
    1454:	andeq	r0, r0, r0, lsr #8
    1458:	andeq	r0, r0, sl, ror #7
    145c:	andeq	r0, r0, r0, ror #7
    1460:	svcmi	0x00f0e92d
    1464:	stmdbmi	r6!, {r0, r1, r2, r3, r9, sl, lr}^
    1468:	bmi	1992cc8 <strspn@plt+0x19920f4>
    146c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    1470:			; <UNDEFINED> instruction: 0xf8df7e03
    1474:	umulllt	fp, r9, r4, r1
    1478:	ldreq	r5, [r8, sl, lsl #17]
    147c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    1480:			; <UNDEFINED> instruction: 0xf04f9207
    1484:	strle	r0, [r4, #-512]	; 0xfffffe00
    1488:	andcs	r4, r0, #96, 22	; 0x18000
    148c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1490:	ldmdbmi	pc, {r1, r3, r4, sp, lr}^	; <UNPREDICTABLE>
    1494:			; <UNDEFINED> instruction: 0xf8df2000
    1498:			; <UNDEFINED> instruction: 0xf10d817c
    149c:	stmiavs	r3!, {r3, r4, r8, fp}^
    14a0:			; <UNDEFINED> instruction: 0xf85b4682
    14a4:	ldrbtmi	r1, [r8], #1
    14a8:	ldclmi	8, cr6, [fp, #-392]	; 0xfffffe78
    14ac:	andvs	r9, r8, r5, lsl #2
    14b0:	ldmdbmi	sl, {r0, r2, r3, r4, r5, r6, sl, lr}^
    14b4:	ldrbtmi	r9, [r9], #-1282	; 0xfffffafe
    14b8:			; <UNDEFINED> instruction: 0xf8cd9104
    14bc:	ldrtmi	r9, [r9], -r0
    14c0:	ldrdpl	pc, [r0], -r8
    14c4:			; <UNDEFINED> instruction: 0x47a84630
    14c8:	strmi	r1, [r5], -r2, asr #24
    14cc:	ldccs	0, cr13, [sl, #-252]!	; 0xffffff04
    14d0:	ldccs	15, cr11, [pc, #-96]!	; 1478 <strspn@plt+0x8a4>
    14d4:	mcrvc	0, 1, sp, cr3, cr9, {0}
    14d8:	ldrtle	r0, [r5], #-1881	; 0xfffff8a7
    14dc:	stfcsd	f3, [r1, #-852]	; 0xfffffcac
    14e0:	stmdbmi	pc, {r0, r2, r3, r4, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    14e4:	andcs	r4, r1, sl, lsr #12
    14e8:			; <UNDEFINED> instruction: 0xf7ff4479
    14ec:	stmdavs	r2!, {r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    14f0:	ldrmi	r4, [r0], -r9, lsr #12
    14f4:			; <UNDEFINED> instruction: 0xf7ff9203
    14f8:	bls	fc140 <strspn@plt+0xfb56c>
    14fc:			; <UNDEFINED> instruction: 0xf990b118
    1500:	blcs	e8d50c <strspn@plt+0xe8c938>
    1504:	stmiavs	r3!, {r4, r5, r6, ip, lr, pc}^
    1508:	stmiavs	r3!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    150c:	beq	7d650 <strspn@plt+0x7ca7c>
    1510:	ldrb	r6, [r2, r2, ror #16]
    1514:	andcs	r9, r1, r6, lsl #22
    1518:	stmdbls	r2, {r1, r5, r6, r7, fp, sp, lr}
    151c:	ldmpl	r2, {r0, r1, r3, r4, r8}^
    1520:	bl	73f524 <strspn@plt+0x73e950>
    1524:	stmiavs	r3!, {r1, r2, r9, fp, ip, pc}^
    1528:	andne	lr, r2, #3072	; 0xc00
    152c:	bcs	1b67c <strspn@plt+0x1aaa8>
    1530:	blmi	f358f0 <strspn@plt+0xf34d1c>
    1534:			; <UNDEFINED> instruction: 0xf85b4620
    1538:	ldmdavs	r9, {r0, r1, ip, sp}
    153c:	stmdbcs	r0, {r2, r8, r9, fp, ip, pc}
    1540:	ldrmi	fp, [r9], -r8, lsl #30
    1544:			; <UNDEFINED> instruction: 0xff12f7ff
    1548:	stmdavs	r2!, {r0, r1, r5, r6, r7, fp, sp, lr}^
    154c:	mcrvc	7, 1, lr, cr3, cr5, {5}
    1550:	ldrle	r0, [r2, #-1883]!	; 0xfffff8a5
    1554:	movwcs	r6, #2402	; 0x962
    1558:	addsmi	r9, sl, #402653184	; 0x18000000
    155c:	stmiavs	r2!, {r1, r3, r8, sl, fp, ip, lr, pc}^
    1560:	ldmpl	r0, {r0, r1, r3, r4, r8}^
    1564:	b	183f568 <strspn@plt+0x183e994>
    1568:	stmdbvs	r2!, {r1, r2, r8, r9, fp, ip, pc}^
    156c:	movwls	r3, #25345	; 0x6301
    1570:	blle	ffd11fc4 <strspn@plt+0xffd113f0>
    1574:			; <UNDEFINED> instruction: 0xf7ff68e0
    1578:	stmdavs	r0!, {r3, r4, r6, r9, fp, sp, lr, pc}^
    157c:	b	153f580 <strspn@plt+0x153e9ac>
    1580:			; <UNDEFINED> instruction: 0xf7ff68a0
    1584:	bmi	a3bed4 <strspn@plt+0xa3b300>
    1588:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    158c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1590:	subsmi	r9, sl, r7, lsl #22
    1594:			; <UNDEFINED> instruction: 0x4650d131
    1598:	pop	{r0, r3, ip, sp, pc}
    159c:	blmi	865564 <strspn@plt+0x864990>
    15a0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    15a4:			; <UNDEFINED> instruction: 0xb1296819
    15a8:			; <UNDEFINED> instruction: 0xf7ff4620
    15ac:	stmiavs	r3!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    15b0:	str	r6, [r2, r2, ror #16]
    15b4:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
    15b8:	ldmdbmi	sp, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    15bc:	ldrbtmi	r2, [r9], #-1
    15c0:	b	ff33f5c4 <strspn@plt+0xff33e9f0>
    15c4:	stmdavs	fp!, {r0, r2, r8, sl, fp, ip, pc}
    15c8:	sfmle	f4, 4, [r9, #-632]	; 0xfffffd88
    15cc:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    15d0:	movwcc	r4, #5664	; 0x1620
    15d4:			; <UNDEFINED> instruction: 0xf7ff602b
    15d8:	stmdavs	fp!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    15dc:	blle	ffd520b0 <strspn@plt+0xffd514dc>
    15e0:			; <UNDEFINED> instruction: 0xf7ff200a
    15e4:			; <UNDEFINED> instruction: 0xe7b5eab4
    15e8:			; <UNDEFINED> instruction: 0xf85b4b0e
    15ec:	ldmdavs	r9, {r0, r1, ip, sp}
    15f0:	bicsle	r2, r9, r0, lsl #18
    15f4:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
    15f8:			; <UNDEFINED> instruction: 0xf7ffe7d6
    15fc:	svclt	0x0000ea34
    1600:	andeq	r1, r1, sl, lsr #21
    1604:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1608:	muleq	r1, ip, sl
    160c:	ldrdeq	r0, [r0], -r4
    1610:	strheq	r0, [r0], -r4
    1614:	andeq	r1, r1, r2, ror #22
    1618:	muleq	r0, r8, r3
    161c:	andeq	r0, r0, sl, lsl #8
    1620:	andeq	r0, r0, r8, ror #6
    1624:	andeq	r0, r0, r0, ror #1
    1628:	andeq	r1, r1, lr, lsl #19
    162c:	andeq	r0, r0, sl, lsl #6
    1630:	muleq	r0, sl, r2
    1634:	andeq	r0, r0, sl, asr #5
    1638:	mvnsmi	lr, sp, lsr #18
    163c:	stmdbvs	r6, {r0, r2, r3, r9, sl, lr}^
    1640:	stmdbvs	r1, {r2, r9, sl, lr}
    1644:	stmiavs	r0, {r4, r7, r9, sl, lr}^
    1648:			; <UNDEFINED> instruction: 0xd01742b1
    164c:	stmibne	r7, {r1, r2, r4, r5, r8}
    1650:	stmdbvs	r1!, {r0, r2, r4, r5, r6, r8, ip, sp, pc}^
    1654:	blmi	592efc <strspn@plt+0x592328>
    1658:	andhi	pc, r4, r7, asr #17
    165c:	rscsvs	r4, r9, fp, ror r4
    1660:	adcsvs	r3, fp, r4, lsl #6
    1664:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1668:	ldrhtvs	fp, [r8], -r8
    166c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1670:	stmib	r7, {r0, r2, r7, r8, ip, lr}^
    1674:	rscsvs	r5, sp, r1, lsl #10
    1678:	ldrhhi	lr, [r0, #141]!	; 0x8d
    167c:			; <UNDEFINED> instruction: 0x61213108
    1680:	ldrtmi	r0, [r9], -pc, lsl #2
    1684:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1688:	svclt	0x00181e3b
    168c:	stmdacs	r0, {r0, r8, r9, sp}
    1690:	movwcs	fp, #3864	; 0xf18
    1694:	rscvs	fp, r0, r3, lsr r9
    1698:	stmdbmi	r6, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    169c:	ldrbtmi	r2, [r9], #-3
    16a0:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16a4:	ldrtmi	r4, [sl], -r4, lsl #18
    16a8:	ldrbtmi	r2, [r9], #-3
    16ac:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16b0:	andeq	r1, r1, ip, lsr #19
    16b4:	andeq	r0, r0, r2, ror r1
    16b8:	andeq	r0, r0, r2, lsl #3
    16bc:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    16c0:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    16c4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    16c8:			; <UNDEFINED> instruction: 0xf7ff4620
    16cc:	strmi	lr, [r7], -sl, ror #19
    16d0:			; <UNDEFINED> instruction: 0xf7ff4620
    16d4:			; <UNDEFINED> instruction: 0x4606e9b0
    16d8:			; <UNDEFINED> instruction: 0xf7ff4620
    16dc:	strmi	lr, [r4], -ip, asr #20
    16e0:			; <UNDEFINED> instruction: 0xb128bb66
    16e4:	b	93f6e8 <strspn@plt+0x93eb14>
    16e8:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    16ec:	tstle	r7, r9, lsl #22
    16f0:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    16f4:			; <UNDEFINED> instruction: 0x4620681c
    16f8:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16fc:	strtmi	r4, [r0], -r6, lsl #12
    1700:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1704:	strtmi	r4, [r0], -r5, lsl #12
    1708:	b	d3f70c <strspn@plt+0xd3eb38>
    170c:	bllt	f52f24 <strspn@plt+0xf52350>
    1710:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1714:	b	33f718 <strspn@plt+0x33eb44>
    1718:	blcs	25b72c <strspn@plt+0x25ab58>
    171c:	ldfltp	f5, [r8, #44]!	; 0x2c
    1720:	rscle	r2, r5, r0, lsr #22
    1724:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1728:	andcs	r2, r0, r5, lsl #4
    172c:			; <UNDEFINED> instruction: 0xf7ff4479
    1730:			; <UNDEFINED> instruction: 0xf7ffe98e
    1734:	andcs	lr, r3, r2, lsr sl
    1738:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    173c:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1740:	stccs	8, cr6, [r0], {3}
    1744:	blcs	835efc <strspn@plt+0x835328>
    1748:	andvs	fp, r4, r8, lsl pc
    174c:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1750:	andcs	r2, r0, r5, lsl #4
    1754:			; <UNDEFINED> instruction: 0xf7ff4479
    1758:			; <UNDEFINED> instruction: 0xf7ffe97a
    175c:	strb	lr, [sl, r4, ror #19]!
    1760:	mvnle	r2, r0, lsl #16
    1764:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1768:	blcs	81b77c <strspn@plt+0x81aba8>
    176c:	andvs	fp, r4, r8, lsl pc
    1770:	svclt	0x0000e7e1
    1774:	andeq	r1, r1, r6, asr r8
    1778:	andeq	r0, r0, ip, asr #1
    177c:	strheq	r0, [r0], -r8
    1780:	andeq	r0, r0, r0, lsr r1
    1784:	andeq	r0, r0, r8, lsl #2
    1788:	mvnsmi	lr, #737280	; 0xb4000
    178c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1790:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1794:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1798:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    179c:	blne	1d92998 <strspn@plt+0x1d91dc4>
    17a0:	strhle	r1, [sl], -r6
    17a4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    17a8:	svccc	0x0004f855
    17ac:	strbmi	r3, [sl], -r1, lsl #8
    17b0:	ldrtmi	r4, [r8], -r1, asr #12
    17b4:	adcmi	r4, r6, #152, 14	; 0x2600000
    17b8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    17bc:	svclt	0x000083f8
    17c0:			; <UNDEFINED> instruction: 0x000115be
    17c4:			; <UNDEFINED> instruction: 0x000115b4
    17c8:	svclt	0x00004770
    17cc:	tstcs	r0, r2, lsl #22
    17d0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    17d4:	ldmiblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17d8:	andeq	r1, r1, r0, lsr r8

Disassembly of section .fini:

000017dc <.fini>:
    17dc:	push	{r3, lr}
    17e0:	pop	{r3, pc}
