{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 23:57:18 2019 " "Info: Processing started: Sun Oct 20 23:57:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_8_bit -c reg_8_bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg_8_bit -c reg_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Info: Found entity 1: reg_8_bit" {  } { { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_8_bit " "Info: Elaborating entity \"reg_8_bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Info: Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 23:57:19 2019 " "Info: Processing ended: Sun Oct 20 23:57:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 23:57:20 2019 " "Info: Processing started: Sun Oct 20 23:57:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reg_8_bit -c reg_8_bit " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off reg_8_bit -c reg_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "reg_8_bit EPF10K10LC84-3 " "Info: Automatically selected device EPF10K10LC84-3 for design reg_8_bit" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Sun Oct 20 2019 23:57:20 " "Info: Started fitting attempt 1 on Sun Oct 20 2019 at 23:57:20" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 23:57:20 2019 " "Info: Processing ended: Sun Oct 20 23:57:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 23:57:21 2019 " "Info: Processing started: Sun Oct 20 23:57:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reg_8_bit -c reg_8_bit " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off reg_8_bit -c reg_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 23:57:21 2019 " "Info: Processing ended: Sun Oct 20 23:57:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 23:57:22 2019 " "Info: Processing started: Sun Oct 20 23:57:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_8_bit -c reg_8_bit " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_8_bit -c reg_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 2 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "c " "Info: No valid register-to-register data paths exist for clock \"c\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "q\[6\]~reg0 d\[6\] c 4.100 ns register " "Info: tsu for register \"q\[6\]~reg0\" (data pin = \"d\[6\]\", clock pin = \"c\") is 4.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.700 ns + Longest pin register " "Info: + Longest pin to register delay is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns d\[6\] 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'd\[6\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.900 ns) 6.700 ns q\[6\]~reg0 2 REG LC3_A23 1 " "Info: 2: + IC(2.700 ns) + CELL(0.900 ns) = 6.700 ns; Loc. = LC3_A23; Fanout = 1; REG Node = 'q\[6\]~reg0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { d[6] q[6]~reg0 } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 59.70 % ) " "Info: Total cell delay = 4.000 ns ( 59.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 40.30 % ) " "Info: Total interconnect delay = 2.700 ns ( 40.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { d[6] q[6]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { d[6] {} d[6]~out {} q[6]~reg0 {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 3.100ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 3.900 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns q\[6\]~reg0 2 REG LC3_A23 1 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC3_A23; Fanout = 1; REG Node = 'q\[6\]~reg0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c q[6]~reg0 } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c q[6]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} q[6]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { d[6] q[6]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { d[6] {} d[6]~out {} q[6]~reg0 {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 3.100ns 0.900ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c q[6]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} q[6]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c q\[7\] q\[7\]~reg0 10.900 ns register " "Info: tco from clock \"c\" to destination pin \"q\[7\]\" through register \"q\[7\]~reg0\" is 10.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 3.900 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns q\[7\]~reg0 2 REG LC7_B15 1 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC7_B15; Fanout = 1; REG Node = 'q\[7\]~reg0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c q[7]~reg0 } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c q[7]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} q[7]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.100 ns + Longest register pin " "Info: + Longest register to pin delay is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[7\]~reg0 1 REG LC7_B15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B15; Fanout = 1; REG Node = 'q\[7\]~reg0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7]~reg0 } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(3.900 ns) 6.100 ns q\[7\] 2 PIN PIN_64 0 " "Info: 2: + IC(2.200 ns) + CELL(3.900 ns) = 6.100 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'q\[7\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { q[7]~reg0 q[7] } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 63.93 % ) " "Info: Total cell delay = 3.900 ns ( 63.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 36.07 % ) " "Info: Total interconnect delay = 2.200 ns ( 36.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { q[7]~reg0 q[7] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { q[7]~reg0 {} q[7] {} } { 0.000ns 2.200ns } { 0.000ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c q[7]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} q[7]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { q[7]~reg0 q[7] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { q[7]~reg0 {} q[7] {} } { 0.000ns 2.200ns } { 0.000ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "q\[4\]~reg0 d\[4\] c 0.900 ns register " "Info: th for register \"q\[4\]~reg0\" (data pin = \"d\[4\]\", clock pin = \"c\") is 0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 3.900 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns q\[4\]~reg0 2 REG LC1_A6 1 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC1_A6; Fanout = 1; REG Node = 'q\[4\]~reg0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c q[4]~reg0 } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c q[4]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} q[4]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.400 ns + " "Info: + Micro hold delay of destination is 1.400 ns" {  } { { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns d\[4\] 1 PIN PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_1; Fanout = 1; PIN Node = 'd\[4\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.900 ns) 4.400 ns q\[4\]~reg0 2 REG LC1_A6 1 " "Info: 2: + IC(1.600 ns) + CELL(0.900 ns) = 4.400 ns; Loc. = LC1_A6; Fanout = 1; REG Node = 'q\[4\]~reg0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { d[4] q[4]~reg0 } "NODE_NAME" } } { "reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 63.64 % ) " "Info: Total cell delay = 2.800 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 36.36 % ) " "Info: Total interconnect delay = 1.600 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { d[4] q[4]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { d[4] {} d[4]~out {} q[4]~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.900ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c q[4]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} q[4]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { d[4] q[4]~reg0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { d[4] {} d[4]~out {} q[4]~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.900ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 23:57:22 2019 " "Info: Processing ended: Sun Oct 20 23:57:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2 s " "Info: Quartus II Full Compilation was successful. 0 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
