{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 17:00:00 2019 " "Info: Processing started: Fri Nov 08 17:00:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-adderdo " "Info: Found design unit 1: ALU-adderdo" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b1 ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"b1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 ALU.vhd(23) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(23): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 ALU.vhd(24) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(24): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 ALU.vhd(26) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(26): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b1 ALU.vhd(26) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(26): signal \"b1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 ALU.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(28): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ALU.vhd(17) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(17): signal or variable \"c1\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"c1\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU.vhd(17) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(17): signal or variable \"c\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"c\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cin ALU.vhd(17) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(17): signal or variable \"cin\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"cin\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c\[0\]\$latch " "Warning: LATCH primitive \"c\[0\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c\[1\]\$latch " "Warning: LATCH primitive \"c\[1\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c\[2\]\$latch " "Warning: LATCH primitive \"c\[2\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c\[3\]\$latch " "Warning: LATCH primitive \"c\[3\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c\[4\]\$latch " "Warning: LATCH primitive \"c\[4\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c\[5\]\$latch " "Warning: LATCH primitive \"c\[5\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c\[6\]\$latch " "Warning: LATCH primitive \"c\[6\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c\[7\]\$latch " "Warning: LATCH primitive \"c\[7\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cin\$latch " "Warning: LATCH primitive \"cin\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "75 " "Info: Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "47 " "Info: Implemented 47 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 17:00:00 2019 " "Info: Processing ended: Fri Nov 08 17:00:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
