verilog xil_defaultlib --include "/opt-ictp/Xilinx/arg2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f0b6/hdl/verilog" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/66be/hdl/verilog" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/ec67/hdl" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/7698" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/ee60/hdl" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_edgeDetector_0_0/sim/bd_Lab4_ADC_DAC_edgeDetector_0_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_pmod_adc_ad7476a_0_0/sim/bd_Lab4_ADC_DAC_pmod_adc_ad7476a_0_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_util_vector_logic_0_0/sim/bd_Lab4_ADC_DAC_util_vector_logic_0_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_xlconcat_0_0/sim/bd_Lab4_ADC_DAC_xlconcat_0_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_xlconstant_2_0/sim/bd_Lab4_ADC_DAC_xlconstant_2_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_pmod_dac_ad7303_0_0/sim/bd_Lab4_ADC_DAC_pmod_dac_ad7303_0_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_util_vector_logic_0_1/sim/bd_Lab4_ADC_DAC_util_vector_logic_0_1.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_util_vector_logic_1_0/sim/bd_Lab4_ADC_DAC_util_vector_logic_1_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/sim/bd_f406.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_0/sim/bd_f406_one_0.v" \

sv xil_defaultlib --include "/opt-ictp/Xilinx/arg2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f0b6/hdl/verilog" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/66be/hdl/verilog" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/ec67/hdl" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/7698" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/ee60/hdl" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_2/sim/bd_f406_arsw_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_3/sim/bd_f406_rsw_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_4/sim/bd_f406_awsw_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_5/sim/bd_f406_wsw_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_6/sim/bd_f406_bsw_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_7/sim/bd_f406_s00mmu_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_8/sim/bd_f406_s00tr_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_9/sim/bd_f406_s00sic_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_10/sim/bd_f406_s00a2s_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_11/sim/bd_f406_sarn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_12/sim/bd_f406_srn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_13/sim/bd_f406_sawn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_14/sim/bd_f406_swn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_15/sim/bd_f406_sbn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_16/sim/bd_f406_m00s2a_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_17/sim/bd_f406_m00arn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_18/sim/bd_f406_m00rn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_19/sim/bd_f406_m00awn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_20/sim/bd_f406_m00wn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_21/sim/bd_f406_m00bn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_22/sim/bd_f406_m00e_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_23/sim/bd_f406_m01s2a_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_24/sim/bd_f406_m01arn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_25/sim/bd_f406_m01rn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_26/sim/bd_f406_m01awn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_27/sim/bd_f406_m01wn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_28/sim/bd_f406_m01bn_0.sv" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/bd_0/ip/ip_29/sim/bd_f406_m01e_0.sv" \

verilog xil_defaultlib --include "/opt-ictp/Xilinx/arg2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f0b6/hdl/verilog" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/66be/hdl/verilog" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/ec67/hdl" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/7698" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/ee60/hdl" --include "../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_axi_smc_0/sim/bd_Lab4_ADC_DAC_axi_smc_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_clk_wiz_0_0/bd_Lab4_ADC_DAC_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_clk_wiz_0_0/bd_Lab4_ADC_DAC_clk_wiz_0_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_processing_system7_0_0/sim/bd_Lab4_ADC_DAC_processing_system7_0_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_util_vector_logic_0_2/sim/bd_Lab4_ADC_DAC_util_vector_logic_0_2.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_xlconstant_0_0/sim/bd_Lab4_ADC_DAC_xlconstant_0_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_xlconstant_1_0/sim/bd_Lab4_ADC_DAC_xlconstant_1_0.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_xlconstant_2_1/sim/bd_Lab4_ADC_DAC_xlconstant_2_1.v" \
"../../../bd/bd_Lab4_ADC_DAC/sim/bd_Lab4_ADC_DAC.v" \
"../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog/fir_Block_for_end_proc.v" \
"../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog/fir_fifo_w32_d2_S.v" \
"../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog/fir_flow_control_loop_pipe.v" \
"../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog/fir_hls_deadlock_idx0_monitor.v" \
"../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog/fir_Loop_Shift_Accum_Loop_proc2.v" \
"../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog/fir_mul_32s_32s_32_1_1.v" \
"../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog/fir_mux_1818_32_1_1.v" \
"../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog/fir_regslice_both.v" \
"../../../../Lab4.gen/sources_1/bd/bd_Lab4_ADC_DAC/ipshared/f195/hdl/verilog/fir.v" \
"../../../bd/bd_Lab4_ADC_DAC/ip/bd_Lab4_ADC_DAC_fir_1_0/sim/bd_Lab4_ADC_DAC_fir_1_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
