|Uni_Projektas
CLK => ADC_Manager:ADC_Manager1.CLK
CLK => wizard_ram:wizard_ram_1.clock
CLK => Clock_divider:clock_divider1.CLK
CLK => Correlation_function:corr_long.CLK
CLK => big_ram_wizard:ram1.clock
CLK => big_ram_wizard:ram2.clock
CLK => corr_func_rom_1:ram3.clock
CLK => UART_Controller:UART_Controller_1.CLK
ADC_IN[0] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[0]
ADC_IN[1] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[1]
ADC_IN[2] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[2]
ADC_IN[3] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[3]
ADC_IN[4] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[4]
ADC_IN[5] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[5]
ADC_IN[6] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[6]
ADC_IN[7] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[7]
DATA_OUT[0] <= ADC_Manager:ADC_Manager1.DATA_OUT[0]
DATA_OUT[1] <= ADC_Manager:ADC_Manager1.DATA_OUT[1]
DATA_OUT[2] <= ADC_Manager:ADC_Manager1.DATA_OUT[2]
DATA_OUT[3] <= ADC_Manager:ADC_Manager1.DATA_OUT[3]
DATA_OUT[4] <= ADC_Manager:ADC_Manager1.DATA_OUT[4]
DATA_OUT[5] <= ADC_Manager:ADC_Manager1.DATA_OUT[5]
SYNC <= Clock_divider:clock_divider1.CLK_OUT
UART_TX <= UART_Controller:UART_Controller_1.TX
UART_RX_RX => ~NO_FANOUT~
SPI_SCLK <= SPI_SCLK.DB_MAX_OUTPUT_PORT_TYPE
SPI_MOSI <= SPI_MOSI.DB_MAX_OUTPUT_PORT_TYPE
SPI_CS <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|ADC_ram_shifter:adc_ram_shifter_1
CLK => temp_shift[0].CLK
CLK => temp_shift[1].CLK
CLK => temp_shift[2].CLK
CLK => temp_shift[3].CLK
CLK => temp_shift[4].CLK
CLK => temp_shift[5].CLK
CLK => temp_shift[6].CLK
CLK => temp_shift[7].CLK
CLK => temp_shift[8].CLK
CLK => temp_shift[9].CLK
CLK => temp_shift[10].CLK
CLK => temp_shift[11].CLK
CLK => temp_shift[12].CLK
CLK => temp_shift[13].CLK
CLK => temp_shift[14].CLK
CLK => temp_shift[15].CLK
CLK => data[0]~reg0.CLK
CLK => data[1]~reg0.CLK
CLK => data[2]~reg0.CLK
CLK => data[3]~reg0.CLK
CLK => data[4]~reg0.CLK
CLK => data[5]~reg0.CLK
CLK => data[6]~reg0.CLK
CLK => data[7]~reg0.CLK
CLK => data[8]~reg0.CLK
CLK => data[9]~reg0.CLK
CLK => data[10]~reg0.CLK
CLK => data[11]~reg0.CLK
CLK => data[12]~reg0.CLK
CLK => data[13]~reg0.CLK
CLK => data[14]~reg0.CLK
CLK => data[15]~reg0.CLK
CLK => data[16]~reg0.CLK
CLK => data[17]~reg0.CLK
CLK => data[18]~reg0.CLK
CLK => data[19]~reg0.CLK
CLK => data[20]~reg0.CLK
CLK => data[21]~reg0.CLK
CLK => data[22]~reg0.CLK
CLK => data[23]~reg0.CLK
CLK => data[24]~reg0.CLK
CLK => data[25]~reg0.CLK
CLK => data[26]~reg0.CLK
CLK => data[27]~reg0.CLK
CLK => data[28]~reg0.CLK
CLK => data[29]~reg0.CLK
CLK => data[30]~reg0.CLK
CLK => data[31]~reg0.CLK
CLK => data[32]~reg0.CLK
CLK => data[33]~reg0.CLK
CLK => data[34]~reg0.CLK
CLK => data[35]~reg0.CLK
CLK => data[36]~reg0.CLK
CLK => data[37]~reg0.CLK
CLK => data[38]~reg0.CLK
CLK => data[39]~reg0.CLK
CLK => data[40]~reg0.CLK
CLK => data[41]~reg0.CLK
CLK => data[42]~reg0.CLK
CLK => data[43]~reg0.CLK
CLK => data[44]~reg0.CLK
CLK => data[45]~reg0.CLK
CLK => data[46]~reg0.CLK
CLK => data[47]~reg0.CLK
CLK => data[48]~reg0.CLK
CLK => data[49]~reg0.CLK
CLK => data[50]~reg0.CLK
CLK => data[51]~reg0.CLK
CLK => data[52]~reg0.CLK
CLK => data[53]~reg0.CLK
CLK => data[54]~reg0.CLK
CLK => data[55]~reg0.CLK
CLK => data[56]~reg0.CLK
CLK => data[57]~reg0.CLK
CLK => data[58]~reg0.CLK
CLK => data[59]~reg0.CLK
CLK => data[60]~reg0.CLK
CLK => data[61]~reg0.CLK
CLK => data[62]~reg0.CLK
CLK => data[63]~reg0.CLK
CLK => data[64]~reg0.CLK
CLK => data[65]~reg0.CLK
CLK => data[66]~reg0.CLK
CLK => data[67]~reg0.CLK
CLK => data[68]~reg0.CLK
CLK => data[69]~reg0.CLK
CLK => data[70]~reg0.CLK
CLK => data[71]~reg0.CLK
CLK => data[72]~reg0.CLK
CLK => data[73]~reg0.CLK
CLK => data[74]~reg0.CLK
CLK => data[75]~reg0.CLK
CLK => data[76]~reg0.CLK
CLK => data[77]~reg0.CLK
CLK => data[78]~reg0.CLK
CLK => data[79]~reg0.CLK
CLK => data[80]~reg0.CLK
CLK => data[81]~reg0.CLK
CLK => data[82]~reg0.CLK
CLK => data[83]~reg0.CLK
CLK => data[84]~reg0.CLK
CLK => data[85]~reg0.CLK
CLK => data[86]~reg0.CLK
CLK => data[87]~reg0.CLK
CLK => data[88]~reg0.CLK
CLK => data[89]~reg0.CLK
CLK => data[90]~reg0.CLK
CLK => data[91]~reg0.CLK
CLK => data[92]~reg0.CLK
CLK => data[93]~reg0.CLK
CLK => data[94]~reg0.CLK
CLK => data[95]~reg0.CLK
CLK => data[96]~reg0.CLK
CLK => data[97]~reg0.CLK
CLK => data[98]~reg0.CLK
CLK => data[99]~reg0.CLK
CLK => data[100]~reg0.CLK
CLK => data[101]~reg0.CLK
CLK => data[102]~reg0.CLK
CLK => data[103]~reg0.CLK
CLK => data[104]~reg0.CLK
CLK => data[105]~reg0.CLK
CLK => data[106]~reg0.CLK
CLK => data[107]~reg0.CLK
CLK => data[108]~reg0.CLK
CLK => data[109]~reg0.CLK
CLK => data[110]~reg0.CLK
CLK => data[111]~reg0.CLK
CLK => data[112]~reg0.CLK
CLK => data[113]~reg0.CLK
CLK => data[114]~reg0.CLK
CLK => data[115]~reg0.CLK
CLK => data[116]~reg0.CLK
CLK => data[117]~reg0.CLK
CLK => data[118]~reg0.CLK
CLK => data[119]~reg0.CLK
CLK => data[120]~reg0.CLK
CLK => data[121]~reg0.CLK
CLK => data[122]~reg0.CLK
CLK => data[123]~reg0.CLK
CLK => data[124]~reg0.CLK
CLK => data[125]~reg0.CLK
CLK => data[126]~reg0.CLK
CLK => data[127]~reg0.CLK
CLK => data[128]~reg0.CLK
CLK => data[129]~reg0.CLK
CLK => data[130]~reg0.CLK
CLK => data[131]~reg0.CLK
CLK => data[132]~reg0.CLK
CLK => data[133]~reg0.CLK
CLK => data[134]~reg0.CLK
CLK => data[135]~reg0.CLK
CLK => data[136]~reg0.CLK
CLK => data[137]~reg0.CLK
CLK => data[138]~reg0.CLK
CLK => data[139]~reg0.CLK
CLK => data[140]~reg0.CLK
CLK => data[141]~reg0.CLK
CLK => data[142]~reg0.CLK
CLK => data[143]~reg0.CLK
CLK => data[144]~reg0.CLK
CLK => data[145]~reg0.CLK
CLK => data[146]~reg0.CLK
CLK => data[147]~reg0.CLK
CLK => data[148]~reg0.CLK
CLK => data[149]~reg0.CLK
CLK => data[150]~reg0.CLK
CLK => data[151]~reg0.CLK
CLK => data[152]~reg0.CLK
CLK => data[153]~reg0.CLK
CLK => data[154]~reg0.CLK
CLK => data[155]~reg0.CLK
CLK => data[156]~reg0.CLK
CLK => data[157]~reg0.CLK
CLK => data[158]~reg0.CLK
CLK => data[159]~reg0.CLK
CLK => data[160]~reg0.CLK
CLK => data[161]~reg0.CLK
CLK => data[162]~reg0.CLK
CLK => data[163]~reg0.CLK
CLK => data[164]~reg0.CLK
CLK => data[165]~reg0.CLK
CLK => data[166]~reg0.CLK
CLK => data[167]~reg0.CLK
CLK => data[168]~reg0.CLK
CLK => data[169]~reg0.CLK
CLK => data[170]~reg0.CLK
CLK => data[171]~reg0.CLK
CLK => data[172]~reg0.CLK
CLK => data[173]~reg0.CLK
CLK => data[174]~reg0.CLK
CLK => data[175]~reg0.CLK
CLK => data[176]~reg0.CLK
CLK => data[177]~reg0.CLK
CLK => data[178]~reg0.CLK
CLK => data[179]~reg0.CLK
CLK => data[180]~reg0.CLK
CLK => data[181]~reg0.CLK
CLK => data[182]~reg0.CLK
CLK => data[183]~reg0.CLK
CLK => data[184]~reg0.CLK
CLK => data[185]~reg0.CLK
CLK => data[186]~reg0.CLK
CLK => data[187]~reg0.CLK
CLK => data[188]~reg0.CLK
CLK => data[189]~reg0.CLK
CLK => data[190]~reg0.CLK
CLK => data[191]~reg0.CLK
CLK => data[192]~reg0.CLK
CLK => data[193]~reg0.CLK
CLK => data[194]~reg0.CLK
CLK => data[195]~reg0.CLK
CLK => data[196]~reg0.CLK
CLK => data[197]~reg0.CLK
CLK => data[198]~reg0.CLK
CLK => data[199]~reg0.CLK
CLK => data[200]~reg0.CLK
CLK => data[201]~reg0.CLK
CLK => data[202]~reg0.CLK
CLK => data[203]~reg0.CLK
CLK => data[204]~reg0.CLK
CLK => data[205]~reg0.CLK
CLK => data[206]~reg0.CLK
CLK => data[207]~reg0.CLK
CLK => data[208]~reg0.CLK
CLK => data[209]~reg0.CLK
CLK => data[210]~reg0.CLK
CLK => data[211]~reg0.CLK
CLK => data[212]~reg0.CLK
CLK => data[213]~reg0.CLK
CLK => data[214]~reg0.CLK
CLK => data[215]~reg0.CLK
CLK => data[216]~reg0.CLK
CLK => data[217]~reg0.CLK
CLK => data[218]~reg0.CLK
CLK => data[219]~reg0.CLK
CLK => data[220]~reg0.CLK
CLK => data[221]~reg0.CLK
CLK => data[222]~reg0.CLK
CLK => data[223]~reg0.CLK
CLK => data[224]~reg0.CLK
CLK => data[225]~reg0.CLK
CLK => data[226]~reg0.CLK
CLK => data[227]~reg0.CLK
CLK => data[228]~reg0.CLK
CLK => data[229]~reg0.CLK
CLK => data[230]~reg0.CLK
CLK => data[231]~reg0.CLK
CLK => data[232]~reg0.CLK
CLK => data[233]~reg0.CLK
CLK => data[234]~reg0.CLK
CLK => data[235]~reg0.CLK
CLK => data[236]~reg0.CLK
CLK => data[237]~reg0.CLK
CLK => data[238]~reg0.CLK
CLK => data[239]~reg0.CLK
CLK => data[240]~reg0.CLK
CLK => data[241]~reg0.CLK
CLK => data[242]~reg0.CLK
CLK => data[243]~reg0.CLK
CLK => data[244]~reg0.CLK
CLK => data[245]~reg0.CLK
CLK => data[246]~reg0.CLK
CLK => data[247]~reg0.CLK
CLK => data[248]~reg0.CLK
CLK => data[249]~reg0.CLK
CLK => data[250]~reg0.CLK
CLK => data[251]~reg0.CLK
CLK => data[252]~reg0.CLK
CLK => data[253]~reg0.CLK
CLK => data[254]~reg0.CLK
CLK => data[255]~reg0.CLK
CLK => data[256]~reg0.CLK
CLK => data[257]~reg0.CLK
CLK => data[258]~reg0.CLK
CLK => data[259]~reg0.CLK
CLK => data[260]~reg0.CLK
CLK => data[261]~reg0.CLK
CLK => data[262]~reg0.CLK
CLK => data[263]~reg0.CLK
CLK => data[264]~reg0.CLK
CLK => data[265]~reg0.CLK
CLK => data[266]~reg0.CLK
CLK => data[267]~reg0.CLK
CLK => data[268]~reg0.CLK
CLK => data[269]~reg0.CLK
CLK => data[270]~reg0.CLK
CLK => data[271]~reg0.CLK
CLK => data[272]~reg0.CLK
CLK => data[273]~reg0.CLK
CLK => data[274]~reg0.CLK
CLK => data[275]~reg0.CLK
CLK => data[276]~reg0.CLK
CLK => data[277]~reg0.CLK
CLK => data[278]~reg0.CLK
CLK => data[279]~reg0.CLK
CLK => data[280]~reg0.CLK
CLK => data[281]~reg0.CLK
CLK => data[282]~reg0.CLK
CLK => data[283]~reg0.CLK
CLK => data[284]~reg0.CLK
CLK => data[285]~reg0.CLK
CLK => data[286]~reg0.CLK
CLK => data[287]~reg0.CLK
CLK => data[288]~reg0.CLK
CLK => data[289]~reg0.CLK
CLK => data[290]~reg0.CLK
CLK => data[291]~reg0.CLK
CLK => data[292]~reg0.CLK
CLK => data[293]~reg0.CLK
CLK => data[294]~reg0.CLK
CLK => data[295]~reg0.CLK
CLK => data[296]~reg0.CLK
CLK => data[297]~reg0.CLK
CLK => data[298]~reg0.CLK
CLK => data[299]~reg0.CLK
CLK => data[300]~reg0.CLK
CLK => data[301]~reg0.CLK
CLK => data[302]~reg0.CLK
CLK => data[303]~reg0.CLK
CLK => data[304]~reg0.CLK
CLK => data[305]~reg0.CLK
CLK => data[306]~reg0.CLK
CLK => data[307]~reg0.CLK
CLK => data[308]~reg0.CLK
CLK => data[309]~reg0.CLK
CLK => data[310]~reg0.CLK
CLK => data[311]~reg0.CLK
CLK => data[312]~reg0.CLK
CLK => data[313]~reg0.CLK
CLK => data[314]~reg0.CLK
CLK => data[315]~reg0.CLK
CLK => data[316]~reg0.CLK
CLK => data[317]~reg0.CLK
CLK => data[318]~reg0.CLK
CLK => data[319]~reg0.CLK
CLK => data[320]~reg0.CLK
CLK => data[321]~reg0.CLK
CLK => data[322]~reg0.CLK
CLK => data[323]~reg0.CLK
CLK => data[324]~reg0.CLK
CLK => data[325]~reg0.CLK
CLK => data[326]~reg0.CLK
CLK => data[327]~reg0.CLK
CLK => data[328]~reg0.CLK
CLK => data[329]~reg0.CLK
CLK => data[330]~reg0.CLK
CLK => data[331]~reg0.CLK
CLK => data[332]~reg0.CLK
CLK => data[333]~reg0.CLK
CLK => data[334]~reg0.CLK
CLK => data[335]~reg0.CLK
CLK => data[336]~reg0.CLK
CLK => data[337]~reg0.CLK
CLK => data[338]~reg0.CLK
CLK => data[339]~reg0.CLK
CLK => data[340]~reg0.CLK
CLK => data[341]~reg0.CLK
CLK => data[342]~reg0.CLK
CLK => data[343]~reg0.CLK
CLK => data[344]~reg0.CLK
CLK => data[345]~reg0.CLK
CLK => data[346]~reg0.CLK
CLK => data[347]~reg0.CLK
CLK => data[348]~reg0.CLK
CLK => data[349]~reg0.CLK
CLK => data[350]~reg0.CLK
CLK => data[351]~reg0.CLK
CLK => data[352]~reg0.CLK
CLK => data[353]~reg0.CLK
CLK => data[354]~reg0.CLK
CLK => data[355]~reg0.CLK
CLK => data[356]~reg0.CLK
CLK => data[357]~reg0.CLK
CLK => data[358]~reg0.CLK
CLK => data[359]~reg0.CLK
CLK => data[360]~reg0.CLK
CLK => data[361]~reg0.CLK
CLK => data[362]~reg0.CLK
CLK => data[363]~reg0.CLK
CLK => data[364]~reg0.CLK
CLK => data[365]~reg0.CLK
CLK => data[366]~reg0.CLK
CLK => data[367]~reg0.CLK
CLK => data[368]~reg0.CLK
CLK => data[369]~reg0.CLK
CLK => data[370]~reg0.CLK
CLK => data[371]~reg0.CLK
CLK => data[372]~reg0.CLK
CLK => data[373]~reg0.CLK
CLK => data[374]~reg0.CLK
CLK => data[375]~reg0.CLK
CLK => data[376]~reg0.CLK
CLK => data[377]~reg0.CLK
CLK => data[378]~reg0.CLK
CLK => data[379]~reg0.CLK
CLK => data[380]~reg0.CLK
CLK => data[381]~reg0.CLK
CLK => data[382]~reg0.CLK
CLK => data[383]~reg0.CLK
CLK => data[384]~reg0.CLK
CLK => data[385]~reg0.CLK
CLK => data[386]~reg0.CLK
CLK => data[387]~reg0.CLK
CLK => data[388]~reg0.CLK
CLK => data[389]~reg0.CLK
CLK => data[390]~reg0.CLK
CLK => data[391]~reg0.CLK
CLK => data[392]~reg0.CLK
CLK => data[393]~reg0.CLK
CLK => data[394]~reg0.CLK
CLK => data[395]~reg0.CLK
CLK => data[396]~reg0.CLK
CLK => data[397]~reg0.CLK
CLK => data[398]~reg0.CLK
CLK => data[399]~reg0.CLK
CLK => data[400]~reg0.CLK
CLK => data[401]~reg0.CLK
CLK => data[402]~reg0.CLK
CLK => data[403]~reg0.CLK
CLK => data[404]~reg0.CLK
CLK => data[405]~reg0.CLK
CLK => data[406]~reg0.CLK
CLK => data[407]~reg0.CLK
CLK => data[408]~reg0.CLK
CLK => data[409]~reg0.CLK
CLK => data[410]~reg0.CLK
CLK => data[411]~reg0.CLK
CLK => data[412]~reg0.CLK
CLK => data[413]~reg0.CLK
CLK => data[414]~reg0.CLK
CLK => data[415]~reg0.CLK
CLK => data[416]~reg0.CLK
CLK => data[417]~reg0.CLK
CLK => data[418]~reg0.CLK
CLK => data[419]~reg0.CLK
CLK => data[420]~reg0.CLK
CLK => data[421]~reg0.CLK
CLK => data[422]~reg0.CLK
CLK => data[423]~reg0.CLK
CLK => data[424]~reg0.CLK
CLK => data[425]~reg0.CLK
CLK => data[426]~reg0.CLK
CLK => data[427]~reg0.CLK
CLK => data[428]~reg0.CLK
CLK => data[429]~reg0.CLK
CLK => data[430]~reg0.CLK
CLK => data[431]~reg0.CLK
CLK => data[432]~reg0.CLK
CLK => data[433]~reg0.CLK
CLK => data[434]~reg0.CLK
CLK => data[435]~reg0.CLK
CLK => data[436]~reg0.CLK
CLK => data[437]~reg0.CLK
CLK => data[438]~reg0.CLK
CLK => data[439]~reg0.CLK
CLK => data[440]~reg0.CLK
CLK => data[441]~reg0.CLK
CLK => data[442]~reg0.CLK
CLK => data[443]~reg0.CLK
CLK => data[444]~reg0.CLK
CLK => data[445]~reg0.CLK
CLK => data[446]~reg0.CLK
CLK => data[447]~reg0.CLK
CLK => data[448]~reg0.CLK
CLK => data[449]~reg0.CLK
CLK => data[450]~reg0.CLK
CLK => data[451]~reg0.CLK
CLK => data[452]~reg0.CLK
CLK => data[453]~reg0.CLK
CLK => data[454]~reg0.CLK
CLK => data[455]~reg0.CLK
CLK => data[456]~reg0.CLK
CLK => data[457]~reg0.CLK
CLK => data[458]~reg0.CLK
CLK => data[459]~reg0.CLK
CLK => data[460]~reg0.CLK
CLK => data[461]~reg0.CLK
CLK => data[462]~reg0.CLK
CLK => data[463]~reg0.CLK
CLK => data[464]~reg0.CLK
CLK => data[465]~reg0.CLK
CLK => data[466]~reg0.CLK
CLK => data[467]~reg0.CLK
CLK => data[468]~reg0.CLK
CLK => data[469]~reg0.CLK
CLK => data[470]~reg0.CLK
CLK => data[471]~reg0.CLK
CLK => data[472]~reg0.CLK
CLK => data[473]~reg0.CLK
CLK => data[474]~reg0.CLK
CLK => data[475]~reg0.CLK
CLK => data[476]~reg0.CLK
CLK => data[477]~reg0.CLK
CLK => data[478]~reg0.CLK
CLK => data[479]~reg0.CLK
CLK => data[480]~reg0.CLK
CLK => data[481]~reg0.CLK
CLK => data[482]~reg0.CLK
CLK => data[483]~reg0.CLK
CLK => data[484]~reg0.CLK
CLK => data[485]~reg0.CLK
CLK => data[486]~reg0.CLK
CLK => data[487]~reg0.CLK
CLK => data[488]~reg0.CLK
CLK => data[489]~reg0.CLK
CLK => data[490]~reg0.CLK
CLK => data[491]~reg0.CLK
CLK => data[492]~reg0.CLK
CLK => data[493]~reg0.CLK
CLK => data[494]~reg0.CLK
CLK => data[495]~reg0.CLK
CLK => data[496]~reg0.CLK
CLK => data[497]~reg0.CLK
CLK => data[498]~reg0.CLK
CLK => data[499]~reg0.CLK
CLK => data[500]~reg0.CLK
CLK => data[501]~reg0.CLK
CLK => data[502]~reg0.CLK
CLK => data[503]~reg0.CLK
CLK => data[504]~reg0.CLK
CLK => data[505]~reg0.CLK
CLK => data[506]~reg0.CLK
CLK => data[507]~reg0.CLK
CLK => data[508]~reg0.CLK
CLK => data[509]~reg0.CLK
CLK => data[510]~reg0.CLK
CLK => data[511]~reg0.CLK
CLK => data[512]~reg0.CLK
CLK => last_stop.CLK
address_a_1[0] <= <GND>
address_a_1[1] <= <GND>
address_a_1[2] <= <GND>
address_b_1[0] <= <GND>
address_b_1[1] <= <GND>
address_b_1[2] <= <GND>
address_a_2[0] <= <GND>
address_a_2[1] <= <GND>
address_a_2[2] <= <GND>
address_b_2[0] <= <GND>
address_b_2[1] <= <GND>
address_b_2[2] <= <GND>
new_adc_in[0] => temp_shift[0].DATAIN
new_adc_in[0] => data[0]~reg0.DATAIN
new_adc_in[1] => temp_shift[1].DATAIN
new_adc_in[1] => data[1]~reg0.DATAIN
new_adc_in[2] => temp_shift[2].DATAIN
new_adc_in[2] => data[2]~reg0.DATAIN
new_adc_in[3] => temp_shift[3].DATAIN
new_adc_in[3] => data[3]~reg0.DATAIN
new_adc_in[4] => temp_shift[4].DATAIN
new_adc_in[4] => data[4]~reg0.DATAIN
new_adc_in[5] => temp_shift[5].DATAIN
new_adc_in[5] => data[5]~reg0.DATAIN
new_adc_in[6] => temp_shift[6].DATAIN
new_adc_in[6] => data[6]~reg0.DATAIN
new_adc_in[7] => temp_shift[7].DATAIN
new_adc_in[7] => data[7]~reg0.DATAIN
stop_shift => last_stop.DATAIN
stop_shift => temp_shift[1].ENA
stop_shift => temp_shift[0].ENA
stop_shift => temp_shift[2].ENA
stop_shift => temp_shift[3].ENA
stop_shift => temp_shift[4].ENA
stop_shift => temp_shift[5].ENA
stop_shift => temp_shift[6].ENA
stop_shift => temp_shift[7].ENA
stop_shift => temp_shift[8].ENA
stop_shift => temp_shift[9].ENA
stop_shift => temp_shift[10].ENA
stop_shift => temp_shift[11].ENA
stop_shift => temp_shift[12].ENA
stop_shift => temp_shift[13].ENA
stop_shift => temp_shift[14].ENA
stop_shift => temp_shift[15].ENA
stop_shift => data[0]~reg0.ENA
stop_shift => data[1]~reg0.ENA
stop_shift => data[2]~reg0.ENA
stop_shift => data[3]~reg0.ENA
stop_shift => data[4]~reg0.ENA
stop_shift => data[5]~reg0.ENA
stop_shift => data[6]~reg0.ENA
stop_shift => data[7]~reg0.ENA
stop_shift => data[8]~reg0.ENA
stop_shift => data[9]~reg0.ENA
stop_shift => data[10]~reg0.ENA
stop_shift => data[11]~reg0.ENA
stop_shift => data[12]~reg0.ENA
stop_shift => data[13]~reg0.ENA
stop_shift => data[14]~reg0.ENA
stop_shift => data[15]~reg0.ENA
stop_shift => data[16]~reg0.ENA
stop_shift => data[17]~reg0.ENA
stop_shift => data[18]~reg0.ENA
stop_shift => data[19]~reg0.ENA
stop_shift => data[20]~reg0.ENA
stop_shift => data[21]~reg0.ENA
stop_shift => data[22]~reg0.ENA
stop_shift => data[23]~reg0.ENA
stop_shift => data[24]~reg0.ENA
stop_shift => data[25]~reg0.ENA
stop_shift => data[26]~reg0.ENA
stop_shift => data[27]~reg0.ENA
stop_shift => data[28]~reg0.ENA
stop_shift => data[29]~reg0.ENA
stop_shift => data[30]~reg0.ENA
stop_shift => data[31]~reg0.ENA
stop_shift => data[32]~reg0.ENA
stop_shift => data[33]~reg0.ENA
stop_shift => data[34]~reg0.ENA
stop_shift => data[35]~reg0.ENA
stop_shift => data[36]~reg0.ENA
stop_shift => data[37]~reg0.ENA
stop_shift => data[38]~reg0.ENA
stop_shift => data[39]~reg0.ENA
stop_shift => data[40]~reg0.ENA
stop_shift => data[41]~reg0.ENA
stop_shift => data[42]~reg0.ENA
stop_shift => data[43]~reg0.ENA
stop_shift => data[44]~reg0.ENA
stop_shift => data[45]~reg0.ENA
stop_shift => data[46]~reg0.ENA
stop_shift => data[47]~reg0.ENA
stop_shift => data[48]~reg0.ENA
stop_shift => data[49]~reg0.ENA
stop_shift => data[50]~reg0.ENA
stop_shift => data[51]~reg0.ENA
stop_shift => data[52]~reg0.ENA
stop_shift => data[53]~reg0.ENA
stop_shift => data[54]~reg0.ENA
stop_shift => data[55]~reg0.ENA
stop_shift => data[56]~reg0.ENA
stop_shift => data[57]~reg0.ENA
stop_shift => data[58]~reg0.ENA
stop_shift => data[59]~reg0.ENA
stop_shift => data[60]~reg0.ENA
stop_shift => data[61]~reg0.ENA
stop_shift => data[62]~reg0.ENA
stop_shift => data[63]~reg0.ENA
stop_shift => data[64]~reg0.ENA
stop_shift => data[65]~reg0.ENA
stop_shift => data[66]~reg0.ENA
stop_shift => data[67]~reg0.ENA
stop_shift => data[68]~reg0.ENA
stop_shift => data[69]~reg0.ENA
stop_shift => data[70]~reg0.ENA
stop_shift => data[71]~reg0.ENA
stop_shift => data[72]~reg0.ENA
stop_shift => data[73]~reg0.ENA
stop_shift => data[74]~reg0.ENA
stop_shift => data[75]~reg0.ENA
stop_shift => data[76]~reg0.ENA
stop_shift => data[77]~reg0.ENA
stop_shift => data[78]~reg0.ENA
stop_shift => data[79]~reg0.ENA
stop_shift => data[80]~reg0.ENA
stop_shift => data[81]~reg0.ENA
stop_shift => data[82]~reg0.ENA
stop_shift => data[83]~reg0.ENA
stop_shift => data[84]~reg0.ENA
stop_shift => data[85]~reg0.ENA
stop_shift => data[86]~reg0.ENA
stop_shift => data[87]~reg0.ENA
stop_shift => data[88]~reg0.ENA
stop_shift => data[89]~reg0.ENA
stop_shift => data[90]~reg0.ENA
stop_shift => data[91]~reg0.ENA
stop_shift => data[92]~reg0.ENA
stop_shift => data[93]~reg0.ENA
stop_shift => data[94]~reg0.ENA
stop_shift => data[95]~reg0.ENA
stop_shift => data[96]~reg0.ENA
stop_shift => data[97]~reg0.ENA
stop_shift => data[98]~reg0.ENA
stop_shift => data[99]~reg0.ENA
stop_shift => data[100]~reg0.ENA
stop_shift => data[101]~reg0.ENA
stop_shift => data[102]~reg0.ENA
stop_shift => data[103]~reg0.ENA
stop_shift => data[104]~reg0.ENA
stop_shift => data[105]~reg0.ENA
stop_shift => data[106]~reg0.ENA
stop_shift => data[107]~reg0.ENA
stop_shift => data[108]~reg0.ENA
stop_shift => data[109]~reg0.ENA
stop_shift => data[110]~reg0.ENA
stop_shift => data[111]~reg0.ENA
stop_shift => data[112]~reg0.ENA
stop_shift => data[113]~reg0.ENA
stop_shift => data[114]~reg0.ENA
stop_shift => data[115]~reg0.ENA
stop_shift => data[116]~reg0.ENA
stop_shift => data[117]~reg0.ENA
stop_shift => data[118]~reg0.ENA
stop_shift => data[119]~reg0.ENA
stop_shift => data[120]~reg0.ENA
stop_shift => data[121]~reg0.ENA
stop_shift => data[122]~reg0.ENA
stop_shift => data[123]~reg0.ENA
stop_shift => data[124]~reg0.ENA
stop_shift => data[125]~reg0.ENA
stop_shift => data[126]~reg0.ENA
stop_shift => data[127]~reg0.ENA
stop_shift => data[128]~reg0.ENA
stop_shift => data[129]~reg0.ENA
stop_shift => data[130]~reg0.ENA
stop_shift => data[131]~reg0.ENA
stop_shift => data[132]~reg0.ENA
stop_shift => data[133]~reg0.ENA
stop_shift => data[134]~reg0.ENA
stop_shift => data[135]~reg0.ENA
stop_shift => data[136]~reg0.ENA
stop_shift => data[137]~reg0.ENA
stop_shift => data[138]~reg0.ENA
stop_shift => data[139]~reg0.ENA
stop_shift => data[140]~reg0.ENA
stop_shift => data[141]~reg0.ENA
stop_shift => data[142]~reg0.ENA
stop_shift => data[143]~reg0.ENA
stop_shift => data[144]~reg0.ENA
stop_shift => data[145]~reg0.ENA
stop_shift => data[146]~reg0.ENA
stop_shift => data[147]~reg0.ENA
stop_shift => data[148]~reg0.ENA
stop_shift => data[149]~reg0.ENA
stop_shift => data[150]~reg0.ENA
stop_shift => data[151]~reg0.ENA
stop_shift => data[152]~reg0.ENA
stop_shift => data[153]~reg0.ENA
stop_shift => data[154]~reg0.ENA
stop_shift => data[155]~reg0.ENA
stop_shift => data[156]~reg0.ENA
stop_shift => data[157]~reg0.ENA
stop_shift => data[158]~reg0.ENA
stop_shift => data[159]~reg0.ENA
stop_shift => data[160]~reg0.ENA
stop_shift => data[161]~reg0.ENA
stop_shift => data[162]~reg0.ENA
stop_shift => data[163]~reg0.ENA
stop_shift => data[164]~reg0.ENA
stop_shift => data[165]~reg0.ENA
stop_shift => data[166]~reg0.ENA
stop_shift => data[167]~reg0.ENA
stop_shift => data[168]~reg0.ENA
stop_shift => data[169]~reg0.ENA
stop_shift => data[170]~reg0.ENA
stop_shift => data[171]~reg0.ENA
stop_shift => data[172]~reg0.ENA
stop_shift => data[173]~reg0.ENA
stop_shift => data[174]~reg0.ENA
stop_shift => data[175]~reg0.ENA
stop_shift => data[176]~reg0.ENA
stop_shift => data[177]~reg0.ENA
stop_shift => data[178]~reg0.ENA
stop_shift => data[179]~reg0.ENA
stop_shift => data[180]~reg0.ENA
stop_shift => data[181]~reg0.ENA
stop_shift => data[182]~reg0.ENA
stop_shift => data[183]~reg0.ENA
stop_shift => data[184]~reg0.ENA
stop_shift => data[185]~reg0.ENA
stop_shift => data[186]~reg0.ENA
stop_shift => data[187]~reg0.ENA
stop_shift => data[188]~reg0.ENA
stop_shift => data[189]~reg0.ENA
stop_shift => data[190]~reg0.ENA
stop_shift => data[191]~reg0.ENA
stop_shift => data[192]~reg0.ENA
stop_shift => data[193]~reg0.ENA
stop_shift => data[194]~reg0.ENA
stop_shift => data[195]~reg0.ENA
stop_shift => data[196]~reg0.ENA
stop_shift => data[197]~reg0.ENA
stop_shift => data[198]~reg0.ENA
stop_shift => data[199]~reg0.ENA
stop_shift => data[200]~reg0.ENA
stop_shift => data[201]~reg0.ENA
stop_shift => data[202]~reg0.ENA
stop_shift => data[203]~reg0.ENA
stop_shift => data[204]~reg0.ENA
stop_shift => data[205]~reg0.ENA
stop_shift => data[206]~reg0.ENA
stop_shift => data[207]~reg0.ENA
stop_shift => data[208]~reg0.ENA
stop_shift => data[209]~reg0.ENA
stop_shift => data[210]~reg0.ENA
stop_shift => data[211]~reg0.ENA
stop_shift => data[212]~reg0.ENA
stop_shift => data[213]~reg0.ENA
stop_shift => data[214]~reg0.ENA
stop_shift => data[215]~reg0.ENA
stop_shift => data[216]~reg0.ENA
stop_shift => data[217]~reg0.ENA
stop_shift => data[218]~reg0.ENA
stop_shift => data[219]~reg0.ENA
stop_shift => data[220]~reg0.ENA
stop_shift => data[221]~reg0.ENA
stop_shift => data[222]~reg0.ENA
stop_shift => data[223]~reg0.ENA
stop_shift => data[224]~reg0.ENA
stop_shift => data[225]~reg0.ENA
stop_shift => data[226]~reg0.ENA
stop_shift => data[227]~reg0.ENA
stop_shift => data[228]~reg0.ENA
stop_shift => data[229]~reg0.ENA
stop_shift => data[230]~reg0.ENA
stop_shift => data[231]~reg0.ENA
stop_shift => data[232]~reg0.ENA
stop_shift => data[233]~reg0.ENA
stop_shift => data[234]~reg0.ENA
stop_shift => data[235]~reg0.ENA
stop_shift => data[236]~reg0.ENA
stop_shift => data[237]~reg0.ENA
stop_shift => data[238]~reg0.ENA
stop_shift => data[239]~reg0.ENA
stop_shift => data[240]~reg0.ENA
stop_shift => data[241]~reg0.ENA
stop_shift => data[242]~reg0.ENA
stop_shift => data[243]~reg0.ENA
stop_shift => data[244]~reg0.ENA
stop_shift => data[245]~reg0.ENA
stop_shift => data[246]~reg0.ENA
stop_shift => data[247]~reg0.ENA
stop_shift => data[248]~reg0.ENA
stop_shift => data[249]~reg0.ENA
stop_shift => data[250]~reg0.ENA
stop_shift => data[251]~reg0.ENA
stop_shift => data[252]~reg0.ENA
stop_shift => data[253]~reg0.ENA
stop_shift => data[254]~reg0.ENA
stop_shift => data[255]~reg0.ENA
stop_shift => data[256]~reg0.ENA
stop_shift => data[257]~reg0.ENA
stop_shift => data[258]~reg0.ENA
stop_shift => data[259]~reg0.ENA
stop_shift => data[260]~reg0.ENA
stop_shift => data[261]~reg0.ENA
stop_shift => data[262]~reg0.ENA
stop_shift => data[263]~reg0.ENA
stop_shift => data[264]~reg0.ENA
stop_shift => data[265]~reg0.ENA
stop_shift => data[266]~reg0.ENA
stop_shift => data[267]~reg0.ENA
stop_shift => data[268]~reg0.ENA
stop_shift => data[269]~reg0.ENA
stop_shift => data[270]~reg0.ENA
stop_shift => data[271]~reg0.ENA
stop_shift => data[272]~reg0.ENA
stop_shift => data[273]~reg0.ENA
stop_shift => data[274]~reg0.ENA
stop_shift => data[275]~reg0.ENA
stop_shift => data[276]~reg0.ENA
stop_shift => data[277]~reg0.ENA
stop_shift => data[278]~reg0.ENA
stop_shift => data[279]~reg0.ENA
stop_shift => data[280]~reg0.ENA
stop_shift => data[281]~reg0.ENA
stop_shift => data[282]~reg0.ENA
stop_shift => data[283]~reg0.ENA
stop_shift => data[284]~reg0.ENA
stop_shift => data[285]~reg0.ENA
stop_shift => data[286]~reg0.ENA
stop_shift => data[287]~reg0.ENA
stop_shift => data[288]~reg0.ENA
stop_shift => data[289]~reg0.ENA
stop_shift => data[290]~reg0.ENA
stop_shift => data[291]~reg0.ENA
stop_shift => data[292]~reg0.ENA
stop_shift => data[293]~reg0.ENA
stop_shift => data[294]~reg0.ENA
stop_shift => data[295]~reg0.ENA
stop_shift => data[296]~reg0.ENA
stop_shift => data[297]~reg0.ENA
stop_shift => data[298]~reg0.ENA
stop_shift => data[299]~reg0.ENA
stop_shift => data[300]~reg0.ENA
stop_shift => data[301]~reg0.ENA
stop_shift => data[302]~reg0.ENA
stop_shift => data[303]~reg0.ENA
stop_shift => data[304]~reg0.ENA
stop_shift => data[305]~reg0.ENA
stop_shift => data[306]~reg0.ENA
stop_shift => data[307]~reg0.ENA
stop_shift => data[308]~reg0.ENA
stop_shift => data[309]~reg0.ENA
stop_shift => data[310]~reg0.ENA
stop_shift => data[311]~reg0.ENA
stop_shift => data[312]~reg0.ENA
stop_shift => data[313]~reg0.ENA
stop_shift => data[314]~reg0.ENA
stop_shift => data[315]~reg0.ENA
stop_shift => data[316]~reg0.ENA
stop_shift => data[317]~reg0.ENA
stop_shift => data[318]~reg0.ENA
stop_shift => data[319]~reg0.ENA
stop_shift => data[320]~reg0.ENA
stop_shift => data[321]~reg0.ENA
stop_shift => data[322]~reg0.ENA
stop_shift => data[323]~reg0.ENA
stop_shift => data[324]~reg0.ENA
stop_shift => data[325]~reg0.ENA
stop_shift => data[326]~reg0.ENA
stop_shift => data[327]~reg0.ENA
stop_shift => data[328]~reg0.ENA
stop_shift => data[329]~reg0.ENA
stop_shift => data[330]~reg0.ENA
stop_shift => data[331]~reg0.ENA
stop_shift => data[332]~reg0.ENA
stop_shift => data[333]~reg0.ENA
stop_shift => data[334]~reg0.ENA
stop_shift => data[335]~reg0.ENA
stop_shift => data[336]~reg0.ENA
stop_shift => data[337]~reg0.ENA
stop_shift => data[338]~reg0.ENA
stop_shift => data[339]~reg0.ENA
stop_shift => data[340]~reg0.ENA
stop_shift => data[341]~reg0.ENA
stop_shift => data[342]~reg0.ENA
stop_shift => data[343]~reg0.ENA
stop_shift => data[344]~reg0.ENA
stop_shift => data[345]~reg0.ENA
stop_shift => data[346]~reg0.ENA
stop_shift => data[347]~reg0.ENA
stop_shift => data[348]~reg0.ENA
stop_shift => data[349]~reg0.ENA
stop_shift => data[350]~reg0.ENA
stop_shift => data[351]~reg0.ENA
stop_shift => data[352]~reg0.ENA
stop_shift => data[353]~reg0.ENA
stop_shift => data[354]~reg0.ENA
stop_shift => data[355]~reg0.ENA
stop_shift => data[356]~reg0.ENA
stop_shift => data[357]~reg0.ENA
stop_shift => data[358]~reg0.ENA
stop_shift => data[359]~reg0.ENA
stop_shift => data[360]~reg0.ENA
stop_shift => data[361]~reg0.ENA
stop_shift => data[362]~reg0.ENA
stop_shift => data[363]~reg0.ENA
stop_shift => data[364]~reg0.ENA
stop_shift => data[365]~reg0.ENA
stop_shift => data[366]~reg0.ENA
stop_shift => data[367]~reg0.ENA
stop_shift => data[368]~reg0.ENA
stop_shift => data[369]~reg0.ENA
stop_shift => data[370]~reg0.ENA
stop_shift => data[371]~reg0.ENA
stop_shift => data[372]~reg0.ENA
stop_shift => data[373]~reg0.ENA
stop_shift => data[374]~reg0.ENA
stop_shift => data[375]~reg0.ENA
stop_shift => data[376]~reg0.ENA
stop_shift => data[377]~reg0.ENA
stop_shift => data[378]~reg0.ENA
stop_shift => data[379]~reg0.ENA
stop_shift => data[380]~reg0.ENA
stop_shift => data[381]~reg0.ENA
stop_shift => data[382]~reg0.ENA
stop_shift => data[383]~reg0.ENA
stop_shift => data[384]~reg0.ENA
stop_shift => data[385]~reg0.ENA
stop_shift => data[386]~reg0.ENA
stop_shift => data[387]~reg0.ENA
stop_shift => data[388]~reg0.ENA
stop_shift => data[389]~reg0.ENA
stop_shift => data[390]~reg0.ENA
stop_shift => data[391]~reg0.ENA
stop_shift => data[392]~reg0.ENA
stop_shift => data[393]~reg0.ENA
stop_shift => data[394]~reg0.ENA
stop_shift => data[395]~reg0.ENA
stop_shift => data[396]~reg0.ENA
stop_shift => data[397]~reg0.ENA
stop_shift => data[398]~reg0.ENA
stop_shift => data[399]~reg0.ENA
stop_shift => data[400]~reg0.ENA
stop_shift => data[401]~reg0.ENA
stop_shift => data[402]~reg0.ENA
stop_shift => data[403]~reg0.ENA
stop_shift => data[404]~reg0.ENA
stop_shift => data[405]~reg0.ENA
stop_shift => data[406]~reg0.ENA
stop_shift => data[407]~reg0.ENA
stop_shift => data[408]~reg0.ENA
stop_shift => data[409]~reg0.ENA
stop_shift => data[410]~reg0.ENA
stop_shift => data[411]~reg0.ENA
stop_shift => data[412]~reg0.ENA
stop_shift => data[413]~reg0.ENA
stop_shift => data[414]~reg0.ENA
stop_shift => data[415]~reg0.ENA
stop_shift => data[416]~reg0.ENA
stop_shift => data[417]~reg0.ENA
stop_shift => data[418]~reg0.ENA
stop_shift => data[419]~reg0.ENA
stop_shift => data[420]~reg0.ENA
stop_shift => data[421]~reg0.ENA
stop_shift => data[422]~reg0.ENA
stop_shift => data[423]~reg0.ENA
stop_shift => data[424]~reg0.ENA
stop_shift => data[425]~reg0.ENA
stop_shift => data[426]~reg0.ENA
stop_shift => data[427]~reg0.ENA
stop_shift => data[428]~reg0.ENA
stop_shift => data[429]~reg0.ENA
stop_shift => data[430]~reg0.ENA
stop_shift => data[431]~reg0.ENA
stop_shift => data[432]~reg0.ENA
stop_shift => data[433]~reg0.ENA
stop_shift => data[434]~reg0.ENA
stop_shift => data[435]~reg0.ENA
stop_shift => data[436]~reg0.ENA
stop_shift => data[437]~reg0.ENA
stop_shift => data[438]~reg0.ENA
stop_shift => data[439]~reg0.ENA
stop_shift => data[440]~reg0.ENA
stop_shift => data[441]~reg0.ENA
stop_shift => data[442]~reg0.ENA
stop_shift => data[443]~reg0.ENA
stop_shift => data[444]~reg0.ENA
stop_shift => data[445]~reg0.ENA
stop_shift => data[446]~reg0.ENA
stop_shift => data[447]~reg0.ENA
stop_shift => data[448]~reg0.ENA
stop_shift => data[449]~reg0.ENA
stop_shift => data[450]~reg0.ENA
stop_shift => data[451]~reg0.ENA
stop_shift => data[452]~reg0.ENA
stop_shift => data[453]~reg0.ENA
stop_shift => data[454]~reg0.ENA
stop_shift => data[455]~reg0.ENA
stop_shift => data[456]~reg0.ENA
stop_shift => data[457]~reg0.ENA
stop_shift => data[458]~reg0.ENA
stop_shift => data[459]~reg0.ENA
stop_shift => data[460]~reg0.ENA
stop_shift => data[461]~reg0.ENA
stop_shift => data[462]~reg0.ENA
stop_shift => data[463]~reg0.ENA
stop_shift => data[464]~reg0.ENA
stop_shift => data[465]~reg0.ENA
stop_shift => data[466]~reg0.ENA
stop_shift => data[467]~reg0.ENA
stop_shift => data[468]~reg0.ENA
stop_shift => data[469]~reg0.ENA
stop_shift => data[470]~reg0.ENA
stop_shift => data[471]~reg0.ENA
stop_shift => data[472]~reg0.ENA
stop_shift => data[473]~reg0.ENA
stop_shift => data[474]~reg0.ENA
stop_shift => data[475]~reg0.ENA
stop_shift => data[476]~reg0.ENA
stop_shift => data[477]~reg0.ENA
stop_shift => data[478]~reg0.ENA
stop_shift => data[479]~reg0.ENA
stop_shift => data[480]~reg0.ENA
stop_shift => data[481]~reg0.ENA
stop_shift => data[482]~reg0.ENA
stop_shift => data[483]~reg0.ENA
stop_shift => data[484]~reg0.ENA
stop_shift => data[485]~reg0.ENA
stop_shift => data[486]~reg0.ENA
stop_shift => data[487]~reg0.ENA
stop_shift => data[488]~reg0.ENA
stop_shift => data[489]~reg0.ENA
stop_shift => data[490]~reg0.ENA
stop_shift => data[491]~reg0.ENA
stop_shift => data[492]~reg0.ENA
stop_shift => data[493]~reg0.ENA
stop_shift => data[494]~reg0.ENA
stop_shift => data[495]~reg0.ENA
stop_shift => data[496]~reg0.ENA
stop_shift => data[497]~reg0.ENA
stop_shift => data[498]~reg0.ENA
stop_shift => data[499]~reg0.ENA
stop_shift => data[500]~reg0.ENA
stop_shift => data[501]~reg0.ENA
stop_shift => data[502]~reg0.ENA
stop_shift => data[503]~reg0.ENA
stop_shift => data[504]~reg0.ENA
stop_shift => data[505]~reg0.ENA
stop_shift => data[506]~reg0.ENA
stop_shift => data[507]~reg0.ENA
stop_shift => data[508]~reg0.ENA
stop_shift => data[509]~reg0.ENA
stop_shift => data[510]~reg0.ENA
stop_shift => data[511]~reg0.ENA
stop_shift => data[512]~reg0.ENA
q[0] => data.DATAB
q[0] => data.DATAA
q[1] => data.DATAB
q[1] => data.DATAA
q[2] => data.DATAB
q[2] => data.DATAA
q[3] => data.DATAB
q[3] => data.DATAA
q[4] => data.DATAB
q[4] => data.DATAA
q[5] => data.DATAB
q[5] => data.DATAA
q[6] => data.DATAB
q[6] => data.DATAA
q[7] => data.DATAB
q[7] => data.DATAA
q[8] => data.DATAB
q[8] => data.DATAA
q[9] => data.DATAB
q[9] => data.DATAA
q[10] => data.DATAB
q[10] => data.DATAA
q[11] => data.DATAB
q[11] => data.DATAA
q[12] => data.DATAB
q[12] => data.DATAA
q[13] => data.DATAB
q[13] => data.DATAA
q[14] => data.DATAB
q[14] => data.DATAA
q[15] => data.DATAB
q[15] => data.DATAA
q[16] => data.DATAB
q[16] => data.DATAA
q[17] => data.DATAB
q[17] => data.DATAA
q[18] => data.DATAB
q[18] => data.DATAA
q[19] => data.DATAB
q[19] => data.DATAA
q[20] => data.DATAB
q[20] => data.DATAA
q[21] => data.DATAB
q[21] => data.DATAA
q[22] => data.DATAB
q[22] => data.DATAA
q[23] => data.DATAB
q[23] => data.DATAA
q[24] => data.DATAB
q[24] => data.DATAA
q[25] => data.DATAB
q[25] => data.DATAA
q[26] => data.DATAB
q[26] => data.DATAA
q[27] => data.DATAB
q[27] => data.DATAA
q[28] => data.DATAB
q[28] => data.DATAA
q[29] => data.DATAB
q[29] => data.DATAA
q[30] => data.DATAB
q[30] => data.DATAA
q[31] => data.DATAB
q[31] => data.DATAA
q[32] => data.DATAB
q[32] => data.DATAA
q[33] => data.DATAB
q[33] => data.DATAA
q[34] => data.DATAB
q[34] => data.DATAA
q[35] => data.DATAB
q[35] => data.DATAA
q[36] => data.DATAB
q[36] => data.DATAA
q[37] => data.DATAB
q[37] => data.DATAA
q[38] => data.DATAB
q[38] => data.DATAA
q[39] => data.DATAB
q[39] => data.DATAA
q[40] => data.DATAB
q[40] => data.DATAA
q[41] => data.DATAB
q[41] => data.DATAA
q[42] => data.DATAB
q[42] => data.DATAA
q[43] => data.DATAB
q[43] => data.DATAA
q[44] => data.DATAB
q[44] => data.DATAA
q[45] => data.DATAB
q[45] => data.DATAA
q[46] => data.DATAB
q[46] => data.DATAA
q[47] => data.DATAB
q[47] => data.DATAA
q[48] => data.DATAB
q[48] => data.DATAA
q[49] => data.DATAB
q[49] => data.DATAA
q[50] => data.DATAB
q[50] => data.DATAA
q[51] => data.DATAB
q[51] => data.DATAA
q[52] => data.DATAB
q[52] => data.DATAA
q[53] => data.DATAB
q[53] => data.DATAA
q[54] => data.DATAB
q[54] => data.DATAA
q[55] => data.DATAB
q[55] => data.DATAA
q[56] => data.DATAB
q[56] => data.DATAA
q[57] => data.DATAB
q[57] => data.DATAA
q[58] => data.DATAB
q[58] => data.DATAA
q[59] => data.DATAB
q[59] => data.DATAA
q[60] => data.DATAB
q[60] => data.DATAA
q[61] => data.DATAB
q[61] => data.DATAA
q[62] => data.DATAB
q[62] => data.DATAA
q[63] => data.DATAB
q[63] => data.DATAA
q[64] => data.DATAB
q[64] => data.DATAA
q[65] => data.DATAB
q[65] => data.DATAA
q[66] => data.DATAB
q[66] => data.DATAA
q[67] => data.DATAB
q[67] => data.DATAA
q[68] => data.DATAB
q[68] => data.DATAA
q[69] => data.DATAB
q[69] => data.DATAA
q[70] => data.DATAB
q[70] => data.DATAA
q[71] => data.DATAB
q[71] => data.DATAA
q[72] => data.DATAB
q[72] => data.DATAA
q[73] => data.DATAB
q[73] => data.DATAA
q[74] => data.DATAB
q[74] => data.DATAA
q[75] => data.DATAB
q[75] => data.DATAA
q[76] => data.DATAB
q[76] => data.DATAA
q[77] => data.DATAB
q[77] => data.DATAA
q[78] => data.DATAB
q[78] => data.DATAA
q[79] => data.DATAB
q[79] => data.DATAA
q[80] => data.DATAB
q[80] => data.DATAA
q[81] => data.DATAB
q[81] => data.DATAA
q[82] => data.DATAB
q[82] => data.DATAA
q[83] => data.DATAB
q[83] => data.DATAA
q[84] => data.DATAB
q[84] => data.DATAA
q[85] => data.DATAB
q[85] => data.DATAA
q[86] => data.DATAB
q[86] => data.DATAA
q[87] => data.DATAB
q[87] => data.DATAA
q[88] => data.DATAB
q[88] => data.DATAA
q[89] => data.DATAB
q[89] => data.DATAA
q[90] => data.DATAB
q[90] => data.DATAA
q[91] => data.DATAB
q[91] => data.DATAA
q[92] => data.DATAB
q[92] => data.DATAA
q[93] => data.DATAB
q[93] => data.DATAA
q[94] => data.DATAB
q[94] => data.DATAA
q[95] => data.DATAB
q[95] => data.DATAA
q[96] => data.DATAB
q[96] => data.DATAA
q[97] => data.DATAB
q[97] => data.DATAA
q[98] => data.DATAB
q[98] => data.DATAA
q[99] => data.DATAB
q[99] => data.DATAA
q[100] => data.DATAB
q[100] => data.DATAA
q[101] => data.DATAB
q[101] => data.DATAA
q[102] => data.DATAB
q[102] => data.DATAA
q[103] => data.DATAB
q[103] => data.DATAA
q[104] => data.DATAB
q[104] => data.DATAA
q[105] => data.DATAB
q[105] => data.DATAA
q[106] => data.DATAB
q[106] => data.DATAA
q[107] => data.DATAB
q[107] => data.DATAA
q[108] => data.DATAB
q[108] => data.DATAA
q[109] => data.DATAB
q[109] => data.DATAA
q[110] => data.DATAB
q[110] => data.DATAA
q[111] => data.DATAB
q[111] => data.DATAA
q[112] => data.DATAB
q[112] => data.DATAA
q[113] => data.DATAB
q[113] => data.DATAA
q[114] => data.DATAB
q[114] => data.DATAA
q[115] => data.DATAB
q[115] => data.DATAA
q[116] => data.DATAB
q[116] => data.DATAA
q[117] => data.DATAB
q[117] => data.DATAA
q[118] => data.DATAB
q[118] => data.DATAA
q[119] => data.DATAB
q[119] => data.DATAA
q[120] => data.DATAB
q[120] => data.DATAA
q[121] => data.DATAB
q[121] => data.DATAA
q[122] => data.DATAB
q[122] => data.DATAA
q[123] => data.DATAB
q[123] => data.DATAA
q[124] => data.DATAB
q[124] => data.DATAA
q[125] => data.DATAB
q[125] => data.DATAA
q[126] => data.DATAB
q[126] => data.DATAA
q[127] => data.DATAB
q[127] => data.DATAA
q[128] => data.DATAB
q[128] => data.DATAA
q[129] => data.DATAB
q[129] => data.DATAA
q[130] => data.DATAB
q[130] => data.DATAA
q[131] => data.DATAB
q[131] => data.DATAA
q[132] => data.DATAB
q[132] => data.DATAA
q[133] => data.DATAB
q[133] => data.DATAA
q[134] => data.DATAB
q[134] => data.DATAA
q[135] => data.DATAB
q[135] => data.DATAA
q[136] => data.DATAB
q[136] => data.DATAA
q[137] => data.DATAB
q[137] => data.DATAA
q[138] => data.DATAB
q[138] => data.DATAA
q[139] => data.DATAB
q[139] => data.DATAA
q[140] => data.DATAB
q[140] => data.DATAA
q[141] => data.DATAB
q[141] => data.DATAA
q[142] => data.DATAB
q[142] => data.DATAA
q[143] => data.DATAB
q[143] => data.DATAA
q[144] => data.DATAB
q[144] => data.DATAA
q[145] => data.DATAB
q[145] => data.DATAA
q[146] => data.DATAB
q[146] => data.DATAA
q[147] => data.DATAB
q[147] => data.DATAA
q[148] => data.DATAB
q[148] => data.DATAA
q[149] => data.DATAB
q[149] => data.DATAA
q[150] => data.DATAB
q[150] => data.DATAA
q[151] => data.DATAB
q[151] => data.DATAA
q[152] => data.DATAB
q[152] => data.DATAA
q[153] => data.DATAB
q[153] => data.DATAA
q[154] => data.DATAB
q[154] => data.DATAA
q[155] => data.DATAB
q[155] => data.DATAA
q[156] => data.DATAB
q[156] => data.DATAA
q[157] => data.DATAB
q[157] => data.DATAA
q[158] => data.DATAB
q[158] => data.DATAA
q[159] => data.DATAB
q[159] => data.DATAA
q[160] => data.DATAB
q[160] => data.DATAA
q[161] => data.DATAB
q[161] => data.DATAA
q[162] => data.DATAB
q[162] => data.DATAA
q[163] => data.DATAB
q[163] => data.DATAA
q[164] => data.DATAB
q[164] => data.DATAA
q[165] => data.DATAB
q[165] => data.DATAA
q[166] => data.DATAB
q[166] => data.DATAA
q[167] => data.DATAB
q[167] => data.DATAA
q[168] => data.DATAB
q[168] => data.DATAA
q[169] => data.DATAB
q[169] => data.DATAA
q[170] => data.DATAB
q[170] => data.DATAA
q[171] => data.DATAB
q[171] => data.DATAA
q[172] => data.DATAB
q[172] => data.DATAA
q[173] => data.DATAB
q[173] => data.DATAA
q[174] => data.DATAB
q[174] => data.DATAA
q[175] => data.DATAB
q[175] => data.DATAA
q[176] => data.DATAB
q[176] => data.DATAA
q[177] => data.DATAB
q[177] => data.DATAA
q[178] => data.DATAB
q[178] => data.DATAA
q[179] => data.DATAB
q[179] => data.DATAA
q[180] => data.DATAB
q[180] => data.DATAA
q[181] => data.DATAB
q[181] => data.DATAA
q[182] => data.DATAB
q[182] => data.DATAA
q[183] => data.DATAB
q[183] => data.DATAA
q[184] => data.DATAB
q[184] => data.DATAA
q[185] => data.DATAB
q[185] => data.DATAA
q[186] => data.DATAB
q[186] => data.DATAA
q[187] => data.DATAB
q[187] => data.DATAA
q[188] => data.DATAB
q[188] => data.DATAA
q[189] => data.DATAB
q[189] => data.DATAA
q[190] => data.DATAB
q[190] => data.DATAA
q[191] => data.DATAB
q[191] => data.DATAA
q[192] => data.DATAB
q[192] => data.DATAA
q[193] => data.DATAB
q[193] => data.DATAA
q[194] => data.DATAB
q[194] => data.DATAA
q[195] => data.DATAB
q[195] => data.DATAA
q[196] => data.DATAB
q[196] => data.DATAA
q[197] => data.DATAB
q[197] => data.DATAA
q[198] => data.DATAB
q[198] => data.DATAA
q[199] => data.DATAB
q[199] => data.DATAA
q[200] => data.DATAB
q[200] => data.DATAA
q[201] => data.DATAB
q[201] => data.DATAA
q[202] => data.DATAB
q[202] => data.DATAA
q[203] => data.DATAB
q[203] => data.DATAA
q[204] => data.DATAB
q[204] => data.DATAA
q[205] => data.DATAB
q[205] => data.DATAA
q[206] => data.DATAB
q[206] => data.DATAA
q[207] => data.DATAB
q[207] => data.DATAA
q[208] => data.DATAB
q[208] => data.DATAA
q[209] => data.DATAB
q[209] => data.DATAA
q[210] => data.DATAB
q[210] => data.DATAA
q[211] => data.DATAB
q[211] => data.DATAA
q[212] => data.DATAB
q[212] => data.DATAA
q[213] => data.DATAB
q[213] => data.DATAA
q[214] => data.DATAB
q[214] => data.DATAA
q[215] => data.DATAB
q[215] => data.DATAA
q[216] => data.DATAB
q[216] => data.DATAA
q[217] => data.DATAB
q[217] => data.DATAA
q[218] => data.DATAB
q[218] => data.DATAA
q[219] => data.DATAB
q[219] => data.DATAA
q[220] => data.DATAB
q[220] => data.DATAA
q[221] => data.DATAB
q[221] => data.DATAA
q[222] => data.DATAB
q[222] => data.DATAA
q[223] => data.DATAB
q[223] => data.DATAA
q[224] => data.DATAB
q[224] => data.DATAA
q[225] => data.DATAB
q[225] => data.DATAA
q[226] => data.DATAB
q[226] => data.DATAA
q[227] => data.DATAB
q[227] => data.DATAA
q[228] => data.DATAB
q[228] => data.DATAA
q[229] => data.DATAB
q[229] => data.DATAA
q[230] => data.DATAB
q[230] => data.DATAA
q[231] => data.DATAB
q[231] => data.DATAA
q[232] => data.DATAB
q[232] => data.DATAA
q[233] => data.DATAB
q[233] => data.DATAA
q[234] => data.DATAB
q[234] => data.DATAA
q[235] => data.DATAB
q[235] => data.DATAA
q[236] => data.DATAB
q[236] => data.DATAA
q[237] => data.DATAB
q[237] => data.DATAA
q[238] => data.DATAB
q[238] => data.DATAA
q[239] => data.DATAB
q[239] => data.DATAA
q[240] => data.DATAB
q[240] => data.DATAA
q[241] => data.DATAB
q[241] => data.DATAA
q[242] => data.DATAB
q[242] => data.DATAA
q[243] => data.DATAB
q[243] => data.DATAA
q[244] => data.DATAB
q[244] => data.DATAA
q[245] => data.DATAB
q[245] => data.DATAA
q[246] => data.DATAB
q[246] => data.DATAA
q[247] => data.DATAB
q[247] => data.DATAA
q[248] => data.DATAB
q[248] => data.DATAA
q[249] => data.DATAB
q[249] => data.DATAA
q[250] => data.DATAB
q[250] => data.DATAA
q[251] => data.DATAB
q[251] => data.DATAA
q[252] => data.DATAB
q[252] => data.DATAA
q[253] => data.DATAB
q[253] => data.DATAA
q[254] => data.DATAB
q[254] => data.DATAA
q[255] => data.DATAB
q[255] => data.DATAA
q[256] => data.DATAB
q[256] => data.DATAA
q[257] => data.DATAB
q[257] => data.DATAA
q[258] => data.DATAB
q[258] => data.DATAA
q[259] => data.DATAB
q[259] => data.DATAA
q[260] => data.DATAB
q[260] => data.DATAA
q[261] => data.DATAB
q[261] => data.DATAA
q[262] => data.DATAB
q[262] => data.DATAA
q[263] => data.DATAB
q[263] => data.DATAA
q[264] => data.DATAB
q[264] => data.DATAA
q[265] => data.DATAB
q[265] => data.DATAA
q[266] => data.DATAB
q[266] => data.DATAA
q[267] => data.DATAB
q[267] => data.DATAA
q[268] => data.DATAB
q[268] => data.DATAA
q[269] => data.DATAB
q[269] => data.DATAA
q[270] => data.DATAB
q[270] => data.DATAA
q[271] => data.DATAB
q[271] => data.DATAA
q[272] => data.DATAB
q[272] => data.DATAA
q[273] => data.DATAB
q[273] => data.DATAA
q[274] => data.DATAB
q[274] => data.DATAA
q[275] => data.DATAB
q[275] => data.DATAA
q[276] => data.DATAB
q[276] => data.DATAA
q[277] => data.DATAB
q[277] => data.DATAA
q[278] => data.DATAB
q[278] => data.DATAA
q[279] => data.DATAB
q[279] => data.DATAA
q[280] => data.DATAB
q[280] => data.DATAA
q[281] => data.DATAB
q[281] => data.DATAA
q[282] => data.DATAB
q[282] => data.DATAA
q[283] => data.DATAB
q[283] => data.DATAA
q[284] => data.DATAB
q[284] => data.DATAA
q[285] => data.DATAB
q[285] => data.DATAA
q[286] => data.DATAB
q[286] => data.DATAA
q[287] => data.DATAB
q[287] => data.DATAA
q[288] => data.DATAB
q[288] => data.DATAA
q[289] => data.DATAB
q[289] => data.DATAA
q[290] => data.DATAB
q[290] => data.DATAA
q[291] => data.DATAB
q[291] => data.DATAA
q[292] => data.DATAB
q[292] => data.DATAA
q[293] => data.DATAB
q[293] => data.DATAA
q[294] => data.DATAB
q[294] => data.DATAA
q[295] => data.DATAB
q[295] => data.DATAA
q[296] => data.DATAB
q[296] => data.DATAA
q[297] => data.DATAB
q[297] => data.DATAA
q[298] => data.DATAB
q[298] => data.DATAA
q[299] => data.DATAB
q[299] => data.DATAA
q[300] => data.DATAB
q[300] => data.DATAA
q[301] => data.DATAB
q[301] => data.DATAA
q[302] => data.DATAB
q[302] => data.DATAA
q[303] => data.DATAB
q[303] => data.DATAA
q[304] => data.DATAB
q[304] => data.DATAA
q[305] => data.DATAB
q[305] => data.DATAA
q[306] => data.DATAB
q[306] => data.DATAA
q[307] => data.DATAB
q[307] => data.DATAA
q[308] => data.DATAB
q[308] => data.DATAA
q[309] => data.DATAB
q[309] => data.DATAA
q[310] => data.DATAB
q[310] => data.DATAA
q[311] => data.DATAB
q[311] => data.DATAA
q[312] => data.DATAB
q[312] => data.DATAA
q[313] => data.DATAB
q[313] => data.DATAA
q[314] => data.DATAB
q[314] => data.DATAA
q[315] => data.DATAB
q[315] => data.DATAA
q[316] => data.DATAB
q[316] => data.DATAA
q[317] => data.DATAB
q[317] => data.DATAA
q[318] => data.DATAB
q[318] => data.DATAA
q[319] => data.DATAB
q[319] => data.DATAA
q[320] => data.DATAB
q[320] => data.DATAA
q[321] => data.DATAB
q[321] => data.DATAA
q[322] => data.DATAB
q[322] => data.DATAA
q[323] => data.DATAB
q[323] => data.DATAA
q[324] => data.DATAB
q[324] => data.DATAA
q[325] => data.DATAB
q[325] => data.DATAA
q[326] => data.DATAB
q[326] => data.DATAA
q[327] => data.DATAB
q[327] => data.DATAA
q[328] => data.DATAB
q[328] => data.DATAA
q[329] => data.DATAB
q[329] => data.DATAA
q[330] => data.DATAB
q[330] => data.DATAA
q[331] => data.DATAB
q[331] => data.DATAA
q[332] => data.DATAB
q[332] => data.DATAA
q[333] => data.DATAB
q[333] => data.DATAA
q[334] => data.DATAB
q[334] => data.DATAA
q[335] => data.DATAB
q[335] => data.DATAA
q[336] => data.DATAB
q[336] => data.DATAA
q[337] => data.DATAB
q[337] => data.DATAA
q[338] => data.DATAB
q[338] => data.DATAA
q[339] => data.DATAB
q[339] => data.DATAA
q[340] => data.DATAB
q[340] => data.DATAA
q[341] => data.DATAB
q[341] => data.DATAA
q[342] => data.DATAB
q[342] => data.DATAA
q[343] => data.DATAB
q[343] => data.DATAA
q[344] => data.DATAB
q[344] => data.DATAA
q[345] => data.DATAB
q[345] => data.DATAA
q[346] => data.DATAB
q[346] => data.DATAA
q[347] => data.DATAB
q[347] => data.DATAA
q[348] => data.DATAB
q[348] => data.DATAA
q[349] => data.DATAB
q[349] => data.DATAA
q[350] => data.DATAB
q[350] => data.DATAA
q[351] => data.DATAB
q[351] => data.DATAA
q[352] => data.DATAB
q[352] => data.DATAA
q[353] => data.DATAB
q[353] => data.DATAA
q[354] => data.DATAB
q[354] => data.DATAA
q[355] => data.DATAB
q[355] => data.DATAA
q[356] => data.DATAB
q[356] => data.DATAA
q[357] => data.DATAB
q[357] => data.DATAA
q[358] => data.DATAB
q[358] => data.DATAA
q[359] => data.DATAB
q[359] => data.DATAA
q[360] => data.DATAB
q[360] => data.DATAA
q[361] => data.DATAB
q[361] => data.DATAA
q[362] => data.DATAB
q[362] => data.DATAA
q[363] => data.DATAB
q[363] => data.DATAA
q[364] => data.DATAB
q[364] => data.DATAA
q[365] => data.DATAB
q[365] => data.DATAA
q[366] => data.DATAB
q[366] => data.DATAA
q[367] => data.DATAB
q[367] => data.DATAA
q[368] => data.DATAB
q[368] => data.DATAA
q[369] => data.DATAB
q[369] => data.DATAA
q[370] => data.DATAB
q[370] => data.DATAA
q[371] => data.DATAB
q[371] => data.DATAA
q[372] => data.DATAB
q[372] => data.DATAA
q[373] => data.DATAB
q[373] => data.DATAA
q[374] => data.DATAB
q[374] => data.DATAA
q[375] => data.DATAB
q[375] => data.DATAA
q[376] => data.DATAB
q[376] => data.DATAA
q[377] => data.DATAB
q[377] => data.DATAA
q[378] => data.DATAB
q[378] => data.DATAA
q[379] => data.DATAB
q[379] => data.DATAA
q[380] => data.DATAB
q[380] => data.DATAA
q[381] => data.DATAB
q[381] => data.DATAA
q[382] => data.DATAB
q[382] => data.DATAA
q[383] => data.DATAB
q[383] => data.DATAA
q[384] => data.DATAB
q[384] => data.DATAA
q[385] => data.DATAB
q[385] => data.DATAA
q[386] => data.DATAB
q[386] => data.DATAA
q[387] => data.DATAB
q[387] => data.DATAA
q[388] => data.DATAB
q[388] => data.DATAA
q[389] => data.DATAB
q[389] => data.DATAA
q[390] => data.DATAB
q[390] => data.DATAA
q[391] => data.DATAB
q[391] => data.DATAA
q[392] => data.DATAB
q[392] => data.DATAA
q[393] => data.DATAB
q[393] => data.DATAA
q[394] => data.DATAB
q[394] => data.DATAA
q[395] => data.DATAB
q[395] => data.DATAA
q[396] => data.DATAB
q[396] => data.DATAA
q[397] => data.DATAB
q[397] => data.DATAA
q[398] => data.DATAB
q[398] => data.DATAA
q[399] => data.DATAB
q[399] => data.DATAA
q[400] => data.DATAB
q[400] => data.DATAA
q[401] => data.DATAB
q[401] => data.DATAA
q[402] => data.DATAB
q[402] => data.DATAA
q[403] => data.DATAB
q[403] => data.DATAA
q[404] => data.DATAB
q[404] => data.DATAA
q[405] => data.DATAB
q[405] => data.DATAA
q[406] => data.DATAB
q[406] => data.DATAA
q[407] => data.DATAB
q[407] => data.DATAA
q[408] => data.DATAB
q[408] => data.DATAA
q[409] => data.DATAB
q[409] => data.DATAA
q[410] => data.DATAB
q[410] => data.DATAA
q[411] => data.DATAB
q[411] => data.DATAA
q[412] => data.DATAB
q[412] => data.DATAA
q[413] => data.DATAB
q[413] => data.DATAA
q[414] => data.DATAB
q[414] => data.DATAA
q[415] => data.DATAB
q[415] => data.DATAA
q[416] => data.DATAB
q[416] => data.DATAA
q[417] => data.DATAB
q[417] => data.DATAA
q[418] => data.DATAB
q[418] => data.DATAA
q[419] => data.DATAB
q[419] => data.DATAA
q[420] => data.DATAB
q[420] => data.DATAA
q[421] => data.DATAB
q[421] => data.DATAA
q[422] => data.DATAB
q[422] => data.DATAA
q[423] => data.DATAB
q[423] => data.DATAA
q[424] => data.DATAB
q[424] => data.DATAA
q[425] => data.DATAB
q[425] => data.DATAA
q[426] => data.DATAB
q[426] => data.DATAA
q[427] => data.DATAB
q[427] => data.DATAA
q[428] => data.DATAB
q[428] => data.DATAA
q[429] => data.DATAB
q[429] => data.DATAA
q[430] => data.DATAB
q[430] => data.DATAA
q[431] => data.DATAB
q[431] => data.DATAA
q[432] => data.DATAB
q[432] => data.DATAA
q[433] => data.DATAB
q[433] => data.DATAA
q[434] => data.DATAB
q[434] => data.DATAA
q[435] => data.DATAB
q[435] => data.DATAA
q[436] => data.DATAB
q[436] => data.DATAA
q[437] => data.DATAB
q[437] => data.DATAA
q[438] => data.DATAB
q[438] => data.DATAA
q[439] => data.DATAB
q[439] => data.DATAA
q[440] => data.DATAB
q[440] => data.DATAA
q[441] => data.DATAB
q[441] => data.DATAA
q[442] => data.DATAB
q[442] => data.DATAA
q[443] => data.DATAB
q[443] => data.DATAA
q[444] => data.DATAB
q[444] => data.DATAA
q[445] => data.DATAB
q[445] => data.DATAA
q[446] => data.DATAB
q[446] => data.DATAA
q[447] => data.DATAB
q[447] => data.DATAA
q[448] => data.DATAB
q[448] => data.DATAA
q[449] => data.DATAB
q[449] => data.DATAA
q[450] => data.DATAB
q[450] => data.DATAA
q[451] => data.DATAB
q[451] => data.DATAA
q[452] => data.DATAB
q[452] => data.DATAA
q[453] => data.DATAB
q[453] => data.DATAA
q[454] => data.DATAB
q[454] => data.DATAA
q[455] => data.DATAB
q[455] => data.DATAA
q[456] => data.DATAB
q[456] => data.DATAA
q[457] => data.DATAB
q[457] => data.DATAA
q[458] => data.DATAB
q[458] => data.DATAA
q[459] => data.DATAB
q[459] => data.DATAA
q[460] => data.DATAB
q[460] => data.DATAA
q[461] => data.DATAB
q[461] => data.DATAA
q[462] => data.DATAB
q[462] => data.DATAA
q[463] => data.DATAB
q[463] => data.DATAA
q[464] => data.DATAB
q[464] => data.DATAA
q[465] => data.DATAB
q[465] => data.DATAA
q[466] => data.DATAB
q[466] => data.DATAA
q[467] => data.DATAB
q[467] => data.DATAA
q[468] => data.DATAB
q[468] => data.DATAA
q[469] => data.DATAB
q[469] => data.DATAA
q[470] => data.DATAB
q[470] => data.DATAA
q[471] => data.DATAB
q[471] => data.DATAA
q[472] => data.DATAB
q[472] => data.DATAA
q[473] => data.DATAB
q[473] => data.DATAA
q[474] => data.DATAB
q[474] => data.DATAA
q[475] => data.DATAB
q[475] => data.DATAA
q[476] => data.DATAB
q[476] => data.DATAA
q[477] => data.DATAB
q[477] => data.DATAA
q[478] => data.DATAB
q[478] => data.DATAA
q[479] => data.DATAB
q[479] => data.DATAA
q[480] => data.DATAB
q[480] => data.DATAA
q[481] => data.DATAB
q[481] => data.DATAA
q[482] => data.DATAB
q[482] => data.DATAA
q[483] => data.DATAB
q[483] => data.DATAA
q[484] => data.DATAB
q[484] => data.DATAA
q[485] => data.DATAB
q[485] => data.DATAA
q[486] => data.DATAB
q[486] => data.DATAA
q[487] => data.DATAB
q[487] => data.DATAA
q[488] => data.DATAB
q[488] => data.DATAA
q[489] => data.DATAA
q[490] => data.DATAA
q[491] => data.DATAA
q[492] => data.DATAA
q[493] => data.DATAA
q[494] => data.DATAA
q[495] => data.DATAA
q[496] => data.DATAA
q[497] => data.DATAA
q[498] => data.DATAA
q[499] => data.DATAA
q[500] => data.DATAA
q[501] => data.DATAA
q[502] => data.DATAA
q[503] => data.DATAA
q[504] => data.DATAA
q[505] => ~NO_FANOUT~
q[506] => ~NO_FANOUT~
q[507] => ~NO_FANOUT~
q[508] => ~NO_FANOUT~
q[509] => ~NO_FANOUT~
q[510] => ~NO_FANOUT~
q[511] => ~NO_FANOUT~
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[32] <= data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[33] <= data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[34] <= data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[35] <= data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[36] <= data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[37] <= data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[38] <= data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[39] <= data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[40] <= data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[41] <= data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[42] <= data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[43] <= data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[44] <= data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[45] <= data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[46] <= data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[47] <= data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[48] <= data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[49] <= data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[50] <= data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[51] <= data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[52] <= data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[53] <= data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[54] <= data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[55] <= data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[56] <= data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[57] <= data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[58] <= data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[59] <= data[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[60] <= data[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[61] <= data[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[62] <= data[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[63] <= data[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[64] <= data[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[65] <= data[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[66] <= data[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[67] <= data[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[68] <= data[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[69] <= data[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[70] <= data[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[71] <= data[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[72] <= data[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[73] <= data[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[74] <= data[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[75] <= data[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[76] <= data[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[77] <= data[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[78] <= data[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[79] <= data[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[80] <= data[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[81] <= data[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[82] <= data[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[83] <= data[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[84] <= data[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[85] <= data[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[86] <= data[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[87] <= data[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[88] <= data[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[89] <= data[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[90] <= data[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[91] <= data[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[92] <= data[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[93] <= data[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[94] <= data[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[95] <= data[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[96] <= data[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[97] <= data[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[98] <= data[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[99] <= data[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[100] <= data[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[101] <= data[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[102] <= data[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[103] <= data[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[104] <= data[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[105] <= data[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[106] <= data[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[107] <= data[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[108] <= data[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[109] <= data[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[110] <= data[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[111] <= data[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[112] <= data[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[113] <= data[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[114] <= data[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[115] <= data[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[116] <= data[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[117] <= data[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[118] <= data[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[119] <= data[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[120] <= data[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[121] <= data[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[122] <= data[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[123] <= data[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[124] <= data[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[125] <= data[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[126] <= data[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[127] <= data[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[128] <= data[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[129] <= data[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[130] <= data[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[131] <= data[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[132] <= data[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[133] <= data[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[134] <= data[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[135] <= data[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[136] <= data[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[137] <= data[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[138] <= data[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[139] <= data[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[140] <= data[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[141] <= data[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[142] <= data[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[143] <= data[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[144] <= data[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[145] <= data[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[146] <= data[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[147] <= data[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[148] <= data[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[149] <= data[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[150] <= data[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[151] <= data[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[152] <= data[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[153] <= data[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[154] <= data[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[155] <= data[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[156] <= data[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[157] <= data[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[158] <= data[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[159] <= data[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[160] <= data[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[161] <= data[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[162] <= data[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[163] <= data[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[164] <= data[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[165] <= data[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[166] <= data[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[167] <= data[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[168] <= data[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[169] <= data[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[170] <= data[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[171] <= data[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[172] <= data[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[173] <= data[173]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[174] <= data[174]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[175] <= data[175]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[176] <= data[176]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[177] <= data[177]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[178] <= data[178]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[179] <= data[179]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[180] <= data[180]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[181] <= data[181]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[182] <= data[182]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[183] <= data[183]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[184] <= data[184]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[185] <= data[185]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[186] <= data[186]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[187] <= data[187]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[188] <= data[188]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[189] <= data[189]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[190] <= data[190]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[191] <= data[191]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[192] <= data[192]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[193] <= data[193]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[194] <= data[194]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[195] <= data[195]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[196] <= data[196]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[197] <= data[197]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[198] <= data[198]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[199] <= data[199]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[200] <= data[200]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[201] <= data[201]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[202] <= data[202]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[203] <= data[203]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[204] <= data[204]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[205] <= data[205]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[206] <= data[206]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[207] <= data[207]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[208] <= data[208]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[209] <= data[209]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[210] <= data[210]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[211] <= data[211]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[212] <= data[212]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[213] <= data[213]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[214] <= data[214]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[215] <= data[215]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[216] <= data[216]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[217] <= data[217]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[218] <= data[218]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[219] <= data[219]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[220] <= data[220]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[221] <= data[221]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[222] <= data[222]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[223] <= data[223]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[224] <= data[224]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[225] <= data[225]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[226] <= data[226]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[227] <= data[227]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[228] <= data[228]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[229] <= data[229]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[230] <= data[230]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[231] <= data[231]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[232] <= data[232]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[233] <= data[233]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[234] <= data[234]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[235] <= data[235]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[236] <= data[236]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[237] <= data[237]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[238] <= data[238]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[239] <= data[239]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[240] <= data[240]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[241] <= data[241]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[242] <= data[242]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[243] <= data[243]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[244] <= data[244]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[245] <= data[245]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[246] <= data[246]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[247] <= data[247]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[248] <= data[248]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[249] <= data[249]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[250] <= data[250]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[251] <= data[251]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[252] <= data[252]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[253] <= data[253]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[254] <= data[254]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[255] <= data[255]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[256] <= data[256]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[257] <= data[257]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[258] <= data[258]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[259] <= data[259]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[260] <= data[260]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[261] <= data[261]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[262] <= data[262]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[263] <= data[263]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[264] <= data[264]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[265] <= data[265]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[266] <= data[266]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[267] <= data[267]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[268] <= data[268]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[269] <= data[269]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[270] <= data[270]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[271] <= data[271]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[272] <= data[272]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[273] <= data[273]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[274] <= data[274]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[275] <= data[275]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[276] <= data[276]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[277] <= data[277]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[278] <= data[278]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[279] <= data[279]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[280] <= data[280]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[281] <= data[281]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[282] <= data[282]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[283] <= data[283]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[284] <= data[284]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[285] <= data[285]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[286] <= data[286]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[287] <= data[287]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[288] <= data[288]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[289] <= data[289]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[290] <= data[290]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[291] <= data[291]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[292] <= data[292]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[293] <= data[293]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[294] <= data[294]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[295] <= data[295]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[296] <= data[296]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[297] <= data[297]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[298] <= data[298]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[299] <= data[299]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[300] <= data[300]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[301] <= data[301]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[302] <= data[302]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[303] <= data[303]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[304] <= data[304]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[305] <= data[305]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[306] <= data[306]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[307] <= data[307]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[308] <= data[308]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[309] <= data[309]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[310] <= data[310]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[311] <= data[311]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[312] <= data[312]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[313] <= data[313]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[314] <= data[314]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[315] <= data[315]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[316] <= data[316]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[317] <= data[317]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[318] <= data[318]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[319] <= data[319]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[320] <= data[320]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[321] <= data[321]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[322] <= data[322]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[323] <= data[323]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[324] <= data[324]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[325] <= data[325]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[326] <= data[326]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[327] <= data[327]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[328] <= data[328]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[329] <= data[329]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[330] <= data[330]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[331] <= data[331]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[332] <= data[332]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[333] <= data[333]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[334] <= data[334]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[335] <= data[335]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[336] <= data[336]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[337] <= data[337]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[338] <= data[338]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[339] <= data[339]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[340] <= data[340]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[341] <= data[341]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[342] <= data[342]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[343] <= data[343]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[344] <= data[344]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[345] <= data[345]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[346] <= data[346]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[347] <= data[347]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[348] <= data[348]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[349] <= data[349]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[350] <= data[350]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[351] <= data[351]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[352] <= data[352]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[353] <= data[353]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[354] <= data[354]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[355] <= data[355]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[356] <= data[356]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[357] <= data[357]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[358] <= data[358]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[359] <= data[359]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[360] <= data[360]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[361] <= data[361]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[362] <= data[362]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[363] <= data[363]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[364] <= data[364]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[365] <= data[365]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[366] <= data[366]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[367] <= data[367]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[368] <= data[368]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[369] <= data[369]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[370] <= data[370]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[371] <= data[371]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[372] <= data[372]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[373] <= data[373]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[374] <= data[374]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[375] <= data[375]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[376] <= data[376]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[377] <= data[377]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[378] <= data[378]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[379] <= data[379]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[380] <= data[380]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[381] <= data[381]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[382] <= data[382]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[383] <= data[383]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[384] <= data[384]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[385] <= data[385]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[386] <= data[386]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[387] <= data[387]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[388] <= data[388]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[389] <= data[389]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[390] <= data[390]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[391] <= data[391]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[392] <= data[392]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[393] <= data[393]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[394] <= data[394]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[395] <= data[395]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[396] <= data[396]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[397] <= data[397]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[398] <= data[398]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[399] <= data[399]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[400] <= data[400]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[401] <= data[401]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[402] <= data[402]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[403] <= data[403]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[404] <= data[404]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[405] <= data[405]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[406] <= data[406]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[407] <= data[407]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[408] <= data[408]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[409] <= data[409]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[410] <= data[410]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[411] <= data[411]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[412] <= data[412]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[413] <= data[413]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[414] <= data[414]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[415] <= data[415]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[416] <= data[416]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[417] <= data[417]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[418] <= data[418]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[419] <= data[419]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[420] <= data[420]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[421] <= data[421]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[422] <= data[422]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[423] <= data[423]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[424] <= data[424]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[425] <= data[425]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[426] <= data[426]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[427] <= data[427]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[428] <= data[428]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[429] <= data[429]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[430] <= data[430]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[431] <= data[431]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[432] <= data[432]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[433] <= data[433]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[434] <= data[434]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[435] <= data[435]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[436] <= data[436]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[437] <= data[437]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[438] <= data[438]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[439] <= data[439]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[440] <= data[440]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[441] <= data[441]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[442] <= data[442]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[443] <= data[443]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[444] <= data[444]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[445] <= data[445]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[446] <= data[446]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[447] <= data[447]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[448] <= data[448]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[449] <= data[449]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[450] <= data[450]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[451] <= data[451]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[452] <= data[452]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[453] <= data[453]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[454] <= data[454]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[455] <= data[455]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[456] <= data[456]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[457] <= data[457]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[458] <= data[458]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[459] <= data[459]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[460] <= data[460]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[461] <= data[461]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[462] <= data[462]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[463] <= data[463]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[464] <= data[464]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[465] <= data[465]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[466] <= data[466]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[467] <= data[467]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[468] <= data[468]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[469] <= data[469]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[470] <= data[470]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[471] <= data[471]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[472] <= data[472]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[473] <= data[473]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[474] <= data[474]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[475] <= data[475]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[476] <= data[476]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[477] <= data[477]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[478] <= data[478]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[479] <= data[479]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[480] <= data[480]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[481] <= data[481]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[482] <= data[482]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[483] <= data[483]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[484] <= data[484]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[485] <= data[485]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[486] <= data[486]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[487] <= data[487]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[488] <= data[488]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[489] <= data[489]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[490] <= data[490]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[491] <= data[491]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[492] <= data[492]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[493] <= data[493]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[494] <= data[494]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[495] <= data[495]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[496] <= data[496]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[497] <= data[497]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[498] <= data[498]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[499] <= data[499]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[500] <= data[500]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[501] <= data[501]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[502] <= data[502]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[503] <= data[503]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[504] <= data[504]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[505] <= data[505]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[506] <= data[506]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[507] <= data[507]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[508] <= data[508]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[509] <= data[509]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[510] <= data[510]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[511] <= data[511]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[512] <= data[512]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|ADC_Manager:ADC_Manager1
CLK => data_counts[0].CLK
CLK => data_counts[1].CLK
CLK => data_counts[2].CLK
CLK => data_counts[3].CLK
CLK => data_counts[4].CLK
CLK => data_counts[5].CLK
CLK => data_counts[6].CLK
CLK => data_counts[7].CLK
CLK => data_counts[8].CLK
CLK => data_counts[9].CLK
CLK => data_counts[10].CLK
CLK => data_counts[11].CLK
CLK => data_counts[12].CLK
CLK => data_counts[13].CLK
CLK => data_counts[14].CLK
CLK => data_counts[15].CLK
CLK => data_counts[16].CLK
CLK => data_counts[17].CLK
CLK => data_counts[18].CLK
CLK => data_counts[19].CLK
CLK => data_counts[20].CLK
CLK => data_counts[21].CLK
CLK => data_counts[22].CLK
CLK => data_counts[23].CLK
CLK => data_counts[24].CLK
CLK => data_counts[25].CLK
CLK => data_counts[26].CLK
CLK => data_counts[27].CLK
CLK => data_counts[28].CLK
CLK => data_counts[29].CLK
CLK => data_counts[30].CLK
CLK => data_counts[31].CLK
CLK => data_buffer[0].CLK
CLK => data_buffer[1].CLK
CLK => data_buffer[2].CLK
CLK => data_buffer[3].CLK
CLK => data_buffer[4].CLK
CLK => data_buffer[5].CLK
CLK => c_00_value[0].CLK
CLK => c_00_value[1].CLK
CLK => c_00_value[2].CLK
CLK => c_00_value[3].CLK
CLK => c_00_value[4].CLK
CLK => c_00_value[5].CLK
CLK => c_00_value[6].CLK
CLK => c_00_value[7].CLK
CLK => c_00_value[8].CLK
CLK => c_00_value[9].CLK
CLK => c_00_value[10].CLK
CLK => c_00_value[11].CLK
CLK => c_10_value[0].CLK
CLK => c_10_value[1].CLK
CLK => c_10_value[2].CLK
CLK => c_10_value[3].CLK
CLK => c_10_value[4].CLK
CLK => c_10_value[5].CLK
CLK => c_10_value[6].CLK
CLK => c_10_value[7].CLK
CLK => c_10_value[8].CLK
CLK => c_10_value[9].CLK
CLK => c_10_value[10].CLK
CLK => c_10_value[11].CLK
CLK => c_11_value[0].CLK
CLK => c_11_value[1].CLK
CLK => c_11_value[2].CLK
CLK => c_11_value[3].CLK
CLK => c_11_value[4].CLK
CLK => c_11_value[5].CLK
CLK => c_11_value[6].CLK
CLK => c_11_value[7].CLK
CLK => c_11_value[8].CLK
CLK => c_11_value[9].CLK
CLK => c_11_value[10].CLK
CLK => c_11_value[11].CLK
CLK => c_01_value[0].CLK
CLK => c_01_value[1].CLK
CLK => c_01_value[2].CLK
CLK => c_01_value[3].CLK
CLK => c_01_value[4].CLK
CLK => c_01_value[5].CLK
CLK => c_01_value[6].CLK
CLK => c_01_value[7].CLK
CLK => c_01_value[8].CLK
CLK => c_01_value[9].CLK
CLK => c_01_value[10].CLK
CLK => c_01_value[11].CLK
CLK => c_short_func_input_index[0].CLK
CLK => c_short_func_input_index[1].CLK
CLK => c_short_func_input_index[2].CLK
CLK => c_short_func_input_index[3].CLK
CLK => corr_func_rom_adress_b[0]~reg0.CLK
CLK => corr_func_rom_adress_b[1]~reg0.CLK
CLK => corr_func_rom_adress_b[2]~reg0.CLK
CLK => corr_func_rom_adress_b[3]~reg0.CLK
CLK => corr_func_rom_adress_b[4]~reg0.CLK
CLK => corr_func_rom_adress_a[0]~reg0.CLK
CLK => corr_func_rom_adress_a[1]~reg0.CLK
CLK => corr_func_rom_adress_a[2]~reg0.CLK
CLK => corr_func_rom_adress_a[3]~reg0.CLK
CLK => corr_func_rom_adress_a[4]~reg0.CLK
CLK => DATA_DONE~reg0.CLK
CLK => bit_polarity.CLK
CLK => main_state~6.DATAIN
DATA_OUT[0] <= data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_DONE <= DATA_DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_long_value_in[0] => LessThan0.IN40
c_long_value_in[0] => Mux21.IN7
c_long_value_in[0] => Mux33.IN7
c_long_value_in[0] => Mux45.IN7
c_long_value_in[0] => Mux57.IN3
c_long_value_in[1] => LessThan0.IN39
c_long_value_in[1] => Mux20.IN7
c_long_value_in[1] => Mux32.IN7
c_long_value_in[1] => Mux44.IN7
c_long_value_in[1] => Mux56.IN3
c_long_value_in[2] => LessThan0.IN38
c_long_value_in[2] => Mux19.IN7
c_long_value_in[2] => Mux31.IN7
c_long_value_in[2] => Mux43.IN7
c_long_value_in[2] => Mux55.IN3
c_long_value_in[3] => LessThan0.IN37
c_long_value_in[3] => Mux18.IN7
c_long_value_in[3] => Mux30.IN7
c_long_value_in[3] => Mux42.IN7
c_long_value_in[3] => Mux54.IN3
c_long_value_in[4] => LessThan0.IN36
c_long_value_in[4] => Mux17.IN7
c_long_value_in[4] => Mux29.IN7
c_long_value_in[4] => Mux41.IN7
c_long_value_in[4] => Mux53.IN3
c_long_value_in[5] => LessThan0.IN35
c_long_value_in[5] => Mux16.IN7
c_long_value_in[5] => Mux28.IN7
c_long_value_in[5] => Mux40.IN7
c_long_value_in[5] => Mux52.IN3
c_long_value_in[6] => LessThan0.IN34
c_long_value_in[6] => Mux15.IN7
c_long_value_in[6] => Mux27.IN7
c_long_value_in[6] => Mux39.IN7
c_long_value_in[6] => Mux51.IN3
c_long_value_in[7] => LessThan0.IN33
c_long_value_in[7] => Mux14.IN7
c_long_value_in[7] => Mux26.IN7
c_long_value_in[7] => Mux38.IN7
c_long_value_in[7] => Mux50.IN3
c_long_value_in[8] => LessThan0.IN32
c_long_value_in[8] => Mux13.IN7
c_long_value_in[8] => Mux25.IN7
c_long_value_in[8] => Mux37.IN7
c_long_value_in[8] => Mux49.IN3
c_long_value_in[9] => LessThan0.IN31
c_long_value_in[9] => Mux12.IN7
c_long_value_in[9] => Mux24.IN7
c_long_value_in[9] => Mux36.IN7
c_long_value_in[9] => Mux48.IN3
c_long_value_in[10] => LessThan0.IN30
c_long_value_in[10] => Mux11.IN7
c_long_value_in[10] => Mux23.IN7
c_long_value_in[10] => Mux35.IN7
c_long_value_in[10] => Mux47.IN3
c_long_value_in[11] => LessThan0.IN29
c_long_value_in[11] => Mux10.IN7
c_long_value_in[11] => Mux22.IN7
c_long_value_in[11] => Mux34.IN7
c_long_value_in[11] => Mux46.IN3
c_long_value_in[12] => LessThan0.IN28
c_long_value_in[13] => LessThan0.IN27
c_long_value_in[14] => LessThan0.IN26
c_long_value_in[15] => LessThan0.IN25
c_long_value_in[16] => LessThan0.IN24
c_long_value_in[17] => LessThan0.IN23
c_long_value_in[18] => LessThan0.IN22
c_long_value_in[19] => LessThan0.IN21
c_en <= c_en.DB_MAX_OUTPUT_PORT_TYPE
shift_en <= shift_en.DB_MAX_OUTPUT_PORT_TYPE
SYNC => counter[0].CLK
SYNC => counter[1].CLK
SYNC => counter[2].CLK
SYNC => counter[3].CLK
SYNC => counter[4].CLK
SYNC => counter[5].CLK
SYNC => counter[6].CLK
SYNC => counter[7].CLK
SYNC => counter[8].CLK
SYNC => counter[9].CLK
SYNC => counter[10].CLK
SYNC => counter[11].CLK
SYNC => counter[12].CLK
SYNC => counter[13].CLK
SYNC => counter[14].CLK
SYNC => counter[15].CLK
SYNC => counter[16].CLK
SYNC => counter[17].CLK
SYNC => counter[18].CLK
SYNC => counter[19].CLK
SYNC => counter[20].CLK
SYNC => counter[21].CLK
SYNC => counter[22].CLK
SYNC => counter[23].CLK
SYNC => counter[24].CLK
SYNC => counter[25].CLK
SYNC => counter[26].CLK
SYNC => counter[27].CLK
SYNC => counter[28].CLK
SYNC => counter[29].CLK
SYNC => counter[30].CLK
SYNC => counter[31].CLK
SYNC => bit_counter[0].CLK
SYNC => bit_counter[1].CLK
SYNC => bit_counter[2].CLK
SYNC => bit_counter[3].CLK
SYNC => bit_counter[4].CLK
SYNC => bit_counter[5].CLK
SYNC => bit_counter[6].CLK
SYNC => bit_counter[7].CLK
SYNC => bit_counter[8].CLK
SYNC => bit_counter[9].CLK
SYNC => bit_counter[10].CLK
SYNC => bit_counter[11].CLK
SYNC => bit_counter[12].CLK
SYNC => bit_counter[13].CLK
SYNC => bit_counter[14].CLK
SYNC => bit_counter[15].CLK
SYNC => bit_counter[16].CLK
SYNC => bit_counter[17].CLK
SYNC => bit_counter[18].CLK
SYNC => bit_counter[19].CLK
SYNC => bit_counter[20].CLK
SYNC => bit_counter[21].CLK
SYNC => bit_counter[22].CLK
SYNC => bit_counter[23].CLK
SYNC => bit_counter[24].CLK
SYNC => bit_counter[25].CLK
SYNC => bit_counter[26].CLK
SYNC => bit_counter[27].CLK
SYNC => bit_counter[28].CLK
SYNC => bit_counter[29].CLK
SYNC => bit_counter[30].CLK
SYNC => bit_counter[31].CLK
corr_func_rom_adress_a[0] <= corr_func_rom_adress_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corr_func_rom_adress_a[1] <= corr_func_rom_adress_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corr_func_rom_adress_a[2] <= corr_func_rom_adress_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corr_func_rom_adress_a[3] <= corr_func_rom_adress_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corr_func_rom_adress_a[4] <= corr_func_rom_adress_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corr_func_rom_adress_b[0] <= corr_func_rom_adress_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corr_func_rom_adress_b[1] <= corr_func_rom_adress_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corr_func_rom_adress_b[2] <= corr_func_rom_adress_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corr_func_rom_adress_b[3] <= corr_func_rom_adress_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corr_func_rom_adress_b[4] <= corr_func_rom_adress_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|wizard_ram:wizard_ram_1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|Uni_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component
wren_a => altsyncram_i0d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i0d1:auto_generated.data_a[0]
data_a[1] => altsyncram_i0d1:auto_generated.data_a[1]
data_a[2] => altsyncram_i0d1:auto_generated.data_a[2]
data_a[3] => altsyncram_i0d1:auto_generated.data_a[3]
data_a[4] => altsyncram_i0d1:auto_generated.data_a[4]
data_a[5] => altsyncram_i0d1:auto_generated.data_a[5]
data_a[6] => altsyncram_i0d1:auto_generated.data_a[6]
data_a[7] => altsyncram_i0d1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i0d1:auto_generated.address_a[0]
address_a[1] => altsyncram_i0d1:auto_generated.address_a[1]
address_a[2] => altsyncram_i0d1:auto_generated.address_a[2]
address_a[3] => altsyncram_i0d1:auto_generated.address_a[3]
address_a[4] => altsyncram_i0d1:auto_generated.address_a[4]
address_a[5] => altsyncram_i0d1:auto_generated.address_a[5]
address_a[6] => altsyncram_i0d1:auto_generated.address_a[6]
address_a[7] => altsyncram_i0d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i0d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i0d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i0d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i0d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i0d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i0d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i0d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i0d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i0d1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Uni_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|Uni_Projektas|Clock_divider:clock_divider1
CLK => clock_out.CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => half_clock[0].CLK
CLK => half_clock[1].CLK
CLK => half_clock[2].CLK
CLK => half_clock[3].CLK
CLK => half_clock[4].CLK
CLK => half_clock[5].CLK
CLK => half_clock[6].CLK
CLK => half_clock[7].CLK
CLK => half_clock[8].CLK
CLK => half_clock[9].CLK
CLK => half_clock[10].CLK
CLK => half_clock[11].CLK
CLK => half_clock[12].CLK
CLK => half_clock[13].CLK
CLK => half_clock[14].CLK
CLK => half_clock[15].CLK
Prescaler[0] => Add0.IN32
Prescaler[1] => Add0.IN31
Prescaler[1] => half_clock[0].DATAIN
Prescaler[2] => Add0.IN30
Prescaler[2] => half_clock[1].DATAIN
Prescaler[3] => Add0.IN29
Prescaler[3] => half_clock[2].DATAIN
Prescaler[4] => Add0.IN28
Prescaler[4] => half_clock[3].DATAIN
Prescaler[5] => Add0.IN27
Prescaler[5] => half_clock[4].DATAIN
Prescaler[6] => Add0.IN26
Prescaler[6] => half_clock[5].DATAIN
Prescaler[7] => Add0.IN25
Prescaler[7] => half_clock[6].DATAIN
Prescaler[8] => Add0.IN24
Prescaler[8] => half_clock[7].DATAIN
Prescaler[9] => Add0.IN23
Prescaler[9] => half_clock[8].DATAIN
Prescaler[10] => Add0.IN22
Prescaler[10] => half_clock[9].DATAIN
Prescaler[11] => Add0.IN21
Prescaler[11] => half_clock[10].DATAIN
Prescaler[12] => Add0.IN20
Prescaler[12] => half_clock[11].DATAIN
Prescaler[13] => Add0.IN19
Prescaler[13] => half_clock[12].DATAIN
Prescaler[14] => Add0.IN18
Prescaler[14] => half_clock[13].DATAIN
Prescaler[15] => Add0.IN17
Prescaler[15] => half_clock[14].DATAIN
CLK_OUT <= clock_out.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|Correlation_function:corr_long
EN => input_func_55[95].OUTPUTSELECT
EN => input_func_55[94].OUTPUTSELECT
EN => input_func_55[93].OUTPUTSELECT
EN => input_func_55[92].OUTPUTSELECT
EN => input_func_55[91].OUTPUTSELECT
EN => input_func_55[90].OUTPUTSELECT
EN => input_func_55[89].OUTPUTSELECT
EN => input_func_55[88].OUTPUTSELECT
EN => input_func_55[87].OUTPUTSELECT
EN => input_func_55[86].OUTPUTSELECT
EN => input_func_55[85].OUTPUTSELECT
EN => input_func_55[84].OUTPUTSELECT
EN => input_func_55[83].OUTPUTSELECT
EN => input_func_55[82].OUTPUTSELECT
EN => input_func_55[81].OUTPUTSELECT
EN => input_func_55[80].OUTPUTSELECT
EN => input_func_55[79].OUTPUTSELECT
EN => input_func_55[78].OUTPUTSELECT
EN => input_func_55[77].OUTPUTSELECT
EN => input_func_55[76].OUTPUTSELECT
EN => input_func_55[75].OUTPUTSELECT
EN => input_func_55[74].OUTPUTSELECT
EN => input_func_55[73].OUTPUTSELECT
EN => input_func_55[72].OUTPUTSELECT
EN => input_func_55[71].OUTPUTSELECT
EN => input_func_55[70].OUTPUTSELECT
EN => input_func_55[69].OUTPUTSELECT
EN => input_func_55[68].OUTPUTSELECT
EN => input_func_55[67].OUTPUTSELECT
EN => input_func_55[66].OUTPUTSELECT
EN => input_func_55[65].OUTPUTSELECT
EN => input_func_55[64].OUTPUTSELECT
EN => input_func_55[63].OUTPUTSELECT
EN => input_func_55[62].OUTPUTSELECT
EN => input_func_55[61].OUTPUTSELECT
EN => input_func_55[60].OUTPUTSELECT
EN => input_func_55[59].OUTPUTSELECT
EN => input_func_55[58].OUTPUTSELECT
EN => input_func_55[57].OUTPUTSELECT
EN => input_func_55[56].OUTPUTSELECT
EN => input_func_55[55].OUTPUTSELECT
EN => input_func_55[54].OUTPUTSELECT
EN => input_func_55[53].OUTPUTSELECT
EN => input_func_55[52].OUTPUTSELECT
EN => input_func_55[51].OUTPUTSELECT
EN => input_func_55[50].OUTPUTSELECT
EN => input_func_55[49].OUTPUTSELECT
EN => input_func_55[48].OUTPUTSELECT
EN => input_func_55[47].OUTPUTSELECT
EN => input_func_55[46].OUTPUTSELECT
EN => input_func_55[45].OUTPUTSELECT
EN => input_func_55[44].OUTPUTSELECT
EN => input_func_55[43].OUTPUTSELECT
EN => input_func_55[42].OUTPUTSELECT
EN => input_func_55[41].OUTPUTSELECT
EN => input_func_55[40].OUTPUTSELECT
EN => input_func_55[39].OUTPUTSELECT
EN => input_func_55[38].OUTPUTSELECT
EN => input_func_55[37].OUTPUTSELECT
EN => input_func_55[36].OUTPUTSELECT
EN => input_func_55[35].OUTPUTSELECT
EN => input_func_55[34].OUTPUTSELECT
EN => input_func_55[33].OUTPUTSELECT
EN => input_func_55[32].OUTPUTSELECT
EN => input_func_55[31].OUTPUTSELECT
EN => input_func_55[30].OUTPUTSELECT
EN => input_func_55[29].OUTPUTSELECT
EN => input_func_55[28].OUTPUTSELECT
EN => input_func_55[27].OUTPUTSELECT
EN => input_func_55[26].OUTPUTSELECT
EN => input_func_55[25].OUTPUTSELECT
EN => input_func_55[24].OUTPUTSELECT
EN => input_func_55[23].OUTPUTSELECT
EN => input_func_55[22].OUTPUTSELECT
EN => input_func_55[21].OUTPUTSELECT
EN => input_func_55[20].OUTPUTSELECT
EN => input_func_55[19].OUTPUTSELECT
EN => input_func_55[18].OUTPUTSELECT
EN => input_func_55[17].OUTPUTSELECT
EN => input_func_55[16].OUTPUTSELECT
EN => input_func_55[15].OUTPUTSELECT
EN => input_func_55[14].OUTPUTSELECT
EN => input_func_55[13].OUTPUTSELECT
EN => input_func_55[12].OUTPUTSELECT
EN => input_func_55[11].OUTPUTSELECT
EN => input_func_55[10].OUTPUTSELECT
EN => input_func_55[9].OUTPUTSELECT
EN => input_func_55[8].OUTPUTSELECT
EN => input_func_55[7].OUTPUTSELECT
EN => input_func_55[6].OUTPUTSELECT
EN => input_func_55[5].OUTPUTSELECT
EN => input_func_55[4].OUTPUTSELECT
EN => input_func_55[3].OUTPUTSELECT
EN => input_func_55[2].OUTPUTSELECT
EN => input_func_55[1].OUTPUTSELECT
EN => input_func_55[0].OUTPUTSELECT
EN => input_func_66[103].OUTPUTSELECT
EN => input_func_66[102].OUTPUTSELECT
EN => input_func_66[101].OUTPUTSELECT
EN => input_func_66[100].OUTPUTSELECT
EN => input_func_66[99].OUTPUTSELECT
EN => input_func_66[98].OUTPUTSELECT
EN => input_func_66[97].OUTPUTSELECT
EN => input_func_66[96].OUTPUTSELECT
EN => input_func_66[95].OUTPUTSELECT
EN => input_func_66[94].OUTPUTSELECT
EN => input_func_66[93].OUTPUTSELECT
EN => input_func_66[92].OUTPUTSELECT
EN => input_func_66[91].OUTPUTSELECT
EN => input_func_66[90].OUTPUTSELECT
EN => input_func_66[89].OUTPUTSELECT
EN => input_func_66[88].OUTPUTSELECT
EN => input_func_66[87].OUTPUTSELECT
EN => input_func_66[86].OUTPUTSELECT
EN => input_func_66[85].OUTPUTSELECT
EN => input_func_66[84].OUTPUTSELECT
EN => input_func_66[83].OUTPUTSELECT
EN => input_func_66[82].OUTPUTSELECT
EN => input_func_66[81].OUTPUTSELECT
EN => input_func_66[80].OUTPUTSELECT
EN => input_func_66[79].OUTPUTSELECT
EN => input_func_66[78].OUTPUTSELECT
EN => input_func_66[77].OUTPUTSELECT
EN => input_func_66[76].OUTPUTSELECT
EN => input_func_66[75].OUTPUTSELECT
EN => input_func_66[74].OUTPUTSELECT
EN => input_func_66[73].OUTPUTSELECT
EN => input_func_66[72].OUTPUTSELECT
EN => input_func_66[71].OUTPUTSELECT
EN => input_func_66[70].OUTPUTSELECT
EN => input_func_66[69].OUTPUTSELECT
EN => input_func_66[68].OUTPUTSELECT
EN => input_func_66[67].OUTPUTSELECT
EN => input_func_66[66].OUTPUTSELECT
EN => input_func_66[65].OUTPUTSELECT
EN => input_func_66[64].OUTPUTSELECT
EN => input_func_66[63].OUTPUTSELECT
EN => input_func_66[62].OUTPUTSELECT
EN => input_func_66[61].OUTPUTSELECT
EN => input_func_66[60].OUTPUTSELECT
EN => input_func_66[59].OUTPUTSELECT
EN => input_func_66[58].OUTPUTSELECT
EN => input_func_66[57].OUTPUTSELECT
EN => input_func_66[56].OUTPUTSELECT
EN => input_func_66[55].OUTPUTSELECT
EN => input_func_66[54].OUTPUTSELECT
EN => input_func_66[53].OUTPUTSELECT
EN => input_func_66[52].OUTPUTSELECT
EN => input_func_66[51].OUTPUTSELECT
EN => input_func_66[50].OUTPUTSELECT
EN => input_func_66[49].OUTPUTSELECT
EN => input_func_66[48].OUTPUTSELECT
EN => input_func_66[47].OUTPUTSELECT
EN => input_func_66[46].OUTPUTSELECT
EN => input_func_66[45].OUTPUTSELECT
EN => input_func_66[44].OUTPUTSELECT
EN => input_func_66[43].OUTPUTSELECT
EN => input_func_66[42].OUTPUTSELECT
EN => input_func_66[41].OUTPUTSELECT
EN => input_func_66[40].OUTPUTSELECT
EN => input_func_66[39].OUTPUTSELECT
EN => input_func_66[38].OUTPUTSELECT
EN => input_func_66[37].OUTPUTSELECT
EN => input_func_66[36].OUTPUTSELECT
EN => input_func_66[35].OUTPUTSELECT
EN => input_func_66[34].OUTPUTSELECT
EN => input_func_66[33].OUTPUTSELECT
EN => input_func_66[32].OUTPUTSELECT
EN => input_func_66[31].OUTPUTSELECT
EN => input_func_66[30].OUTPUTSELECT
EN => input_func_66[29].OUTPUTSELECT
EN => input_func_66[28].OUTPUTSELECT
EN => input_func_66[27].OUTPUTSELECT
EN => input_func_66[26].OUTPUTSELECT
EN => input_func_66[25].OUTPUTSELECT
EN => input_func_66[24].OUTPUTSELECT
EN => input_func_66[23].OUTPUTSELECT
EN => input_func_66[22].OUTPUTSELECT
EN => input_func_66[21].OUTPUTSELECT
EN => input_func_66[20].OUTPUTSELECT
EN => input_func_66[19].OUTPUTSELECT
EN => input_func_66[18].OUTPUTSELECT
EN => input_func_66[17].OUTPUTSELECT
EN => input_func_66[16].OUTPUTSELECT
EN => input_func_66[15].OUTPUTSELECT
EN => input_func_66[14].OUTPUTSELECT
EN => input_func_66[13].OUTPUTSELECT
EN => input_func_66[12].OUTPUTSELECT
EN => input_func_66[11].OUTPUTSELECT
EN => input_func_66[10].OUTPUTSELECT
EN => input_func_66[9].OUTPUTSELECT
EN => input_func_66[8].OUTPUTSELECT
EN => input_func_66[7].OUTPUTSELECT
EN => input_func_66[6].OUTPUTSELECT
EN => input_func_66[5].OUTPUTSELECT
EN => input_func_66[4].OUTPUTSELECT
EN => input_func_66[3].OUTPUTSELECT
EN => input_func_66[2].OUTPUTSELECT
EN => input_func_66[1].OUTPUTSELECT
EN => input_func_66[0].OUTPUTSELECT
EN => f.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
CLK => Correlation_Gate:gate5.CLK
CLK => output_56[0].CLK
CLK => output_56[1].CLK
CLK => output_56[2].CLK
CLK => output_56[3].CLK
CLK => output_56[4].CLK
CLK => output_56[5].CLK
CLK => output_56[6].CLK
CLK => output_56[7].CLK
CLK => output_56[8].CLK
CLK => output_56[9].CLK
CLK => output_56[10].CLK
CLK => output_56[11].CLK
CLK => output_56[12].CLK
CLK => output_56[13].CLK
CLK => output_56[14].CLK
CLK => output_56[15].CLK
CLK => output_56[16].CLK
CLK => output_56[17].CLK
CLK => output_56[18].CLK
CLK => output_56[19].CLK
CLK => f_output[0].CLK
CLK => f_output[1].CLK
CLK => f_output[2].CLK
CLK => f_output[3].CLK
CLK => f_output[4].CLK
CLK => f_output[5].CLK
CLK => f_output[6].CLK
CLK => f_output[7].CLK
CLK => f_output[8].CLK
CLK => f_output[9].CLK
CLK => f_output[10].CLK
CLK => f_output[11].CLK
CLK => f_output[12].CLK
CLK => f_output[13].CLK
CLK => f_output[14].CLK
CLK => f_output[15].CLK
CLK => f_output[16].CLK
CLK => f_output[17].CLK
CLK => f_output[18].CLK
CLK => f_output[19].CLK
CLK => f.CLK
CLK => Correlation_Gate:gate6.CLK
input_adc_values[0] => input_adc_5[0].DATAB
input_adc_values[1] => input_adc_5[1].DATAB
input_adc_values[2] => input_adc_5[2].DATAB
input_adc_values[3] => input_adc_5[3].DATAB
input_adc_values[4] => input_adc_5[4].DATAB
input_adc_values[5] => input_adc_5[5].DATAB
input_adc_values[6] => input_adc_5[6].DATAB
input_adc_values[7] => input_adc_5[7].DATAB
input_adc_values[8] => input_adc_5[8].DATAB
input_adc_values[9] => input_adc_5[9].DATAB
input_adc_values[10] => input_adc_5[10].DATAB
input_adc_values[11] => input_adc_5[11].DATAB
input_adc_values[12] => input_adc_5[12].DATAB
input_adc_values[13] => input_adc_5[13].DATAB
input_adc_values[14] => input_adc_5[14].DATAB
input_adc_values[15] => input_adc_5[15].DATAB
input_adc_values[16] => input_adc_5[16].DATAB
input_adc_values[17] => input_adc_5[17].DATAB
input_adc_values[18] => input_adc_5[18].DATAB
input_adc_values[19] => input_adc_5[19].DATAB
input_adc_values[20] => input_adc_5[20].DATAB
input_adc_values[21] => input_adc_5[21].DATAB
input_adc_values[22] => input_adc_5[22].DATAB
input_adc_values[23] => input_adc_5[23].DATAB
input_adc_values[24] => input_adc_5[24].DATAB
input_adc_values[25] => input_adc_5[25].DATAB
input_adc_values[26] => input_adc_5[26].DATAB
input_adc_values[27] => input_adc_5[27].DATAB
input_adc_values[28] => input_adc_5[28].DATAB
input_adc_values[29] => input_adc_5[29].DATAB
input_adc_values[30] => input_adc_5[30].DATAB
input_adc_values[31] => input_adc_5[31].DATAB
input_adc_values[32] => input_adc_5[32].DATAB
input_adc_values[33] => input_adc_5[33].DATAB
input_adc_values[34] => input_adc_5[34].DATAB
input_adc_values[35] => input_adc_5[35].DATAB
input_adc_values[36] => input_adc_5[36].DATAB
input_adc_values[37] => input_adc_5[37].DATAB
input_adc_values[38] => input_adc_5[38].DATAB
input_adc_values[39] => input_adc_5[39].DATAB
input_adc_values[40] => input_adc_5[40].DATAB
input_adc_values[41] => input_adc_5[41].DATAB
input_adc_values[42] => input_adc_5[42].DATAB
input_adc_values[43] => input_adc_5[43].DATAB
input_adc_values[44] => input_adc_5[44].DATAB
input_adc_values[45] => input_adc_5[45].DATAB
input_adc_values[46] => input_adc_5[46].DATAB
input_adc_values[47] => input_adc_5[47].DATAB
input_adc_values[48] => input_adc_5[48].DATAB
input_adc_values[49] => input_adc_5[49].DATAB
input_adc_values[50] => input_adc_5[50].DATAB
input_adc_values[51] => input_adc_5[51].DATAB
input_adc_values[52] => input_adc_5[52].DATAB
input_adc_values[53] => input_adc_5[53].DATAB
input_adc_values[54] => input_adc_5[54].DATAB
input_adc_values[55] => input_adc_5[55].DATAB
input_adc_values[56] => input_adc_5[56].DATAB
input_adc_values[57] => input_adc_5[57].DATAB
input_adc_values[58] => input_adc_5[58].DATAB
input_adc_values[59] => input_adc_5[59].DATAB
input_adc_values[60] => input_adc_5[60].DATAB
input_adc_values[61] => input_adc_5[61].DATAB
input_adc_values[62] => input_adc_5[62].DATAB
input_adc_values[63] => input_adc_5[63].DATAB
input_adc_values[64] => input_adc_5[64].DATAB
input_adc_values[65] => input_adc_5[65].DATAB
input_adc_values[66] => input_adc_5[66].DATAB
input_adc_values[67] => input_adc_5[67].DATAB
input_adc_values[68] => input_adc_5[68].DATAB
input_adc_values[69] => input_adc_5[69].DATAB
input_adc_values[70] => input_adc_5[70].DATAB
input_adc_values[71] => input_adc_5[71].DATAB
input_adc_values[72] => input_adc_5[72].DATAB
input_adc_values[73] => input_adc_5[73].DATAB
input_adc_values[74] => input_adc_5[74].DATAB
input_adc_values[75] => input_adc_5[75].DATAB
input_adc_values[76] => input_adc_5[76].DATAB
input_adc_values[77] => input_adc_5[77].DATAB
input_adc_values[78] => input_adc_5[78].DATAB
input_adc_values[79] => input_adc_5[79].DATAB
input_adc_values[80] => input_adc_5[80].DATAB
input_adc_values[81] => input_adc_5[81].DATAB
input_adc_values[82] => input_adc_5[82].DATAB
input_adc_values[83] => input_adc_5[83].DATAB
input_adc_values[84] => input_adc_5[84].DATAB
input_adc_values[85] => input_adc_5[85].DATAB
input_adc_values[86] => input_adc_5[86].DATAB
input_adc_values[87] => input_adc_5[87].DATAB
input_adc_values[88] => input_adc_5[88].DATAB
input_adc_values[89] => input_adc_5[89].DATAB
input_adc_values[90] => input_adc_5[90].DATAB
input_adc_values[91] => input_adc_5[91].DATAB
input_adc_values[92] => input_adc_5[92].DATAB
input_adc_values[93] => input_adc_5[93].DATAB
input_adc_values[94] => input_adc_5[94].DATAB
input_adc_values[95] => input_adc_5[95].DATAB
input_adc_values[96] => input_adc_6[0].DATAB
input_adc_values[97] => input_adc_6[1].DATAB
input_adc_values[98] => input_adc_6[2].DATAB
input_adc_values[99] => input_adc_6[3].DATAB
input_adc_values[100] => input_adc_6[4].DATAB
input_adc_values[101] => input_adc_6[5].DATAB
input_adc_values[102] => input_adc_6[6].DATAB
input_adc_values[103] => input_adc_6[7].DATAB
input_adc_values[104] => input_adc_6[8].DATAB
input_adc_values[105] => input_adc_6[9].DATAB
input_adc_values[106] => input_adc_6[10].DATAB
input_adc_values[107] => input_adc_6[11].DATAB
input_adc_values[108] => input_adc_6[12].DATAB
input_adc_values[109] => input_adc_6[13].DATAB
input_adc_values[110] => input_adc_6[14].DATAB
input_adc_values[111] => input_adc_6[15].DATAB
input_adc_values[112] => input_adc_6[16].DATAB
input_adc_values[113] => input_adc_6[17].DATAB
input_adc_values[114] => input_adc_6[18].DATAB
input_adc_values[115] => input_adc_6[19].DATAB
input_adc_values[116] => input_adc_6[20].DATAB
input_adc_values[117] => input_adc_6[21].DATAB
input_adc_values[118] => input_adc_6[22].DATAB
input_adc_values[119] => input_adc_6[23].DATAB
input_adc_values[120] => input_adc_6[24].DATAB
input_adc_values[121] => input_adc_6[25].DATAB
input_adc_values[122] => input_adc_6[26].DATAB
input_adc_values[123] => input_adc_6[27].DATAB
input_adc_values[124] => input_adc_6[28].DATAB
input_adc_values[125] => input_adc_6[29].DATAB
input_adc_values[126] => input_adc_6[30].DATAB
input_adc_values[127] => input_adc_6[31].DATAB
input_adc_values[128] => input_adc_6[32].DATAB
input_adc_values[129] => input_adc_6[33].DATAB
input_adc_values[130] => input_adc_6[34].DATAB
input_adc_values[131] => input_adc_6[35].DATAB
input_adc_values[132] => input_adc_6[36].DATAB
input_adc_values[133] => input_adc_6[37].DATAB
input_adc_values[134] => input_adc_6[38].DATAB
input_adc_values[135] => input_adc_6[39].DATAB
input_adc_values[136] => input_adc_6[40].DATAB
input_adc_values[137] => input_adc_6[41].DATAB
input_adc_values[138] => input_adc_6[42].DATAB
input_adc_values[139] => input_adc_6[43].DATAB
input_adc_values[140] => input_adc_6[44].DATAB
input_adc_values[141] => input_adc_6[45].DATAB
input_adc_values[142] => input_adc_6[46].DATAB
input_adc_values[143] => input_adc_6[47].DATAB
input_adc_values[144] => input_adc_6[48].DATAB
input_adc_values[145] => input_adc_6[49].DATAB
input_adc_values[146] => input_adc_6[50].DATAB
input_adc_values[147] => input_adc_6[51].DATAB
input_adc_values[148] => input_adc_6[52].DATAB
input_adc_values[149] => input_adc_6[53].DATAB
input_adc_values[150] => input_adc_6[54].DATAB
input_adc_values[151] => input_adc_6[55].DATAB
input_adc_values[152] => input_adc_6[56].DATAB
input_adc_values[153] => input_adc_6[57].DATAB
input_adc_values[154] => input_adc_6[58].DATAB
input_adc_values[155] => input_adc_6[59].DATAB
input_adc_values[156] => input_adc_6[60].DATAB
input_adc_values[157] => input_adc_6[61].DATAB
input_adc_values[158] => input_adc_6[62].DATAB
input_adc_values[159] => input_adc_6[63].DATAB
input_adc_values[160] => input_adc_6[64].DATAB
input_adc_values[161] => input_adc_6[65].DATAB
input_adc_values[162] => input_adc_6[66].DATAB
input_adc_values[163] => input_adc_6[67].DATAB
input_adc_values[164] => input_adc_6[68].DATAB
input_adc_values[165] => input_adc_6[69].DATAB
input_adc_values[166] => input_adc_6[70].DATAB
input_adc_values[167] => input_adc_6[71].DATAB
input_adc_values[168] => input_adc_6[72].DATAB
input_adc_values[169] => input_adc_6[73].DATAB
input_adc_values[170] => input_adc_6[74].DATAB
input_adc_values[171] => input_adc_6[75].DATAB
input_adc_values[172] => input_adc_6[76].DATAB
input_adc_values[173] => input_adc_6[77].DATAB
input_adc_values[174] => input_adc_6[78].DATAB
input_adc_values[175] => input_adc_6[79].DATAB
input_adc_values[176] => input_adc_6[80].DATAB
input_adc_values[177] => input_adc_6[81].DATAB
input_adc_values[178] => input_adc_6[82].DATAB
input_adc_values[179] => input_adc_6[83].DATAB
input_adc_values[180] => input_adc_6[84].DATAB
input_adc_values[181] => input_adc_6[85].DATAB
input_adc_values[182] => input_adc_6[86].DATAB
input_adc_values[183] => input_adc_6[87].DATAB
input_adc_values[184] => input_adc_6[88].DATAB
input_adc_values[185] => input_adc_6[89].DATAB
input_adc_values[186] => input_adc_6[90].DATAB
input_adc_values[187] => input_adc_6[91].DATAB
input_adc_values[188] => input_adc_6[92].DATAB
input_adc_values[189] => input_adc_6[93].DATAB
input_adc_values[190] => input_adc_6[94].DATAB
input_adc_values[191] => input_adc_6[95].DATAB
input_adc_values[192] => input_adc_6[96].DATAB
input_adc_values[193] => input_adc_6[97].DATAB
input_adc_values[194] => input_adc_6[98].DATAB
input_adc_values[195] => input_adc_6[99].DATAB
input_adc_values[196] => input_adc_6[100].DATAB
input_adc_values[197] => input_adc_6[101].DATAB
input_adc_values[198] => input_adc_6[102].DATAB
input_adc_values[199] => input_adc_6[103].DATAB
input_adc_values[200] => input_adc_5[0].DATAA
input_adc_values[201] => input_adc_5[1].DATAA
input_adc_values[202] => input_adc_5[2].DATAA
input_adc_values[203] => input_adc_5[3].DATAA
input_adc_values[204] => input_adc_5[4].DATAA
input_adc_values[205] => input_adc_5[5].DATAA
input_adc_values[206] => input_adc_5[6].DATAA
input_adc_values[207] => input_adc_5[7].DATAA
input_adc_values[208] => input_adc_5[8].DATAA
input_adc_values[209] => input_adc_5[9].DATAA
input_adc_values[210] => input_adc_5[10].DATAA
input_adc_values[211] => input_adc_5[11].DATAA
input_adc_values[212] => input_adc_5[12].DATAA
input_adc_values[213] => input_adc_5[13].DATAA
input_adc_values[214] => input_adc_5[14].DATAA
input_adc_values[215] => input_adc_5[15].DATAA
input_adc_values[216] => input_adc_5[16].DATAA
input_adc_values[217] => input_adc_5[17].DATAA
input_adc_values[218] => input_adc_5[18].DATAA
input_adc_values[219] => input_adc_5[19].DATAA
input_adc_values[220] => input_adc_5[20].DATAA
input_adc_values[221] => input_adc_5[21].DATAA
input_adc_values[222] => input_adc_5[22].DATAA
input_adc_values[223] => input_adc_5[23].DATAA
input_adc_values[224] => input_adc_5[24].DATAA
input_adc_values[225] => input_adc_5[25].DATAA
input_adc_values[226] => input_adc_5[26].DATAA
input_adc_values[227] => input_adc_5[27].DATAA
input_adc_values[228] => input_adc_5[28].DATAA
input_adc_values[229] => input_adc_5[29].DATAA
input_adc_values[230] => input_adc_5[30].DATAA
input_adc_values[231] => input_adc_5[31].DATAA
input_adc_values[232] => input_adc_5[32].DATAA
input_adc_values[233] => input_adc_5[33].DATAA
input_adc_values[234] => input_adc_5[34].DATAA
input_adc_values[235] => input_adc_5[35].DATAA
input_adc_values[236] => input_adc_5[36].DATAA
input_adc_values[237] => input_adc_5[37].DATAA
input_adc_values[238] => input_adc_5[38].DATAA
input_adc_values[239] => input_adc_5[39].DATAA
input_adc_values[240] => input_adc_5[40].DATAA
input_adc_values[241] => input_adc_5[41].DATAA
input_adc_values[242] => input_adc_5[42].DATAA
input_adc_values[243] => input_adc_5[43].DATAA
input_adc_values[244] => input_adc_5[44].DATAA
input_adc_values[245] => input_adc_5[45].DATAA
input_adc_values[246] => input_adc_5[46].DATAA
input_adc_values[247] => input_adc_5[47].DATAA
input_adc_values[248] => input_adc_5[48].DATAA
input_adc_values[249] => input_adc_5[49].DATAA
input_adc_values[250] => input_adc_5[50].DATAA
input_adc_values[251] => input_adc_5[51].DATAA
input_adc_values[252] => input_adc_5[52].DATAA
input_adc_values[253] => input_adc_5[53].DATAA
input_adc_values[254] => input_adc_5[54].DATAA
input_adc_values[255] => input_adc_5[55].DATAA
input_adc_values[256] => input_adc_5[56].DATAA
input_adc_values[257] => input_adc_5[57].DATAA
input_adc_values[258] => input_adc_5[58].DATAA
input_adc_values[259] => input_adc_5[59].DATAA
input_adc_values[260] => input_adc_5[60].DATAA
input_adc_values[261] => input_adc_5[61].DATAA
input_adc_values[262] => input_adc_5[62].DATAA
input_adc_values[263] => input_adc_5[63].DATAA
input_adc_values[264] => input_adc_5[64].DATAA
input_adc_values[265] => input_adc_5[65].DATAA
input_adc_values[266] => input_adc_5[66].DATAA
input_adc_values[267] => input_adc_5[67].DATAA
input_adc_values[268] => input_adc_5[68].DATAA
input_adc_values[269] => input_adc_5[69].DATAA
input_adc_values[270] => input_adc_5[70].DATAA
input_adc_values[271] => input_adc_5[71].DATAA
input_adc_values[272] => input_adc_5[72].DATAA
input_adc_values[273] => input_adc_5[73].DATAA
input_adc_values[274] => input_adc_5[74].DATAA
input_adc_values[275] => input_adc_5[75].DATAA
input_adc_values[276] => input_adc_5[76].DATAA
input_adc_values[277] => input_adc_5[77].DATAA
input_adc_values[278] => input_adc_5[78].DATAA
input_adc_values[279] => input_adc_5[79].DATAA
input_adc_values[280] => input_adc_5[80].DATAA
input_adc_values[281] => input_adc_5[81].DATAA
input_adc_values[282] => input_adc_5[82].DATAA
input_adc_values[283] => input_adc_5[83].DATAA
input_adc_values[284] => input_adc_5[84].DATAA
input_adc_values[285] => input_adc_5[85].DATAA
input_adc_values[286] => input_adc_5[86].DATAA
input_adc_values[287] => input_adc_5[87].DATAA
input_adc_values[288] => input_adc_5[88].DATAA
input_adc_values[289] => input_adc_5[89].DATAA
input_adc_values[290] => input_adc_5[90].DATAA
input_adc_values[291] => input_adc_5[91].DATAA
input_adc_values[292] => input_adc_5[92].DATAA
input_adc_values[293] => input_adc_5[93].DATAA
input_adc_values[294] => input_adc_5[94].DATAA
input_adc_values[295] => input_adc_5[95].DATAA
input_adc_values[296] => input_adc_6[0].DATAA
input_adc_values[297] => input_adc_6[1].DATAA
input_adc_values[298] => input_adc_6[2].DATAA
input_adc_values[299] => input_adc_6[3].DATAA
input_adc_values[300] => input_adc_6[4].DATAA
input_adc_values[301] => input_adc_6[5].DATAA
input_adc_values[302] => input_adc_6[6].DATAA
input_adc_values[303] => input_adc_6[7].DATAA
input_adc_values[304] => input_adc_6[8].DATAA
input_adc_values[305] => input_adc_6[9].DATAA
input_adc_values[306] => input_adc_6[10].DATAA
input_adc_values[307] => input_adc_6[11].DATAA
input_adc_values[308] => input_adc_6[12].DATAA
input_adc_values[309] => input_adc_6[13].DATAA
input_adc_values[310] => input_adc_6[14].DATAA
input_adc_values[311] => input_adc_6[15].DATAA
input_adc_values[312] => input_adc_6[16].DATAA
input_adc_values[313] => input_adc_6[17].DATAA
input_adc_values[314] => input_adc_6[18].DATAA
input_adc_values[315] => input_adc_6[19].DATAA
input_adc_values[316] => input_adc_6[20].DATAA
input_adc_values[317] => input_adc_6[21].DATAA
input_adc_values[318] => input_adc_6[22].DATAA
input_adc_values[319] => input_adc_6[23].DATAA
input_adc_values[320] => input_adc_6[24].DATAA
input_adc_values[321] => input_adc_6[25].DATAA
input_adc_values[322] => input_adc_6[26].DATAA
input_adc_values[323] => input_adc_6[27].DATAA
input_adc_values[324] => input_adc_6[28].DATAA
input_adc_values[325] => input_adc_6[29].DATAA
input_adc_values[326] => input_adc_6[30].DATAA
input_adc_values[327] => input_adc_6[31].DATAA
input_adc_values[328] => input_adc_6[32].DATAA
input_adc_values[329] => input_adc_6[33].DATAA
input_adc_values[330] => input_adc_6[34].DATAA
input_adc_values[331] => input_adc_6[35].DATAA
input_adc_values[332] => input_adc_6[36].DATAA
input_adc_values[333] => input_adc_6[37].DATAA
input_adc_values[334] => input_adc_6[38].DATAA
input_adc_values[335] => input_adc_6[39].DATAA
input_adc_values[336] => input_adc_6[40].DATAA
input_adc_values[337] => input_adc_6[41].DATAA
input_adc_values[338] => input_adc_6[42].DATAA
input_adc_values[339] => input_adc_6[43].DATAA
input_adc_values[340] => input_adc_6[44].DATAA
input_adc_values[341] => input_adc_6[45].DATAA
input_adc_values[342] => input_adc_6[46].DATAA
input_adc_values[343] => input_adc_6[47].DATAA
input_adc_values[344] => input_adc_6[48].DATAA
input_adc_values[345] => input_adc_6[49].DATAA
input_adc_values[346] => input_adc_6[50].DATAA
input_adc_values[347] => input_adc_6[51].DATAA
input_adc_values[348] => input_adc_6[52].DATAA
input_adc_values[349] => input_adc_6[53].DATAA
input_adc_values[350] => input_adc_6[54].DATAA
input_adc_values[351] => input_adc_6[55].DATAA
input_adc_values[352] => input_adc_6[56].DATAA
input_adc_values[353] => input_adc_6[57].DATAA
input_adc_values[354] => input_adc_6[58].DATAA
input_adc_values[355] => input_adc_6[59].DATAA
input_adc_values[356] => input_adc_6[60].DATAA
input_adc_values[357] => input_adc_6[61].DATAA
input_adc_values[358] => input_adc_6[62].DATAA
input_adc_values[359] => input_adc_6[63].DATAA
input_adc_values[360] => input_adc_6[64].DATAA
input_adc_values[361] => input_adc_6[65].DATAA
input_adc_values[362] => input_adc_6[66].DATAA
input_adc_values[363] => input_adc_6[67].DATAA
input_adc_values[364] => input_adc_6[68].DATAA
input_adc_values[365] => input_adc_6[69].DATAA
input_adc_values[366] => input_adc_6[70].DATAA
input_adc_values[367] => input_adc_6[71].DATAA
input_adc_values[368] => input_adc_6[72].DATAA
input_adc_values[369] => input_adc_6[73].DATAA
input_adc_values[370] => input_adc_6[74].DATAA
input_adc_values[371] => input_adc_6[75].DATAA
input_adc_values[372] => input_adc_6[76].DATAA
input_adc_values[373] => input_adc_6[77].DATAA
input_adc_values[374] => input_adc_6[78].DATAA
input_adc_values[375] => input_adc_6[79].DATAA
input_adc_values[376] => input_adc_6[80].DATAA
input_adc_values[377] => input_adc_6[81].DATAA
input_adc_values[378] => input_adc_6[82].DATAA
input_adc_values[379] => input_adc_6[83].DATAA
input_adc_values[380] => input_adc_6[84].DATAA
input_adc_values[381] => input_adc_6[85].DATAA
input_adc_values[382] => input_adc_6[86].DATAA
input_adc_values[383] => input_adc_6[87].DATAA
input_adc_values[384] => input_adc_6[88].DATAA
input_adc_values[385] => input_adc_6[89].DATAA
input_adc_values[386] => input_adc_6[90].DATAA
input_adc_values[387] => input_adc_6[91].DATAA
input_adc_values[388] => input_adc_6[92].DATAA
input_adc_values[389] => input_adc_6[93].DATAA
input_adc_values[390] => input_adc_6[94].DATAA
input_adc_values[391] => input_adc_6[95].DATAA
input_adc_values[392] => input_adc_6[96].DATAA
input_adc_values[393] => input_adc_6[97].DATAA
input_adc_values[394] => input_adc_6[98].DATAA
input_adc_values[395] => input_adc_6[99].DATAA
input_adc_values[396] => input_adc_6[100].DATAA
input_adc_values[397] => input_adc_6[101].DATAA
input_adc_values[398] => input_adc_6[102].DATAA
input_adc_values[399] => input_adc_6[103].DATAA
output_value[0] <= f_output[0].DB_MAX_OUTPUT_PORT_TYPE
output_value[1] <= f_output[1].DB_MAX_OUTPUT_PORT_TYPE
output_value[2] <= f_output[2].DB_MAX_OUTPUT_PORT_TYPE
output_value[3] <= f_output[3].DB_MAX_OUTPUT_PORT_TYPE
output_value[4] <= f_output[4].DB_MAX_OUTPUT_PORT_TYPE
output_value[5] <= f_output[5].DB_MAX_OUTPUT_PORT_TYPE
output_value[6] <= f_output[6].DB_MAX_OUTPUT_PORT_TYPE
output_value[7] <= f_output[7].DB_MAX_OUTPUT_PORT_TYPE
output_value[8] <= f_output[8].DB_MAX_OUTPUT_PORT_TYPE
output_value[9] <= f_output[9].DB_MAX_OUTPUT_PORT_TYPE
output_value[10] <= f_output[10].DB_MAX_OUTPUT_PORT_TYPE
output_value[11] <= f_output[11].DB_MAX_OUTPUT_PORT_TYPE
output_value[12] <= f_output[12].DB_MAX_OUTPUT_PORT_TYPE
output_value[13] <= f_output[13].DB_MAX_OUTPUT_PORT_TYPE
output_value[14] <= f_output[14].DB_MAX_OUTPUT_PORT_TYPE
output_value[15] <= f_output[15].DB_MAX_OUTPUT_PORT_TYPE
output_value[16] <= f_output[16].DB_MAX_OUTPUT_PORT_TYPE
output_value[17] <= f_output[17].DB_MAX_OUTPUT_PORT_TYPE
output_value[18] <= f_output[18].DB_MAX_OUTPUT_PORT_TYPE
output_value[19] <= f_output[19].DB_MAX_OUTPUT_PORT_TYPE
input_function_ram[0] => input_func_55[0].DATAB
input_function_ram[1] => input_func_55[1].DATAB
input_function_ram[2] => input_func_55[2].DATAB
input_function_ram[3] => input_func_55[3].DATAB
input_function_ram[4] => input_func_55[4].DATAB
input_function_ram[5] => input_func_55[5].DATAB
input_function_ram[6] => input_func_55[6].DATAB
input_function_ram[7] => input_func_55[7].DATAB
input_function_ram[8] => input_func_55[8].DATAB
input_function_ram[9] => input_func_55[9].DATAB
input_function_ram[10] => input_func_55[10].DATAB
input_function_ram[11] => input_func_55[11].DATAB
input_function_ram[12] => input_func_55[12].DATAB
input_function_ram[13] => input_func_55[13].DATAB
input_function_ram[14] => input_func_55[14].DATAB
input_function_ram[15] => input_func_55[15].DATAB
input_function_ram[16] => input_func_55[16].DATAB
input_function_ram[17] => input_func_55[17].DATAB
input_function_ram[18] => input_func_55[18].DATAB
input_function_ram[19] => input_func_55[19].DATAB
input_function_ram[20] => input_func_55[20].DATAB
input_function_ram[21] => input_func_55[21].DATAB
input_function_ram[22] => input_func_55[22].DATAB
input_function_ram[23] => input_func_55[23].DATAB
input_function_ram[24] => input_func_55[24].DATAB
input_function_ram[25] => input_func_55[25].DATAB
input_function_ram[26] => input_func_55[26].DATAB
input_function_ram[27] => input_func_55[27].DATAB
input_function_ram[28] => input_func_55[28].DATAB
input_function_ram[29] => input_func_55[29].DATAB
input_function_ram[30] => input_func_55[30].DATAB
input_function_ram[31] => input_func_55[31].DATAB
input_function_ram[32] => input_func_55[32].DATAB
input_function_ram[33] => input_func_55[33].DATAB
input_function_ram[34] => input_func_55[34].DATAB
input_function_ram[35] => input_func_55[35].DATAB
input_function_ram[36] => input_func_55[36].DATAB
input_function_ram[37] => input_func_55[37].DATAB
input_function_ram[38] => input_func_55[38].DATAB
input_function_ram[39] => input_func_55[39].DATAB
input_function_ram[40] => input_func_55[40].DATAB
input_function_ram[41] => input_func_55[41].DATAB
input_function_ram[42] => input_func_55[42].DATAB
input_function_ram[43] => input_func_55[43].DATAB
input_function_ram[44] => input_func_55[44].DATAB
input_function_ram[45] => input_func_55[45].DATAB
input_function_ram[46] => input_func_55[46].DATAB
input_function_ram[47] => input_func_55[47].DATAB
input_function_ram[48] => input_func_55[48].DATAB
input_function_ram[49] => input_func_55[49].DATAB
input_function_ram[50] => input_func_55[50].DATAB
input_function_ram[51] => input_func_55[51].DATAB
input_function_ram[52] => input_func_55[52].DATAB
input_function_ram[53] => input_func_55[53].DATAB
input_function_ram[54] => input_func_55[54].DATAB
input_function_ram[55] => input_func_55[55].DATAB
input_function_ram[56] => input_func_55[56].DATAB
input_function_ram[57] => input_func_55[57].DATAB
input_function_ram[58] => input_func_55[58].DATAB
input_function_ram[59] => input_func_55[59].DATAB
input_function_ram[60] => input_func_55[60].DATAB
input_function_ram[61] => input_func_55[61].DATAB
input_function_ram[62] => input_func_55[62].DATAB
input_function_ram[63] => input_func_55[63].DATAB
input_function_ram[64] => input_func_55[64].DATAB
input_function_ram[65] => input_func_55[65].DATAB
input_function_ram[66] => input_func_55[66].DATAB
input_function_ram[67] => input_func_55[67].DATAB
input_function_ram[68] => input_func_55[68].DATAB
input_function_ram[69] => input_func_55[69].DATAB
input_function_ram[70] => input_func_55[70].DATAB
input_function_ram[71] => input_func_55[71].DATAB
input_function_ram[72] => input_func_55[72].DATAB
input_function_ram[73] => input_func_55[73].DATAB
input_function_ram[74] => input_func_55[74].DATAB
input_function_ram[75] => input_func_55[75].DATAB
input_function_ram[76] => input_func_55[76].DATAB
input_function_ram[77] => input_func_55[77].DATAB
input_function_ram[78] => input_func_55[78].DATAB
input_function_ram[79] => input_func_55[79].DATAB
input_function_ram[80] => input_func_55[80].DATAB
input_function_ram[81] => input_func_55[81].DATAB
input_function_ram[82] => input_func_55[82].DATAB
input_function_ram[83] => input_func_55[83].DATAB
input_function_ram[84] => input_func_55[84].DATAB
input_function_ram[85] => input_func_55[85].DATAB
input_function_ram[86] => input_func_55[86].DATAB
input_function_ram[87] => input_func_55[87].DATAB
input_function_ram[88] => input_func_55[88].DATAB
input_function_ram[89] => input_func_55[89].DATAB
input_function_ram[90] => input_func_55[90].DATAB
input_function_ram[91] => input_func_55[91].DATAB
input_function_ram[92] => input_func_55[92].DATAB
input_function_ram[93] => input_func_55[93].DATAB
input_function_ram[94] => input_func_55[94].DATAB
input_function_ram[95] => input_func_55[95].DATAB
input_function_ram[96] => input_func_66[0].DATAB
input_function_ram[97] => input_func_66[1].DATAB
input_function_ram[98] => input_func_66[2].DATAB
input_function_ram[99] => input_func_66[3].DATAB
input_function_ram[100] => input_func_66[4].DATAB
input_function_ram[101] => input_func_66[5].DATAB
input_function_ram[102] => input_func_66[6].DATAB
input_function_ram[103] => input_func_66[7].DATAB
input_function_ram[104] => input_func_66[8].DATAB
input_function_ram[105] => input_func_66[9].DATAB
input_function_ram[106] => input_func_66[10].DATAB
input_function_ram[107] => input_func_66[11].DATAB
input_function_ram[108] => input_func_66[12].DATAB
input_function_ram[109] => input_func_66[13].DATAB
input_function_ram[110] => input_func_66[14].DATAB
input_function_ram[111] => input_func_66[15].DATAB
input_function_ram[112] => input_func_66[16].DATAB
input_function_ram[113] => input_func_66[17].DATAB
input_function_ram[114] => input_func_66[18].DATAB
input_function_ram[115] => input_func_66[19].DATAB
input_function_ram[116] => input_func_66[20].DATAB
input_function_ram[117] => input_func_66[21].DATAB
input_function_ram[118] => input_func_66[22].DATAB
input_function_ram[119] => input_func_66[23].DATAB
input_function_ram[120] => input_func_66[24].DATAB
input_function_ram[121] => input_func_66[25].DATAB
input_function_ram[122] => input_func_66[26].DATAB
input_function_ram[123] => input_func_66[27].DATAB
input_function_ram[124] => input_func_66[28].DATAB
input_function_ram[125] => input_func_66[29].DATAB
input_function_ram[126] => input_func_66[30].DATAB
input_function_ram[127] => input_func_66[31].DATAB
input_function_ram[128] => input_func_66[32].DATAB
input_function_ram[129] => input_func_66[33].DATAB
input_function_ram[130] => input_func_66[34].DATAB
input_function_ram[131] => input_func_66[35].DATAB
input_function_ram[132] => input_func_66[36].DATAB
input_function_ram[133] => input_func_66[37].DATAB
input_function_ram[134] => input_func_66[38].DATAB
input_function_ram[135] => input_func_66[39].DATAB
input_function_ram[136] => input_func_66[40].DATAB
input_function_ram[137] => input_func_66[41].DATAB
input_function_ram[138] => input_func_66[42].DATAB
input_function_ram[139] => input_func_66[43].DATAB
input_function_ram[140] => input_func_66[44].DATAB
input_function_ram[141] => input_func_66[45].DATAB
input_function_ram[142] => input_func_66[46].DATAB
input_function_ram[143] => input_func_66[47].DATAB
input_function_ram[144] => input_func_66[48].DATAB
input_function_ram[145] => input_func_66[49].DATAB
input_function_ram[146] => input_func_66[50].DATAB
input_function_ram[147] => input_func_66[51].DATAB
input_function_ram[148] => input_func_66[52].DATAB
input_function_ram[149] => input_func_66[53].DATAB
input_function_ram[150] => input_func_66[54].DATAB
input_function_ram[151] => input_func_66[55].DATAB
input_function_ram[152] => input_func_66[56].DATAB
input_function_ram[153] => input_func_66[57].DATAB
input_function_ram[154] => input_func_66[58].DATAB
input_function_ram[155] => input_func_66[59].DATAB
input_function_ram[156] => input_func_66[60].DATAB
input_function_ram[157] => input_func_66[61].DATAB
input_function_ram[158] => input_func_66[62].DATAB
input_function_ram[159] => input_func_66[63].DATAB
input_function_ram[160] => input_func_66[64].DATAB
input_function_ram[161] => input_func_66[65].DATAB
input_function_ram[162] => input_func_66[66].DATAB
input_function_ram[163] => input_func_66[67].DATAB
input_function_ram[164] => input_func_66[68].DATAB
input_function_ram[165] => input_func_66[69].DATAB
input_function_ram[166] => input_func_66[70].DATAB
input_function_ram[167] => input_func_66[71].DATAB
input_function_ram[168] => input_func_66[72].DATAB
input_function_ram[169] => input_func_66[73].DATAB
input_function_ram[170] => input_func_66[74].DATAB
input_function_ram[171] => input_func_66[75].DATAB
input_function_ram[172] => input_func_66[76].DATAB
input_function_ram[173] => input_func_66[77].DATAB
input_function_ram[174] => input_func_66[78].DATAB
input_function_ram[175] => input_func_66[79].DATAB
input_function_ram[176] => input_func_66[80].DATAB
input_function_ram[177] => input_func_66[81].DATAB
input_function_ram[178] => input_func_66[82].DATAB
input_function_ram[179] => input_func_66[83].DATAB
input_function_ram[180] => input_func_66[84].DATAB
input_function_ram[181] => input_func_66[85].DATAB
input_function_ram[182] => input_func_66[86].DATAB
input_function_ram[183] => input_func_66[87].DATAB
input_function_ram[184] => input_func_66[88].DATAB
input_function_ram[185] => input_func_66[89].DATAB
input_function_ram[186] => input_func_66[90].DATAB
input_function_ram[187] => input_func_66[91].DATAB
input_function_ram[188] => input_func_66[92].DATAB
input_function_ram[189] => input_func_66[93].DATAB
input_function_ram[190] => input_func_66[94].DATAB
input_function_ram[191] => input_func_66[95].DATAB
input_function_ram[192] => input_func_66[96].DATAB
input_function_ram[193] => input_func_66[97].DATAB
input_function_ram[194] => input_func_66[98].DATAB
input_function_ram[195] => input_func_66[99].DATAB
input_function_ram[196] => input_func_66[100].DATAB
input_function_ram[197] => input_func_66[101].DATAB
input_function_ram[198] => input_func_66[102].DATAB
input_function_ram[199] => input_func_66[103].DATAB
input_function_ram[200] => ~NO_FANOUT~
input_function_ram[201] => ~NO_FANOUT~
input_function_ram[202] => ~NO_FANOUT~
input_function_ram[203] => ~NO_FANOUT~
input_function_ram[204] => ~NO_FANOUT~
input_function_ram[205] => ~NO_FANOUT~
input_function_ram[206] => ~NO_FANOUT~
input_function_ram[207] => ~NO_FANOUT~
input_function_ram[208] => ~NO_FANOUT~
input_function_ram[209] => ~NO_FANOUT~
input_function_ram[210] => ~NO_FANOUT~
input_function_ram[211] => ~NO_FANOUT~
input_function_ram[212] => ~NO_FANOUT~
input_function_ram[213] => ~NO_FANOUT~
input_function_ram[214] => ~NO_FANOUT~
input_function_ram[215] => ~NO_FANOUT~
input_function_ram[216] => ~NO_FANOUT~
input_function_ram[217] => ~NO_FANOUT~
input_function_ram[218] => ~NO_FANOUT~
input_function_ram[219] => ~NO_FANOUT~
input_function_ram[220] => ~NO_FANOUT~
input_function_ram[221] => ~NO_FANOUT~
input_function_ram[222] => ~NO_FANOUT~
input_function_ram[223] => ~NO_FANOUT~
input_function_ram[224] => ~NO_FANOUT~
input_function_ram[225] => ~NO_FANOUT~
input_function_ram[226] => ~NO_FANOUT~
input_function_ram[227] => ~NO_FANOUT~
input_function_ram[228] => ~NO_FANOUT~
input_function_ram[229] => ~NO_FANOUT~
input_function_ram[230] => ~NO_FANOUT~
input_function_ram[231] => ~NO_FANOUT~
input_function_ram[232] => ~NO_FANOUT~
input_function_ram[233] => ~NO_FANOUT~
input_function_ram[234] => ~NO_FANOUT~
input_function_ram[235] => ~NO_FANOUT~
input_function_ram[236] => ~NO_FANOUT~
input_function_ram[237] => ~NO_FANOUT~
input_function_ram[238] => ~NO_FANOUT~
input_function_ram[239] => ~NO_FANOUT~
input_function_ram[240] => ~NO_FANOUT~
input_function_ram[241] => ~NO_FANOUT~
input_function_ram[242] => ~NO_FANOUT~
input_function_ram[243] => ~NO_FANOUT~
input_function_ram[244] => ~NO_FANOUT~
input_function_ram[245] => ~NO_FANOUT~
input_function_ram[246] => ~NO_FANOUT~
input_function_ram[247] => ~NO_FANOUT~
input_function_ram[248] => ~NO_FANOUT~
input_function_ram[249] => ~NO_FANOUT~
input_function_ram[250] => ~NO_FANOUT~
input_function_ram[251] => ~NO_FANOUT~
input_function_ram[252] => ~NO_FANOUT~
input_function_ram[253] => ~NO_FANOUT~
input_function_ram[254] => ~NO_FANOUT~
input_function_ram[255] => ~NO_FANOUT~


|Uni_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5
CLK => output[0]~reg0.CLK
CLK => output[1]~reg0.CLK
CLK => output[2]~reg0.CLK
CLK => output[3]~reg0.CLK
CLK => output[4]~reg0.CLK
CLK => output[5]~reg0.CLK
CLK => output[6]~reg0.CLK
CLK => output[7]~reg0.CLK
CLK => output[8]~reg0.CLK
CLK => output[9]~reg0.CLK
CLK => output[10]~reg0.CLK
CLK => output[11]~reg0.CLK
CLK => output[12]~reg0.CLK
CLK => output[13]~reg0.CLK
CLK => output[14]~reg0.CLK
CLK => output[15]~reg0.CLK
CLK => output[16]~reg0.CLK
CLK => output[17]~reg0.CLK
CLK => output[18]~reg0.CLK
input_func[0] => Mult0.IN7
input_func[1] => Mult0.IN6
input_func[2] => Mult0.IN5
input_func[3] => Mult0.IN4
input_func[4] => Mult0.IN3
input_func[5] => Mult0.IN2
input_func[6] => Mult0.IN1
input_func[7] => Mult0.IN0
input_func[8] => Mult1.IN7
input_func[9] => Mult1.IN6
input_func[10] => Mult1.IN5
input_func[11] => Mult1.IN4
input_func[12] => Mult1.IN3
input_func[13] => Mult1.IN2
input_func[14] => Mult1.IN1
input_func[15] => Mult1.IN0
input_func[16] => Mult2.IN7
input_func[17] => Mult2.IN6
input_func[18] => Mult2.IN5
input_func[19] => Mult2.IN4
input_func[20] => Mult2.IN3
input_func[21] => Mult2.IN2
input_func[22] => Mult2.IN1
input_func[23] => Mult2.IN0
input_func[24] => Mult3.IN7
input_func[25] => Mult3.IN6
input_func[26] => Mult3.IN5
input_func[27] => Mult3.IN4
input_func[28] => Mult3.IN3
input_func[29] => Mult3.IN2
input_func[30] => Mult3.IN1
input_func[31] => Mult3.IN0
input_func[32] => Mult4.IN7
input_func[33] => Mult4.IN6
input_func[34] => Mult4.IN5
input_func[35] => Mult4.IN4
input_func[36] => Mult4.IN3
input_func[37] => Mult4.IN2
input_func[38] => Mult4.IN1
input_func[39] => Mult4.IN0
input_func[40] => Mult5.IN7
input_func[41] => Mult5.IN6
input_func[42] => Mult5.IN5
input_func[43] => Mult5.IN4
input_func[44] => Mult5.IN3
input_func[45] => Mult5.IN2
input_func[46] => Mult5.IN1
input_func[47] => Mult5.IN0
input_func[48] => Mult6.IN7
input_func[49] => Mult6.IN6
input_func[50] => Mult6.IN5
input_func[51] => Mult6.IN4
input_func[52] => Mult6.IN3
input_func[53] => Mult6.IN2
input_func[54] => Mult6.IN1
input_func[55] => Mult6.IN0
input_func[56] => Mult7.IN7
input_func[57] => Mult7.IN6
input_func[58] => Mult7.IN5
input_func[59] => Mult7.IN4
input_func[60] => Mult7.IN3
input_func[61] => Mult7.IN2
input_func[62] => Mult7.IN1
input_func[63] => Mult7.IN0
input_func[64] => Mult8.IN7
input_func[65] => Mult8.IN6
input_func[66] => Mult8.IN5
input_func[67] => Mult8.IN4
input_func[68] => Mult8.IN3
input_func[69] => Mult8.IN2
input_func[70] => Mult8.IN1
input_func[71] => Mult8.IN0
input_func[72] => Mult9.IN7
input_func[73] => Mult9.IN6
input_func[74] => Mult9.IN5
input_func[75] => Mult9.IN4
input_func[76] => Mult9.IN3
input_func[77] => Mult9.IN2
input_func[78] => Mult9.IN1
input_func[79] => Mult9.IN0
input_func[80] => Mult10.IN7
input_func[81] => Mult10.IN6
input_func[82] => Mult10.IN5
input_func[83] => Mult10.IN4
input_func[84] => Mult10.IN3
input_func[85] => Mult10.IN2
input_func[86] => Mult10.IN1
input_func[87] => Mult10.IN0
input_func[88] => Mult11.IN7
input_func[89] => Mult11.IN6
input_func[90] => Mult11.IN5
input_func[91] => Mult11.IN4
input_func[92] => Mult11.IN3
input_func[93] => Mult11.IN2
input_func[94] => Mult11.IN1
input_func[95] => Mult11.IN0
input_adc[0] => Mult0.IN15
input_adc[1] => Mult0.IN14
input_adc[2] => Mult0.IN13
input_adc[3] => Mult0.IN12
input_adc[4] => Mult0.IN11
input_adc[5] => Mult0.IN10
input_adc[6] => Mult0.IN9
input_adc[7] => Mult0.IN8
input_adc[8] => Mult1.IN15
input_adc[9] => Mult1.IN14
input_adc[10] => Mult1.IN13
input_adc[11] => Mult1.IN12
input_adc[12] => Mult1.IN11
input_adc[13] => Mult1.IN10
input_adc[14] => Mult1.IN9
input_adc[15] => Mult1.IN8
input_adc[16] => Mult2.IN15
input_adc[17] => Mult2.IN14
input_adc[18] => Mult2.IN13
input_adc[19] => Mult2.IN12
input_adc[20] => Mult2.IN11
input_adc[21] => Mult2.IN10
input_adc[22] => Mult2.IN9
input_adc[23] => Mult2.IN8
input_adc[24] => Mult3.IN15
input_adc[25] => Mult3.IN14
input_adc[26] => Mult3.IN13
input_adc[27] => Mult3.IN12
input_adc[28] => Mult3.IN11
input_adc[29] => Mult3.IN10
input_adc[30] => Mult3.IN9
input_adc[31] => Mult3.IN8
input_adc[32] => Mult4.IN15
input_adc[33] => Mult4.IN14
input_adc[34] => Mult4.IN13
input_adc[35] => Mult4.IN12
input_adc[36] => Mult4.IN11
input_adc[37] => Mult4.IN10
input_adc[38] => Mult4.IN9
input_adc[39] => Mult4.IN8
input_adc[40] => Mult5.IN15
input_adc[41] => Mult5.IN14
input_adc[42] => Mult5.IN13
input_adc[43] => Mult5.IN12
input_adc[44] => Mult5.IN11
input_adc[45] => Mult5.IN10
input_adc[46] => Mult5.IN9
input_adc[47] => Mult5.IN8
input_adc[48] => Mult6.IN15
input_adc[49] => Mult6.IN14
input_adc[50] => Mult6.IN13
input_adc[51] => Mult6.IN12
input_adc[52] => Mult6.IN11
input_adc[53] => Mult6.IN10
input_adc[54] => Mult6.IN9
input_adc[55] => Mult6.IN8
input_adc[56] => Mult7.IN15
input_adc[57] => Mult7.IN14
input_adc[58] => Mult7.IN13
input_adc[59] => Mult7.IN12
input_adc[60] => Mult7.IN11
input_adc[61] => Mult7.IN10
input_adc[62] => Mult7.IN9
input_adc[63] => Mult7.IN8
input_adc[64] => Mult8.IN15
input_adc[65] => Mult8.IN14
input_adc[66] => Mult8.IN13
input_adc[67] => Mult8.IN12
input_adc[68] => Mult8.IN11
input_adc[69] => Mult8.IN10
input_adc[70] => Mult8.IN9
input_adc[71] => Mult8.IN8
input_adc[72] => Mult9.IN15
input_adc[73] => Mult9.IN14
input_adc[74] => Mult9.IN13
input_adc[75] => Mult9.IN12
input_adc[76] => Mult9.IN11
input_adc[77] => Mult9.IN10
input_adc[78] => Mult9.IN9
input_adc[79] => Mult9.IN8
input_adc[80] => Mult10.IN15
input_adc[81] => Mult10.IN14
input_adc[82] => Mult10.IN13
input_adc[83] => Mult10.IN12
input_adc[84] => Mult10.IN11
input_adc[85] => Mult10.IN10
input_adc[86] => Mult10.IN9
input_adc[87] => Mult10.IN8
input_adc[88] => Mult11.IN15
input_adc[89] => Mult11.IN14
input_adc[90] => Mult11.IN13
input_adc[91] => Mult11.IN12
input_adc[92] => Mult11.IN11
input_adc[93] => Mult11.IN10
input_adc[94] => Mult11.IN9
input_adc[95] => Mult11.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6
CLK => output[0]~reg0.CLK
CLK => output[1]~reg0.CLK
CLK => output[2]~reg0.CLK
CLK => output[3]~reg0.CLK
CLK => output[4]~reg0.CLK
CLK => output[5]~reg0.CLK
CLK => output[6]~reg0.CLK
CLK => output[7]~reg0.CLK
CLK => output[8]~reg0.CLK
CLK => output[9]~reg0.CLK
CLK => output[10]~reg0.CLK
CLK => output[11]~reg0.CLK
CLK => output[12]~reg0.CLK
CLK => output[13]~reg0.CLK
CLK => output[14]~reg0.CLK
CLK => output[15]~reg0.CLK
CLK => output[16]~reg0.CLK
CLK => output[17]~reg0.CLK
CLK => output[18]~reg0.CLK
input_func[0] => Mult0.IN7
input_func[1] => Mult0.IN6
input_func[2] => Mult0.IN5
input_func[3] => Mult0.IN4
input_func[4] => Mult0.IN3
input_func[5] => Mult0.IN2
input_func[6] => Mult0.IN1
input_func[7] => Mult0.IN0
input_func[8] => Mult1.IN7
input_func[9] => Mult1.IN6
input_func[10] => Mult1.IN5
input_func[11] => Mult1.IN4
input_func[12] => Mult1.IN3
input_func[13] => Mult1.IN2
input_func[14] => Mult1.IN1
input_func[15] => Mult1.IN0
input_func[16] => Mult2.IN7
input_func[17] => Mult2.IN6
input_func[18] => Mult2.IN5
input_func[19] => Mult2.IN4
input_func[20] => Mult2.IN3
input_func[21] => Mult2.IN2
input_func[22] => Mult2.IN1
input_func[23] => Mult2.IN0
input_func[24] => Mult3.IN7
input_func[25] => Mult3.IN6
input_func[26] => Mult3.IN5
input_func[27] => Mult3.IN4
input_func[28] => Mult3.IN3
input_func[29] => Mult3.IN2
input_func[30] => Mult3.IN1
input_func[31] => Mult3.IN0
input_func[32] => Mult4.IN7
input_func[33] => Mult4.IN6
input_func[34] => Mult4.IN5
input_func[35] => Mult4.IN4
input_func[36] => Mult4.IN3
input_func[37] => Mult4.IN2
input_func[38] => Mult4.IN1
input_func[39] => Mult4.IN0
input_func[40] => Mult5.IN7
input_func[41] => Mult5.IN6
input_func[42] => Mult5.IN5
input_func[43] => Mult5.IN4
input_func[44] => Mult5.IN3
input_func[45] => Mult5.IN2
input_func[46] => Mult5.IN1
input_func[47] => Mult5.IN0
input_func[48] => Mult6.IN7
input_func[49] => Mult6.IN6
input_func[50] => Mult6.IN5
input_func[51] => Mult6.IN4
input_func[52] => Mult6.IN3
input_func[53] => Mult6.IN2
input_func[54] => Mult6.IN1
input_func[55] => Mult6.IN0
input_func[56] => Mult7.IN7
input_func[57] => Mult7.IN6
input_func[58] => Mult7.IN5
input_func[59] => Mult7.IN4
input_func[60] => Mult7.IN3
input_func[61] => Mult7.IN2
input_func[62] => Mult7.IN1
input_func[63] => Mult7.IN0
input_func[64] => Mult8.IN7
input_func[65] => Mult8.IN6
input_func[66] => Mult8.IN5
input_func[67] => Mult8.IN4
input_func[68] => Mult8.IN3
input_func[69] => Mult8.IN2
input_func[70] => Mult8.IN1
input_func[71] => Mult8.IN0
input_func[72] => Mult9.IN7
input_func[73] => Mult9.IN6
input_func[74] => Mult9.IN5
input_func[75] => Mult9.IN4
input_func[76] => Mult9.IN3
input_func[77] => Mult9.IN2
input_func[78] => Mult9.IN1
input_func[79] => Mult9.IN0
input_func[80] => Mult10.IN7
input_func[81] => Mult10.IN6
input_func[82] => Mult10.IN5
input_func[83] => Mult10.IN4
input_func[84] => Mult10.IN3
input_func[85] => Mult10.IN2
input_func[86] => Mult10.IN1
input_func[87] => Mult10.IN0
input_func[88] => Mult11.IN7
input_func[89] => Mult11.IN6
input_func[90] => Mult11.IN5
input_func[91] => Mult11.IN4
input_func[92] => Mult11.IN3
input_func[93] => Mult11.IN2
input_func[94] => Mult11.IN1
input_func[95] => Mult11.IN0
input_func[96] => Mult12.IN7
input_func[97] => Mult12.IN6
input_func[98] => Mult12.IN5
input_func[99] => Mult12.IN4
input_func[100] => Mult12.IN3
input_func[101] => Mult12.IN2
input_func[102] => Mult12.IN1
input_func[103] => Mult12.IN0
input_adc[0] => Mult0.IN15
input_adc[1] => Mult0.IN14
input_adc[2] => Mult0.IN13
input_adc[3] => Mult0.IN12
input_adc[4] => Mult0.IN11
input_adc[5] => Mult0.IN10
input_adc[6] => Mult0.IN9
input_adc[7] => Mult0.IN8
input_adc[8] => Mult1.IN15
input_adc[9] => Mult1.IN14
input_adc[10] => Mult1.IN13
input_adc[11] => Mult1.IN12
input_adc[12] => Mult1.IN11
input_adc[13] => Mult1.IN10
input_adc[14] => Mult1.IN9
input_adc[15] => Mult1.IN8
input_adc[16] => Mult2.IN15
input_adc[17] => Mult2.IN14
input_adc[18] => Mult2.IN13
input_adc[19] => Mult2.IN12
input_adc[20] => Mult2.IN11
input_adc[21] => Mult2.IN10
input_adc[22] => Mult2.IN9
input_adc[23] => Mult2.IN8
input_adc[24] => Mult3.IN15
input_adc[25] => Mult3.IN14
input_adc[26] => Mult3.IN13
input_adc[27] => Mult3.IN12
input_adc[28] => Mult3.IN11
input_adc[29] => Mult3.IN10
input_adc[30] => Mult3.IN9
input_adc[31] => Mult3.IN8
input_adc[32] => Mult4.IN15
input_adc[33] => Mult4.IN14
input_adc[34] => Mult4.IN13
input_adc[35] => Mult4.IN12
input_adc[36] => Mult4.IN11
input_adc[37] => Mult4.IN10
input_adc[38] => Mult4.IN9
input_adc[39] => Mult4.IN8
input_adc[40] => Mult5.IN15
input_adc[41] => Mult5.IN14
input_adc[42] => Mult5.IN13
input_adc[43] => Mult5.IN12
input_adc[44] => Mult5.IN11
input_adc[45] => Mult5.IN10
input_adc[46] => Mult5.IN9
input_adc[47] => Mult5.IN8
input_adc[48] => Mult6.IN15
input_adc[49] => Mult6.IN14
input_adc[50] => Mult6.IN13
input_adc[51] => Mult6.IN12
input_adc[52] => Mult6.IN11
input_adc[53] => Mult6.IN10
input_adc[54] => Mult6.IN9
input_adc[55] => Mult6.IN8
input_adc[56] => Mult7.IN15
input_adc[57] => Mult7.IN14
input_adc[58] => Mult7.IN13
input_adc[59] => Mult7.IN12
input_adc[60] => Mult7.IN11
input_adc[61] => Mult7.IN10
input_adc[62] => Mult7.IN9
input_adc[63] => Mult7.IN8
input_adc[64] => Mult8.IN15
input_adc[65] => Mult8.IN14
input_adc[66] => Mult8.IN13
input_adc[67] => Mult8.IN12
input_adc[68] => Mult8.IN11
input_adc[69] => Mult8.IN10
input_adc[70] => Mult8.IN9
input_adc[71] => Mult8.IN8
input_adc[72] => Mult9.IN15
input_adc[73] => Mult9.IN14
input_adc[74] => Mult9.IN13
input_adc[75] => Mult9.IN12
input_adc[76] => Mult9.IN11
input_adc[77] => Mult9.IN10
input_adc[78] => Mult9.IN9
input_adc[79] => Mult9.IN8
input_adc[80] => Mult10.IN15
input_adc[81] => Mult10.IN14
input_adc[82] => Mult10.IN13
input_adc[83] => Mult10.IN12
input_adc[84] => Mult10.IN11
input_adc[85] => Mult10.IN10
input_adc[86] => Mult10.IN9
input_adc[87] => Mult10.IN8
input_adc[88] => Mult11.IN15
input_adc[89] => Mult11.IN14
input_adc[90] => Mult11.IN13
input_adc[91] => Mult11.IN12
input_adc[92] => Mult11.IN11
input_adc[93] => Mult11.IN10
input_adc[94] => Mult11.IN9
input_adc[95] => Mult11.IN8
input_adc[96] => Mult12.IN15
input_adc[97] => Mult12.IN14
input_adc[98] => Mult12.IN13
input_adc[99] => Mult12.IN12
input_adc[100] => Mult12.IN11
input_adc[101] => Mult12.IN10
input_adc[102] => Mult12.IN9
input_adc[103] => Mult12.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|big_ram_wizard:ram1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_a[32] => altsyncram:altsyncram_component.data_a[32]
data_a[33] => altsyncram:altsyncram_component.data_a[33]
data_a[34] => altsyncram:altsyncram_component.data_a[34]
data_a[35] => altsyncram:altsyncram_component.data_a[35]
data_a[36] => altsyncram:altsyncram_component.data_a[36]
data_a[37] => altsyncram:altsyncram_component.data_a[37]
data_a[38] => altsyncram:altsyncram_component.data_a[38]
data_a[39] => altsyncram:altsyncram_component.data_a[39]
data_a[40] => altsyncram:altsyncram_component.data_a[40]
data_a[41] => altsyncram:altsyncram_component.data_a[41]
data_a[42] => altsyncram:altsyncram_component.data_a[42]
data_a[43] => altsyncram:altsyncram_component.data_a[43]
data_a[44] => altsyncram:altsyncram_component.data_a[44]
data_a[45] => altsyncram:altsyncram_component.data_a[45]
data_a[46] => altsyncram:altsyncram_component.data_a[46]
data_a[47] => altsyncram:altsyncram_component.data_a[47]
data_a[48] => altsyncram:altsyncram_component.data_a[48]
data_a[49] => altsyncram:altsyncram_component.data_a[49]
data_a[50] => altsyncram:altsyncram_component.data_a[50]
data_a[51] => altsyncram:altsyncram_component.data_a[51]
data_a[52] => altsyncram:altsyncram_component.data_a[52]
data_a[53] => altsyncram:altsyncram_component.data_a[53]
data_a[54] => altsyncram:altsyncram_component.data_a[54]
data_a[55] => altsyncram:altsyncram_component.data_a[55]
data_a[56] => altsyncram:altsyncram_component.data_a[56]
data_a[57] => altsyncram:altsyncram_component.data_a[57]
data_a[58] => altsyncram:altsyncram_component.data_a[58]
data_a[59] => altsyncram:altsyncram_component.data_a[59]
data_a[60] => altsyncram:altsyncram_component.data_a[60]
data_a[61] => altsyncram:altsyncram_component.data_a[61]
data_a[62] => altsyncram:altsyncram_component.data_a[62]
data_a[63] => altsyncram:altsyncram_component.data_a[63]
data_a[64] => altsyncram:altsyncram_component.data_a[64]
data_a[65] => altsyncram:altsyncram_component.data_a[65]
data_a[66] => altsyncram:altsyncram_component.data_a[66]
data_a[67] => altsyncram:altsyncram_component.data_a[67]
data_a[68] => altsyncram:altsyncram_component.data_a[68]
data_a[69] => altsyncram:altsyncram_component.data_a[69]
data_a[70] => altsyncram:altsyncram_component.data_a[70]
data_a[71] => altsyncram:altsyncram_component.data_a[71]
data_a[72] => altsyncram:altsyncram_component.data_a[72]
data_a[73] => altsyncram:altsyncram_component.data_a[73]
data_a[74] => altsyncram:altsyncram_component.data_a[74]
data_a[75] => altsyncram:altsyncram_component.data_a[75]
data_a[76] => altsyncram:altsyncram_component.data_a[76]
data_a[77] => altsyncram:altsyncram_component.data_a[77]
data_a[78] => altsyncram:altsyncram_component.data_a[78]
data_a[79] => altsyncram:altsyncram_component.data_a[79]
data_a[80] => altsyncram:altsyncram_component.data_a[80]
data_a[81] => altsyncram:altsyncram_component.data_a[81]
data_a[82] => altsyncram:altsyncram_component.data_a[82]
data_a[83] => altsyncram:altsyncram_component.data_a[83]
data_a[84] => altsyncram:altsyncram_component.data_a[84]
data_a[85] => altsyncram:altsyncram_component.data_a[85]
data_a[86] => altsyncram:altsyncram_component.data_a[86]
data_a[87] => altsyncram:altsyncram_component.data_a[87]
data_a[88] => altsyncram:altsyncram_component.data_a[88]
data_a[89] => altsyncram:altsyncram_component.data_a[89]
data_a[90] => altsyncram:altsyncram_component.data_a[90]
data_a[91] => altsyncram:altsyncram_component.data_a[91]
data_a[92] => altsyncram:altsyncram_component.data_a[92]
data_a[93] => altsyncram:altsyncram_component.data_a[93]
data_a[94] => altsyncram:altsyncram_component.data_a[94]
data_a[95] => altsyncram:altsyncram_component.data_a[95]
data_a[96] => altsyncram:altsyncram_component.data_a[96]
data_a[97] => altsyncram:altsyncram_component.data_a[97]
data_a[98] => altsyncram:altsyncram_component.data_a[98]
data_a[99] => altsyncram:altsyncram_component.data_a[99]
data_a[100] => altsyncram:altsyncram_component.data_a[100]
data_a[101] => altsyncram:altsyncram_component.data_a[101]
data_a[102] => altsyncram:altsyncram_component.data_a[102]
data_a[103] => altsyncram:altsyncram_component.data_a[103]
data_a[104] => altsyncram:altsyncram_component.data_a[104]
data_a[105] => altsyncram:altsyncram_component.data_a[105]
data_a[106] => altsyncram:altsyncram_component.data_a[106]
data_a[107] => altsyncram:altsyncram_component.data_a[107]
data_a[108] => altsyncram:altsyncram_component.data_a[108]
data_a[109] => altsyncram:altsyncram_component.data_a[109]
data_a[110] => altsyncram:altsyncram_component.data_a[110]
data_a[111] => altsyncram:altsyncram_component.data_a[111]
data_a[112] => altsyncram:altsyncram_component.data_a[112]
data_a[113] => altsyncram:altsyncram_component.data_a[113]
data_a[114] => altsyncram:altsyncram_component.data_a[114]
data_a[115] => altsyncram:altsyncram_component.data_a[115]
data_a[116] => altsyncram:altsyncram_component.data_a[116]
data_a[117] => altsyncram:altsyncram_component.data_a[117]
data_a[118] => altsyncram:altsyncram_component.data_a[118]
data_a[119] => altsyncram:altsyncram_component.data_a[119]
data_a[120] => altsyncram:altsyncram_component.data_a[120]
data_a[121] => altsyncram:altsyncram_component.data_a[121]
data_a[122] => altsyncram:altsyncram_component.data_a[122]
data_a[123] => altsyncram:altsyncram_component.data_a[123]
data_a[124] => altsyncram:altsyncram_component.data_a[124]
data_a[125] => altsyncram:altsyncram_component.data_a[125]
data_a[126] => altsyncram:altsyncram_component.data_a[126]
data_a[127] => altsyncram:altsyncram_component.data_a[127]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
data_b[32] => altsyncram:altsyncram_component.data_b[32]
data_b[33] => altsyncram:altsyncram_component.data_b[33]
data_b[34] => altsyncram:altsyncram_component.data_b[34]
data_b[35] => altsyncram:altsyncram_component.data_b[35]
data_b[36] => altsyncram:altsyncram_component.data_b[36]
data_b[37] => altsyncram:altsyncram_component.data_b[37]
data_b[38] => altsyncram:altsyncram_component.data_b[38]
data_b[39] => altsyncram:altsyncram_component.data_b[39]
data_b[40] => altsyncram:altsyncram_component.data_b[40]
data_b[41] => altsyncram:altsyncram_component.data_b[41]
data_b[42] => altsyncram:altsyncram_component.data_b[42]
data_b[43] => altsyncram:altsyncram_component.data_b[43]
data_b[44] => altsyncram:altsyncram_component.data_b[44]
data_b[45] => altsyncram:altsyncram_component.data_b[45]
data_b[46] => altsyncram:altsyncram_component.data_b[46]
data_b[47] => altsyncram:altsyncram_component.data_b[47]
data_b[48] => altsyncram:altsyncram_component.data_b[48]
data_b[49] => altsyncram:altsyncram_component.data_b[49]
data_b[50] => altsyncram:altsyncram_component.data_b[50]
data_b[51] => altsyncram:altsyncram_component.data_b[51]
data_b[52] => altsyncram:altsyncram_component.data_b[52]
data_b[53] => altsyncram:altsyncram_component.data_b[53]
data_b[54] => altsyncram:altsyncram_component.data_b[54]
data_b[55] => altsyncram:altsyncram_component.data_b[55]
data_b[56] => altsyncram:altsyncram_component.data_b[56]
data_b[57] => altsyncram:altsyncram_component.data_b[57]
data_b[58] => altsyncram:altsyncram_component.data_b[58]
data_b[59] => altsyncram:altsyncram_component.data_b[59]
data_b[60] => altsyncram:altsyncram_component.data_b[60]
data_b[61] => altsyncram:altsyncram_component.data_b[61]
data_b[62] => altsyncram:altsyncram_component.data_b[62]
data_b[63] => altsyncram:altsyncram_component.data_b[63]
data_b[64] => altsyncram:altsyncram_component.data_b[64]
data_b[65] => altsyncram:altsyncram_component.data_b[65]
data_b[66] => altsyncram:altsyncram_component.data_b[66]
data_b[67] => altsyncram:altsyncram_component.data_b[67]
data_b[68] => altsyncram:altsyncram_component.data_b[68]
data_b[69] => altsyncram:altsyncram_component.data_b[69]
data_b[70] => altsyncram:altsyncram_component.data_b[70]
data_b[71] => altsyncram:altsyncram_component.data_b[71]
data_b[72] => altsyncram:altsyncram_component.data_b[72]
data_b[73] => altsyncram:altsyncram_component.data_b[73]
data_b[74] => altsyncram:altsyncram_component.data_b[74]
data_b[75] => altsyncram:altsyncram_component.data_b[75]
data_b[76] => altsyncram:altsyncram_component.data_b[76]
data_b[77] => altsyncram:altsyncram_component.data_b[77]
data_b[78] => altsyncram:altsyncram_component.data_b[78]
data_b[79] => altsyncram:altsyncram_component.data_b[79]
data_b[80] => altsyncram:altsyncram_component.data_b[80]
data_b[81] => altsyncram:altsyncram_component.data_b[81]
data_b[82] => altsyncram:altsyncram_component.data_b[82]
data_b[83] => altsyncram:altsyncram_component.data_b[83]
data_b[84] => altsyncram:altsyncram_component.data_b[84]
data_b[85] => altsyncram:altsyncram_component.data_b[85]
data_b[86] => altsyncram:altsyncram_component.data_b[86]
data_b[87] => altsyncram:altsyncram_component.data_b[87]
data_b[88] => altsyncram:altsyncram_component.data_b[88]
data_b[89] => altsyncram:altsyncram_component.data_b[89]
data_b[90] => altsyncram:altsyncram_component.data_b[90]
data_b[91] => altsyncram:altsyncram_component.data_b[91]
data_b[92] => altsyncram:altsyncram_component.data_b[92]
data_b[93] => altsyncram:altsyncram_component.data_b[93]
data_b[94] => altsyncram:altsyncram_component.data_b[94]
data_b[95] => altsyncram:altsyncram_component.data_b[95]
data_b[96] => altsyncram:altsyncram_component.data_b[96]
data_b[97] => altsyncram:altsyncram_component.data_b[97]
data_b[98] => altsyncram:altsyncram_component.data_b[98]
data_b[99] => altsyncram:altsyncram_component.data_b[99]
data_b[100] => altsyncram:altsyncram_component.data_b[100]
data_b[101] => altsyncram:altsyncram_component.data_b[101]
data_b[102] => altsyncram:altsyncram_component.data_b[102]
data_b[103] => altsyncram:altsyncram_component.data_b[103]
data_b[104] => altsyncram:altsyncram_component.data_b[104]
data_b[105] => altsyncram:altsyncram_component.data_b[105]
data_b[106] => altsyncram:altsyncram_component.data_b[106]
data_b[107] => altsyncram:altsyncram_component.data_b[107]
data_b[108] => altsyncram:altsyncram_component.data_b[108]
data_b[109] => altsyncram:altsyncram_component.data_b[109]
data_b[110] => altsyncram:altsyncram_component.data_b[110]
data_b[111] => altsyncram:altsyncram_component.data_b[111]
data_b[112] => altsyncram:altsyncram_component.data_b[112]
data_b[113] => altsyncram:altsyncram_component.data_b[113]
data_b[114] => altsyncram:altsyncram_component.data_b[114]
data_b[115] => altsyncram:altsyncram_component.data_b[115]
data_b[116] => altsyncram:altsyncram_component.data_b[116]
data_b[117] => altsyncram:altsyncram_component.data_b[117]
data_b[118] => altsyncram:altsyncram_component.data_b[118]
data_b[119] => altsyncram:altsyncram_component.data_b[119]
data_b[120] => altsyncram:altsyncram_component.data_b[120]
data_b[121] => altsyncram:altsyncram_component.data_b[121]
data_b[122] => altsyncram:altsyncram_component.data_b[122]
data_b[123] => altsyncram:altsyncram_component.data_b[123]
data_b[124] => altsyncram:altsyncram_component.data_b[124]
data_b[125] => altsyncram:altsyncram_component.data_b[125]
data_b[126] => altsyncram:altsyncram_component.data_b[126]
data_b[127] => altsyncram:altsyncram_component.data_b[127]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_a[32] <= altsyncram:altsyncram_component.q_a[32]
q_a[33] <= altsyncram:altsyncram_component.q_a[33]
q_a[34] <= altsyncram:altsyncram_component.q_a[34]
q_a[35] <= altsyncram:altsyncram_component.q_a[35]
q_a[36] <= altsyncram:altsyncram_component.q_a[36]
q_a[37] <= altsyncram:altsyncram_component.q_a[37]
q_a[38] <= altsyncram:altsyncram_component.q_a[38]
q_a[39] <= altsyncram:altsyncram_component.q_a[39]
q_a[40] <= altsyncram:altsyncram_component.q_a[40]
q_a[41] <= altsyncram:altsyncram_component.q_a[41]
q_a[42] <= altsyncram:altsyncram_component.q_a[42]
q_a[43] <= altsyncram:altsyncram_component.q_a[43]
q_a[44] <= altsyncram:altsyncram_component.q_a[44]
q_a[45] <= altsyncram:altsyncram_component.q_a[45]
q_a[46] <= altsyncram:altsyncram_component.q_a[46]
q_a[47] <= altsyncram:altsyncram_component.q_a[47]
q_a[48] <= altsyncram:altsyncram_component.q_a[48]
q_a[49] <= altsyncram:altsyncram_component.q_a[49]
q_a[50] <= altsyncram:altsyncram_component.q_a[50]
q_a[51] <= altsyncram:altsyncram_component.q_a[51]
q_a[52] <= altsyncram:altsyncram_component.q_a[52]
q_a[53] <= altsyncram:altsyncram_component.q_a[53]
q_a[54] <= altsyncram:altsyncram_component.q_a[54]
q_a[55] <= altsyncram:altsyncram_component.q_a[55]
q_a[56] <= altsyncram:altsyncram_component.q_a[56]
q_a[57] <= altsyncram:altsyncram_component.q_a[57]
q_a[58] <= altsyncram:altsyncram_component.q_a[58]
q_a[59] <= altsyncram:altsyncram_component.q_a[59]
q_a[60] <= altsyncram:altsyncram_component.q_a[60]
q_a[61] <= altsyncram:altsyncram_component.q_a[61]
q_a[62] <= altsyncram:altsyncram_component.q_a[62]
q_a[63] <= altsyncram:altsyncram_component.q_a[63]
q_a[64] <= altsyncram:altsyncram_component.q_a[64]
q_a[65] <= altsyncram:altsyncram_component.q_a[65]
q_a[66] <= altsyncram:altsyncram_component.q_a[66]
q_a[67] <= altsyncram:altsyncram_component.q_a[67]
q_a[68] <= altsyncram:altsyncram_component.q_a[68]
q_a[69] <= altsyncram:altsyncram_component.q_a[69]
q_a[70] <= altsyncram:altsyncram_component.q_a[70]
q_a[71] <= altsyncram:altsyncram_component.q_a[71]
q_a[72] <= altsyncram:altsyncram_component.q_a[72]
q_a[73] <= altsyncram:altsyncram_component.q_a[73]
q_a[74] <= altsyncram:altsyncram_component.q_a[74]
q_a[75] <= altsyncram:altsyncram_component.q_a[75]
q_a[76] <= altsyncram:altsyncram_component.q_a[76]
q_a[77] <= altsyncram:altsyncram_component.q_a[77]
q_a[78] <= altsyncram:altsyncram_component.q_a[78]
q_a[79] <= altsyncram:altsyncram_component.q_a[79]
q_a[80] <= altsyncram:altsyncram_component.q_a[80]
q_a[81] <= altsyncram:altsyncram_component.q_a[81]
q_a[82] <= altsyncram:altsyncram_component.q_a[82]
q_a[83] <= altsyncram:altsyncram_component.q_a[83]
q_a[84] <= altsyncram:altsyncram_component.q_a[84]
q_a[85] <= altsyncram:altsyncram_component.q_a[85]
q_a[86] <= altsyncram:altsyncram_component.q_a[86]
q_a[87] <= altsyncram:altsyncram_component.q_a[87]
q_a[88] <= altsyncram:altsyncram_component.q_a[88]
q_a[89] <= altsyncram:altsyncram_component.q_a[89]
q_a[90] <= altsyncram:altsyncram_component.q_a[90]
q_a[91] <= altsyncram:altsyncram_component.q_a[91]
q_a[92] <= altsyncram:altsyncram_component.q_a[92]
q_a[93] <= altsyncram:altsyncram_component.q_a[93]
q_a[94] <= altsyncram:altsyncram_component.q_a[94]
q_a[95] <= altsyncram:altsyncram_component.q_a[95]
q_a[96] <= altsyncram:altsyncram_component.q_a[96]
q_a[97] <= altsyncram:altsyncram_component.q_a[97]
q_a[98] <= altsyncram:altsyncram_component.q_a[98]
q_a[99] <= altsyncram:altsyncram_component.q_a[99]
q_a[100] <= altsyncram:altsyncram_component.q_a[100]
q_a[101] <= altsyncram:altsyncram_component.q_a[101]
q_a[102] <= altsyncram:altsyncram_component.q_a[102]
q_a[103] <= altsyncram:altsyncram_component.q_a[103]
q_a[104] <= altsyncram:altsyncram_component.q_a[104]
q_a[105] <= altsyncram:altsyncram_component.q_a[105]
q_a[106] <= altsyncram:altsyncram_component.q_a[106]
q_a[107] <= altsyncram:altsyncram_component.q_a[107]
q_a[108] <= altsyncram:altsyncram_component.q_a[108]
q_a[109] <= altsyncram:altsyncram_component.q_a[109]
q_a[110] <= altsyncram:altsyncram_component.q_a[110]
q_a[111] <= altsyncram:altsyncram_component.q_a[111]
q_a[112] <= altsyncram:altsyncram_component.q_a[112]
q_a[113] <= altsyncram:altsyncram_component.q_a[113]
q_a[114] <= altsyncram:altsyncram_component.q_a[114]
q_a[115] <= altsyncram:altsyncram_component.q_a[115]
q_a[116] <= altsyncram:altsyncram_component.q_a[116]
q_a[117] <= altsyncram:altsyncram_component.q_a[117]
q_a[118] <= altsyncram:altsyncram_component.q_a[118]
q_a[119] <= altsyncram:altsyncram_component.q_a[119]
q_a[120] <= altsyncram:altsyncram_component.q_a[120]
q_a[121] <= altsyncram:altsyncram_component.q_a[121]
q_a[122] <= altsyncram:altsyncram_component.q_a[122]
q_a[123] <= altsyncram:altsyncram_component.q_a[123]
q_a[124] <= altsyncram:altsyncram_component.q_a[124]
q_a[125] <= altsyncram:altsyncram_component.q_a[125]
q_a[126] <= altsyncram:altsyncram_component.q_a[126]
q_a[127] <= altsyncram:altsyncram_component.q_a[127]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]
q_b[32] <= altsyncram:altsyncram_component.q_b[32]
q_b[33] <= altsyncram:altsyncram_component.q_b[33]
q_b[34] <= altsyncram:altsyncram_component.q_b[34]
q_b[35] <= altsyncram:altsyncram_component.q_b[35]
q_b[36] <= altsyncram:altsyncram_component.q_b[36]
q_b[37] <= altsyncram:altsyncram_component.q_b[37]
q_b[38] <= altsyncram:altsyncram_component.q_b[38]
q_b[39] <= altsyncram:altsyncram_component.q_b[39]
q_b[40] <= altsyncram:altsyncram_component.q_b[40]
q_b[41] <= altsyncram:altsyncram_component.q_b[41]
q_b[42] <= altsyncram:altsyncram_component.q_b[42]
q_b[43] <= altsyncram:altsyncram_component.q_b[43]
q_b[44] <= altsyncram:altsyncram_component.q_b[44]
q_b[45] <= altsyncram:altsyncram_component.q_b[45]
q_b[46] <= altsyncram:altsyncram_component.q_b[46]
q_b[47] <= altsyncram:altsyncram_component.q_b[47]
q_b[48] <= altsyncram:altsyncram_component.q_b[48]
q_b[49] <= altsyncram:altsyncram_component.q_b[49]
q_b[50] <= altsyncram:altsyncram_component.q_b[50]
q_b[51] <= altsyncram:altsyncram_component.q_b[51]
q_b[52] <= altsyncram:altsyncram_component.q_b[52]
q_b[53] <= altsyncram:altsyncram_component.q_b[53]
q_b[54] <= altsyncram:altsyncram_component.q_b[54]
q_b[55] <= altsyncram:altsyncram_component.q_b[55]
q_b[56] <= altsyncram:altsyncram_component.q_b[56]
q_b[57] <= altsyncram:altsyncram_component.q_b[57]
q_b[58] <= altsyncram:altsyncram_component.q_b[58]
q_b[59] <= altsyncram:altsyncram_component.q_b[59]
q_b[60] <= altsyncram:altsyncram_component.q_b[60]
q_b[61] <= altsyncram:altsyncram_component.q_b[61]
q_b[62] <= altsyncram:altsyncram_component.q_b[62]
q_b[63] <= altsyncram:altsyncram_component.q_b[63]
q_b[64] <= altsyncram:altsyncram_component.q_b[64]
q_b[65] <= altsyncram:altsyncram_component.q_b[65]
q_b[66] <= altsyncram:altsyncram_component.q_b[66]
q_b[67] <= altsyncram:altsyncram_component.q_b[67]
q_b[68] <= altsyncram:altsyncram_component.q_b[68]
q_b[69] <= altsyncram:altsyncram_component.q_b[69]
q_b[70] <= altsyncram:altsyncram_component.q_b[70]
q_b[71] <= altsyncram:altsyncram_component.q_b[71]
q_b[72] <= altsyncram:altsyncram_component.q_b[72]
q_b[73] <= altsyncram:altsyncram_component.q_b[73]
q_b[74] <= altsyncram:altsyncram_component.q_b[74]
q_b[75] <= altsyncram:altsyncram_component.q_b[75]
q_b[76] <= altsyncram:altsyncram_component.q_b[76]
q_b[77] <= altsyncram:altsyncram_component.q_b[77]
q_b[78] <= altsyncram:altsyncram_component.q_b[78]
q_b[79] <= altsyncram:altsyncram_component.q_b[79]
q_b[80] <= altsyncram:altsyncram_component.q_b[80]
q_b[81] <= altsyncram:altsyncram_component.q_b[81]
q_b[82] <= altsyncram:altsyncram_component.q_b[82]
q_b[83] <= altsyncram:altsyncram_component.q_b[83]
q_b[84] <= altsyncram:altsyncram_component.q_b[84]
q_b[85] <= altsyncram:altsyncram_component.q_b[85]
q_b[86] <= altsyncram:altsyncram_component.q_b[86]
q_b[87] <= altsyncram:altsyncram_component.q_b[87]
q_b[88] <= altsyncram:altsyncram_component.q_b[88]
q_b[89] <= altsyncram:altsyncram_component.q_b[89]
q_b[90] <= altsyncram:altsyncram_component.q_b[90]
q_b[91] <= altsyncram:altsyncram_component.q_b[91]
q_b[92] <= altsyncram:altsyncram_component.q_b[92]
q_b[93] <= altsyncram:altsyncram_component.q_b[93]
q_b[94] <= altsyncram:altsyncram_component.q_b[94]
q_b[95] <= altsyncram:altsyncram_component.q_b[95]
q_b[96] <= altsyncram:altsyncram_component.q_b[96]
q_b[97] <= altsyncram:altsyncram_component.q_b[97]
q_b[98] <= altsyncram:altsyncram_component.q_b[98]
q_b[99] <= altsyncram:altsyncram_component.q_b[99]
q_b[100] <= altsyncram:altsyncram_component.q_b[100]
q_b[101] <= altsyncram:altsyncram_component.q_b[101]
q_b[102] <= altsyncram:altsyncram_component.q_b[102]
q_b[103] <= altsyncram:altsyncram_component.q_b[103]
q_b[104] <= altsyncram:altsyncram_component.q_b[104]
q_b[105] <= altsyncram:altsyncram_component.q_b[105]
q_b[106] <= altsyncram:altsyncram_component.q_b[106]
q_b[107] <= altsyncram:altsyncram_component.q_b[107]
q_b[108] <= altsyncram:altsyncram_component.q_b[108]
q_b[109] <= altsyncram:altsyncram_component.q_b[109]
q_b[110] <= altsyncram:altsyncram_component.q_b[110]
q_b[111] <= altsyncram:altsyncram_component.q_b[111]
q_b[112] <= altsyncram:altsyncram_component.q_b[112]
q_b[113] <= altsyncram:altsyncram_component.q_b[113]
q_b[114] <= altsyncram:altsyncram_component.q_b[114]
q_b[115] <= altsyncram:altsyncram_component.q_b[115]
q_b[116] <= altsyncram:altsyncram_component.q_b[116]
q_b[117] <= altsyncram:altsyncram_component.q_b[117]
q_b[118] <= altsyncram:altsyncram_component.q_b[118]
q_b[119] <= altsyncram:altsyncram_component.q_b[119]
q_b[120] <= altsyncram:altsyncram_component.q_b[120]
q_b[121] <= altsyncram:altsyncram_component.q_b[121]
q_b[122] <= altsyncram:altsyncram_component.q_b[122]
q_b[123] <= altsyncram:altsyncram_component.q_b[123]
q_b[124] <= altsyncram:altsyncram_component.q_b[124]
q_b[125] <= altsyncram:altsyncram_component.q_b[125]
q_b[126] <= altsyncram:altsyncram_component.q_b[126]
q_b[127] <= altsyncram:altsyncram_component.q_b[127]


|Uni_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_hf52:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_hf52:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hf52:auto_generated.data_a[0]
data_a[1] => altsyncram_hf52:auto_generated.data_a[1]
data_a[2] => altsyncram_hf52:auto_generated.data_a[2]
data_a[3] => altsyncram_hf52:auto_generated.data_a[3]
data_a[4] => altsyncram_hf52:auto_generated.data_a[4]
data_a[5] => altsyncram_hf52:auto_generated.data_a[5]
data_a[6] => altsyncram_hf52:auto_generated.data_a[6]
data_a[7] => altsyncram_hf52:auto_generated.data_a[7]
data_a[8] => altsyncram_hf52:auto_generated.data_a[8]
data_a[9] => altsyncram_hf52:auto_generated.data_a[9]
data_a[10] => altsyncram_hf52:auto_generated.data_a[10]
data_a[11] => altsyncram_hf52:auto_generated.data_a[11]
data_a[12] => altsyncram_hf52:auto_generated.data_a[12]
data_a[13] => altsyncram_hf52:auto_generated.data_a[13]
data_a[14] => altsyncram_hf52:auto_generated.data_a[14]
data_a[15] => altsyncram_hf52:auto_generated.data_a[15]
data_a[16] => altsyncram_hf52:auto_generated.data_a[16]
data_a[17] => altsyncram_hf52:auto_generated.data_a[17]
data_a[18] => altsyncram_hf52:auto_generated.data_a[18]
data_a[19] => altsyncram_hf52:auto_generated.data_a[19]
data_a[20] => altsyncram_hf52:auto_generated.data_a[20]
data_a[21] => altsyncram_hf52:auto_generated.data_a[21]
data_a[22] => altsyncram_hf52:auto_generated.data_a[22]
data_a[23] => altsyncram_hf52:auto_generated.data_a[23]
data_a[24] => altsyncram_hf52:auto_generated.data_a[24]
data_a[25] => altsyncram_hf52:auto_generated.data_a[25]
data_a[26] => altsyncram_hf52:auto_generated.data_a[26]
data_a[27] => altsyncram_hf52:auto_generated.data_a[27]
data_a[28] => altsyncram_hf52:auto_generated.data_a[28]
data_a[29] => altsyncram_hf52:auto_generated.data_a[29]
data_a[30] => altsyncram_hf52:auto_generated.data_a[30]
data_a[31] => altsyncram_hf52:auto_generated.data_a[31]
data_a[32] => altsyncram_hf52:auto_generated.data_a[32]
data_a[33] => altsyncram_hf52:auto_generated.data_a[33]
data_a[34] => altsyncram_hf52:auto_generated.data_a[34]
data_a[35] => altsyncram_hf52:auto_generated.data_a[35]
data_a[36] => altsyncram_hf52:auto_generated.data_a[36]
data_a[37] => altsyncram_hf52:auto_generated.data_a[37]
data_a[38] => altsyncram_hf52:auto_generated.data_a[38]
data_a[39] => altsyncram_hf52:auto_generated.data_a[39]
data_a[40] => altsyncram_hf52:auto_generated.data_a[40]
data_a[41] => altsyncram_hf52:auto_generated.data_a[41]
data_a[42] => altsyncram_hf52:auto_generated.data_a[42]
data_a[43] => altsyncram_hf52:auto_generated.data_a[43]
data_a[44] => altsyncram_hf52:auto_generated.data_a[44]
data_a[45] => altsyncram_hf52:auto_generated.data_a[45]
data_a[46] => altsyncram_hf52:auto_generated.data_a[46]
data_a[47] => altsyncram_hf52:auto_generated.data_a[47]
data_a[48] => altsyncram_hf52:auto_generated.data_a[48]
data_a[49] => altsyncram_hf52:auto_generated.data_a[49]
data_a[50] => altsyncram_hf52:auto_generated.data_a[50]
data_a[51] => altsyncram_hf52:auto_generated.data_a[51]
data_a[52] => altsyncram_hf52:auto_generated.data_a[52]
data_a[53] => altsyncram_hf52:auto_generated.data_a[53]
data_a[54] => altsyncram_hf52:auto_generated.data_a[54]
data_a[55] => altsyncram_hf52:auto_generated.data_a[55]
data_a[56] => altsyncram_hf52:auto_generated.data_a[56]
data_a[57] => altsyncram_hf52:auto_generated.data_a[57]
data_a[58] => altsyncram_hf52:auto_generated.data_a[58]
data_a[59] => altsyncram_hf52:auto_generated.data_a[59]
data_a[60] => altsyncram_hf52:auto_generated.data_a[60]
data_a[61] => altsyncram_hf52:auto_generated.data_a[61]
data_a[62] => altsyncram_hf52:auto_generated.data_a[62]
data_a[63] => altsyncram_hf52:auto_generated.data_a[63]
data_a[64] => altsyncram_hf52:auto_generated.data_a[64]
data_a[65] => altsyncram_hf52:auto_generated.data_a[65]
data_a[66] => altsyncram_hf52:auto_generated.data_a[66]
data_a[67] => altsyncram_hf52:auto_generated.data_a[67]
data_a[68] => altsyncram_hf52:auto_generated.data_a[68]
data_a[69] => altsyncram_hf52:auto_generated.data_a[69]
data_a[70] => altsyncram_hf52:auto_generated.data_a[70]
data_a[71] => altsyncram_hf52:auto_generated.data_a[71]
data_a[72] => altsyncram_hf52:auto_generated.data_a[72]
data_a[73] => altsyncram_hf52:auto_generated.data_a[73]
data_a[74] => altsyncram_hf52:auto_generated.data_a[74]
data_a[75] => altsyncram_hf52:auto_generated.data_a[75]
data_a[76] => altsyncram_hf52:auto_generated.data_a[76]
data_a[77] => altsyncram_hf52:auto_generated.data_a[77]
data_a[78] => altsyncram_hf52:auto_generated.data_a[78]
data_a[79] => altsyncram_hf52:auto_generated.data_a[79]
data_a[80] => altsyncram_hf52:auto_generated.data_a[80]
data_a[81] => altsyncram_hf52:auto_generated.data_a[81]
data_a[82] => altsyncram_hf52:auto_generated.data_a[82]
data_a[83] => altsyncram_hf52:auto_generated.data_a[83]
data_a[84] => altsyncram_hf52:auto_generated.data_a[84]
data_a[85] => altsyncram_hf52:auto_generated.data_a[85]
data_a[86] => altsyncram_hf52:auto_generated.data_a[86]
data_a[87] => altsyncram_hf52:auto_generated.data_a[87]
data_a[88] => altsyncram_hf52:auto_generated.data_a[88]
data_a[89] => altsyncram_hf52:auto_generated.data_a[89]
data_a[90] => altsyncram_hf52:auto_generated.data_a[90]
data_a[91] => altsyncram_hf52:auto_generated.data_a[91]
data_a[92] => altsyncram_hf52:auto_generated.data_a[92]
data_a[93] => altsyncram_hf52:auto_generated.data_a[93]
data_a[94] => altsyncram_hf52:auto_generated.data_a[94]
data_a[95] => altsyncram_hf52:auto_generated.data_a[95]
data_a[96] => altsyncram_hf52:auto_generated.data_a[96]
data_a[97] => altsyncram_hf52:auto_generated.data_a[97]
data_a[98] => altsyncram_hf52:auto_generated.data_a[98]
data_a[99] => altsyncram_hf52:auto_generated.data_a[99]
data_a[100] => altsyncram_hf52:auto_generated.data_a[100]
data_a[101] => altsyncram_hf52:auto_generated.data_a[101]
data_a[102] => altsyncram_hf52:auto_generated.data_a[102]
data_a[103] => altsyncram_hf52:auto_generated.data_a[103]
data_a[104] => altsyncram_hf52:auto_generated.data_a[104]
data_a[105] => altsyncram_hf52:auto_generated.data_a[105]
data_a[106] => altsyncram_hf52:auto_generated.data_a[106]
data_a[107] => altsyncram_hf52:auto_generated.data_a[107]
data_a[108] => altsyncram_hf52:auto_generated.data_a[108]
data_a[109] => altsyncram_hf52:auto_generated.data_a[109]
data_a[110] => altsyncram_hf52:auto_generated.data_a[110]
data_a[111] => altsyncram_hf52:auto_generated.data_a[111]
data_a[112] => altsyncram_hf52:auto_generated.data_a[112]
data_a[113] => altsyncram_hf52:auto_generated.data_a[113]
data_a[114] => altsyncram_hf52:auto_generated.data_a[114]
data_a[115] => altsyncram_hf52:auto_generated.data_a[115]
data_a[116] => altsyncram_hf52:auto_generated.data_a[116]
data_a[117] => altsyncram_hf52:auto_generated.data_a[117]
data_a[118] => altsyncram_hf52:auto_generated.data_a[118]
data_a[119] => altsyncram_hf52:auto_generated.data_a[119]
data_a[120] => altsyncram_hf52:auto_generated.data_a[120]
data_a[121] => altsyncram_hf52:auto_generated.data_a[121]
data_a[122] => altsyncram_hf52:auto_generated.data_a[122]
data_a[123] => altsyncram_hf52:auto_generated.data_a[123]
data_a[124] => altsyncram_hf52:auto_generated.data_a[124]
data_a[125] => altsyncram_hf52:auto_generated.data_a[125]
data_a[126] => altsyncram_hf52:auto_generated.data_a[126]
data_a[127] => altsyncram_hf52:auto_generated.data_a[127]
data_b[0] => altsyncram_hf52:auto_generated.data_b[0]
data_b[1] => altsyncram_hf52:auto_generated.data_b[1]
data_b[2] => altsyncram_hf52:auto_generated.data_b[2]
data_b[3] => altsyncram_hf52:auto_generated.data_b[3]
data_b[4] => altsyncram_hf52:auto_generated.data_b[4]
data_b[5] => altsyncram_hf52:auto_generated.data_b[5]
data_b[6] => altsyncram_hf52:auto_generated.data_b[6]
data_b[7] => altsyncram_hf52:auto_generated.data_b[7]
data_b[8] => altsyncram_hf52:auto_generated.data_b[8]
data_b[9] => altsyncram_hf52:auto_generated.data_b[9]
data_b[10] => altsyncram_hf52:auto_generated.data_b[10]
data_b[11] => altsyncram_hf52:auto_generated.data_b[11]
data_b[12] => altsyncram_hf52:auto_generated.data_b[12]
data_b[13] => altsyncram_hf52:auto_generated.data_b[13]
data_b[14] => altsyncram_hf52:auto_generated.data_b[14]
data_b[15] => altsyncram_hf52:auto_generated.data_b[15]
data_b[16] => altsyncram_hf52:auto_generated.data_b[16]
data_b[17] => altsyncram_hf52:auto_generated.data_b[17]
data_b[18] => altsyncram_hf52:auto_generated.data_b[18]
data_b[19] => altsyncram_hf52:auto_generated.data_b[19]
data_b[20] => altsyncram_hf52:auto_generated.data_b[20]
data_b[21] => altsyncram_hf52:auto_generated.data_b[21]
data_b[22] => altsyncram_hf52:auto_generated.data_b[22]
data_b[23] => altsyncram_hf52:auto_generated.data_b[23]
data_b[24] => altsyncram_hf52:auto_generated.data_b[24]
data_b[25] => altsyncram_hf52:auto_generated.data_b[25]
data_b[26] => altsyncram_hf52:auto_generated.data_b[26]
data_b[27] => altsyncram_hf52:auto_generated.data_b[27]
data_b[28] => altsyncram_hf52:auto_generated.data_b[28]
data_b[29] => altsyncram_hf52:auto_generated.data_b[29]
data_b[30] => altsyncram_hf52:auto_generated.data_b[30]
data_b[31] => altsyncram_hf52:auto_generated.data_b[31]
data_b[32] => altsyncram_hf52:auto_generated.data_b[32]
data_b[33] => altsyncram_hf52:auto_generated.data_b[33]
data_b[34] => altsyncram_hf52:auto_generated.data_b[34]
data_b[35] => altsyncram_hf52:auto_generated.data_b[35]
data_b[36] => altsyncram_hf52:auto_generated.data_b[36]
data_b[37] => altsyncram_hf52:auto_generated.data_b[37]
data_b[38] => altsyncram_hf52:auto_generated.data_b[38]
data_b[39] => altsyncram_hf52:auto_generated.data_b[39]
data_b[40] => altsyncram_hf52:auto_generated.data_b[40]
data_b[41] => altsyncram_hf52:auto_generated.data_b[41]
data_b[42] => altsyncram_hf52:auto_generated.data_b[42]
data_b[43] => altsyncram_hf52:auto_generated.data_b[43]
data_b[44] => altsyncram_hf52:auto_generated.data_b[44]
data_b[45] => altsyncram_hf52:auto_generated.data_b[45]
data_b[46] => altsyncram_hf52:auto_generated.data_b[46]
data_b[47] => altsyncram_hf52:auto_generated.data_b[47]
data_b[48] => altsyncram_hf52:auto_generated.data_b[48]
data_b[49] => altsyncram_hf52:auto_generated.data_b[49]
data_b[50] => altsyncram_hf52:auto_generated.data_b[50]
data_b[51] => altsyncram_hf52:auto_generated.data_b[51]
data_b[52] => altsyncram_hf52:auto_generated.data_b[52]
data_b[53] => altsyncram_hf52:auto_generated.data_b[53]
data_b[54] => altsyncram_hf52:auto_generated.data_b[54]
data_b[55] => altsyncram_hf52:auto_generated.data_b[55]
data_b[56] => altsyncram_hf52:auto_generated.data_b[56]
data_b[57] => altsyncram_hf52:auto_generated.data_b[57]
data_b[58] => altsyncram_hf52:auto_generated.data_b[58]
data_b[59] => altsyncram_hf52:auto_generated.data_b[59]
data_b[60] => altsyncram_hf52:auto_generated.data_b[60]
data_b[61] => altsyncram_hf52:auto_generated.data_b[61]
data_b[62] => altsyncram_hf52:auto_generated.data_b[62]
data_b[63] => altsyncram_hf52:auto_generated.data_b[63]
data_b[64] => altsyncram_hf52:auto_generated.data_b[64]
data_b[65] => altsyncram_hf52:auto_generated.data_b[65]
data_b[66] => altsyncram_hf52:auto_generated.data_b[66]
data_b[67] => altsyncram_hf52:auto_generated.data_b[67]
data_b[68] => altsyncram_hf52:auto_generated.data_b[68]
data_b[69] => altsyncram_hf52:auto_generated.data_b[69]
data_b[70] => altsyncram_hf52:auto_generated.data_b[70]
data_b[71] => altsyncram_hf52:auto_generated.data_b[71]
data_b[72] => altsyncram_hf52:auto_generated.data_b[72]
data_b[73] => altsyncram_hf52:auto_generated.data_b[73]
data_b[74] => altsyncram_hf52:auto_generated.data_b[74]
data_b[75] => altsyncram_hf52:auto_generated.data_b[75]
data_b[76] => altsyncram_hf52:auto_generated.data_b[76]
data_b[77] => altsyncram_hf52:auto_generated.data_b[77]
data_b[78] => altsyncram_hf52:auto_generated.data_b[78]
data_b[79] => altsyncram_hf52:auto_generated.data_b[79]
data_b[80] => altsyncram_hf52:auto_generated.data_b[80]
data_b[81] => altsyncram_hf52:auto_generated.data_b[81]
data_b[82] => altsyncram_hf52:auto_generated.data_b[82]
data_b[83] => altsyncram_hf52:auto_generated.data_b[83]
data_b[84] => altsyncram_hf52:auto_generated.data_b[84]
data_b[85] => altsyncram_hf52:auto_generated.data_b[85]
data_b[86] => altsyncram_hf52:auto_generated.data_b[86]
data_b[87] => altsyncram_hf52:auto_generated.data_b[87]
data_b[88] => altsyncram_hf52:auto_generated.data_b[88]
data_b[89] => altsyncram_hf52:auto_generated.data_b[89]
data_b[90] => altsyncram_hf52:auto_generated.data_b[90]
data_b[91] => altsyncram_hf52:auto_generated.data_b[91]
data_b[92] => altsyncram_hf52:auto_generated.data_b[92]
data_b[93] => altsyncram_hf52:auto_generated.data_b[93]
data_b[94] => altsyncram_hf52:auto_generated.data_b[94]
data_b[95] => altsyncram_hf52:auto_generated.data_b[95]
data_b[96] => altsyncram_hf52:auto_generated.data_b[96]
data_b[97] => altsyncram_hf52:auto_generated.data_b[97]
data_b[98] => altsyncram_hf52:auto_generated.data_b[98]
data_b[99] => altsyncram_hf52:auto_generated.data_b[99]
data_b[100] => altsyncram_hf52:auto_generated.data_b[100]
data_b[101] => altsyncram_hf52:auto_generated.data_b[101]
data_b[102] => altsyncram_hf52:auto_generated.data_b[102]
data_b[103] => altsyncram_hf52:auto_generated.data_b[103]
data_b[104] => altsyncram_hf52:auto_generated.data_b[104]
data_b[105] => altsyncram_hf52:auto_generated.data_b[105]
data_b[106] => altsyncram_hf52:auto_generated.data_b[106]
data_b[107] => altsyncram_hf52:auto_generated.data_b[107]
data_b[108] => altsyncram_hf52:auto_generated.data_b[108]
data_b[109] => altsyncram_hf52:auto_generated.data_b[109]
data_b[110] => altsyncram_hf52:auto_generated.data_b[110]
data_b[111] => altsyncram_hf52:auto_generated.data_b[111]
data_b[112] => altsyncram_hf52:auto_generated.data_b[112]
data_b[113] => altsyncram_hf52:auto_generated.data_b[113]
data_b[114] => altsyncram_hf52:auto_generated.data_b[114]
data_b[115] => altsyncram_hf52:auto_generated.data_b[115]
data_b[116] => altsyncram_hf52:auto_generated.data_b[116]
data_b[117] => altsyncram_hf52:auto_generated.data_b[117]
data_b[118] => altsyncram_hf52:auto_generated.data_b[118]
data_b[119] => altsyncram_hf52:auto_generated.data_b[119]
data_b[120] => altsyncram_hf52:auto_generated.data_b[120]
data_b[121] => altsyncram_hf52:auto_generated.data_b[121]
data_b[122] => altsyncram_hf52:auto_generated.data_b[122]
data_b[123] => altsyncram_hf52:auto_generated.data_b[123]
data_b[124] => altsyncram_hf52:auto_generated.data_b[124]
data_b[125] => altsyncram_hf52:auto_generated.data_b[125]
data_b[126] => altsyncram_hf52:auto_generated.data_b[126]
data_b[127] => altsyncram_hf52:auto_generated.data_b[127]
address_a[0] => altsyncram_hf52:auto_generated.address_a[0]
address_a[1] => altsyncram_hf52:auto_generated.address_a[1]
address_a[2] => altsyncram_hf52:auto_generated.address_a[2]
address_b[0] => altsyncram_hf52:auto_generated.address_b[0]
address_b[1] => altsyncram_hf52:auto_generated.address_b[1]
address_b[2] => altsyncram_hf52:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hf52:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hf52:auto_generated.q_a[0]
q_a[1] <= altsyncram_hf52:auto_generated.q_a[1]
q_a[2] <= altsyncram_hf52:auto_generated.q_a[2]
q_a[3] <= altsyncram_hf52:auto_generated.q_a[3]
q_a[4] <= altsyncram_hf52:auto_generated.q_a[4]
q_a[5] <= altsyncram_hf52:auto_generated.q_a[5]
q_a[6] <= altsyncram_hf52:auto_generated.q_a[6]
q_a[7] <= altsyncram_hf52:auto_generated.q_a[7]
q_a[8] <= altsyncram_hf52:auto_generated.q_a[8]
q_a[9] <= altsyncram_hf52:auto_generated.q_a[9]
q_a[10] <= altsyncram_hf52:auto_generated.q_a[10]
q_a[11] <= altsyncram_hf52:auto_generated.q_a[11]
q_a[12] <= altsyncram_hf52:auto_generated.q_a[12]
q_a[13] <= altsyncram_hf52:auto_generated.q_a[13]
q_a[14] <= altsyncram_hf52:auto_generated.q_a[14]
q_a[15] <= altsyncram_hf52:auto_generated.q_a[15]
q_a[16] <= altsyncram_hf52:auto_generated.q_a[16]
q_a[17] <= altsyncram_hf52:auto_generated.q_a[17]
q_a[18] <= altsyncram_hf52:auto_generated.q_a[18]
q_a[19] <= altsyncram_hf52:auto_generated.q_a[19]
q_a[20] <= altsyncram_hf52:auto_generated.q_a[20]
q_a[21] <= altsyncram_hf52:auto_generated.q_a[21]
q_a[22] <= altsyncram_hf52:auto_generated.q_a[22]
q_a[23] <= altsyncram_hf52:auto_generated.q_a[23]
q_a[24] <= altsyncram_hf52:auto_generated.q_a[24]
q_a[25] <= altsyncram_hf52:auto_generated.q_a[25]
q_a[26] <= altsyncram_hf52:auto_generated.q_a[26]
q_a[27] <= altsyncram_hf52:auto_generated.q_a[27]
q_a[28] <= altsyncram_hf52:auto_generated.q_a[28]
q_a[29] <= altsyncram_hf52:auto_generated.q_a[29]
q_a[30] <= altsyncram_hf52:auto_generated.q_a[30]
q_a[31] <= altsyncram_hf52:auto_generated.q_a[31]
q_a[32] <= altsyncram_hf52:auto_generated.q_a[32]
q_a[33] <= altsyncram_hf52:auto_generated.q_a[33]
q_a[34] <= altsyncram_hf52:auto_generated.q_a[34]
q_a[35] <= altsyncram_hf52:auto_generated.q_a[35]
q_a[36] <= altsyncram_hf52:auto_generated.q_a[36]
q_a[37] <= altsyncram_hf52:auto_generated.q_a[37]
q_a[38] <= altsyncram_hf52:auto_generated.q_a[38]
q_a[39] <= altsyncram_hf52:auto_generated.q_a[39]
q_a[40] <= altsyncram_hf52:auto_generated.q_a[40]
q_a[41] <= altsyncram_hf52:auto_generated.q_a[41]
q_a[42] <= altsyncram_hf52:auto_generated.q_a[42]
q_a[43] <= altsyncram_hf52:auto_generated.q_a[43]
q_a[44] <= altsyncram_hf52:auto_generated.q_a[44]
q_a[45] <= altsyncram_hf52:auto_generated.q_a[45]
q_a[46] <= altsyncram_hf52:auto_generated.q_a[46]
q_a[47] <= altsyncram_hf52:auto_generated.q_a[47]
q_a[48] <= altsyncram_hf52:auto_generated.q_a[48]
q_a[49] <= altsyncram_hf52:auto_generated.q_a[49]
q_a[50] <= altsyncram_hf52:auto_generated.q_a[50]
q_a[51] <= altsyncram_hf52:auto_generated.q_a[51]
q_a[52] <= altsyncram_hf52:auto_generated.q_a[52]
q_a[53] <= altsyncram_hf52:auto_generated.q_a[53]
q_a[54] <= altsyncram_hf52:auto_generated.q_a[54]
q_a[55] <= altsyncram_hf52:auto_generated.q_a[55]
q_a[56] <= altsyncram_hf52:auto_generated.q_a[56]
q_a[57] <= altsyncram_hf52:auto_generated.q_a[57]
q_a[58] <= altsyncram_hf52:auto_generated.q_a[58]
q_a[59] <= altsyncram_hf52:auto_generated.q_a[59]
q_a[60] <= altsyncram_hf52:auto_generated.q_a[60]
q_a[61] <= altsyncram_hf52:auto_generated.q_a[61]
q_a[62] <= altsyncram_hf52:auto_generated.q_a[62]
q_a[63] <= altsyncram_hf52:auto_generated.q_a[63]
q_a[64] <= altsyncram_hf52:auto_generated.q_a[64]
q_a[65] <= altsyncram_hf52:auto_generated.q_a[65]
q_a[66] <= altsyncram_hf52:auto_generated.q_a[66]
q_a[67] <= altsyncram_hf52:auto_generated.q_a[67]
q_a[68] <= altsyncram_hf52:auto_generated.q_a[68]
q_a[69] <= altsyncram_hf52:auto_generated.q_a[69]
q_a[70] <= altsyncram_hf52:auto_generated.q_a[70]
q_a[71] <= altsyncram_hf52:auto_generated.q_a[71]
q_a[72] <= altsyncram_hf52:auto_generated.q_a[72]
q_a[73] <= altsyncram_hf52:auto_generated.q_a[73]
q_a[74] <= altsyncram_hf52:auto_generated.q_a[74]
q_a[75] <= altsyncram_hf52:auto_generated.q_a[75]
q_a[76] <= altsyncram_hf52:auto_generated.q_a[76]
q_a[77] <= altsyncram_hf52:auto_generated.q_a[77]
q_a[78] <= altsyncram_hf52:auto_generated.q_a[78]
q_a[79] <= altsyncram_hf52:auto_generated.q_a[79]
q_a[80] <= altsyncram_hf52:auto_generated.q_a[80]
q_a[81] <= altsyncram_hf52:auto_generated.q_a[81]
q_a[82] <= altsyncram_hf52:auto_generated.q_a[82]
q_a[83] <= altsyncram_hf52:auto_generated.q_a[83]
q_a[84] <= altsyncram_hf52:auto_generated.q_a[84]
q_a[85] <= altsyncram_hf52:auto_generated.q_a[85]
q_a[86] <= altsyncram_hf52:auto_generated.q_a[86]
q_a[87] <= altsyncram_hf52:auto_generated.q_a[87]
q_a[88] <= altsyncram_hf52:auto_generated.q_a[88]
q_a[89] <= altsyncram_hf52:auto_generated.q_a[89]
q_a[90] <= altsyncram_hf52:auto_generated.q_a[90]
q_a[91] <= altsyncram_hf52:auto_generated.q_a[91]
q_a[92] <= altsyncram_hf52:auto_generated.q_a[92]
q_a[93] <= altsyncram_hf52:auto_generated.q_a[93]
q_a[94] <= altsyncram_hf52:auto_generated.q_a[94]
q_a[95] <= altsyncram_hf52:auto_generated.q_a[95]
q_a[96] <= altsyncram_hf52:auto_generated.q_a[96]
q_a[97] <= altsyncram_hf52:auto_generated.q_a[97]
q_a[98] <= altsyncram_hf52:auto_generated.q_a[98]
q_a[99] <= altsyncram_hf52:auto_generated.q_a[99]
q_a[100] <= altsyncram_hf52:auto_generated.q_a[100]
q_a[101] <= altsyncram_hf52:auto_generated.q_a[101]
q_a[102] <= altsyncram_hf52:auto_generated.q_a[102]
q_a[103] <= altsyncram_hf52:auto_generated.q_a[103]
q_a[104] <= altsyncram_hf52:auto_generated.q_a[104]
q_a[105] <= altsyncram_hf52:auto_generated.q_a[105]
q_a[106] <= altsyncram_hf52:auto_generated.q_a[106]
q_a[107] <= altsyncram_hf52:auto_generated.q_a[107]
q_a[108] <= altsyncram_hf52:auto_generated.q_a[108]
q_a[109] <= altsyncram_hf52:auto_generated.q_a[109]
q_a[110] <= altsyncram_hf52:auto_generated.q_a[110]
q_a[111] <= altsyncram_hf52:auto_generated.q_a[111]
q_a[112] <= altsyncram_hf52:auto_generated.q_a[112]
q_a[113] <= altsyncram_hf52:auto_generated.q_a[113]
q_a[114] <= altsyncram_hf52:auto_generated.q_a[114]
q_a[115] <= altsyncram_hf52:auto_generated.q_a[115]
q_a[116] <= altsyncram_hf52:auto_generated.q_a[116]
q_a[117] <= altsyncram_hf52:auto_generated.q_a[117]
q_a[118] <= altsyncram_hf52:auto_generated.q_a[118]
q_a[119] <= altsyncram_hf52:auto_generated.q_a[119]
q_a[120] <= altsyncram_hf52:auto_generated.q_a[120]
q_a[121] <= altsyncram_hf52:auto_generated.q_a[121]
q_a[122] <= altsyncram_hf52:auto_generated.q_a[122]
q_a[123] <= altsyncram_hf52:auto_generated.q_a[123]
q_a[124] <= altsyncram_hf52:auto_generated.q_a[124]
q_a[125] <= altsyncram_hf52:auto_generated.q_a[125]
q_a[126] <= altsyncram_hf52:auto_generated.q_a[126]
q_a[127] <= altsyncram_hf52:auto_generated.q_a[127]
q_b[0] <= altsyncram_hf52:auto_generated.q_b[0]
q_b[1] <= altsyncram_hf52:auto_generated.q_b[1]
q_b[2] <= altsyncram_hf52:auto_generated.q_b[2]
q_b[3] <= altsyncram_hf52:auto_generated.q_b[3]
q_b[4] <= altsyncram_hf52:auto_generated.q_b[4]
q_b[5] <= altsyncram_hf52:auto_generated.q_b[5]
q_b[6] <= altsyncram_hf52:auto_generated.q_b[6]
q_b[7] <= altsyncram_hf52:auto_generated.q_b[7]
q_b[8] <= altsyncram_hf52:auto_generated.q_b[8]
q_b[9] <= altsyncram_hf52:auto_generated.q_b[9]
q_b[10] <= altsyncram_hf52:auto_generated.q_b[10]
q_b[11] <= altsyncram_hf52:auto_generated.q_b[11]
q_b[12] <= altsyncram_hf52:auto_generated.q_b[12]
q_b[13] <= altsyncram_hf52:auto_generated.q_b[13]
q_b[14] <= altsyncram_hf52:auto_generated.q_b[14]
q_b[15] <= altsyncram_hf52:auto_generated.q_b[15]
q_b[16] <= altsyncram_hf52:auto_generated.q_b[16]
q_b[17] <= altsyncram_hf52:auto_generated.q_b[17]
q_b[18] <= altsyncram_hf52:auto_generated.q_b[18]
q_b[19] <= altsyncram_hf52:auto_generated.q_b[19]
q_b[20] <= altsyncram_hf52:auto_generated.q_b[20]
q_b[21] <= altsyncram_hf52:auto_generated.q_b[21]
q_b[22] <= altsyncram_hf52:auto_generated.q_b[22]
q_b[23] <= altsyncram_hf52:auto_generated.q_b[23]
q_b[24] <= altsyncram_hf52:auto_generated.q_b[24]
q_b[25] <= altsyncram_hf52:auto_generated.q_b[25]
q_b[26] <= altsyncram_hf52:auto_generated.q_b[26]
q_b[27] <= altsyncram_hf52:auto_generated.q_b[27]
q_b[28] <= altsyncram_hf52:auto_generated.q_b[28]
q_b[29] <= altsyncram_hf52:auto_generated.q_b[29]
q_b[30] <= altsyncram_hf52:auto_generated.q_b[30]
q_b[31] <= altsyncram_hf52:auto_generated.q_b[31]
q_b[32] <= altsyncram_hf52:auto_generated.q_b[32]
q_b[33] <= altsyncram_hf52:auto_generated.q_b[33]
q_b[34] <= altsyncram_hf52:auto_generated.q_b[34]
q_b[35] <= altsyncram_hf52:auto_generated.q_b[35]
q_b[36] <= altsyncram_hf52:auto_generated.q_b[36]
q_b[37] <= altsyncram_hf52:auto_generated.q_b[37]
q_b[38] <= altsyncram_hf52:auto_generated.q_b[38]
q_b[39] <= altsyncram_hf52:auto_generated.q_b[39]
q_b[40] <= altsyncram_hf52:auto_generated.q_b[40]
q_b[41] <= altsyncram_hf52:auto_generated.q_b[41]
q_b[42] <= altsyncram_hf52:auto_generated.q_b[42]
q_b[43] <= altsyncram_hf52:auto_generated.q_b[43]
q_b[44] <= altsyncram_hf52:auto_generated.q_b[44]
q_b[45] <= altsyncram_hf52:auto_generated.q_b[45]
q_b[46] <= altsyncram_hf52:auto_generated.q_b[46]
q_b[47] <= altsyncram_hf52:auto_generated.q_b[47]
q_b[48] <= altsyncram_hf52:auto_generated.q_b[48]
q_b[49] <= altsyncram_hf52:auto_generated.q_b[49]
q_b[50] <= altsyncram_hf52:auto_generated.q_b[50]
q_b[51] <= altsyncram_hf52:auto_generated.q_b[51]
q_b[52] <= altsyncram_hf52:auto_generated.q_b[52]
q_b[53] <= altsyncram_hf52:auto_generated.q_b[53]
q_b[54] <= altsyncram_hf52:auto_generated.q_b[54]
q_b[55] <= altsyncram_hf52:auto_generated.q_b[55]
q_b[56] <= altsyncram_hf52:auto_generated.q_b[56]
q_b[57] <= altsyncram_hf52:auto_generated.q_b[57]
q_b[58] <= altsyncram_hf52:auto_generated.q_b[58]
q_b[59] <= altsyncram_hf52:auto_generated.q_b[59]
q_b[60] <= altsyncram_hf52:auto_generated.q_b[60]
q_b[61] <= altsyncram_hf52:auto_generated.q_b[61]
q_b[62] <= altsyncram_hf52:auto_generated.q_b[62]
q_b[63] <= altsyncram_hf52:auto_generated.q_b[63]
q_b[64] <= altsyncram_hf52:auto_generated.q_b[64]
q_b[65] <= altsyncram_hf52:auto_generated.q_b[65]
q_b[66] <= altsyncram_hf52:auto_generated.q_b[66]
q_b[67] <= altsyncram_hf52:auto_generated.q_b[67]
q_b[68] <= altsyncram_hf52:auto_generated.q_b[68]
q_b[69] <= altsyncram_hf52:auto_generated.q_b[69]
q_b[70] <= altsyncram_hf52:auto_generated.q_b[70]
q_b[71] <= altsyncram_hf52:auto_generated.q_b[71]
q_b[72] <= altsyncram_hf52:auto_generated.q_b[72]
q_b[73] <= altsyncram_hf52:auto_generated.q_b[73]
q_b[74] <= altsyncram_hf52:auto_generated.q_b[74]
q_b[75] <= altsyncram_hf52:auto_generated.q_b[75]
q_b[76] <= altsyncram_hf52:auto_generated.q_b[76]
q_b[77] <= altsyncram_hf52:auto_generated.q_b[77]
q_b[78] <= altsyncram_hf52:auto_generated.q_b[78]
q_b[79] <= altsyncram_hf52:auto_generated.q_b[79]
q_b[80] <= altsyncram_hf52:auto_generated.q_b[80]
q_b[81] <= altsyncram_hf52:auto_generated.q_b[81]
q_b[82] <= altsyncram_hf52:auto_generated.q_b[82]
q_b[83] <= altsyncram_hf52:auto_generated.q_b[83]
q_b[84] <= altsyncram_hf52:auto_generated.q_b[84]
q_b[85] <= altsyncram_hf52:auto_generated.q_b[85]
q_b[86] <= altsyncram_hf52:auto_generated.q_b[86]
q_b[87] <= altsyncram_hf52:auto_generated.q_b[87]
q_b[88] <= altsyncram_hf52:auto_generated.q_b[88]
q_b[89] <= altsyncram_hf52:auto_generated.q_b[89]
q_b[90] <= altsyncram_hf52:auto_generated.q_b[90]
q_b[91] <= altsyncram_hf52:auto_generated.q_b[91]
q_b[92] <= altsyncram_hf52:auto_generated.q_b[92]
q_b[93] <= altsyncram_hf52:auto_generated.q_b[93]
q_b[94] <= altsyncram_hf52:auto_generated.q_b[94]
q_b[95] <= altsyncram_hf52:auto_generated.q_b[95]
q_b[96] <= altsyncram_hf52:auto_generated.q_b[96]
q_b[97] <= altsyncram_hf52:auto_generated.q_b[97]
q_b[98] <= altsyncram_hf52:auto_generated.q_b[98]
q_b[99] <= altsyncram_hf52:auto_generated.q_b[99]
q_b[100] <= altsyncram_hf52:auto_generated.q_b[100]
q_b[101] <= altsyncram_hf52:auto_generated.q_b[101]
q_b[102] <= altsyncram_hf52:auto_generated.q_b[102]
q_b[103] <= altsyncram_hf52:auto_generated.q_b[103]
q_b[104] <= altsyncram_hf52:auto_generated.q_b[104]
q_b[105] <= altsyncram_hf52:auto_generated.q_b[105]
q_b[106] <= altsyncram_hf52:auto_generated.q_b[106]
q_b[107] <= altsyncram_hf52:auto_generated.q_b[107]
q_b[108] <= altsyncram_hf52:auto_generated.q_b[108]
q_b[109] <= altsyncram_hf52:auto_generated.q_b[109]
q_b[110] <= altsyncram_hf52:auto_generated.q_b[110]
q_b[111] <= altsyncram_hf52:auto_generated.q_b[111]
q_b[112] <= altsyncram_hf52:auto_generated.q_b[112]
q_b[113] <= altsyncram_hf52:auto_generated.q_b[113]
q_b[114] <= altsyncram_hf52:auto_generated.q_b[114]
q_b[115] <= altsyncram_hf52:auto_generated.q_b[115]
q_b[116] <= altsyncram_hf52:auto_generated.q_b[116]
q_b[117] <= altsyncram_hf52:auto_generated.q_b[117]
q_b[118] <= altsyncram_hf52:auto_generated.q_b[118]
q_b[119] <= altsyncram_hf52:auto_generated.q_b[119]
q_b[120] <= altsyncram_hf52:auto_generated.q_b[120]
q_b[121] <= altsyncram_hf52:auto_generated.q_b[121]
q_b[122] <= altsyncram_hf52:auto_generated.q_b[122]
q_b[123] <= altsyncram_hf52:auto_generated.q_b[123]
q_b[124] <= altsyncram_hf52:auto_generated.q_b[124]
q_b[125] <= altsyncram_hf52:auto_generated.q_b[125]
q_b[126] <= altsyncram_hf52:auto_generated.q_b[126]
q_b[127] <= altsyncram_hf52:auto_generated.q_b[127]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Uni_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
data_b[36] => ram_block1a36.PORTBDATAIN
data_b[37] => ram_block1a37.PORTBDATAIN
data_b[38] => ram_block1a38.PORTBDATAIN
data_b[39] => ram_block1a39.PORTBDATAIN
data_b[40] => ram_block1a40.PORTBDATAIN
data_b[41] => ram_block1a41.PORTBDATAIN
data_b[42] => ram_block1a42.PORTBDATAIN
data_b[43] => ram_block1a43.PORTBDATAIN
data_b[44] => ram_block1a44.PORTBDATAIN
data_b[45] => ram_block1a45.PORTBDATAIN
data_b[46] => ram_block1a46.PORTBDATAIN
data_b[47] => ram_block1a47.PORTBDATAIN
data_b[48] => ram_block1a48.PORTBDATAIN
data_b[49] => ram_block1a49.PORTBDATAIN
data_b[50] => ram_block1a50.PORTBDATAIN
data_b[51] => ram_block1a51.PORTBDATAIN
data_b[52] => ram_block1a52.PORTBDATAIN
data_b[53] => ram_block1a53.PORTBDATAIN
data_b[54] => ram_block1a54.PORTBDATAIN
data_b[55] => ram_block1a55.PORTBDATAIN
data_b[56] => ram_block1a56.PORTBDATAIN
data_b[57] => ram_block1a57.PORTBDATAIN
data_b[58] => ram_block1a58.PORTBDATAIN
data_b[59] => ram_block1a59.PORTBDATAIN
data_b[60] => ram_block1a60.PORTBDATAIN
data_b[61] => ram_block1a61.PORTBDATAIN
data_b[62] => ram_block1a62.PORTBDATAIN
data_b[63] => ram_block1a63.PORTBDATAIN
data_b[64] => ram_block1a64.PORTBDATAIN
data_b[65] => ram_block1a65.PORTBDATAIN
data_b[66] => ram_block1a66.PORTBDATAIN
data_b[67] => ram_block1a67.PORTBDATAIN
data_b[68] => ram_block1a68.PORTBDATAIN
data_b[69] => ram_block1a69.PORTBDATAIN
data_b[70] => ram_block1a70.PORTBDATAIN
data_b[71] => ram_block1a71.PORTBDATAIN
data_b[72] => ram_block1a72.PORTBDATAIN
data_b[73] => ram_block1a73.PORTBDATAIN
data_b[74] => ram_block1a74.PORTBDATAIN
data_b[75] => ram_block1a75.PORTBDATAIN
data_b[76] => ram_block1a76.PORTBDATAIN
data_b[77] => ram_block1a77.PORTBDATAIN
data_b[78] => ram_block1a78.PORTBDATAIN
data_b[79] => ram_block1a79.PORTBDATAIN
data_b[80] => ram_block1a80.PORTBDATAIN
data_b[81] => ram_block1a81.PORTBDATAIN
data_b[82] => ram_block1a82.PORTBDATAIN
data_b[83] => ram_block1a83.PORTBDATAIN
data_b[84] => ram_block1a84.PORTBDATAIN
data_b[85] => ram_block1a85.PORTBDATAIN
data_b[86] => ram_block1a86.PORTBDATAIN
data_b[87] => ram_block1a87.PORTBDATAIN
data_b[88] => ram_block1a88.PORTBDATAIN
data_b[89] => ram_block1a89.PORTBDATAIN
data_b[90] => ram_block1a90.PORTBDATAIN
data_b[91] => ram_block1a91.PORTBDATAIN
data_b[92] => ram_block1a92.PORTBDATAIN
data_b[93] => ram_block1a93.PORTBDATAIN
data_b[94] => ram_block1a94.PORTBDATAIN
data_b[95] => ram_block1a95.PORTBDATAIN
data_b[96] => ram_block1a96.PORTBDATAIN
data_b[97] => ram_block1a97.PORTBDATAIN
data_b[98] => ram_block1a98.PORTBDATAIN
data_b[99] => ram_block1a99.PORTBDATAIN
data_b[100] => ram_block1a100.PORTBDATAIN
data_b[101] => ram_block1a101.PORTBDATAIN
data_b[102] => ram_block1a102.PORTBDATAIN
data_b[103] => ram_block1a103.PORTBDATAIN
data_b[104] => ram_block1a104.PORTBDATAIN
data_b[105] => ram_block1a105.PORTBDATAIN
data_b[106] => ram_block1a106.PORTBDATAIN
data_b[107] => ram_block1a107.PORTBDATAIN
data_b[108] => ram_block1a108.PORTBDATAIN
data_b[109] => ram_block1a109.PORTBDATAIN
data_b[110] => ram_block1a110.PORTBDATAIN
data_b[111] => ram_block1a111.PORTBDATAIN
data_b[112] => ram_block1a112.PORTBDATAIN
data_b[113] => ram_block1a113.PORTBDATAIN
data_b[114] => ram_block1a114.PORTBDATAIN
data_b[115] => ram_block1a115.PORTBDATAIN
data_b[116] => ram_block1a116.PORTBDATAIN
data_b[117] => ram_block1a117.PORTBDATAIN
data_b[118] => ram_block1a118.PORTBDATAIN
data_b[119] => ram_block1a119.PORTBDATAIN
data_b[120] => ram_block1a120.PORTBDATAIN
data_b[121] => ram_block1a121.PORTBDATAIN
data_b[122] => ram_block1a122.PORTBDATAIN
data_b[123] => ram_block1a123.PORTBDATAIN
data_b[124] => ram_block1a124.PORTBDATAIN
data_b[125] => ram_block1a125.PORTBDATAIN
data_b[126] => ram_block1a126.PORTBDATAIN
data_b[127] => ram_block1a127.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
q_b[104] <= ram_block1a104.PORTBDATAOUT
q_b[105] <= ram_block1a105.PORTBDATAOUT
q_b[106] <= ram_block1a106.PORTBDATAOUT
q_b[107] <= ram_block1a107.PORTBDATAOUT
q_b[108] <= ram_block1a108.PORTBDATAOUT
q_b[109] <= ram_block1a109.PORTBDATAOUT
q_b[110] <= ram_block1a110.PORTBDATAOUT
q_b[111] <= ram_block1a111.PORTBDATAOUT
q_b[112] <= ram_block1a112.PORTBDATAOUT
q_b[113] <= ram_block1a113.PORTBDATAOUT
q_b[114] <= ram_block1a114.PORTBDATAOUT
q_b[115] <= ram_block1a115.PORTBDATAOUT
q_b[116] <= ram_block1a116.PORTBDATAOUT
q_b[117] <= ram_block1a117.PORTBDATAOUT
q_b[118] <= ram_block1a118.PORTBDATAOUT
q_b[119] <= ram_block1a119.PORTBDATAOUT
q_b[120] <= ram_block1a120.PORTBDATAOUT
q_b[121] <= ram_block1a121.PORTBDATAOUT
q_b[122] <= ram_block1a122.PORTBDATAOUT
q_b[123] <= ram_block1a123.PORTBDATAOUT
q_b[124] <= ram_block1a124.PORTBDATAOUT
q_b[125] <= ram_block1a125.PORTBDATAOUT
q_b[126] <= ram_block1a126.PORTBDATAOUT
q_b[127] <= ram_block1a127.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE
wren_b => ram_block1a36.PORTBRE
wren_b => ram_block1a37.PORTBRE
wren_b => ram_block1a38.PORTBRE
wren_b => ram_block1a39.PORTBRE
wren_b => ram_block1a40.PORTBRE
wren_b => ram_block1a41.PORTBRE
wren_b => ram_block1a42.PORTBRE
wren_b => ram_block1a43.PORTBRE
wren_b => ram_block1a44.PORTBRE
wren_b => ram_block1a45.PORTBRE
wren_b => ram_block1a46.PORTBRE
wren_b => ram_block1a47.PORTBRE
wren_b => ram_block1a48.PORTBRE
wren_b => ram_block1a49.PORTBRE
wren_b => ram_block1a50.PORTBRE
wren_b => ram_block1a51.PORTBRE
wren_b => ram_block1a52.PORTBRE
wren_b => ram_block1a53.PORTBRE
wren_b => ram_block1a54.PORTBRE
wren_b => ram_block1a55.PORTBRE
wren_b => ram_block1a56.PORTBRE
wren_b => ram_block1a57.PORTBRE
wren_b => ram_block1a58.PORTBRE
wren_b => ram_block1a59.PORTBRE
wren_b => ram_block1a60.PORTBRE
wren_b => ram_block1a61.PORTBRE
wren_b => ram_block1a62.PORTBRE
wren_b => ram_block1a63.PORTBRE
wren_b => ram_block1a64.PORTBRE
wren_b => ram_block1a65.PORTBRE
wren_b => ram_block1a66.PORTBRE
wren_b => ram_block1a67.PORTBRE
wren_b => ram_block1a68.PORTBRE
wren_b => ram_block1a69.PORTBRE
wren_b => ram_block1a70.PORTBRE
wren_b => ram_block1a71.PORTBRE
wren_b => ram_block1a72.PORTBRE
wren_b => ram_block1a73.PORTBRE
wren_b => ram_block1a74.PORTBRE
wren_b => ram_block1a75.PORTBRE
wren_b => ram_block1a76.PORTBRE
wren_b => ram_block1a77.PORTBRE
wren_b => ram_block1a78.PORTBRE
wren_b => ram_block1a79.PORTBRE
wren_b => ram_block1a80.PORTBRE
wren_b => ram_block1a81.PORTBRE
wren_b => ram_block1a82.PORTBRE
wren_b => ram_block1a83.PORTBRE
wren_b => ram_block1a84.PORTBRE
wren_b => ram_block1a85.PORTBRE
wren_b => ram_block1a86.PORTBRE
wren_b => ram_block1a87.PORTBRE
wren_b => ram_block1a88.PORTBRE
wren_b => ram_block1a89.PORTBRE
wren_b => ram_block1a90.PORTBRE
wren_b => ram_block1a91.PORTBRE
wren_b => ram_block1a92.PORTBRE
wren_b => ram_block1a93.PORTBRE
wren_b => ram_block1a94.PORTBRE
wren_b => ram_block1a95.PORTBRE
wren_b => ram_block1a96.PORTBRE
wren_b => ram_block1a97.PORTBRE
wren_b => ram_block1a98.PORTBRE
wren_b => ram_block1a99.PORTBRE
wren_b => ram_block1a100.PORTBRE
wren_b => ram_block1a101.PORTBRE
wren_b => ram_block1a102.PORTBRE
wren_b => ram_block1a103.PORTBRE
wren_b => ram_block1a104.PORTBRE
wren_b => ram_block1a105.PORTBRE
wren_b => ram_block1a106.PORTBRE
wren_b => ram_block1a107.PORTBRE
wren_b => ram_block1a108.PORTBRE
wren_b => ram_block1a109.PORTBRE
wren_b => ram_block1a110.PORTBRE
wren_b => ram_block1a111.PORTBRE
wren_b => ram_block1a112.PORTBRE
wren_b => ram_block1a113.PORTBRE
wren_b => ram_block1a114.PORTBRE
wren_b => ram_block1a115.PORTBRE
wren_b => ram_block1a116.PORTBRE
wren_b => ram_block1a117.PORTBRE
wren_b => ram_block1a118.PORTBRE
wren_b => ram_block1a119.PORTBRE
wren_b => ram_block1a120.PORTBRE
wren_b => ram_block1a121.PORTBRE
wren_b => ram_block1a122.PORTBRE
wren_b => ram_block1a123.PORTBRE
wren_b => ram_block1a124.PORTBRE
wren_b => ram_block1a125.PORTBRE
wren_b => ram_block1a126.PORTBRE
wren_b => ram_block1a127.PORTBRE


|Uni_Projektas|big_ram_wizard:ram2
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_a[32] => altsyncram:altsyncram_component.data_a[32]
data_a[33] => altsyncram:altsyncram_component.data_a[33]
data_a[34] => altsyncram:altsyncram_component.data_a[34]
data_a[35] => altsyncram:altsyncram_component.data_a[35]
data_a[36] => altsyncram:altsyncram_component.data_a[36]
data_a[37] => altsyncram:altsyncram_component.data_a[37]
data_a[38] => altsyncram:altsyncram_component.data_a[38]
data_a[39] => altsyncram:altsyncram_component.data_a[39]
data_a[40] => altsyncram:altsyncram_component.data_a[40]
data_a[41] => altsyncram:altsyncram_component.data_a[41]
data_a[42] => altsyncram:altsyncram_component.data_a[42]
data_a[43] => altsyncram:altsyncram_component.data_a[43]
data_a[44] => altsyncram:altsyncram_component.data_a[44]
data_a[45] => altsyncram:altsyncram_component.data_a[45]
data_a[46] => altsyncram:altsyncram_component.data_a[46]
data_a[47] => altsyncram:altsyncram_component.data_a[47]
data_a[48] => altsyncram:altsyncram_component.data_a[48]
data_a[49] => altsyncram:altsyncram_component.data_a[49]
data_a[50] => altsyncram:altsyncram_component.data_a[50]
data_a[51] => altsyncram:altsyncram_component.data_a[51]
data_a[52] => altsyncram:altsyncram_component.data_a[52]
data_a[53] => altsyncram:altsyncram_component.data_a[53]
data_a[54] => altsyncram:altsyncram_component.data_a[54]
data_a[55] => altsyncram:altsyncram_component.data_a[55]
data_a[56] => altsyncram:altsyncram_component.data_a[56]
data_a[57] => altsyncram:altsyncram_component.data_a[57]
data_a[58] => altsyncram:altsyncram_component.data_a[58]
data_a[59] => altsyncram:altsyncram_component.data_a[59]
data_a[60] => altsyncram:altsyncram_component.data_a[60]
data_a[61] => altsyncram:altsyncram_component.data_a[61]
data_a[62] => altsyncram:altsyncram_component.data_a[62]
data_a[63] => altsyncram:altsyncram_component.data_a[63]
data_a[64] => altsyncram:altsyncram_component.data_a[64]
data_a[65] => altsyncram:altsyncram_component.data_a[65]
data_a[66] => altsyncram:altsyncram_component.data_a[66]
data_a[67] => altsyncram:altsyncram_component.data_a[67]
data_a[68] => altsyncram:altsyncram_component.data_a[68]
data_a[69] => altsyncram:altsyncram_component.data_a[69]
data_a[70] => altsyncram:altsyncram_component.data_a[70]
data_a[71] => altsyncram:altsyncram_component.data_a[71]
data_a[72] => altsyncram:altsyncram_component.data_a[72]
data_a[73] => altsyncram:altsyncram_component.data_a[73]
data_a[74] => altsyncram:altsyncram_component.data_a[74]
data_a[75] => altsyncram:altsyncram_component.data_a[75]
data_a[76] => altsyncram:altsyncram_component.data_a[76]
data_a[77] => altsyncram:altsyncram_component.data_a[77]
data_a[78] => altsyncram:altsyncram_component.data_a[78]
data_a[79] => altsyncram:altsyncram_component.data_a[79]
data_a[80] => altsyncram:altsyncram_component.data_a[80]
data_a[81] => altsyncram:altsyncram_component.data_a[81]
data_a[82] => altsyncram:altsyncram_component.data_a[82]
data_a[83] => altsyncram:altsyncram_component.data_a[83]
data_a[84] => altsyncram:altsyncram_component.data_a[84]
data_a[85] => altsyncram:altsyncram_component.data_a[85]
data_a[86] => altsyncram:altsyncram_component.data_a[86]
data_a[87] => altsyncram:altsyncram_component.data_a[87]
data_a[88] => altsyncram:altsyncram_component.data_a[88]
data_a[89] => altsyncram:altsyncram_component.data_a[89]
data_a[90] => altsyncram:altsyncram_component.data_a[90]
data_a[91] => altsyncram:altsyncram_component.data_a[91]
data_a[92] => altsyncram:altsyncram_component.data_a[92]
data_a[93] => altsyncram:altsyncram_component.data_a[93]
data_a[94] => altsyncram:altsyncram_component.data_a[94]
data_a[95] => altsyncram:altsyncram_component.data_a[95]
data_a[96] => altsyncram:altsyncram_component.data_a[96]
data_a[97] => altsyncram:altsyncram_component.data_a[97]
data_a[98] => altsyncram:altsyncram_component.data_a[98]
data_a[99] => altsyncram:altsyncram_component.data_a[99]
data_a[100] => altsyncram:altsyncram_component.data_a[100]
data_a[101] => altsyncram:altsyncram_component.data_a[101]
data_a[102] => altsyncram:altsyncram_component.data_a[102]
data_a[103] => altsyncram:altsyncram_component.data_a[103]
data_a[104] => altsyncram:altsyncram_component.data_a[104]
data_a[105] => altsyncram:altsyncram_component.data_a[105]
data_a[106] => altsyncram:altsyncram_component.data_a[106]
data_a[107] => altsyncram:altsyncram_component.data_a[107]
data_a[108] => altsyncram:altsyncram_component.data_a[108]
data_a[109] => altsyncram:altsyncram_component.data_a[109]
data_a[110] => altsyncram:altsyncram_component.data_a[110]
data_a[111] => altsyncram:altsyncram_component.data_a[111]
data_a[112] => altsyncram:altsyncram_component.data_a[112]
data_a[113] => altsyncram:altsyncram_component.data_a[113]
data_a[114] => altsyncram:altsyncram_component.data_a[114]
data_a[115] => altsyncram:altsyncram_component.data_a[115]
data_a[116] => altsyncram:altsyncram_component.data_a[116]
data_a[117] => altsyncram:altsyncram_component.data_a[117]
data_a[118] => altsyncram:altsyncram_component.data_a[118]
data_a[119] => altsyncram:altsyncram_component.data_a[119]
data_a[120] => altsyncram:altsyncram_component.data_a[120]
data_a[121] => altsyncram:altsyncram_component.data_a[121]
data_a[122] => altsyncram:altsyncram_component.data_a[122]
data_a[123] => altsyncram:altsyncram_component.data_a[123]
data_a[124] => altsyncram:altsyncram_component.data_a[124]
data_a[125] => altsyncram:altsyncram_component.data_a[125]
data_a[126] => altsyncram:altsyncram_component.data_a[126]
data_a[127] => altsyncram:altsyncram_component.data_a[127]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
data_b[32] => altsyncram:altsyncram_component.data_b[32]
data_b[33] => altsyncram:altsyncram_component.data_b[33]
data_b[34] => altsyncram:altsyncram_component.data_b[34]
data_b[35] => altsyncram:altsyncram_component.data_b[35]
data_b[36] => altsyncram:altsyncram_component.data_b[36]
data_b[37] => altsyncram:altsyncram_component.data_b[37]
data_b[38] => altsyncram:altsyncram_component.data_b[38]
data_b[39] => altsyncram:altsyncram_component.data_b[39]
data_b[40] => altsyncram:altsyncram_component.data_b[40]
data_b[41] => altsyncram:altsyncram_component.data_b[41]
data_b[42] => altsyncram:altsyncram_component.data_b[42]
data_b[43] => altsyncram:altsyncram_component.data_b[43]
data_b[44] => altsyncram:altsyncram_component.data_b[44]
data_b[45] => altsyncram:altsyncram_component.data_b[45]
data_b[46] => altsyncram:altsyncram_component.data_b[46]
data_b[47] => altsyncram:altsyncram_component.data_b[47]
data_b[48] => altsyncram:altsyncram_component.data_b[48]
data_b[49] => altsyncram:altsyncram_component.data_b[49]
data_b[50] => altsyncram:altsyncram_component.data_b[50]
data_b[51] => altsyncram:altsyncram_component.data_b[51]
data_b[52] => altsyncram:altsyncram_component.data_b[52]
data_b[53] => altsyncram:altsyncram_component.data_b[53]
data_b[54] => altsyncram:altsyncram_component.data_b[54]
data_b[55] => altsyncram:altsyncram_component.data_b[55]
data_b[56] => altsyncram:altsyncram_component.data_b[56]
data_b[57] => altsyncram:altsyncram_component.data_b[57]
data_b[58] => altsyncram:altsyncram_component.data_b[58]
data_b[59] => altsyncram:altsyncram_component.data_b[59]
data_b[60] => altsyncram:altsyncram_component.data_b[60]
data_b[61] => altsyncram:altsyncram_component.data_b[61]
data_b[62] => altsyncram:altsyncram_component.data_b[62]
data_b[63] => altsyncram:altsyncram_component.data_b[63]
data_b[64] => altsyncram:altsyncram_component.data_b[64]
data_b[65] => altsyncram:altsyncram_component.data_b[65]
data_b[66] => altsyncram:altsyncram_component.data_b[66]
data_b[67] => altsyncram:altsyncram_component.data_b[67]
data_b[68] => altsyncram:altsyncram_component.data_b[68]
data_b[69] => altsyncram:altsyncram_component.data_b[69]
data_b[70] => altsyncram:altsyncram_component.data_b[70]
data_b[71] => altsyncram:altsyncram_component.data_b[71]
data_b[72] => altsyncram:altsyncram_component.data_b[72]
data_b[73] => altsyncram:altsyncram_component.data_b[73]
data_b[74] => altsyncram:altsyncram_component.data_b[74]
data_b[75] => altsyncram:altsyncram_component.data_b[75]
data_b[76] => altsyncram:altsyncram_component.data_b[76]
data_b[77] => altsyncram:altsyncram_component.data_b[77]
data_b[78] => altsyncram:altsyncram_component.data_b[78]
data_b[79] => altsyncram:altsyncram_component.data_b[79]
data_b[80] => altsyncram:altsyncram_component.data_b[80]
data_b[81] => altsyncram:altsyncram_component.data_b[81]
data_b[82] => altsyncram:altsyncram_component.data_b[82]
data_b[83] => altsyncram:altsyncram_component.data_b[83]
data_b[84] => altsyncram:altsyncram_component.data_b[84]
data_b[85] => altsyncram:altsyncram_component.data_b[85]
data_b[86] => altsyncram:altsyncram_component.data_b[86]
data_b[87] => altsyncram:altsyncram_component.data_b[87]
data_b[88] => altsyncram:altsyncram_component.data_b[88]
data_b[89] => altsyncram:altsyncram_component.data_b[89]
data_b[90] => altsyncram:altsyncram_component.data_b[90]
data_b[91] => altsyncram:altsyncram_component.data_b[91]
data_b[92] => altsyncram:altsyncram_component.data_b[92]
data_b[93] => altsyncram:altsyncram_component.data_b[93]
data_b[94] => altsyncram:altsyncram_component.data_b[94]
data_b[95] => altsyncram:altsyncram_component.data_b[95]
data_b[96] => altsyncram:altsyncram_component.data_b[96]
data_b[97] => altsyncram:altsyncram_component.data_b[97]
data_b[98] => altsyncram:altsyncram_component.data_b[98]
data_b[99] => altsyncram:altsyncram_component.data_b[99]
data_b[100] => altsyncram:altsyncram_component.data_b[100]
data_b[101] => altsyncram:altsyncram_component.data_b[101]
data_b[102] => altsyncram:altsyncram_component.data_b[102]
data_b[103] => altsyncram:altsyncram_component.data_b[103]
data_b[104] => altsyncram:altsyncram_component.data_b[104]
data_b[105] => altsyncram:altsyncram_component.data_b[105]
data_b[106] => altsyncram:altsyncram_component.data_b[106]
data_b[107] => altsyncram:altsyncram_component.data_b[107]
data_b[108] => altsyncram:altsyncram_component.data_b[108]
data_b[109] => altsyncram:altsyncram_component.data_b[109]
data_b[110] => altsyncram:altsyncram_component.data_b[110]
data_b[111] => altsyncram:altsyncram_component.data_b[111]
data_b[112] => altsyncram:altsyncram_component.data_b[112]
data_b[113] => altsyncram:altsyncram_component.data_b[113]
data_b[114] => altsyncram:altsyncram_component.data_b[114]
data_b[115] => altsyncram:altsyncram_component.data_b[115]
data_b[116] => altsyncram:altsyncram_component.data_b[116]
data_b[117] => altsyncram:altsyncram_component.data_b[117]
data_b[118] => altsyncram:altsyncram_component.data_b[118]
data_b[119] => altsyncram:altsyncram_component.data_b[119]
data_b[120] => altsyncram:altsyncram_component.data_b[120]
data_b[121] => altsyncram:altsyncram_component.data_b[121]
data_b[122] => altsyncram:altsyncram_component.data_b[122]
data_b[123] => altsyncram:altsyncram_component.data_b[123]
data_b[124] => altsyncram:altsyncram_component.data_b[124]
data_b[125] => altsyncram:altsyncram_component.data_b[125]
data_b[126] => altsyncram:altsyncram_component.data_b[126]
data_b[127] => altsyncram:altsyncram_component.data_b[127]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_a[32] <= altsyncram:altsyncram_component.q_a[32]
q_a[33] <= altsyncram:altsyncram_component.q_a[33]
q_a[34] <= altsyncram:altsyncram_component.q_a[34]
q_a[35] <= altsyncram:altsyncram_component.q_a[35]
q_a[36] <= altsyncram:altsyncram_component.q_a[36]
q_a[37] <= altsyncram:altsyncram_component.q_a[37]
q_a[38] <= altsyncram:altsyncram_component.q_a[38]
q_a[39] <= altsyncram:altsyncram_component.q_a[39]
q_a[40] <= altsyncram:altsyncram_component.q_a[40]
q_a[41] <= altsyncram:altsyncram_component.q_a[41]
q_a[42] <= altsyncram:altsyncram_component.q_a[42]
q_a[43] <= altsyncram:altsyncram_component.q_a[43]
q_a[44] <= altsyncram:altsyncram_component.q_a[44]
q_a[45] <= altsyncram:altsyncram_component.q_a[45]
q_a[46] <= altsyncram:altsyncram_component.q_a[46]
q_a[47] <= altsyncram:altsyncram_component.q_a[47]
q_a[48] <= altsyncram:altsyncram_component.q_a[48]
q_a[49] <= altsyncram:altsyncram_component.q_a[49]
q_a[50] <= altsyncram:altsyncram_component.q_a[50]
q_a[51] <= altsyncram:altsyncram_component.q_a[51]
q_a[52] <= altsyncram:altsyncram_component.q_a[52]
q_a[53] <= altsyncram:altsyncram_component.q_a[53]
q_a[54] <= altsyncram:altsyncram_component.q_a[54]
q_a[55] <= altsyncram:altsyncram_component.q_a[55]
q_a[56] <= altsyncram:altsyncram_component.q_a[56]
q_a[57] <= altsyncram:altsyncram_component.q_a[57]
q_a[58] <= altsyncram:altsyncram_component.q_a[58]
q_a[59] <= altsyncram:altsyncram_component.q_a[59]
q_a[60] <= altsyncram:altsyncram_component.q_a[60]
q_a[61] <= altsyncram:altsyncram_component.q_a[61]
q_a[62] <= altsyncram:altsyncram_component.q_a[62]
q_a[63] <= altsyncram:altsyncram_component.q_a[63]
q_a[64] <= altsyncram:altsyncram_component.q_a[64]
q_a[65] <= altsyncram:altsyncram_component.q_a[65]
q_a[66] <= altsyncram:altsyncram_component.q_a[66]
q_a[67] <= altsyncram:altsyncram_component.q_a[67]
q_a[68] <= altsyncram:altsyncram_component.q_a[68]
q_a[69] <= altsyncram:altsyncram_component.q_a[69]
q_a[70] <= altsyncram:altsyncram_component.q_a[70]
q_a[71] <= altsyncram:altsyncram_component.q_a[71]
q_a[72] <= altsyncram:altsyncram_component.q_a[72]
q_a[73] <= altsyncram:altsyncram_component.q_a[73]
q_a[74] <= altsyncram:altsyncram_component.q_a[74]
q_a[75] <= altsyncram:altsyncram_component.q_a[75]
q_a[76] <= altsyncram:altsyncram_component.q_a[76]
q_a[77] <= altsyncram:altsyncram_component.q_a[77]
q_a[78] <= altsyncram:altsyncram_component.q_a[78]
q_a[79] <= altsyncram:altsyncram_component.q_a[79]
q_a[80] <= altsyncram:altsyncram_component.q_a[80]
q_a[81] <= altsyncram:altsyncram_component.q_a[81]
q_a[82] <= altsyncram:altsyncram_component.q_a[82]
q_a[83] <= altsyncram:altsyncram_component.q_a[83]
q_a[84] <= altsyncram:altsyncram_component.q_a[84]
q_a[85] <= altsyncram:altsyncram_component.q_a[85]
q_a[86] <= altsyncram:altsyncram_component.q_a[86]
q_a[87] <= altsyncram:altsyncram_component.q_a[87]
q_a[88] <= altsyncram:altsyncram_component.q_a[88]
q_a[89] <= altsyncram:altsyncram_component.q_a[89]
q_a[90] <= altsyncram:altsyncram_component.q_a[90]
q_a[91] <= altsyncram:altsyncram_component.q_a[91]
q_a[92] <= altsyncram:altsyncram_component.q_a[92]
q_a[93] <= altsyncram:altsyncram_component.q_a[93]
q_a[94] <= altsyncram:altsyncram_component.q_a[94]
q_a[95] <= altsyncram:altsyncram_component.q_a[95]
q_a[96] <= altsyncram:altsyncram_component.q_a[96]
q_a[97] <= altsyncram:altsyncram_component.q_a[97]
q_a[98] <= altsyncram:altsyncram_component.q_a[98]
q_a[99] <= altsyncram:altsyncram_component.q_a[99]
q_a[100] <= altsyncram:altsyncram_component.q_a[100]
q_a[101] <= altsyncram:altsyncram_component.q_a[101]
q_a[102] <= altsyncram:altsyncram_component.q_a[102]
q_a[103] <= altsyncram:altsyncram_component.q_a[103]
q_a[104] <= altsyncram:altsyncram_component.q_a[104]
q_a[105] <= altsyncram:altsyncram_component.q_a[105]
q_a[106] <= altsyncram:altsyncram_component.q_a[106]
q_a[107] <= altsyncram:altsyncram_component.q_a[107]
q_a[108] <= altsyncram:altsyncram_component.q_a[108]
q_a[109] <= altsyncram:altsyncram_component.q_a[109]
q_a[110] <= altsyncram:altsyncram_component.q_a[110]
q_a[111] <= altsyncram:altsyncram_component.q_a[111]
q_a[112] <= altsyncram:altsyncram_component.q_a[112]
q_a[113] <= altsyncram:altsyncram_component.q_a[113]
q_a[114] <= altsyncram:altsyncram_component.q_a[114]
q_a[115] <= altsyncram:altsyncram_component.q_a[115]
q_a[116] <= altsyncram:altsyncram_component.q_a[116]
q_a[117] <= altsyncram:altsyncram_component.q_a[117]
q_a[118] <= altsyncram:altsyncram_component.q_a[118]
q_a[119] <= altsyncram:altsyncram_component.q_a[119]
q_a[120] <= altsyncram:altsyncram_component.q_a[120]
q_a[121] <= altsyncram:altsyncram_component.q_a[121]
q_a[122] <= altsyncram:altsyncram_component.q_a[122]
q_a[123] <= altsyncram:altsyncram_component.q_a[123]
q_a[124] <= altsyncram:altsyncram_component.q_a[124]
q_a[125] <= altsyncram:altsyncram_component.q_a[125]
q_a[126] <= altsyncram:altsyncram_component.q_a[126]
q_a[127] <= altsyncram:altsyncram_component.q_a[127]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]
q_b[32] <= altsyncram:altsyncram_component.q_b[32]
q_b[33] <= altsyncram:altsyncram_component.q_b[33]
q_b[34] <= altsyncram:altsyncram_component.q_b[34]
q_b[35] <= altsyncram:altsyncram_component.q_b[35]
q_b[36] <= altsyncram:altsyncram_component.q_b[36]
q_b[37] <= altsyncram:altsyncram_component.q_b[37]
q_b[38] <= altsyncram:altsyncram_component.q_b[38]
q_b[39] <= altsyncram:altsyncram_component.q_b[39]
q_b[40] <= altsyncram:altsyncram_component.q_b[40]
q_b[41] <= altsyncram:altsyncram_component.q_b[41]
q_b[42] <= altsyncram:altsyncram_component.q_b[42]
q_b[43] <= altsyncram:altsyncram_component.q_b[43]
q_b[44] <= altsyncram:altsyncram_component.q_b[44]
q_b[45] <= altsyncram:altsyncram_component.q_b[45]
q_b[46] <= altsyncram:altsyncram_component.q_b[46]
q_b[47] <= altsyncram:altsyncram_component.q_b[47]
q_b[48] <= altsyncram:altsyncram_component.q_b[48]
q_b[49] <= altsyncram:altsyncram_component.q_b[49]
q_b[50] <= altsyncram:altsyncram_component.q_b[50]
q_b[51] <= altsyncram:altsyncram_component.q_b[51]
q_b[52] <= altsyncram:altsyncram_component.q_b[52]
q_b[53] <= altsyncram:altsyncram_component.q_b[53]
q_b[54] <= altsyncram:altsyncram_component.q_b[54]
q_b[55] <= altsyncram:altsyncram_component.q_b[55]
q_b[56] <= altsyncram:altsyncram_component.q_b[56]
q_b[57] <= altsyncram:altsyncram_component.q_b[57]
q_b[58] <= altsyncram:altsyncram_component.q_b[58]
q_b[59] <= altsyncram:altsyncram_component.q_b[59]
q_b[60] <= altsyncram:altsyncram_component.q_b[60]
q_b[61] <= altsyncram:altsyncram_component.q_b[61]
q_b[62] <= altsyncram:altsyncram_component.q_b[62]
q_b[63] <= altsyncram:altsyncram_component.q_b[63]
q_b[64] <= altsyncram:altsyncram_component.q_b[64]
q_b[65] <= altsyncram:altsyncram_component.q_b[65]
q_b[66] <= altsyncram:altsyncram_component.q_b[66]
q_b[67] <= altsyncram:altsyncram_component.q_b[67]
q_b[68] <= altsyncram:altsyncram_component.q_b[68]
q_b[69] <= altsyncram:altsyncram_component.q_b[69]
q_b[70] <= altsyncram:altsyncram_component.q_b[70]
q_b[71] <= altsyncram:altsyncram_component.q_b[71]
q_b[72] <= altsyncram:altsyncram_component.q_b[72]
q_b[73] <= altsyncram:altsyncram_component.q_b[73]
q_b[74] <= altsyncram:altsyncram_component.q_b[74]
q_b[75] <= altsyncram:altsyncram_component.q_b[75]
q_b[76] <= altsyncram:altsyncram_component.q_b[76]
q_b[77] <= altsyncram:altsyncram_component.q_b[77]
q_b[78] <= altsyncram:altsyncram_component.q_b[78]
q_b[79] <= altsyncram:altsyncram_component.q_b[79]
q_b[80] <= altsyncram:altsyncram_component.q_b[80]
q_b[81] <= altsyncram:altsyncram_component.q_b[81]
q_b[82] <= altsyncram:altsyncram_component.q_b[82]
q_b[83] <= altsyncram:altsyncram_component.q_b[83]
q_b[84] <= altsyncram:altsyncram_component.q_b[84]
q_b[85] <= altsyncram:altsyncram_component.q_b[85]
q_b[86] <= altsyncram:altsyncram_component.q_b[86]
q_b[87] <= altsyncram:altsyncram_component.q_b[87]
q_b[88] <= altsyncram:altsyncram_component.q_b[88]
q_b[89] <= altsyncram:altsyncram_component.q_b[89]
q_b[90] <= altsyncram:altsyncram_component.q_b[90]
q_b[91] <= altsyncram:altsyncram_component.q_b[91]
q_b[92] <= altsyncram:altsyncram_component.q_b[92]
q_b[93] <= altsyncram:altsyncram_component.q_b[93]
q_b[94] <= altsyncram:altsyncram_component.q_b[94]
q_b[95] <= altsyncram:altsyncram_component.q_b[95]
q_b[96] <= altsyncram:altsyncram_component.q_b[96]
q_b[97] <= altsyncram:altsyncram_component.q_b[97]
q_b[98] <= altsyncram:altsyncram_component.q_b[98]
q_b[99] <= altsyncram:altsyncram_component.q_b[99]
q_b[100] <= altsyncram:altsyncram_component.q_b[100]
q_b[101] <= altsyncram:altsyncram_component.q_b[101]
q_b[102] <= altsyncram:altsyncram_component.q_b[102]
q_b[103] <= altsyncram:altsyncram_component.q_b[103]
q_b[104] <= altsyncram:altsyncram_component.q_b[104]
q_b[105] <= altsyncram:altsyncram_component.q_b[105]
q_b[106] <= altsyncram:altsyncram_component.q_b[106]
q_b[107] <= altsyncram:altsyncram_component.q_b[107]
q_b[108] <= altsyncram:altsyncram_component.q_b[108]
q_b[109] <= altsyncram:altsyncram_component.q_b[109]
q_b[110] <= altsyncram:altsyncram_component.q_b[110]
q_b[111] <= altsyncram:altsyncram_component.q_b[111]
q_b[112] <= altsyncram:altsyncram_component.q_b[112]
q_b[113] <= altsyncram:altsyncram_component.q_b[113]
q_b[114] <= altsyncram:altsyncram_component.q_b[114]
q_b[115] <= altsyncram:altsyncram_component.q_b[115]
q_b[116] <= altsyncram:altsyncram_component.q_b[116]
q_b[117] <= altsyncram:altsyncram_component.q_b[117]
q_b[118] <= altsyncram:altsyncram_component.q_b[118]
q_b[119] <= altsyncram:altsyncram_component.q_b[119]
q_b[120] <= altsyncram:altsyncram_component.q_b[120]
q_b[121] <= altsyncram:altsyncram_component.q_b[121]
q_b[122] <= altsyncram:altsyncram_component.q_b[122]
q_b[123] <= altsyncram:altsyncram_component.q_b[123]
q_b[124] <= altsyncram:altsyncram_component.q_b[124]
q_b[125] <= altsyncram:altsyncram_component.q_b[125]
q_b[126] <= altsyncram:altsyncram_component.q_b[126]
q_b[127] <= altsyncram:altsyncram_component.q_b[127]


|Uni_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_hf52:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_hf52:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hf52:auto_generated.data_a[0]
data_a[1] => altsyncram_hf52:auto_generated.data_a[1]
data_a[2] => altsyncram_hf52:auto_generated.data_a[2]
data_a[3] => altsyncram_hf52:auto_generated.data_a[3]
data_a[4] => altsyncram_hf52:auto_generated.data_a[4]
data_a[5] => altsyncram_hf52:auto_generated.data_a[5]
data_a[6] => altsyncram_hf52:auto_generated.data_a[6]
data_a[7] => altsyncram_hf52:auto_generated.data_a[7]
data_a[8] => altsyncram_hf52:auto_generated.data_a[8]
data_a[9] => altsyncram_hf52:auto_generated.data_a[9]
data_a[10] => altsyncram_hf52:auto_generated.data_a[10]
data_a[11] => altsyncram_hf52:auto_generated.data_a[11]
data_a[12] => altsyncram_hf52:auto_generated.data_a[12]
data_a[13] => altsyncram_hf52:auto_generated.data_a[13]
data_a[14] => altsyncram_hf52:auto_generated.data_a[14]
data_a[15] => altsyncram_hf52:auto_generated.data_a[15]
data_a[16] => altsyncram_hf52:auto_generated.data_a[16]
data_a[17] => altsyncram_hf52:auto_generated.data_a[17]
data_a[18] => altsyncram_hf52:auto_generated.data_a[18]
data_a[19] => altsyncram_hf52:auto_generated.data_a[19]
data_a[20] => altsyncram_hf52:auto_generated.data_a[20]
data_a[21] => altsyncram_hf52:auto_generated.data_a[21]
data_a[22] => altsyncram_hf52:auto_generated.data_a[22]
data_a[23] => altsyncram_hf52:auto_generated.data_a[23]
data_a[24] => altsyncram_hf52:auto_generated.data_a[24]
data_a[25] => altsyncram_hf52:auto_generated.data_a[25]
data_a[26] => altsyncram_hf52:auto_generated.data_a[26]
data_a[27] => altsyncram_hf52:auto_generated.data_a[27]
data_a[28] => altsyncram_hf52:auto_generated.data_a[28]
data_a[29] => altsyncram_hf52:auto_generated.data_a[29]
data_a[30] => altsyncram_hf52:auto_generated.data_a[30]
data_a[31] => altsyncram_hf52:auto_generated.data_a[31]
data_a[32] => altsyncram_hf52:auto_generated.data_a[32]
data_a[33] => altsyncram_hf52:auto_generated.data_a[33]
data_a[34] => altsyncram_hf52:auto_generated.data_a[34]
data_a[35] => altsyncram_hf52:auto_generated.data_a[35]
data_a[36] => altsyncram_hf52:auto_generated.data_a[36]
data_a[37] => altsyncram_hf52:auto_generated.data_a[37]
data_a[38] => altsyncram_hf52:auto_generated.data_a[38]
data_a[39] => altsyncram_hf52:auto_generated.data_a[39]
data_a[40] => altsyncram_hf52:auto_generated.data_a[40]
data_a[41] => altsyncram_hf52:auto_generated.data_a[41]
data_a[42] => altsyncram_hf52:auto_generated.data_a[42]
data_a[43] => altsyncram_hf52:auto_generated.data_a[43]
data_a[44] => altsyncram_hf52:auto_generated.data_a[44]
data_a[45] => altsyncram_hf52:auto_generated.data_a[45]
data_a[46] => altsyncram_hf52:auto_generated.data_a[46]
data_a[47] => altsyncram_hf52:auto_generated.data_a[47]
data_a[48] => altsyncram_hf52:auto_generated.data_a[48]
data_a[49] => altsyncram_hf52:auto_generated.data_a[49]
data_a[50] => altsyncram_hf52:auto_generated.data_a[50]
data_a[51] => altsyncram_hf52:auto_generated.data_a[51]
data_a[52] => altsyncram_hf52:auto_generated.data_a[52]
data_a[53] => altsyncram_hf52:auto_generated.data_a[53]
data_a[54] => altsyncram_hf52:auto_generated.data_a[54]
data_a[55] => altsyncram_hf52:auto_generated.data_a[55]
data_a[56] => altsyncram_hf52:auto_generated.data_a[56]
data_a[57] => altsyncram_hf52:auto_generated.data_a[57]
data_a[58] => altsyncram_hf52:auto_generated.data_a[58]
data_a[59] => altsyncram_hf52:auto_generated.data_a[59]
data_a[60] => altsyncram_hf52:auto_generated.data_a[60]
data_a[61] => altsyncram_hf52:auto_generated.data_a[61]
data_a[62] => altsyncram_hf52:auto_generated.data_a[62]
data_a[63] => altsyncram_hf52:auto_generated.data_a[63]
data_a[64] => altsyncram_hf52:auto_generated.data_a[64]
data_a[65] => altsyncram_hf52:auto_generated.data_a[65]
data_a[66] => altsyncram_hf52:auto_generated.data_a[66]
data_a[67] => altsyncram_hf52:auto_generated.data_a[67]
data_a[68] => altsyncram_hf52:auto_generated.data_a[68]
data_a[69] => altsyncram_hf52:auto_generated.data_a[69]
data_a[70] => altsyncram_hf52:auto_generated.data_a[70]
data_a[71] => altsyncram_hf52:auto_generated.data_a[71]
data_a[72] => altsyncram_hf52:auto_generated.data_a[72]
data_a[73] => altsyncram_hf52:auto_generated.data_a[73]
data_a[74] => altsyncram_hf52:auto_generated.data_a[74]
data_a[75] => altsyncram_hf52:auto_generated.data_a[75]
data_a[76] => altsyncram_hf52:auto_generated.data_a[76]
data_a[77] => altsyncram_hf52:auto_generated.data_a[77]
data_a[78] => altsyncram_hf52:auto_generated.data_a[78]
data_a[79] => altsyncram_hf52:auto_generated.data_a[79]
data_a[80] => altsyncram_hf52:auto_generated.data_a[80]
data_a[81] => altsyncram_hf52:auto_generated.data_a[81]
data_a[82] => altsyncram_hf52:auto_generated.data_a[82]
data_a[83] => altsyncram_hf52:auto_generated.data_a[83]
data_a[84] => altsyncram_hf52:auto_generated.data_a[84]
data_a[85] => altsyncram_hf52:auto_generated.data_a[85]
data_a[86] => altsyncram_hf52:auto_generated.data_a[86]
data_a[87] => altsyncram_hf52:auto_generated.data_a[87]
data_a[88] => altsyncram_hf52:auto_generated.data_a[88]
data_a[89] => altsyncram_hf52:auto_generated.data_a[89]
data_a[90] => altsyncram_hf52:auto_generated.data_a[90]
data_a[91] => altsyncram_hf52:auto_generated.data_a[91]
data_a[92] => altsyncram_hf52:auto_generated.data_a[92]
data_a[93] => altsyncram_hf52:auto_generated.data_a[93]
data_a[94] => altsyncram_hf52:auto_generated.data_a[94]
data_a[95] => altsyncram_hf52:auto_generated.data_a[95]
data_a[96] => altsyncram_hf52:auto_generated.data_a[96]
data_a[97] => altsyncram_hf52:auto_generated.data_a[97]
data_a[98] => altsyncram_hf52:auto_generated.data_a[98]
data_a[99] => altsyncram_hf52:auto_generated.data_a[99]
data_a[100] => altsyncram_hf52:auto_generated.data_a[100]
data_a[101] => altsyncram_hf52:auto_generated.data_a[101]
data_a[102] => altsyncram_hf52:auto_generated.data_a[102]
data_a[103] => altsyncram_hf52:auto_generated.data_a[103]
data_a[104] => altsyncram_hf52:auto_generated.data_a[104]
data_a[105] => altsyncram_hf52:auto_generated.data_a[105]
data_a[106] => altsyncram_hf52:auto_generated.data_a[106]
data_a[107] => altsyncram_hf52:auto_generated.data_a[107]
data_a[108] => altsyncram_hf52:auto_generated.data_a[108]
data_a[109] => altsyncram_hf52:auto_generated.data_a[109]
data_a[110] => altsyncram_hf52:auto_generated.data_a[110]
data_a[111] => altsyncram_hf52:auto_generated.data_a[111]
data_a[112] => altsyncram_hf52:auto_generated.data_a[112]
data_a[113] => altsyncram_hf52:auto_generated.data_a[113]
data_a[114] => altsyncram_hf52:auto_generated.data_a[114]
data_a[115] => altsyncram_hf52:auto_generated.data_a[115]
data_a[116] => altsyncram_hf52:auto_generated.data_a[116]
data_a[117] => altsyncram_hf52:auto_generated.data_a[117]
data_a[118] => altsyncram_hf52:auto_generated.data_a[118]
data_a[119] => altsyncram_hf52:auto_generated.data_a[119]
data_a[120] => altsyncram_hf52:auto_generated.data_a[120]
data_a[121] => altsyncram_hf52:auto_generated.data_a[121]
data_a[122] => altsyncram_hf52:auto_generated.data_a[122]
data_a[123] => altsyncram_hf52:auto_generated.data_a[123]
data_a[124] => altsyncram_hf52:auto_generated.data_a[124]
data_a[125] => altsyncram_hf52:auto_generated.data_a[125]
data_a[126] => altsyncram_hf52:auto_generated.data_a[126]
data_a[127] => altsyncram_hf52:auto_generated.data_a[127]
data_b[0] => altsyncram_hf52:auto_generated.data_b[0]
data_b[1] => altsyncram_hf52:auto_generated.data_b[1]
data_b[2] => altsyncram_hf52:auto_generated.data_b[2]
data_b[3] => altsyncram_hf52:auto_generated.data_b[3]
data_b[4] => altsyncram_hf52:auto_generated.data_b[4]
data_b[5] => altsyncram_hf52:auto_generated.data_b[5]
data_b[6] => altsyncram_hf52:auto_generated.data_b[6]
data_b[7] => altsyncram_hf52:auto_generated.data_b[7]
data_b[8] => altsyncram_hf52:auto_generated.data_b[8]
data_b[9] => altsyncram_hf52:auto_generated.data_b[9]
data_b[10] => altsyncram_hf52:auto_generated.data_b[10]
data_b[11] => altsyncram_hf52:auto_generated.data_b[11]
data_b[12] => altsyncram_hf52:auto_generated.data_b[12]
data_b[13] => altsyncram_hf52:auto_generated.data_b[13]
data_b[14] => altsyncram_hf52:auto_generated.data_b[14]
data_b[15] => altsyncram_hf52:auto_generated.data_b[15]
data_b[16] => altsyncram_hf52:auto_generated.data_b[16]
data_b[17] => altsyncram_hf52:auto_generated.data_b[17]
data_b[18] => altsyncram_hf52:auto_generated.data_b[18]
data_b[19] => altsyncram_hf52:auto_generated.data_b[19]
data_b[20] => altsyncram_hf52:auto_generated.data_b[20]
data_b[21] => altsyncram_hf52:auto_generated.data_b[21]
data_b[22] => altsyncram_hf52:auto_generated.data_b[22]
data_b[23] => altsyncram_hf52:auto_generated.data_b[23]
data_b[24] => altsyncram_hf52:auto_generated.data_b[24]
data_b[25] => altsyncram_hf52:auto_generated.data_b[25]
data_b[26] => altsyncram_hf52:auto_generated.data_b[26]
data_b[27] => altsyncram_hf52:auto_generated.data_b[27]
data_b[28] => altsyncram_hf52:auto_generated.data_b[28]
data_b[29] => altsyncram_hf52:auto_generated.data_b[29]
data_b[30] => altsyncram_hf52:auto_generated.data_b[30]
data_b[31] => altsyncram_hf52:auto_generated.data_b[31]
data_b[32] => altsyncram_hf52:auto_generated.data_b[32]
data_b[33] => altsyncram_hf52:auto_generated.data_b[33]
data_b[34] => altsyncram_hf52:auto_generated.data_b[34]
data_b[35] => altsyncram_hf52:auto_generated.data_b[35]
data_b[36] => altsyncram_hf52:auto_generated.data_b[36]
data_b[37] => altsyncram_hf52:auto_generated.data_b[37]
data_b[38] => altsyncram_hf52:auto_generated.data_b[38]
data_b[39] => altsyncram_hf52:auto_generated.data_b[39]
data_b[40] => altsyncram_hf52:auto_generated.data_b[40]
data_b[41] => altsyncram_hf52:auto_generated.data_b[41]
data_b[42] => altsyncram_hf52:auto_generated.data_b[42]
data_b[43] => altsyncram_hf52:auto_generated.data_b[43]
data_b[44] => altsyncram_hf52:auto_generated.data_b[44]
data_b[45] => altsyncram_hf52:auto_generated.data_b[45]
data_b[46] => altsyncram_hf52:auto_generated.data_b[46]
data_b[47] => altsyncram_hf52:auto_generated.data_b[47]
data_b[48] => altsyncram_hf52:auto_generated.data_b[48]
data_b[49] => altsyncram_hf52:auto_generated.data_b[49]
data_b[50] => altsyncram_hf52:auto_generated.data_b[50]
data_b[51] => altsyncram_hf52:auto_generated.data_b[51]
data_b[52] => altsyncram_hf52:auto_generated.data_b[52]
data_b[53] => altsyncram_hf52:auto_generated.data_b[53]
data_b[54] => altsyncram_hf52:auto_generated.data_b[54]
data_b[55] => altsyncram_hf52:auto_generated.data_b[55]
data_b[56] => altsyncram_hf52:auto_generated.data_b[56]
data_b[57] => altsyncram_hf52:auto_generated.data_b[57]
data_b[58] => altsyncram_hf52:auto_generated.data_b[58]
data_b[59] => altsyncram_hf52:auto_generated.data_b[59]
data_b[60] => altsyncram_hf52:auto_generated.data_b[60]
data_b[61] => altsyncram_hf52:auto_generated.data_b[61]
data_b[62] => altsyncram_hf52:auto_generated.data_b[62]
data_b[63] => altsyncram_hf52:auto_generated.data_b[63]
data_b[64] => altsyncram_hf52:auto_generated.data_b[64]
data_b[65] => altsyncram_hf52:auto_generated.data_b[65]
data_b[66] => altsyncram_hf52:auto_generated.data_b[66]
data_b[67] => altsyncram_hf52:auto_generated.data_b[67]
data_b[68] => altsyncram_hf52:auto_generated.data_b[68]
data_b[69] => altsyncram_hf52:auto_generated.data_b[69]
data_b[70] => altsyncram_hf52:auto_generated.data_b[70]
data_b[71] => altsyncram_hf52:auto_generated.data_b[71]
data_b[72] => altsyncram_hf52:auto_generated.data_b[72]
data_b[73] => altsyncram_hf52:auto_generated.data_b[73]
data_b[74] => altsyncram_hf52:auto_generated.data_b[74]
data_b[75] => altsyncram_hf52:auto_generated.data_b[75]
data_b[76] => altsyncram_hf52:auto_generated.data_b[76]
data_b[77] => altsyncram_hf52:auto_generated.data_b[77]
data_b[78] => altsyncram_hf52:auto_generated.data_b[78]
data_b[79] => altsyncram_hf52:auto_generated.data_b[79]
data_b[80] => altsyncram_hf52:auto_generated.data_b[80]
data_b[81] => altsyncram_hf52:auto_generated.data_b[81]
data_b[82] => altsyncram_hf52:auto_generated.data_b[82]
data_b[83] => altsyncram_hf52:auto_generated.data_b[83]
data_b[84] => altsyncram_hf52:auto_generated.data_b[84]
data_b[85] => altsyncram_hf52:auto_generated.data_b[85]
data_b[86] => altsyncram_hf52:auto_generated.data_b[86]
data_b[87] => altsyncram_hf52:auto_generated.data_b[87]
data_b[88] => altsyncram_hf52:auto_generated.data_b[88]
data_b[89] => altsyncram_hf52:auto_generated.data_b[89]
data_b[90] => altsyncram_hf52:auto_generated.data_b[90]
data_b[91] => altsyncram_hf52:auto_generated.data_b[91]
data_b[92] => altsyncram_hf52:auto_generated.data_b[92]
data_b[93] => altsyncram_hf52:auto_generated.data_b[93]
data_b[94] => altsyncram_hf52:auto_generated.data_b[94]
data_b[95] => altsyncram_hf52:auto_generated.data_b[95]
data_b[96] => altsyncram_hf52:auto_generated.data_b[96]
data_b[97] => altsyncram_hf52:auto_generated.data_b[97]
data_b[98] => altsyncram_hf52:auto_generated.data_b[98]
data_b[99] => altsyncram_hf52:auto_generated.data_b[99]
data_b[100] => altsyncram_hf52:auto_generated.data_b[100]
data_b[101] => altsyncram_hf52:auto_generated.data_b[101]
data_b[102] => altsyncram_hf52:auto_generated.data_b[102]
data_b[103] => altsyncram_hf52:auto_generated.data_b[103]
data_b[104] => altsyncram_hf52:auto_generated.data_b[104]
data_b[105] => altsyncram_hf52:auto_generated.data_b[105]
data_b[106] => altsyncram_hf52:auto_generated.data_b[106]
data_b[107] => altsyncram_hf52:auto_generated.data_b[107]
data_b[108] => altsyncram_hf52:auto_generated.data_b[108]
data_b[109] => altsyncram_hf52:auto_generated.data_b[109]
data_b[110] => altsyncram_hf52:auto_generated.data_b[110]
data_b[111] => altsyncram_hf52:auto_generated.data_b[111]
data_b[112] => altsyncram_hf52:auto_generated.data_b[112]
data_b[113] => altsyncram_hf52:auto_generated.data_b[113]
data_b[114] => altsyncram_hf52:auto_generated.data_b[114]
data_b[115] => altsyncram_hf52:auto_generated.data_b[115]
data_b[116] => altsyncram_hf52:auto_generated.data_b[116]
data_b[117] => altsyncram_hf52:auto_generated.data_b[117]
data_b[118] => altsyncram_hf52:auto_generated.data_b[118]
data_b[119] => altsyncram_hf52:auto_generated.data_b[119]
data_b[120] => altsyncram_hf52:auto_generated.data_b[120]
data_b[121] => altsyncram_hf52:auto_generated.data_b[121]
data_b[122] => altsyncram_hf52:auto_generated.data_b[122]
data_b[123] => altsyncram_hf52:auto_generated.data_b[123]
data_b[124] => altsyncram_hf52:auto_generated.data_b[124]
data_b[125] => altsyncram_hf52:auto_generated.data_b[125]
data_b[126] => altsyncram_hf52:auto_generated.data_b[126]
data_b[127] => altsyncram_hf52:auto_generated.data_b[127]
address_a[0] => altsyncram_hf52:auto_generated.address_a[0]
address_a[1] => altsyncram_hf52:auto_generated.address_a[1]
address_a[2] => altsyncram_hf52:auto_generated.address_a[2]
address_b[0] => altsyncram_hf52:auto_generated.address_b[0]
address_b[1] => altsyncram_hf52:auto_generated.address_b[1]
address_b[2] => altsyncram_hf52:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hf52:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hf52:auto_generated.q_a[0]
q_a[1] <= altsyncram_hf52:auto_generated.q_a[1]
q_a[2] <= altsyncram_hf52:auto_generated.q_a[2]
q_a[3] <= altsyncram_hf52:auto_generated.q_a[3]
q_a[4] <= altsyncram_hf52:auto_generated.q_a[4]
q_a[5] <= altsyncram_hf52:auto_generated.q_a[5]
q_a[6] <= altsyncram_hf52:auto_generated.q_a[6]
q_a[7] <= altsyncram_hf52:auto_generated.q_a[7]
q_a[8] <= altsyncram_hf52:auto_generated.q_a[8]
q_a[9] <= altsyncram_hf52:auto_generated.q_a[9]
q_a[10] <= altsyncram_hf52:auto_generated.q_a[10]
q_a[11] <= altsyncram_hf52:auto_generated.q_a[11]
q_a[12] <= altsyncram_hf52:auto_generated.q_a[12]
q_a[13] <= altsyncram_hf52:auto_generated.q_a[13]
q_a[14] <= altsyncram_hf52:auto_generated.q_a[14]
q_a[15] <= altsyncram_hf52:auto_generated.q_a[15]
q_a[16] <= altsyncram_hf52:auto_generated.q_a[16]
q_a[17] <= altsyncram_hf52:auto_generated.q_a[17]
q_a[18] <= altsyncram_hf52:auto_generated.q_a[18]
q_a[19] <= altsyncram_hf52:auto_generated.q_a[19]
q_a[20] <= altsyncram_hf52:auto_generated.q_a[20]
q_a[21] <= altsyncram_hf52:auto_generated.q_a[21]
q_a[22] <= altsyncram_hf52:auto_generated.q_a[22]
q_a[23] <= altsyncram_hf52:auto_generated.q_a[23]
q_a[24] <= altsyncram_hf52:auto_generated.q_a[24]
q_a[25] <= altsyncram_hf52:auto_generated.q_a[25]
q_a[26] <= altsyncram_hf52:auto_generated.q_a[26]
q_a[27] <= altsyncram_hf52:auto_generated.q_a[27]
q_a[28] <= altsyncram_hf52:auto_generated.q_a[28]
q_a[29] <= altsyncram_hf52:auto_generated.q_a[29]
q_a[30] <= altsyncram_hf52:auto_generated.q_a[30]
q_a[31] <= altsyncram_hf52:auto_generated.q_a[31]
q_a[32] <= altsyncram_hf52:auto_generated.q_a[32]
q_a[33] <= altsyncram_hf52:auto_generated.q_a[33]
q_a[34] <= altsyncram_hf52:auto_generated.q_a[34]
q_a[35] <= altsyncram_hf52:auto_generated.q_a[35]
q_a[36] <= altsyncram_hf52:auto_generated.q_a[36]
q_a[37] <= altsyncram_hf52:auto_generated.q_a[37]
q_a[38] <= altsyncram_hf52:auto_generated.q_a[38]
q_a[39] <= altsyncram_hf52:auto_generated.q_a[39]
q_a[40] <= altsyncram_hf52:auto_generated.q_a[40]
q_a[41] <= altsyncram_hf52:auto_generated.q_a[41]
q_a[42] <= altsyncram_hf52:auto_generated.q_a[42]
q_a[43] <= altsyncram_hf52:auto_generated.q_a[43]
q_a[44] <= altsyncram_hf52:auto_generated.q_a[44]
q_a[45] <= altsyncram_hf52:auto_generated.q_a[45]
q_a[46] <= altsyncram_hf52:auto_generated.q_a[46]
q_a[47] <= altsyncram_hf52:auto_generated.q_a[47]
q_a[48] <= altsyncram_hf52:auto_generated.q_a[48]
q_a[49] <= altsyncram_hf52:auto_generated.q_a[49]
q_a[50] <= altsyncram_hf52:auto_generated.q_a[50]
q_a[51] <= altsyncram_hf52:auto_generated.q_a[51]
q_a[52] <= altsyncram_hf52:auto_generated.q_a[52]
q_a[53] <= altsyncram_hf52:auto_generated.q_a[53]
q_a[54] <= altsyncram_hf52:auto_generated.q_a[54]
q_a[55] <= altsyncram_hf52:auto_generated.q_a[55]
q_a[56] <= altsyncram_hf52:auto_generated.q_a[56]
q_a[57] <= altsyncram_hf52:auto_generated.q_a[57]
q_a[58] <= altsyncram_hf52:auto_generated.q_a[58]
q_a[59] <= altsyncram_hf52:auto_generated.q_a[59]
q_a[60] <= altsyncram_hf52:auto_generated.q_a[60]
q_a[61] <= altsyncram_hf52:auto_generated.q_a[61]
q_a[62] <= altsyncram_hf52:auto_generated.q_a[62]
q_a[63] <= altsyncram_hf52:auto_generated.q_a[63]
q_a[64] <= altsyncram_hf52:auto_generated.q_a[64]
q_a[65] <= altsyncram_hf52:auto_generated.q_a[65]
q_a[66] <= altsyncram_hf52:auto_generated.q_a[66]
q_a[67] <= altsyncram_hf52:auto_generated.q_a[67]
q_a[68] <= altsyncram_hf52:auto_generated.q_a[68]
q_a[69] <= altsyncram_hf52:auto_generated.q_a[69]
q_a[70] <= altsyncram_hf52:auto_generated.q_a[70]
q_a[71] <= altsyncram_hf52:auto_generated.q_a[71]
q_a[72] <= altsyncram_hf52:auto_generated.q_a[72]
q_a[73] <= altsyncram_hf52:auto_generated.q_a[73]
q_a[74] <= altsyncram_hf52:auto_generated.q_a[74]
q_a[75] <= altsyncram_hf52:auto_generated.q_a[75]
q_a[76] <= altsyncram_hf52:auto_generated.q_a[76]
q_a[77] <= altsyncram_hf52:auto_generated.q_a[77]
q_a[78] <= altsyncram_hf52:auto_generated.q_a[78]
q_a[79] <= altsyncram_hf52:auto_generated.q_a[79]
q_a[80] <= altsyncram_hf52:auto_generated.q_a[80]
q_a[81] <= altsyncram_hf52:auto_generated.q_a[81]
q_a[82] <= altsyncram_hf52:auto_generated.q_a[82]
q_a[83] <= altsyncram_hf52:auto_generated.q_a[83]
q_a[84] <= altsyncram_hf52:auto_generated.q_a[84]
q_a[85] <= altsyncram_hf52:auto_generated.q_a[85]
q_a[86] <= altsyncram_hf52:auto_generated.q_a[86]
q_a[87] <= altsyncram_hf52:auto_generated.q_a[87]
q_a[88] <= altsyncram_hf52:auto_generated.q_a[88]
q_a[89] <= altsyncram_hf52:auto_generated.q_a[89]
q_a[90] <= altsyncram_hf52:auto_generated.q_a[90]
q_a[91] <= altsyncram_hf52:auto_generated.q_a[91]
q_a[92] <= altsyncram_hf52:auto_generated.q_a[92]
q_a[93] <= altsyncram_hf52:auto_generated.q_a[93]
q_a[94] <= altsyncram_hf52:auto_generated.q_a[94]
q_a[95] <= altsyncram_hf52:auto_generated.q_a[95]
q_a[96] <= altsyncram_hf52:auto_generated.q_a[96]
q_a[97] <= altsyncram_hf52:auto_generated.q_a[97]
q_a[98] <= altsyncram_hf52:auto_generated.q_a[98]
q_a[99] <= altsyncram_hf52:auto_generated.q_a[99]
q_a[100] <= altsyncram_hf52:auto_generated.q_a[100]
q_a[101] <= altsyncram_hf52:auto_generated.q_a[101]
q_a[102] <= altsyncram_hf52:auto_generated.q_a[102]
q_a[103] <= altsyncram_hf52:auto_generated.q_a[103]
q_a[104] <= altsyncram_hf52:auto_generated.q_a[104]
q_a[105] <= altsyncram_hf52:auto_generated.q_a[105]
q_a[106] <= altsyncram_hf52:auto_generated.q_a[106]
q_a[107] <= altsyncram_hf52:auto_generated.q_a[107]
q_a[108] <= altsyncram_hf52:auto_generated.q_a[108]
q_a[109] <= altsyncram_hf52:auto_generated.q_a[109]
q_a[110] <= altsyncram_hf52:auto_generated.q_a[110]
q_a[111] <= altsyncram_hf52:auto_generated.q_a[111]
q_a[112] <= altsyncram_hf52:auto_generated.q_a[112]
q_a[113] <= altsyncram_hf52:auto_generated.q_a[113]
q_a[114] <= altsyncram_hf52:auto_generated.q_a[114]
q_a[115] <= altsyncram_hf52:auto_generated.q_a[115]
q_a[116] <= altsyncram_hf52:auto_generated.q_a[116]
q_a[117] <= altsyncram_hf52:auto_generated.q_a[117]
q_a[118] <= altsyncram_hf52:auto_generated.q_a[118]
q_a[119] <= altsyncram_hf52:auto_generated.q_a[119]
q_a[120] <= altsyncram_hf52:auto_generated.q_a[120]
q_a[121] <= altsyncram_hf52:auto_generated.q_a[121]
q_a[122] <= altsyncram_hf52:auto_generated.q_a[122]
q_a[123] <= altsyncram_hf52:auto_generated.q_a[123]
q_a[124] <= altsyncram_hf52:auto_generated.q_a[124]
q_a[125] <= altsyncram_hf52:auto_generated.q_a[125]
q_a[126] <= altsyncram_hf52:auto_generated.q_a[126]
q_a[127] <= altsyncram_hf52:auto_generated.q_a[127]
q_b[0] <= altsyncram_hf52:auto_generated.q_b[0]
q_b[1] <= altsyncram_hf52:auto_generated.q_b[1]
q_b[2] <= altsyncram_hf52:auto_generated.q_b[2]
q_b[3] <= altsyncram_hf52:auto_generated.q_b[3]
q_b[4] <= altsyncram_hf52:auto_generated.q_b[4]
q_b[5] <= altsyncram_hf52:auto_generated.q_b[5]
q_b[6] <= altsyncram_hf52:auto_generated.q_b[6]
q_b[7] <= altsyncram_hf52:auto_generated.q_b[7]
q_b[8] <= altsyncram_hf52:auto_generated.q_b[8]
q_b[9] <= altsyncram_hf52:auto_generated.q_b[9]
q_b[10] <= altsyncram_hf52:auto_generated.q_b[10]
q_b[11] <= altsyncram_hf52:auto_generated.q_b[11]
q_b[12] <= altsyncram_hf52:auto_generated.q_b[12]
q_b[13] <= altsyncram_hf52:auto_generated.q_b[13]
q_b[14] <= altsyncram_hf52:auto_generated.q_b[14]
q_b[15] <= altsyncram_hf52:auto_generated.q_b[15]
q_b[16] <= altsyncram_hf52:auto_generated.q_b[16]
q_b[17] <= altsyncram_hf52:auto_generated.q_b[17]
q_b[18] <= altsyncram_hf52:auto_generated.q_b[18]
q_b[19] <= altsyncram_hf52:auto_generated.q_b[19]
q_b[20] <= altsyncram_hf52:auto_generated.q_b[20]
q_b[21] <= altsyncram_hf52:auto_generated.q_b[21]
q_b[22] <= altsyncram_hf52:auto_generated.q_b[22]
q_b[23] <= altsyncram_hf52:auto_generated.q_b[23]
q_b[24] <= altsyncram_hf52:auto_generated.q_b[24]
q_b[25] <= altsyncram_hf52:auto_generated.q_b[25]
q_b[26] <= altsyncram_hf52:auto_generated.q_b[26]
q_b[27] <= altsyncram_hf52:auto_generated.q_b[27]
q_b[28] <= altsyncram_hf52:auto_generated.q_b[28]
q_b[29] <= altsyncram_hf52:auto_generated.q_b[29]
q_b[30] <= altsyncram_hf52:auto_generated.q_b[30]
q_b[31] <= altsyncram_hf52:auto_generated.q_b[31]
q_b[32] <= altsyncram_hf52:auto_generated.q_b[32]
q_b[33] <= altsyncram_hf52:auto_generated.q_b[33]
q_b[34] <= altsyncram_hf52:auto_generated.q_b[34]
q_b[35] <= altsyncram_hf52:auto_generated.q_b[35]
q_b[36] <= altsyncram_hf52:auto_generated.q_b[36]
q_b[37] <= altsyncram_hf52:auto_generated.q_b[37]
q_b[38] <= altsyncram_hf52:auto_generated.q_b[38]
q_b[39] <= altsyncram_hf52:auto_generated.q_b[39]
q_b[40] <= altsyncram_hf52:auto_generated.q_b[40]
q_b[41] <= altsyncram_hf52:auto_generated.q_b[41]
q_b[42] <= altsyncram_hf52:auto_generated.q_b[42]
q_b[43] <= altsyncram_hf52:auto_generated.q_b[43]
q_b[44] <= altsyncram_hf52:auto_generated.q_b[44]
q_b[45] <= altsyncram_hf52:auto_generated.q_b[45]
q_b[46] <= altsyncram_hf52:auto_generated.q_b[46]
q_b[47] <= altsyncram_hf52:auto_generated.q_b[47]
q_b[48] <= altsyncram_hf52:auto_generated.q_b[48]
q_b[49] <= altsyncram_hf52:auto_generated.q_b[49]
q_b[50] <= altsyncram_hf52:auto_generated.q_b[50]
q_b[51] <= altsyncram_hf52:auto_generated.q_b[51]
q_b[52] <= altsyncram_hf52:auto_generated.q_b[52]
q_b[53] <= altsyncram_hf52:auto_generated.q_b[53]
q_b[54] <= altsyncram_hf52:auto_generated.q_b[54]
q_b[55] <= altsyncram_hf52:auto_generated.q_b[55]
q_b[56] <= altsyncram_hf52:auto_generated.q_b[56]
q_b[57] <= altsyncram_hf52:auto_generated.q_b[57]
q_b[58] <= altsyncram_hf52:auto_generated.q_b[58]
q_b[59] <= altsyncram_hf52:auto_generated.q_b[59]
q_b[60] <= altsyncram_hf52:auto_generated.q_b[60]
q_b[61] <= altsyncram_hf52:auto_generated.q_b[61]
q_b[62] <= altsyncram_hf52:auto_generated.q_b[62]
q_b[63] <= altsyncram_hf52:auto_generated.q_b[63]
q_b[64] <= altsyncram_hf52:auto_generated.q_b[64]
q_b[65] <= altsyncram_hf52:auto_generated.q_b[65]
q_b[66] <= altsyncram_hf52:auto_generated.q_b[66]
q_b[67] <= altsyncram_hf52:auto_generated.q_b[67]
q_b[68] <= altsyncram_hf52:auto_generated.q_b[68]
q_b[69] <= altsyncram_hf52:auto_generated.q_b[69]
q_b[70] <= altsyncram_hf52:auto_generated.q_b[70]
q_b[71] <= altsyncram_hf52:auto_generated.q_b[71]
q_b[72] <= altsyncram_hf52:auto_generated.q_b[72]
q_b[73] <= altsyncram_hf52:auto_generated.q_b[73]
q_b[74] <= altsyncram_hf52:auto_generated.q_b[74]
q_b[75] <= altsyncram_hf52:auto_generated.q_b[75]
q_b[76] <= altsyncram_hf52:auto_generated.q_b[76]
q_b[77] <= altsyncram_hf52:auto_generated.q_b[77]
q_b[78] <= altsyncram_hf52:auto_generated.q_b[78]
q_b[79] <= altsyncram_hf52:auto_generated.q_b[79]
q_b[80] <= altsyncram_hf52:auto_generated.q_b[80]
q_b[81] <= altsyncram_hf52:auto_generated.q_b[81]
q_b[82] <= altsyncram_hf52:auto_generated.q_b[82]
q_b[83] <= altsyncram_hf52:auto_generated.q_b[83]
q_b[84] <= altsyncram_hf52:auto_generated.q_b[84]
q_b[85] <= altsyncram_hf52:auto_generated.q_b[85]
q_b[86] <= altsyncram_hf52:auto_generated.q_b[86]
q_b[87] <= altsyncram_hf52:auto_generated.q_b[87]
q_b[88] <= altsyncram_hf52:auto_generated.q_b[88]
q_b[89] <= altsyncram_hf52:auto_generated.q_b[89]
q_b[90] <= altsyncram_hf52:auto_generated.q_b[90]
q_b[91] <= altsyncram_hf52:auto_generated.q_b[91]
q_b[92] <= altsyncram_hf52:auto_generated.q_b[92]
q_b[93] <= altsyncram_hf52:auto_generated.q_b[93]
q_b[94] <= altsyncram_hf52:auto_generated.q_b[94]
q_b[95] <= altsyncram_hf52:auto_generated.q_b[95]
q_b[96] <= altsyncram_hf52:auto_generated.q_b[96]
q_b[97] <= altsyncram_hf52:auto_generated.q_b[97]
q_b[98] <= altsyncram_hf52:auto_generated.q_b[98]
q_b[99] <= altsyncram_hf52:auto_generated.q_b[99]
q_b[100] <= altsyncram_hf52:auto_generated.q_b[100]
q_b[101] <= altsyncram_hf52:auto_generated.q_b[101]
q_b[102] <= altsyncram_hf52:auto_generated.q_b[102]
q_b[103] <= altsyncram_hf52:auto_generated.q_b[103]
q_b[104] <= altsyncram_hf52:auto_generated.q_b[104]
q_b[105] <= altsyncram_hf52:auto_generated.q_b[105]
q_b[106] <= altsyncram_hf52:auto_generated.q_b[106]
q_b[107] <= altsyncram_hf52:auto_generated.q_b[107]
q_b[108] <= altsyncram_hf52:auto_generated.q_b[108]
q_b[109] <= altsyncram_hf52:auto_generated.q_b[109]
q_b[110] <= altsyncram_hf52:auto_generated.q_b[110]
q_b[111] <= altsyncram_hf52:auto_generated.q_b[111]
q_b[112] <= altsyncram_hf52:auto_generated.q_b[112]
q_b[113] <= altsyncram_hf52:auto_generated.q_b[113]
q_b[114] <= altsyncram_hf52:auto_generated.q_b[114]
q_b[115] <= altsyncram_hf52:auto_generated.q_b[115]
q_b[116] <= altsyncram_hf52:auto_generated.q_b[116]
q_b[117] <= altsyncram_hf52:auto_generated.q_b[117]
q_b[118] <= altsyncram_hf52:auto_generated.q_b[118]
q_b[119] <= altsyncram_hf52:auto_generated.q_b[119]
q_b[120] <= altsyncram_hf52:auto_generated.q_b[120]
q_b[121] <= altsyncram_hf52:auto_generated.q_b[121]
q_b[122] <= altsyncram_hf52:auto_generated.q_b[122]
q_b[123] <= altsyncram_hf52:auto_generated.q_b[123]
q_b[124] <= altsyncram_hf52:auto_generated.q_b[124]
q_b[125] <= altsyncram_hf52:auto_generated.q_b[125]
q_b[126] <= altsyncram_hf52:auto_generated.q_b[126]
q_b[127] <= altsyncram_hf52:auto_generated.q_b[127]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Uni_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
data_b[36] => ram_block1a36.PORTBDATAIN
data_b[37] => ram_block1a37.PORTBDATAIN
data_b[38] => ram_block1a38.PORTBDATAIN
data_b[39] => ram_block1a39.PORTBDATAIN
data_b[40] => ram_block1a40.PORTBDATAIN
data_b[41] => ram_block1a41.PORTBDATAIN
data_b[42] => ram_block1a42.PORTBDATAIN
data_b[43] => ram_block1a43.PORTBDATAIN
data_b[44] => ram_block1a44.PORTBDATAIN
data_b[45] => ram_block1a45.PORTBDATAIN
data_b[46] => ram_block1a46.PORTBDATAIN
data_b[47] => ram_block1a47.PORTBDATAIN
data_b[48] => ram_block1a48.PORTBDATAIN
data_b[49] => ram_block1a49.PORTBDATAIN
data_b[50] => ram_block1a50.PORTBDATAIN
data_b[51] => ram_block1a51.PORTBDATAIN
data_b[52] => ram_block1a52.PORTBDATAIN
data_b[53] => ram_block1a53.PORTBDATAIN
data_b[54] => ram_block1a54.PORTBDATAIN
data_b[55] => ram_block1a55.PORTBDATAIN
data_b[56] => ram_block1a56.PORTBDATAIN
data_b[57] => ram_block1a57.PORTBDATAIN
data_b[58] => ram_block1a58.PORTBDATAIN
data_b[59] => ram_block1a59.PORTBDATAIN
data_b[60] => ram_block1a60.PORTBDATAIN
data_b[61] => ram_block1a61.PORTBDATAIN
data_b[62] => ram_block1a62.PORTBDATAIN
data_b[63] => ram_block1a63.PORTBDATAIN
data_b[64] => ram_block1a64.PORTBDATAIN
data_b[65] => ram_block1a65.PORTBDATAIN
data_b[66] => ram_block1a66.PORTBDATAIN
data_b[67] => ram_block1a67.PORTBDATAIN
data_b[68] => ram_block1a68.PORTBDATAIN
data_b[69] => ram_block1a69.PORTBDATAIN
data_b[70] => ram_block1a70.PORTBDATAIN
data_b[71] => ram_block1a71.PORTBDATAIN
data_b[72] => ram_block1a72.PORTBDATAIN
data_b[73] => ram_block1a73.PORTBDATAIN
data_b[74] => ram_block1a74.PORTBDATAIN
data_b[75] => ram_block1a75.PORTBDATAIN
data_b[76] => ram_block1a76.PORTBDATAIN
data_b[77] => ram_block1a77.PORTBDATAIN
data_b[78] => ram_block1a78.PORTBDATAIN
data_b[79] => ram_block1a79.PORTBDATAIN
data_b[80] => ram_block1a80.PORTBDATAIN
data_b[81] => ram_block1a81.PORTBDATAIN
data_b[82] => ram_block1a82.PORTBDATAIN
data_b[83] => ram_block1a83.PORTBDATAIN
data_b[84] => ram_block1a84.PORTBDATAIN
data_b[85] => ram_block1a85.PORTBDATAIN
data_b[86] => ram_block1a86.PORTBDATAIN
data_b[87] => ram_block1a87.PORTBDATAIN
data_b[88] => ram_block1a88.PORTBDATAIN
data_b[89] => ram_block1a89.PORTBDATAIN
data_b[90] => ram_block1a90.PORTBDATAIN
data_b[91] => ram_block1a91.PORTBDATAIN
data_b[92] => ram_block1a92.PORTBDATAIN
data_b[93] => ram_block1a93.PORTBDATAIN
data_b[94] => ram_block1a94.PORTBDATAIN
data_b[95] => ram_block1a95.PORTBDATAIN
data_b[96] => ram_block1a96.PORTBDATAIN
data_b[97] => ram_block1a97.PORTBDATAIN
data_b[98] => ram_block1a98.PORTBDATAIN
data_b[99] => ram_block1a99.PORTBDATAIN
data_b[100] => ram_block1a100.PORTBDATAIN
data_b[101] => ram_block1a101.PORTBDATAIN
data_b[102] => ram_block1a102.PORTBDATAIN
data_b[103] => ram_block1a103.PORTBDATAIN
data_b[104] => ram_block1a104.PORTBDATAIN
data_b[105] => ram_block1a105.PORTBDATAIN
data_b[106] => ram_block1a106.PORTBDATAIN
data_b[107] => ram_block1a107.PORTBDATAIN
data_b[108] => ram_block1a108.PORTBDATAIN
data_b[109] => ram_block1a109.PORTBDATAIN
data_b[110] => ram_block1a110.PORTBDATAIN
data_b[111] => ram_block1a111.PORTBDATAIN
data_b[112] => ram_block1a112.PORTBDATAIN
data_b[113] => ram_block1a113.PORTBDATAIN
data_b[114] => ram_block1a114.PORTBDATAIN
data_b[115] => ram_block1a115.PORTBDATAIN
data_b[116] => ram_block1a116.PORTBDATAIN
data_b[117] => ram_block1a117.PORTBDATAIN
data_b[118] => ram_block1a118.PORTBDATAIN
data_b[119] => ram_block1a119.PORTBDATAIN
data_b[120] => ram_block1a120.PORTBDATAIN
data_b[121] => ram_block1a121.PORTBDATAIN
data_b[122] => ram_block1a122.PORTBDATAIN
data_b[123] => ram_block1a123.PORTBDATAIN
data_b[124] => ram_block1a124.PORTBDATAIN
data_b[125] => ram_block1a125.PORTBDATAIN
data_b[126] => ram_block1a126.PORTBDATAIN
data_b[127] => ram_block1a127.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
q_b[104] <= ram_block1a104.PORTBDATAOUT
q_b[105] <= ram_block1a105.PORTBDATAOUT
q_b[106] <= ram_block1a106.PORTBDATAOUT
q_b[107] <= ram_block1a107.PORTBDATAOUT
q_b[108] <= ram_block1a108.PORTBDATAOUT
q_b[109] <= ram_block1a109.PORTBDATAOUT
q_b[110] <= ram_block1a110.PORTBDATAOUT
q_b[111] <= ram_block1a111.PORTBDATAOUT
q_b[112] <= ram_block1a112.PORTBDATAOUT
q_b[113] <= ram_block1a113.PORTBDATAOUT
q_b[114] <= ram_block1a114.PORTBDATAOUT
q_b[115] <= ram_block1a115.PORTBDATAOUT
q_b[116] <= ram_block1a116.PORTBDATAOUT
q_b[117] <= ram_block1a117.PORTBDATAOUT
q_b[118] <= ram_block1a118.PORTBDATAOUT
q_b[119] <= ram_block1a119.PORTBDATAOUT
q_b[120] <= ram_block1a120.PORTBDATAOUT
q_b[121] <= ram_block1a121.PORTBDATAOUT
q_b[122] <= ram_block1a122.PORTBDATAOUT
q_b[123] <= ram_block1a123.PORTBDATAOUT
q_b[124] <= ram_block1a124.PORTBDATAOUT
q_b[125] <= ram_block1a125.PORTBDATAOUT
q_b[126] <= ram_block1a126.PORTBDATAOUT
q_b[127] <= ram_block1a127.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE
wren_b => ram_block1a36.PORTBRE
wren_b => ram_block1a37.PORTBRE
wren_b => ram_block1a38.PORTBRE
wren_b => ram_block1a39.PORTBRE
wren_b => ram_block1a40.PORTBRE
wren_b => ram_block1a41.PORTBRE
wren_b => ram_block1a42.PORTBRE
wren_b => ram_block1a43.PORTBRE
wren_b => ram_block1a44.PORTBRE
wren_b => ram_block1a45.PORTBRE
wren_b => ram_block1a46.PORTBRE
wren_b => ram_block1a47.PORTBRE
wren_b => ram_block1a48.PORTBRE
wren_b => ram_block1a49.PORTBRE
wren_b => ram_block1a50.PORTBRE
wren_b => ram_block1a51.PORTBRE
wren_b => ram_block1a52.PORTBRE
wren_b => ram_block1a53.PORTBRE
wren_b => ram_block1a54.PORTBRE
wren_b => ram_block1a55.PORTBRE
wren_b => ram_block1a56.PORTBRE
wren_b => ram_block1a57.PORTBRE
wren_b => ram_block1a58.PORTBRE
wren_b => ram_block1a59.PORTBRE
wren_b => ram_block1a60.PORTBRE
wren_b => ram_block1a61.PORTBRE
wren_b => ram_block1a62.PORTBRE
wren_b => ram_block1a63.PORTBRE
wren_b => ram_block1a64.PORTBRE
wren_b => ram_block1a65.PORTBRE
wren_b => ram_block1a66.PORTBRE
wren_b => ram_block1a67.PORTBRE
wren_b => ram_block1a68.PORTBRE
wren_b => ram_block1a69.PORTBRE
wren_b => ram_block1a70.PORTBRE
wren_b => ram_block1a71.PORTBRE
wren_b => ram_block1a72.PORTBRE
wren_b => ram_block1a73.PORTBRE
wren_b => ram_block1a74.PORTBRE
wren_b => ram_block1a75.PORTBRE
wren_b => ram_block1a76.PORTBRE
wren_b => ram_block1a77.PORTBRE
wren_b => ram_block1a78.PORTBRE
wren_b => ram_block1a79.PORTBRE
wren_b => ram_block1a80.PORTBRE
wren_b => ram_block1a81.PORTBRE
wren_b => ram_block1a82.PORTBRE
wren_b => ram_block1a83.PORTBRE
wren_b => ram_block1a84.PORTBRE
wren_b => ram_block1a85.PORTBRE
wren_b => ram_block1a86.PORTBRE
wren_b => ram_block1a87.PORTBRE
wren_b => ram_block1a88.PORTBRE
wren_b => ram_block1a89.PORTBRE
wren_b => ram_block1a90.PORTBRE
wren_b => ram_block1a91.PORTBRE
wren_b => ram_block1a92.PORTBRE
wren_b => ram_block1a93.PORTBRE
wren_b => ram_block1a94.PORTBRE
wren_b => ram_block1a95.PORTBRE
wren_b => ram_block1a96.PORTBRE
wren_b => ram_block1a97.PORTBRE
wren_b => ram_block1a98.PORTBRE
wren_b => ram_block1a99.PORTBRE
wren_b => ram_block1a100.PORTBRE
wren_b => ram_block1a101.PORTBRE
wren_b => ram_block1a102.PORTBRE
wren_b => ram_block1a103.PORTBRE
wren_b => ram_block1a104.PORTBRE
wren_b => ram_block1a105.PORTBRE
wren_b => ram_block1a106.PORTBRE
wren_b => ram_block1a107.PORTBRE
wren_b => ram_block1a108.PORTBRE
wren_b => ram_block1a109.PORTBRE
wren_b => ram_block1a110.PORTBRE
wren_b => ram_block1a111.PORTBRE
wren_b => ram_block1a112.PORTBRE
wren_b => ram_block1a113.PORTBRE
wren_b => ram_block1a114.PORTBRE
wren_b => ram_block1a115.PORTBRE
wren_b => ram_block1a116.PORTBRE
wren_b => ram_block1a117.PORTBRE
wren_b => ram_block1a118.PORTBRE
wren_b => ram_block1a119.PORTBRE
wren_b => ram_block1a120.PORTBRE
wren_b => ram_block1a121.PORTBRE
wren_b => ram_block1a122.PORTBRE
wren_b => ram_block1a123.PORTBRE
wren_b => ram_block1a124.PORTBRE
wren_b => ram_block1a125.PORTBRE
wren_b => ram_block1a126.PORTBRE
wren_b => ram_block1a127.PORTBRE


|Uni_Projektas|corr_func_rom_1:ram3
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_a[32] <= altsyncram:altsyncram_component.q_a[32]
q_a[33] <= altsyncram:altsyncram_component.q_a[33]
q_a[34] <= altsyncram:altsyncram_component.q_a[34]
q_a[35] <= altsyncram:altsyncram_component.q_a[35]
q_a[36] <= altsyncram:altsyncram_component.q_a[36]
q_a[37] <= altsyncram:altsyncram_component.q_a[37]
q_a[38] <= altsyncram:altsyncram_component.q_a[38]
q_a[39] <= altsyncram:altsyncram_component.q_a[39]
q_a[40] <= altsyncram:altsyncram_component.q_a[40]
q_a[41] <= altsyncram:altsyncram_component.q_a[41]
q_a[42] <= altsyncram:altsyncram_component.q_a[42]
q_a[43] <= altsyncram:altsyncram_component.q_a[43]
q_a[44] <= altsyncram:altsyncram_component.q_a[44]
q_a[45] <= altsyncram:altsyncram_component.q_a[45]
q_a[46] <= altsyncram:altsyncram_component.q_a[46]
q_a[47] <= altsyncram:altsyncram_component.q_a[47]
q_a[48] <= altsyncram:altsyncram_component.q_a[48]
q_a[49] <= altsyncram:altsyncram_component.q_a[49]
q_a[50] <= altsyncram:altsyncram_component.q_a[50]
q_a[51] <= altsyncram:altsyncram_component.q_a[51]
q_a[52] <= altsyncram:altsyncram_component.q_a[52]
q_a[53] <= altsyncram:altsyncram_component.q_a[53]
q_a[54] <= altsyncram:altsyncram_component.q_a[54]
q_a[55] <= altsyncram:altsyncram_component.q_a[55]
q_a[56] <= altsyncram:altsyncram_component.q_a[56]
q_a[57] <= altsyncram:altsyncram_component.q_a[57]
q_a[58] <= altsyncram:altsyncram_component.q_a[58]
q_a[59] <= altsyncram:altsyncram_component.q_a[59]
q_a[60] <= altsyncram:altsyncram_component.q_a[60]
q_a[61] <= altsyncram:altsyncram_component.q_a[61]
q_a[62] <= altsyncram:altsyncram_component.q_a[62]
q_a[63] <= altsyncram:altsyncram_component.q_a[63]
q_a[64] <= altsyncram:altsyncram_component.q_a[64]
q_a[65] <= altsyncram:altsyncram_component.q_a[65]
q_a[66] <= altsyncram:altsyncram_component.q_a[66]
q_a[67] <= altsyncram:altsyncram_component.q_a[67]
q_a[68] <= altsyncram:altsyncram_component.q_a[68]
q_a[69] <= altsyncram:altsyncram_component.q_a[69]
q_a[70] <= altsyncram:altsyncram_component.q_a[70]
q_a[71] <= altsyncram:altsyncram_component.q_a[71]
q_a[72] <= altsyncram:altsyncram_component.q_a[72]
q_a[73] <= altsyncram:altsyncram_component.q_a[73]
q_a[74] <= altsyncram:altsyncram_component.q_a[74]
q_a[75] <= altsyncram:altsyncram_component.q_a[75]
q_a[76] <= altsyncram:altsyncram_component.q_a[76]
q_a[77] <= altsyncram:altsyncram_component.q_a[77]
q_a[78] <= altsyncram:altsyncram_component.q_a[78]
q_a[79] <= altsyncram:altsyncram_component.q_a[79]
q_a[80] <= altsyncram:altsyncram_component.q_a[80]
q_a[81] <= altsyncram:altsyncram_component.q_a[81]
q_a[82] <= altsyncram:altsyncram_component.q_a[82]
q_a[83] <= altsyncram:altsyncram_component.q_a[83]
q_a[84] <= altsyncram:altsyncram_component.q_a[84]
q_a[85] <= altsyncram:altsyncram_component.q_a[85]
q_a[86] <= altsyncram:altsyncram_component.q_a[86]
q_a[87] <= altsyncram:altsyncram_component.q_a[87]
q_a[88] <= altsyncram:altsyncram_component.q_a[88]
q_a[89] <= altsyncram:altsyncram_component.q_a[89]
q_a[90] <= altsyncram:altsyncram_component.q_a[90]
q_a[91] <= altsyncram:altsyncram_component.q_a[91]
q_a[92] <= altsyncram:altsyncram_component.q_a[92]
q_a[93] <= altsyncram:altsyncram_component.q_a[93]
q_a[94] <= altsyncram:altsyncram_component.q_a[94]
q_a[95] <= altsyncram:altsyncram_component.q_a[95]
q_a[96] <= altsyncram:altsyncram_component.q_a[96]
q_a[97] <= altsyncram:altsyncram_component.q_a[97]
q_a[98] <= altsyncram:altsyncram_component.q_a[98]
q_a[99] <= altsyncram:altsyncram_component.q_a[99]
q_a[100] <= altsyncram:altsyncram_component.q_a[100]
q_a[101] <= altsyncram:altsyncram_component.q_a[101]
q_a[102] <= altsyncram:altsyncram_component.q_a[102]
q_a[103] <= altsyncram:altsyncram_component.q_a[103]
q_a[104] <= altsyncram:altsyncram_component.q_a[104]
q_a[105] <= altsyncram:altsyncram_component.q_a[105]
q_a[106] <= altsyncram:altsyncram_component.q_a[106]
q_a[107] <= altsyncram:altsyncram_component.q_a[107]
q_a[108] <= altsyncram:altsyncram_component.q_a[108]
q_a[109] <= altsyncram:altsyncram_component.q_a[109]
q_a[110] <= altsyncram:altsyncram_component.q_a[110]
q_a[111] <= altsyncram:altsyncram_component.q_a[111]
q_a[112] <= altsyncram:altsyncram_component.q_a[112]
q_a[113] <= altsyncram:altsyncram_component.q_a[113]
q_a[114] <= altsyncram:altsyncram_component.q_a[114]
q_a[115] <= altsyncram:altsyncram_component.q_a[115]
q_a[116] <= altsyncram:altsyncram_component.q_a[116]
q_a[117] <= altsyncram:altsyncram_component.q_a[117]
q_a[118] <= altsyncram:altsyncram_component.q_a[118]
q_a[119] <= altsyncram:altsyncram_component.q_a[119]
q_a[120] <= altsyncram:altsyncram_component.q_a[120]
q_a[121] <= altsyncram:altsyncram_component.q_a[121]
q_a[122] <= altsyncram:altsyncram_component.q_a[122]
q_a[123] <= altsyncram:altsyncram_component.q_a[123]
q_a[124] <= altsyncram:altsyncram_component.q_a[124]
q_a[125] <= altsyncram:altsyncram_component.q_a[125]
q_a[126] <= altsyncram:altsyncram_component.q_a[126]
q_a[127] <= altsyncram:altsyncram_component.q_a[127]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]
q_b[32] <= altsyncram:altsyncram_component.q_b[32]
q_b[33] <= altsyncram:altsyncram_component.q_b[33]
q_b[34] <= altsyncram:altsyncram_component.q_b[34]
q_b[35] <= altsyncram:altsyncram_component.q_b[35]
q_b[36] <= altsyncram:altsyncram_component.q_b[36]
q_b[37] <= altsyncram:altsyncram_component.q_b[37]
q_b[38] <= altsyncram:altsyncram_component.q_b[38]
q_b[39] <= altsyncram:altsyncram_component.q_b[39]
q_b[40] <= altsyncram:altsyncram_component.q_b[40]
q_b[41] <= altsyncram:altsyncram_component.q_b[41]
q_b[42] <= altsyncram:altsyncram_component.q_b[42]
q_b[43] <= altsyncram:altsyncram_component.q_b[43]
q_b[44] <= altsyncram:altsyncram_component.q_b[44]
q_b[45] <= altsyncram:altsyncram_component.q_b[45]
q_b[46] <= altsyncram:altsyncram_component.q_b[46]
q_b[47] <= altsyncram:altsyncram_component.q_b[47]
q_b[48] <= altsyncram:altsyncram_component.q_b[48]
q_b[49] <= altsyncram:altsyncram_component.q_b[49]
q_b[50] <= altsyncram:altsyncram_component.q_b[50]
q_b[51] <= altsyncram:altsyncram_component.q_b[51]
q_b[52] <= altsyncram:altsyncram_component.q_b[52]
q_b[53] <= altsyncram:altsyncram_component.q_b[53]
q_b[54] <= altsyncram:altsyncram_component.q_b[54]
q_b[55] <= altsyncram:altsyncram_component.q_b[55]
q_b[56] <= altsyncram:altsyncram_component.q_b[56]
q_b[57] <= altsyncram:altsyncram_component.q_b[57]
q_b[58] <= altsyncram:altsyncram_component.q_b[58]
q_b[59] <= altsyncram:altsyncram_component.q_b[59]
q_b[60] <= altsyncram:altsyncram_component.q_b[60]
q_b[61] <= altsyncram:altsyncram_component.q_b[61]
q_b[62] <= altsyncram:altsyncram_component.q_b[62]
q_b[63] <= altsyncram:altsyncram_component.q_b[63]
q_b[64] <= altsyncram:altsyncram_component.q_b[64]
q_b[65] <= altsyncram:altsyncram_component.q_b[65]
q_b[66] <= altsyncram:altsyncram_component.q_b[66]
q_b[67] <= altsyncram:altsyncram_component.q_b[67]
q_b[68] <= altsyncram:altsyncram_component.q_b[68]
q_b[69] <= altsyncram:altsyncram_component.q_b[69]
q_b[70] <= altsyncram:altsyncram_component.q_b[70]
q_b[71] <= altsyncram:altsyncram_component.q_b[71]
q_b[72] <= altsyncram:altsyncram_component.q_b[72]
q_b[73] <= altsyncram:altsyncram_component.q_b[73]
q_b[74] <= altsyncram:altsyncram_component.q_b[74]
q_b[75] <= altsyncram:altsyncram_component.q_b[75]
q_b[76] <= altsyncram:altsyncram_component.q_b[76]
q_b[77] <= altsyncram:altsyncram_component.q_b[77]
q_b[78] <= altsyncram:altsyncram_component.q_b[78]
q_b[79] <= altsyncram:altsyncram_component.q_b[79]
q_b[80] <= altsyncram:altsyncram_component.q_b[80]
q_b[81] <= altsyncram:altsyncram_component.q_b[81]
q_b[82] <= altsyncram:altsyncram_component.q_b[82]
q_b[83] <= altsyncram:altsyncram_component.q_b[83]
q_b[84] <= altsyncram:altsyncram_component.q_b[84]
q_b[85] <= altsyncram:altsyncram_component.q_b[85]
q_b[86] <= altsyncram:altsyncram_component.q_b[86]
q_b[87] <= altsyncram:altsyncram_component.q_b[87]
q_b[88] <= altsyncram:altsyncram_component.q_b[88]
q_b[89] <= altsyncram:altsyncram_component.q_b[89]
q_b[90] <= altsyncram:altsyncram_component.q_b[90]
q_b[91] <= altsyncram:altsyncram_component.q_b[91]
q_b[92] <= altsyncram:altsyncram_component.q_b[92]
q_b[93] <= altsyncram:altsyncram_component.q_b[93]
q_b[94] <= altsyncram:altsyncram_component.q_b[94]
q_b[95] <= altsyncram:altsyncram_component.q_b[95]
q_b[96] <= altsyncram:altsyncram_component.q_b[96]
q_b[97] <= altsyncram:altsyncram_component.q_b[97]
q_b[98] <= altsyncram:altsyncram_component.q_b[98]
q_b[99] <= altsyncram:altsyncram_component.q_b[99]
q_b[100] <= altsyncram:altsyncram_component.q_b[100]
q_b[101] <= altsyncram:altsyncram_component.q_b[101]
q_b[102] <= altsyncram:altsyncram_component.q_b[102]
q_b[103] <= altsyncram:altsyncram_component.q_b[103]
q_b[104] <= altsyncram:altsyncram_component.q_b[104]
q_b[105] <= altsyncram:altsyncram_component.q_b[105]
q_b[106] <= altsyncram:altsyncram_component.q_b[106]
q_b[107] <= altsyncram:altsyncram_component.q_b[107]
q_b[108] <= altsyncram:altsyncram_component.q_b[108]
q_b[109] <= altsyncram:altsyncram_component.q_b[109]
q_b[110] <= altsyncram:altsyncram_component.q_b[110]
q_b[111] <= altsyncram:altsyncram_component.q_b[111]
q_b[112] <= altsyncram:altsyncram_component.q_b[112]
q_b[113] <= altsyncram:altsyncram_component.q_b[113]
q_b[114] <= altsyncram:altsyncram_component.q_b[114]
q_b[115] <= altsyncram:altsyncram_component.q_b[115]
q_b[116] <= altsyncram:altsyncram_component.q_b[116]
q_b[117] <= altsyncram:altsyncram_component.q_b[117]
q_b[118] <= altsyncram:altsyncram_component.q_b[118]
q_b[119] <= altsyncram:altsyncram_component.q_b[119]
q_b[120] <= altsyncram:altsyncram_component.q_b[120]
q_b[121] <= altsyncram:altsyncram_component.q_b[121]
q_b[122] <= altsyncram:altsyncram_component.q_b[122]
q_b[123] <= altsyncram:altsyncram_component.q_b[123]
q_b[124] <= altsyncram:altsyncram_component.q_b[124]
q_b[125] <= altsyncram:altsyncram_component.q_b[125]
q_b[126] <= altsyncram:altsyncram_component.q_b[126]
q_b[127] <= altsyncram:altsyncram_component.q_b[127]


|Uni_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_he42:auto_generated.data_a[0]
data_a[1] => altsyncram_he42:auto_generated.data_a[1]
data_a[2] => altsyncram_he42:auto_generated.data_a[2]
data_a[3] => altsyncram_he42:auto_generated.data_a[3]
data_a[4] => altsyncram_he42:auto_generated.data_a[4]
data_a[5] => altsyncram_he42:auto_generated.data_a[5]
data_a[6] => altsyncram_he42:auto_generated.data_a[6]
data_a[7] => altsyncram_he42:auto_generated.data_a[7]
data_a[8] => altsyncram_he42:auto_generated.data_a[8]
data_a[9] => altsyncram_he42:auto_generated.data_a[9]
data_a[10] => altsyncram_he42:auto_generated.data_a[10]
data_a[11] => altsyncram_he42:auto_generated.data_a[11]
data_a[12] => altsyncram_he42:auto_generated.data_a[12]
data_a[13] => altsyncram_he42:auto_generated.data_a[13]
data_a[14] => altsyncram_he42:auto_generated.data_a[14]
data_a[15] => altsyncram_he42:auto_generated.data_a[15]
data_a[16] => altsyncram_he42:auto_generated.data_a[16]
data_a[17] => altsyncram_he42:auto_generated.data_a[17]
data_a[18] => altsyncram_he42:auto_generated.data_a[18]
data_a[19] => altsyncram_he42:auto_generated.data_a[19]
data_a[20] => altsyncram_he42:auto_generated.data_a[20]
data_a[21] => altsyncram_he42:auto_generated.data_a[21]
data_a[22] => altsyncram_he42:auto_generated.data_a[22]
data_a[23] => altsyncram_he42:auto_generated.data_a[23]
data_a[24] => altsyncram_he42:auto_generated.data_a[24]
data_a[25] => altsyncram_he42:auto_generated.data_a[25]
data_a[26] => altsyncram_he42:auto_generated.data_a[26]
data_a[27] => altsyncram_he42:auto_generated.data_a[27]
data_a[28] => altsyncram_he42:auto_generated.data_a[28]
data_a[29] => altsyncram_he42:auto_generated.data_a[29]
data_a[30] => altsyncram_he42:auto_generated.data_a[30]
data_a[31] => altsyncram_he42:auto_generated.data_a[31]
data_a[32] => altsyncram_he42:auto_generated.data_a[32]
data_a[33] => altsyncram_he42:auto_generated.data_a[33]
data_a[34] => altsyncram_he42:auto_generated.data_a[34]
data_a[35] => altsyncram_he42:auto_generated.data_a[35]
data_a[36] => altsyncram_he42:auto_generated.data_a[36]
data_a[37] => altsyncram_he42:auto_generated.data_a[37]
data_a[38] => altsyncram_he42:auto_generated.data_a[38]
data_a[39] => altsyncram_he42:auto_generated.data_a[39]
data_a[40] => altsyncram_he42:auto_generated.data_a[40]
data_a[41] => altsyncram_he42:auto_generated.data_a[41]
data_a[42] => altsyncram_he42:auto_generated.data_a[42]
data_a[43] => altsyncram_he42:auto_generated.data_a[43]
data_a[44] => altsyncram_he42:auto_generated.data_a[44]
data_a[45] => altsyncram_he42:auto_generated.data_a[45]
data_a[46] => altsyncram_he42:auto_generated.data_a[46]
data_a[47] => altsyncram_he42:auto_generated.data_a[47]
data_a[48] => altsyncram_he42:auto_generated.data_a[48]
data_a[49] => altsyncram_he42:auto_generated.data_a[49]
data_a[50] => altsyncram_he42:auto_generated.data_a[50]
data_a[51] => altsyncram_he42:auto_generated.data_a[51]
data_a[52] => altsyncram_he42:auto_generated.data_a[52]
data_a[53] => altsyncram_he42:auto_generated.data_a[53]
data_a[54] => altsyncram_he42:auto_generated.data_a[54]
data_a[55] => altsyncram_he42:auto_generated.data_a[55]
data_a[56] => altsyncram_he42:auto_generated.data_a[56]
data_a[57] => altsyncram_he42:auto_generated.data_a[57]
data_a[58] => altsyncram_he42:auto_generated.data_a[58]
data_a[59] => altsyncram_he42:auto_generated.data_a[59]
data_a[60] => altsyncram_he42:auto_generated.data_a[60]
data_a[61] => altsyncram_he42:auto_generated.data_a[61]
data_a[62] => altsyncram_he42:auto_generated.data_a[62]
data_a[63] => altsyncram_he42:auto_generated.data_a[63]
data_a[64] => altsyncram_he42:auto_generated.data_a[64]
data_a[65] => altsyncram_he42:auto_generated.data_a[65]
data_a[66] => altsyncram_he42:auto_generated.data_a[66]
data_a[67] => altsyncram_he42:auto_generated.data_a[67]
data_a[68] => altsyncram_he42:auto_generated.data_a[68]
data_a[69] => altsyncram_he42:auto_generated.data_a[69]
data_a[70] => altsyncram_he42:auto_generated.data_a[70]
data_a[71] => altsyncram_he42:auto_generated.data_a[71]
data_a[72] => altsyncram_he42:auto_generated.data_a[72]
data_a[73] => altsyncram_he42:auto_generated.data_a[73]
data_a[74] => altsyncram_he42:auto_generated.data_a[74]
data_a[75] => altsyncram_he42:auto_generated.data_a[75]
data_a[76] => altsyncram_he42:auto_generated.data_a[76]
data_a[77] => altsyncram_he42:auto_generated.data_a[77]
data_a[78] => altsyncram_he42:auto_generated.data_a[78]
data_a[79] => altsyncram_he42:auto_generated.data_a[79]
data_a[80] => altsyncram_he42:auto_generated.data_a[80]
data_a[81] => altsyncram_he42:auto_generated.data_a[81]
data_a[82] => altsyncram_he42:auto_generated.data_a[82]
data_a[83] => altsyncram_he42:auto_generated.data_a[83]
data_a[84] => altsyncram_he42:auto_generated.data_a[84]
data_a[85] => altsyncram_he42:auto_generated.data_a[85]
data_a[86] => altsyncram_he42:auto_generated.data_a[86]
data_a[87] => altsyncram_he42:auto_generated.data_a[87]
data_a[88] => altsyncram_he42:auto_generated.data_a[88]
data_a[89] => altsyncram_he42:auto_generated.data_a[89]
data_a[90] => altsyncram_he42:auto_generated.data_a[90]
data_a[91] => altsyncram_he42:auto_generated.data_a[91]
data_a[92] => altsyncram_he42:auto_generated.data_a[92]
data_a[93] => altsyncram_he42:auto_generated.data_a[93]
data_a[94] => altsyncram_he42:auto_generated.data_a[94]
data_a[95] => altsyncram_he42:auto_generated.data_a[95]
data_a[96] => altsyncram_he42:auto_generated.data_a[96]
data_a[97] => altsyncram_he42:auto_generated.data_a[97]
data_a[98] => altsyncram_he42:auto_generated.data_a[98]
data_a[99] => altsyncram_he42:auto_generated.data_a[99]
data_a[100] => altsyncram_he42:auto_generated.data_a[100]
data_a[101] => altsyncram_he42:auto_generated.data_a[101]
data_a[102] => altsyncram_he42:auto_generated.data_a[102]
data_a[103] => altsyncram_he42:auto_generated.data_a[103]
data_a[104] => altsyncram_he42:auto_generated.data_a[104]
data_a[105] => altsyncram_he42:auto_generated.data_a[105]
data_a[106] => altsyncram_he42:auto_generated.data_a[106]
data_a[107] => altsyncram_he42:auto_generated.data_a[107]
data_a[108] => altsyncram_he42:auto_generated.data_a[108]
data_a[109] => altsyncram_he42:auto_generated.data_a[109]
data_a[110] => altsyncram_he42:auto_generated.data_a[110]
data_a[111] => altsyncram_he42:auto_generated.data_a[111]
data_a[112] => altsyncram_he42:auto_generated.data_a[112]
data_a[113] => altsyncram_he42:auto_generated.data_a[113]
data_a[114] => altsyncram_he42:auto_generated.data_a[114]
data_a[115] => altsyncram_he42:auto_generated.data_a[115]
data_a[116] => altsyncram_he42:auto_generated.data_a[116]
data_a[117] => altsyncram_he42:auto_generated.data_a[117]
data_a[118] => altsyncram_he42:auto_generated.data_a[118]
data_a[119] => altsyncram_he42:auto_generated.data_a[119]
data_a[120] => altsyncram_he42:auto_generated.data_a[120]
data_a[121] => altsyncram_he42:auto_generated.data_a[121]
data_a[122] => altsyncram_he42:auto_generated.data_a[122]
data_a[123] => altsyncram_he42:auto_generated.data_a[123]
data_a[124] => altsyncram_he42:auto_generated.data_a[124]
data_a[125] => altsyncram_he42:auto_generated.data_a[125]
data_a[126] => altsyncram_he42:auto_generated.data_a[126]
data_a[127] => altsyncram_he42:auto_generated.data_a[127]
data_b[0] => altsyncram_he42:auto_generated.data_b[0]
data_b[1] => altsyncram_he42:auto_generated.data_b[1]
data_b[2] => altsyncram_he42:auto_generated.data_b[2]
data_b[3] => altsyncram_he42:auto_generated.data_b[3]
data_b[4] => altsyncram_he42:auto_generated.data_b[4]
data_b[5] => altsyncram_he42:auto_generated.data_b[5]
data_b[6] => altsyncram_he42:auto_generated.data_b[6]
data_b[7] => altsyncram_he42:auto_generated.data_b[7]
data_b[8] => altsyncram_he42:auto_generated.data_b[8]
data_b[9] => altsyncram_he42:auto_generated.data_b[9]
data_b[10] => altsyncram_he42:auto_generated.data_b[10]
data_b[11] => altsyncram_he42:auto_generated.data_b[11]
data_b[12] => altsyncram_he42:auto_generated.data_b[12]
data_b[13] => altsyncram_he42:auto_generated.data_b[13]
data_b[14] => altsyncram_he42:auto_generated.data_b[14]
data_b[15] => altsyncram_he42:auto_generated.data_b[15]
data_b[16] => altsyncram_he42:auto_generated.data_b[16]
data_b[17] => altsyncram_he42:auto_generated.data_b[17]
data_b[18] => altsyncram_he42:auto_generated.data_b[18]
data_b[19] => altsyncram_he42:auto_generated.data_b[19]
data_b[20] => altsyncram_he42:auto_generated.data_b[20]
data_b[21] => altsyncram_he42:auto_generated.data_b[21]
data_b[22] => altsyncram_he42:auto_generated.data_b[22]
data_b[23] => altsyncram_he42:auto_generated.data_b[23]
data_b[24] => altsyncram_he42:auto_generated.data_b[24]
data_b[25] => altsyncram_he42:auto_generated.data_b[25]
data_b[26] => altsyncram_he42:auto_generated.data_b[26]
data_b[27] => altsyncram_he42:auto_generated.data_b[27]
data_b[28] => altsyncram_he42:auto_generated.data_b[28]
data_b[29] => altsyncram_he42:auto_generated.data_b[29]
data_b[30] => altsyncram_he42:auto_generated.data_b[30]
data_b[31] => altsyncram_he42:auto_generated.data_b[31]
data_b[32] => altsyncram_he42:auto_generated.data_b[32]
data_b[33] => altsyncram_he42:auto_generated.data_b[33]
data_b[34] => altsyncram_he42:auto_generated.data_b[34]
data_b[35] => altsyncram_he42:auto_generated.data_b[35]
data_b[36] => altsyncram_he42:auto_generated.data_b[36]
data_b[37] => altsyncram_he42:auto_generated.data_b[37]
data_b[38] => altsyncram_he42:auto_generated.data_b[38]
data_b[39] => altsyncram_he42:auto_generated.data_b[39]
data_b[40] => altsyncram_he42:auto_generated.data_b[40]
data_b[41] => altsyncram_he42:auto_generated.data_b[41]
data_b[42] => altsyncram_he42:auto_generated.data_b[42]
data_b[43] => altsyncram_he42:auto_generated.data_b[43]
data_b[44] => altsyncram_he42:auto_generated.data_b[44]
data_b[45] => altsyncram_he42:auto_generated.data_b[45]
data_b[46] => altsyncram_he42:auto_generated.data_b[46]
data_b[47] => altsyncram_he42:auto_generated.data_b[47]
data_b[48] => altsyncram_he42:auto_generated.data_b[48]
data_b[49] => altsyncram_he42:auto_generated.data_b[49]
data_b[50] => altsyncram_he42:auto_generated.data_b[50]
data_b[51] => altsyncram_he42:auto_generated.data_b[51]
data_b[52] => altsyncram_he42:auto_generated.data_b[52]
data_b[53] => altsyncram_he42:auto_generated.data_b[53]
data_b[54] => altsyncram_he42:auto_generated.data_b[54]
data_b[55] => altsyncram_he42:auto_generated.data_b[55]
data_b[56] => altsyncram_he42:auto_generated.data_b[56]
data_b[57] => altsyncram_he42:auto_generated.data_b[57]
data_b[58] => altsyncram_he42:auto_generated.data_b[58]
data_b[59] => altsyncram_he42:auto_generated.data_b[59]
data_b[60] => altsyncram_he42:auto_generated.data_b[60]
data_b[61] => altsyncram_he42:auto_generated.data_b[61]
data_b[62] => altsyncram_he42:auto_generated.data_b[62]
data_b[63] => altsyncram_he42:auto_generated.data_b[63]
data_b[64] => altsyncram_he42:auto_generated.data_b[64]
data_b[65] => altsyncram_he42:auto_generated.data_b[65]
data_b[66] => altsyncram_he42:auto_generated.data_b[66]
data_b[67] => altsyncram_he42:auto_generated.data_b[67]
data_b[68] => altsyncram_he42:auto_generated.data_b[68]
data_b[69] => altsyncram_he42:auto_generated.data_b[69]
data_b[70] => altsyncram_he42:auto_generated.data_b[70]
data_b[71] => altsyncram_he42:auto_generated.data_b[71]
data_b[72] => altsyncram_he42:auto_generated.data_b[72]
data_b[73] => altsyncram_he42:auto_generated.data_b[73]
data_b[74] => altsyncram_he42:auto_generated.data_b[74]
data_b[75] => altsyncram_he42:auto_generated.data_b[75]
data_b[76] => altsyncram_he42:auto_generated.data_b[76]
data_b[77] => altsyncram_he42:auto_generated.data_b[77]
data_b[78] => altsyncram_he42:auto_generated.data_b[78]
data_b[79] => altsyncram_he42:auto_generated.data_b[79]
data_b[80] => altsyncram_he42:auto_generated.data_b[80]
data_b[81] => altsyncram_he42:auto_generated.data_b[81]
data_b[82] => altsyncram_he42:auto_generated.data_b[82]
data_b[83] => altsyncram_he42:auto_generated.data_b[83]
data_b[84] => altsyncram_he42:auto_generated.data_b[84]
data_b[85] => altsyncram_he42:auto_generated.data_b[85]
data_b[86] => altsyncram_he42:auto_generated.data_b[86]
data_b[87] => altsyncram_he42:auto_generated.data_b[87]
data_b[88] => altsyncram_he42:auto_generated.data_b[88]
data_b[89] => altsyncram_he42:auto_generated.data_b[89]
data_b[90] => altsyncram_he42:auto_generated.data_b[90]
data_b[91] => altsyncram_he42:auto_generated.data_b[91]
data_b[92] => altsyncram_he42:auto_generated.data_b[92]
data_b[93] => altsyncram_he42:auto_generated.data_b[93]
data_b[94] => altsyncram_he42:auto_generated.data_b[94]
data_b[95] => altsyncram_he42:auto_generated.data_b[95]
data_b[96] => altsyncram_he42:auto_generated.data_b[96]
data_b[97] => altsyncram_he42:auto_generated.data_b[97]
data_b[98] => altsyncram_he42:auto_generated.data_b[98]
data_b[99] => altsyncram_he42:auto_generated.data_b[99]
data_b[100] => altsyncram_he42:auto_generated.data_b[100]
data_b[101] => altsyncram_he42:auto_generated.data_b[101]
data_b[102] => altsyncram_he42:auto_generated.data_b[102]
data_b[103] => altsyncram_he42:auto_generated.data_b[103]
data_b[104] => altsyncram_he42:auto_generated.data_b[104]
data_b[105] => altsyncram_he42:auto_generated.data_b[105]
data_b[106] => altsyncram_he42:auto_generated.data_b[106]
data_b[107] => altsyncram_he42:auto_generated.data_b[107]
data_b[108] => altsyncram_he42:auto_generated.data_b[108]
data_b[109] => altsyncram_he42:auto_generated.data_b[109]
data_b[110] => altsyncram_he42:auto_generated.data_b[110]
data_b[111] => altsyncram_he42:auto_generated.data_b[111]
data_b[112] => altsyncram_he42:auto_generated.data_b[112]
data_b[113] => altsyncram_he42:auto_generated.data_b[113]
data_b[114] => altsyncram_he42:auto_generated.data_b[114]
data_b[115] => altsyncram_he42:auto_generated.data_b[115]
data_b[116] => altsyncram_he42:auto_generated.data_b[116]
data_b[117] => altsyncram_he42:auto_generated.data_b[117]
data_b[118] => altsyncram_he42:auto_generated.data_b[118]
data_b[119] => altsyncram_he42:auto_generated.data_b[119]
data_b[120] => altsyncram_he42:auto_generated.data_b[120]
data_b[121] => altsyncram_he42:auto_generated.data_b[121]
data_b[122] => altsyncram_he42:auto_generated.data_b[122]
data_b[123] => altsyncram_he42:auto_generated.data_b[123]
data_b[124] => altsyncram_he42:auto_generated.data_b[124]
data_b[125] => altsyncram_he42:auto_generated.data_b[125]
data_b[126] => altsyncram_he42:auto_generated.data_b[126]
data_b[127] => altsyncram_he42:auto_generated.data_b[127]
address_a[0] => altsyncram_he42:auto_generated.address_a[0]
address_a[1] => altsyncram_he42:auto_generated.address_a[1]
address_a[2] => altsyncram_he42:auto_generated.address_a[2]
address_a[3] => altsyncram_he42:auto_generated.address_a[3]
address_a[4] => altsyncram_he42:auto_generated.address_a[4]
address_b[0] => altsyncram_he42:auto_generated.address_b[0]
address_b[1] => altsyncram_he42:auto_generated.address_b[1]
address_b[2] => altsyncram_he42:auto_generated.address_b[2]
address_b[3] => altsyncram_he42:auto_generated.address_b[3]
address_b[4] => altsyncram_he42:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_he42:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_he42:auto_generated.q_a[0]
q_a[1] <= altsyncram_he42:auto_generated.q_a[1]
q_a[2] <= altsyncram_he42:auto_generated.q_a[2]
q_a[3] <= altsyncram_he42:auto_generated.q_a[3]
q_a[4] <= altsyncram_he42:auto_generated.q_a[4]
q_a[5] <= altsyncram_he42:auto_generated.q_a[5]
q_a[6] <= altsyncram_he42:auto_generated.q_a[6]
q_a[7] <= altsyncram_he42:auto_generated.q_a[7]
q_a[8] <= altsyncram_he42:auto_generated.q_a[8]
q_a[9] <= altsyncram_he42:auto_generated.q_a[9]
q_a[10] <= altsyncram_he42:auto_generated.q_a[10]
q_a[11] <= altsyncram_he42:auto_generated.q_a[11]
q_a[12] <= altsyncram_he42:auto_generated.q_a[12]
q_a[13] <= altsyncram_he42:auto_generated.q_a[13]
q_a[14] <= altsyncram_he42:auto_generated.q_a[14]
q_a[15] <= altsyncram_he42:auto_generated.q_a[15]
q_a[16] <= altsyncram_he42:auto_generated.q_a[16]
q_a[17] <= altsyncram_he42:auto_generated.q_a[17]
q_a[18] <= altsyncram_he42:auto_generated.q_a[18]
q_a[19] <= altsyncram_he42:auto_generated.q_a[19]
q_a[20] <= altsyncram_he42:auto_generated.q_a[20]
q_a[21] <= altsyncram_he42:auto_generated.q_a[21]
q_a[22] <= altsyncram_he42:auto_generated.q_a[22]
q_a[23] <= altsyncram_he42:auto_generated.q_a[23]
q_a[24] <= altsyncram_he42:auto_generated.q_a[24]
q_a[25] <= altsyncram_he42:auto_generated.q_a[25]
q_a[26] <= altsyncram_he42:auto_generated.q_a[26]
q_a[27] <= altsyncram_he42:auto_generated.q_a[27]
q_a[28] <= altsyncram_he42:auto_generated.q_a[28]
q_a[29] <= altsyncram_he42:auto_generated.q_a[29]
q_a[30] <= altsyncram_he42:auto_generated.q_a[30]
q_a[31] <= altsyncram_he42:auto_generated.q_a[31]
q_a[32] <= altsyncram_he42:auto_generated.q_a[32]
q_a[33] <= altsyncram_he42:auto_generated.q_a[33]
q_a[34] <= altsyncram_he42:auto_generated.q_a[34]
q_a[35] <= altsyncram_he42:auto_generated.q_a[35]
q_a[36] <= altsyncram_he42:auto_generated.q_a[36]
q_a[37] <= altsyncram_he42:auto_generated.q_a[37]
q_a[38] <= altsyncram_he42:auto_generated.q_a[38]
q_a[39] <= altsyncram_he42:auto_generated.q_a[39]
q_a[40] <= altsyncram_he42:auto_generated.q_a[40]
q_a[41] <= altsyncram_he42:auto_generated.q_a[41]
q_a[42] <= altsyncram_he42:auto_generated.q_a[42]
q_a[43] <= altsyncram_he42:auto_generated.q_a[43]
q_a[44] <= altsyncram_he42:auto_generated.q_a[44]
q_a[45] <= altsyncram_he42:auto_generated.q_a[45]
q_a[46] <= altsyncram_he42:auto_generated.q_a[46]
q_a[47] <= altsyncram_he42:auto_generated.q_a[47]
q_a[48] <= altsyncram_he42:auto_generated.q_a[48]
q_a[49] <= altsyncram_he42:auto_generated.q_a[49]
q_a[50] <= altsyncram_he42:auto_generated.q_a[50]
q_a[51] <= altsyncram_he42:auto_generated.q_a[51]
q_a[52] <= altsyncram_he42:auto_generated.q_a[52]
q_a[53] <= altsyncram_he42:auto_generated.q_a[53]
q_a[54] <= altsyncram_he42:auto_generated.q_a[54]
q_a[55] <= altsyncram_he42:auto_generated.q_a[55]
q_a[56] <= altsyncram_he42:auto_generated.q_a[56]
q_a[57] <= altsyncram_he42:auto_generated.q_a[57]
q_a[58] <= altsyncram_he42:auto_generated.q_a[58]
q_a[59] <= altsyncram_he42:auto_generated.q_a[59]
q_a[60] <= altsyncram_he42:auto_generated.q_a[60]
q_a[61] <= altsyncram_he42:auto_generated.q_a[61]
q_a[62] <= altsyncram_he42:auto_generated.q_a[62]
q_a[63] <= altsyncram_he42:auto_generated.q_a[63]
q_a[64] <= altsyncram_he42:auto_generated.q_a[64]
q_a[65] <= altsyncram_he42:auto_generated.q_a[65]
q_a[66] <= altsyncram_he42:auto_generated.q_a[66]
q_a[67] <= altsyncram_he42:auto_generated.q_a[67]
q_a[68] <= altsyncram_he42:auto_generated.q_a[68]
q_a[69] <= altsyncram_he42:auto_generated.q_a[69]
q_a[70] <= altsyncram_he42:auto_generated.q_a[70]
q_a[71] <= altsyncram_he42:auto_generated.q_a[71]
q_a[72] <= altsyncram_he42:auto_generated.q_a[72]
q_a[73] <= altsyncram_he42:auto_generated.q_a[73]
q_a[74] <= altsyncram_he42:auto_generated.q_a[74]
q_a[75] <= altsyncram_he42:auto_generated.q_a[75]
q_a[76] <= altsyncram_he42:auto_generated.q_a[76]
q_a[77] <= altsyncram_he42:auto_generated.q_a[77]
q_a[78] <= altsyncram_he42:auto_generated.q_a[78]
q_a[79] <= altsyncram_he42:auto_generated.q_a[79]
q_a[80] <= altsyncram_he42:auto_generated.q_a[80]
q_a[81] <= altsyncram_he42:auto_generated.q_a[81]
q_a[82] <= altsyncram_he42:auto_generated.q_a[82]
q_a[83] <= altsyncram_he42:auto_generated.q_a[83]
q_a[84] <= altsyncram_he42:auto_generated.q_a[84]
q_a[85] <= altsyncram_he42:auto_generated.q_a[85]
q_a[86] <= altsyncram_he42:auto_generated.q_a[86]
q_a[87] <= altsyncram_he42:auto_generated.q_a[87]
q_a[88] <= altsyncram_he42:auto_generated.q_a[88]
q_a[89] <= altsyncram_he42:auto_generated.q_a[89]
q_a[90] <= altsyncram_he42:auto_generated.q_a[90]
q_a[91] <= altsyncram_he42:auto_generated.q_a[91]
q_a[92] <= altsyncram_he42:auto_generated.q_a[92]
q_a[93] <= altsyncram_he42:auto_generated.q_a[93]
q_a[94] <= altsyncram_he42:auto_generated.q_a[94]
q_a[95] <= altsyncram_he42:auto_generated.q_a[95]
q_a[96] <= altsyncram_he42:auto_generated.q_a[96]
q_a[97] <= altsyncram_he42:auto_generated.q_a[97]
q_a[98] <= altsyncram_he42:auto_generated.q_a[98]
q_a[99] <= altsyncram_he42:auto_generated.q_a[99]
q_a[100] <= altsyncram_he42:auto_generated.q_a[100]
q_a[101] <= altsyncram_he42:auto_generated.q_a[101]
q_a[102] <= altsyncram_he42:auto_generated.q_a[102]
q_a[103] <= altsyncram_he42:auto_generated.q_a[103]
q_a[104] <= altsyncram_he42:auto_generated.q_a[104]
q_a[105] <= altsyncram_he42:auto_generated.q_a[105]
q_a[106] <= altsyncram_he42:auto_generated.q_a[106]
q_a[107] <= altsyncram_he42:auto_generated.q_a[107]
q_a[108] <= altsyncram_he42:auto_generated.q_a[108]
q_a[109] <= altsyncram_he42:auto_generated.q_a[109]
q_a[110] <= altsyncram_he42:auto_generated.q_a[110]
q_a[111] <= altsyncram_he42:auto_generated.q_a[111]
q_a[112] <= altsyncram_he42:auto_generated.q_a[112]
q_a[113] <= altsyncram_he42:auto_generated.q_a[113]
q_a[114] <= altsyncram_he42:auto_generated.q_a[114]
q_a[115] <= altsyncram_he42:auto_generated.q_a[115]
q_a[116] <= altsyncram_he42:auto_generated.q_a[116]
q_a[117] <= altsyncram_he42:auto_generated.q_a[117]
q_a[118] <= altsyncram_he42:auto_generated.q_a[118]
q_a[119] <= altsyncram_he42:auto_generated.q_a[119]
q_a[120] <= altsyncram_he42:auto_generated.q_a[120]
q_a[121] <= altsyncram_he42:auto_generated.q_a[121]
q_a[122] <= altsyncram_he42:auto_generated.q_a[122]
q_a[123] <= altsyncram_he42:auto_generated.q_a[123]
q_a[124] <= altsyncram_he42:auto_generated.q_a[124]
q_a[125] <= altsyncram_he42:auto_generated.q_a[125]
q_a[126] <= altsyncram_he42:auto_generated.q_a[126]
q_a[127] <= altsyncram_he42:auto_generated.q_a[127]
q_b[0] <= altsyncram_he42:auto_generated.q_b[0]
q_b[1] <= altsyncram_he42:auto_generated.q_b[1]
q_b[2] <= altsyncram_he42:auto_generated.q_b[2]
q_b[3] <= altsyncram_he42:auto_generated.q_b[3]
q_b[4] <= altsyncram_he42:auto_generated.q_b[4]
q_b[5] <= altsyncram_he42:auto_generated.q_b[5]
q_b[6] <= altsyncram_he42:auto_generated.q_b[6]
q_b[7] <= altsyncram_he42:auto_generated.q_b[7]
q_b[8] <= altsyncram_he42:auto_generated.q_b[8]
q_b[9] <= altsyncram_he42:auto_generated.q_b[9]
q_b[10] <= altsyncram_he42:auto_generated.q_b[10]
q_b[11] <= altsyncram_he42:auto_generated.q_b[11]
q_b[12] <= altsyncram_he42:auto_generated.q_b[12]
q_b[13] <= altsyncram_he42:auto_generated.q_b[13]
q_b[14] <= altsyncram_he42:auto_generated.q_b[14]
q_b[15] <= altsyncram_he42:auto_generated.q_b[15]
q_b[16] <= altsyncram_he42:auto_generated.q_b[16]
q_b[17] <= altsyncram_he42:auto_generated.q_b[17]
q_b[18] <= altsyncram_he42:auto_generated.q_b[18]
q_b[19] <= altsyncram_he42:auto_generated.q_b[19]
q_b[20] <= altsyncram_he42:auto_generated.q_b[20]
q_b[21] <= altsyncram_he42:auto_generated.q_b[21]
q_b[22] <= altsyncram_he42:auto_generated.q_b[22]
q_b[23] <= altsyncram_he42:auto_generated.q_b[23]
q_b[24] <= altsyncram_he42:auto_generated.q_b[24]
q_b[25] <= altsyncram_he42:auto_generated.q_b[25]
q_b[26] <= altsyncram_he42:auto_generated.q_b[26]
q_b[27] <= altsyncram_he42:auto_generated.q_b[27]
q_b[28] <= altsyncram_he42:auto_generated.q_b[28]
q_b[29] <= altsyncram_he42:auto_generated.q_b[29]
q_b[30] <= altsyncram_he42:auto_generated.q_b[30]
q_b[31] <= altsyncram_he42:auto_generated.q_b[31]
q_b[32] <= altsyncram_he42:auto_generated.q_b[32]
q_b[33] <= altsyncram_he42:auto_generated.q_b[33]
q_b[34] <= altsyncram_he42:auto_generated.q_b[34]
q_b[35] <= altsyncram_he42:auto_generated.q_b[35]
q_b[36] <= altsyncram_he42:auto_generated.q_b[36]
q_b[37] <= altsyncram_he42:auto_generated.q_b[37]
q_b[38] <= altsyncram_he42:auto_generated.q_b[38]
q_b[39] <= altsyncram_he42:auto_generated.q_b[39]
q_b[40] <= altsyncram_he42:auto_generated.q_b[40]
q_b[41] <= altsyncram_he42:auto_generated.q_b[41]
q_b[42] <= altsyncram_he42:auto_generated.q_b[42]
q_b[43] <= altsyncram_he42:auto_generated.q_b[43]
q_b[44] <= altsyncram_he42:auto_generated.q_b[44]
q_b[45] <= altsyncram_he42:auto_generated.q_b[45]
q_b[46] <= altsyncram_he42:auto_generated.q_b[46]
q_b[47] <= altsyncram_he42:auto_generated.q_b[47]
q_b[48] <= altsyncram_he42:auto_generated.q_b[48]
q_b[49] <= altsyncram_he42:auto_generated.q_b[49]
q_b[50] <= altsyncram_he42:auto_generated.q_b[50]
q_b[51] <= altsyncram_he42:auto_generated.q_b[51]
q_b[52] <= altsyncram_he42:auto_generated.q_b[52]
q_b[53] <= altsyncram_he42:auto_generated.q_b[53]
q_b[54] <= altsyncram_he42:auto_generated.q_b[54]
q_b[55] <= altsyncram_he42:auto_generated.q_b[55]
q_b[56] <= altsyncram_he42:auto_generated.q_b[56]
q_b[57] <= altsyncram_he42:auto_generated.q_b[57]
q_b[58] <= altsyncram_he42:auto_generated.q_b[58]
q_b[59] <= altsyncram_he42:auto_generated.q_b[59]
q_b[60] <= altsyncram_he42:auto_generated.q_b[60]
q_b[61] <= altsyncram_he42:auto_generated.q_b[61]
q_b[62] <= altsyncram_he42:auto_generated.q_b[62]
q_b[63] <= altsyncram_he42:auto_generated.q_b[63]
q_b[64] <= altsyncram_he42:auto_generated.q_b[64]
q_b[65] <= altsyncram_he42:auto_generated.q_b[65]
q_b[66] <= altsyncram_he42:auto_generated.q_b[66]
q_b[67] <= altsyncram_he42:auto_generated.q_b[67]
q_b[68] <= altsyncram_he42:auto_generated.q_b[68]
q_b[69] <= altsyncram_he42:auto_generated.q_b[69]
q_b[70] <= altsyncram_he42:auto_generated.q_b[70]
q_b[71] <= altsyncram_he42:auto_generated.q_b[71]
q_b[72] <= altsyncram_he42:auto_generated.q_b[72]
q_b[73] <= altsyncram_he42:auto_generated.q_b[73]
q_b[74] <= altsyncram_he42:auto_generated.q_b[74]
q_b[75] <= altsyncram_he42:auto_generated.q_b[75]
q_b[76] <= altsyncram_he42:auto_generated.q_b[76]
q_b[77] <= altsyncram_he42:auto_generated.q_b[77]
q_b[78] <= altsyncram_he42:auto_generated.q_b[78]
q_b[79] <= altsyncram_he42:auto_generated.q_b[79]
q_b[80] <= altsyncram_he42:auto_generated.q_b[80]
q_b[81] <= altsyncram_he42:auto_generated.q_b[81]
q_b[82] <= altsyncram_he42:auto_generated.q_b[82]
q_b[83] <= altsyncram_he42:auto_generated.q_b[83]
q_b[84] <= altsyncram_he42:auto_generated.q_b[84]
q_b[85] <= altsyncram_he42:auto_generated.q_b[85]
q_b[86] <= altsyncram_he42:auto_generated.q_b[86]
q_b[87] <= altsyncram_he42:auto_generated.q_b[87]
q_b[88] <= altsyncram_he42:auto_generated.q_b[88]
q_b[89] <= altsyncram_he42:auto_generated.q_b[89]
q_b[90] <= altsyncram_he42:auto_generated.q_b[90]
q_b[91] <= altsyncram_he42:auto_generated.q_b[91]
q_b[92] <= altsyncram_he42:auto_generated.q_b[92]
q_b[93] <= altsyncram_he42:auto_generated.q_b[93]
q_b[94] <= altsyncram_he42:auto_generated.q_b[94]
q_b[95] <= altsyncram_he42:auto_generated.q_b[95]
q_b[96] <= altsyncram_he42:auto_generated.q_b[96]
q_b[97] <= altsyncram_he42:auto_generated.q_b[97]
q_b[98] <= altsyncram_he42:auto_generated.q_b[98]
q_b[99] <= altsyncram_he42:auto_generated.q_b[99]
q_b[100] <= altsyncram_he42:auto_generated.q_b[100]
q_b[101] <= altsyncram_he42:auto_generated.q_b[101]
q_b[102] <= altsyncram_he42:auto_generated.q_b[102]
q_b[103] <= altsyncram_he42:auto_generated.q_b[103]
q_b[104] <= altsyncram_he42:auto_generated.q_b[104]
q_b[105] <= altsyncram_he42:auto_generated.q_b[105]
q_b[106] <= altsyncram_he42:auto_generated.q_b[106]
q_b[107] <= altsyncram_he42:auto_generated.q_b[107]
q_b[108] <= altsyncram_he42:auto_generated.q_b[108]
q_b[109] <= altsyncram_he42:auto_generated.q_b[109]
q_b[110] <= altsyncram_he42:auto_generated.q_b[110]
q_b[111] <= altsyncram_he42:auto_generated.q_b[111]
q_b[112] <= altsyncram_he42:auto_generated.q_b[112]
q_b[113] <= altsyncram_he42:auto_generated.q_b[113]
q_b[114] <= altsyncram_he42:auto_generated.q_b[114]
q_b[115] <= altsyncram_he42:auto_generated.q_b[115]
q_b[116] <= altsyncram_he42:auto_generated.q_b[116]
q_b[117] <= altsyncram_he42:auto_generated.q_b[117]
q_b[118] <= altsyncram_he42:auto_generated.q_b[118]
q_b[119] <= altsyncram_he42:auto_generated.q_b[119]
q_b[120] <= altsyncram_he42:auto_generated.q_b[120]
q_b[121] <= altsyncram_he42:auto_generated.q_b[121]
q_b[122] <= altsyncram_he42:auto_generated.q_b[122]
q_b[123] <= altsyncram_he42:auto_generated.q_b[123]
q_b[124] <= altsyncram_he42:auto_generated.q_b[124]
q_b[125] <= altsyncram_he42:auto_generated.q_b[125]
q_b[126] <= altsyncram_he42:auto_generated.q_b[126]
q_b[127] <= altsyncram_he42:auto_generated.q_b[127]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Uni_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[3] => ram_block1a120.PORTBADDR3
address_b[3] => ram_block1a121.PORTBADDR3
address_b[3] => ram_block1a122.PORTBADDR3
address_b[3] => ram_block1a123.PORTBADDR3
address_b[3] => ram_block1a124.PORTBADDR3
address_b[3] => ram_block1a125.PORTBADDR3
address_b[3] => ram_block1a126.PORTBADDR3
address_b[3] => ram_block1a127.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[4] => ram_block1a99.PORTBADDR4
address_b[4] => ram_block1a100.PORTBADDR4
address_b[4] => ram_block1a101.PORTBADDR4
address_b[4] => ram_block1a102.PORTBADDR4
address_b[4] => ram_block1a103.PORTBADDR4
address_b[4] => ram_block1a104.PORTBADDR4
address_b[4] => ram_block1a105.PORTBADDR4
address_b[4] => ram_block1a106.PORTBADDR4
address_b[4] => ram_block1a107.PORTBADDR4
address_b[4] => ram_block1a108.PORTBADDR4
address_b[4] => ram_block1a109.PORTBADDR4
address_b[4] => ram_block1a110.PORTBADDR4
address_b[4] => ram_block1a111.PORTBADDR4
address_b[4] => ram_block1a112.PORTBADDR4
address_b[4] => ram_block1a113.PORTBADDR4
address_b[4] => ram_block1a114.PORTBADDR4
address_b[4] => ram_block1a115.PORTBADDR4
address_b[4] => ram_block1a116.PORTBADDR4
address_b[4] => ram_block1a117.PORTBADDR4
address_b[4] => ram_block1a118.PORTBADDR4
address_b[4] => ram_block1a119.PORTBADDR4
address_b[4] => ram_block1a120.PORTBADDR4
address_b[4] => ram_block1a121.PORTBADDR4
address_b[4] => ram_block1a122.PORTBADDR4
address_b[4] => ram_block1a123.PORTBADDR4
address_b[4] => ram_block1a124.PORTBADDR4
address_b[4] => ram_block1a125.PORTBADDR4
address_b[4] => ram_block1a126.PORTBADDR4
address_b[4] => ram_block1a127.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
data_b[36] => ram_block1a36.PORTBDATAIN
data_b[37] => ram_block1a37.PORTBDATAIN
data_b[38] => ram_block1a38.PORTBDATAIN
data_b[39] => ram_block1a39.PORTBDATAIN
data_b[40] => ram_block1a40.PORTBDATAIN
data_b[41] => ram_block1a41.PORTBDATAIN
data_b[42] => ram_block1a42.PORTBDATAIN
data_b[43] => ram_block1a43.PORTBDATAIN
data_b[44] => ram_block1a44.PORTBDATAIN
data_b[45] => ram_block1a45.PORTBDATAIN
data_b[46] => ram_block1a46.PORTBDATAIN
data_b[47] => ram_block1a47.PORTBDATAIN
data_b[48] => ram_block1a48.PORTBDATAIN
data_b[49] => ram_block1a49.PORTBDATAIN
data_b[50] => ram_block1a50.PORTBDATAIN
data_b[51] => ram_block1a51.PORTBDATAIN
data_b[52] => ram_block1a52.PORTBDATAIN
data_b[53] => ram_block1a53.PORTBDATAIN
data_b[54] => ram_block1a54.PORTBDATAIN
data_b[55] => ram_block1a55.PORTBDATAIN
data_b[56] => ram_block1a56.PORTBDATAIN
data_b[57] => ram_block1a57.PORTBDATAIN
data_b[58] => ram_block1a58.PORTBDATAIN
data_b[59] => ram_block1a59.PORTBDATAIN
data_b[60] => ram_block1a60.PORTBDATAIN
data_b[61] => ram_block1a61.PORTBDATAIN
data_b[62] => ram_block1a62.PORTBDATAIN
data_b[63] => ram_block1a63.PORTBDATAIN
data_b[64] => ram_block1a64.PORTBDATAIN
data_b[65] => ram_block1a65.PORTBDATAIN
data_b[66] => ram_block1a66.PORTBDATAIN
data_b[67] => ram_block1a67.PORTBDATAIN
data_b[68] => ram_block1a68.PORTBDATAIN
data_b[69] => ram_block1a69.PORTBDATAIN
data_b[70] => ram_block1a70.PORTBDATAIN
data_b[71] => ram_block1a71.PORTBDATAIN
data_b[72] => ram_block1a72.PORTBDATAIN
data_b[73] => ram_block1a73.PORTBDATAIN
data_b[74] => ram_block1a74.PORTBDATAIN
data_b[75] => ram_block1a75.PORTBDATAIN
data_b[76] => ram_block1a76.PORTBDATAIN
data_b[77] => ram_block1a77.PORTBDATAIN
data_b[78] => ram_block1a78.PORTBDATAIN
data_b[79] => ram_block1a79.PORTBDATAIN
data_b[80] => ram_block1a80.PORTBDATAIN
data_b[81] => ram_block1a81.PORTBDATAIN
data_b[82] => ram_block1a82.PORTBDATAIN
data_b[83] => ram_block1a83.PORTBDATAIN
data_b[84] => ram_block1a84.PORTBDATAIN
data_b[85] => ram_block1a85.PORTBDATAIN
data_b[86] => ram_block1a86.PORTBDATAIN
data_b[87] => ram_block1a87.PORTBDATAIN
data_b[88] => ram_block1a88.PORTBDATAIN
data_b[89] => ram_block1a89.PORTBDATAIN
data_b[90] => ram_block1a90.PORTBDATAIN
data_b[91] => ram_block1a91.PORTBDATAIN
data_b[92] => ram_block1a92.PORTBDATAIN
data_b[93] => ram_block1a93.PORTBDATAIN
data_b[94] => ram_block1a94.PORTBDATAIN
data_b[95] => ram_block1a95.PORTBDATAIN
data_b[96] => ram_block1a96.PORTBDATAIN
data_b[97] => ram_block1a97.PORTBDATAIN
data_b[98] => ram_block1a98.PORTBDATAIN
data_b[99] => ram_block1a99.PORTBDATAIN
data_b[100] => ram_block1a100.PORTBDATAIN
data_b[101] => ram_block1a101.PORTBDATAIN
data_b[102] => ram_block1a102.PORTBDATAIN
data_b[103] => ram_block1a103.PORTBDATAIN
data_b[104] => ram_block1a104.PORTBDATAIN
data_b[105] => ram_block1a105.PORTBDATAIN
data_b[106] => ram_block1a106.PORTBDATAIN
data_b[107] => ram_block1a107.PORTBDATAIN
data_b[108] => ram_block1a108.PORTBDATAIN
data_b[109] => ram_block1a109.PORTBDATAIN
data_b[110] => ram_block1a110.PORTBDATAIN
data_b[111] => ram_block1a111.PORTBDATAIN
data_b[112] => ram_block1a112.PORTBDATAIN
data_b[113] => ram_block1a113.PORTBDATAIN
data_b[114] => ram_block1a114.PORTBDATAIN
data_b[115] => ram_block1a115.PORTBDATAIN
data_b[116] => ram_block1a116.PORTBDATAIN
data_b[117] => ram_block1a117.PORTBDATAIN
data_b[118] => ram_block1a118.PORTBDATAIN
data_b[119] => ram_block1a119.PORTBDATAIN
data_b[120] => ram_block1a120.PORTBDATAIN
data_b[121] => ram_block1a121.PORTBDATAIN
data_b[122] => ram_block1a122.PORTBDATAIN
data_b[123] => ram_block1a123.PORTBDATAIN
data_b[124] => ram_block1a124.PORTBDATAIN
data_b[125] => ram_block1a125.PORTBDATAIN
data_b[126] => ram_block1a126.PORTBDATAIN
data_b[127] => ram_block1a127.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
q_b[104] <= ram_block1a104.PORTBDATAOUT
q_b[105] <= ram_block1a105.PORTBDATAOUT
q_b[106] <= ram_block1a106.PORTBDATAOUT
q_b[107] <= ram_block1a107.PORTBDATAOUT
q_b[108] <= ram_block1a108.PORTBDATAOUT
q_b[109] <= ram_block1a109.PORTBDATAOUT
q_b[110] <= ram_block1a110.PORTBDATAOUT
q_b[111] <= ram_block1a111.PORTBDATAOUT
q_b[112] <= ram_block1a112.PORTBDATAOUT
q_b[113] <= ram_block1a113.PORTBDATAOUT
q_b[114] <= ram_block1a114.PORTBDATAOUT
q_b[115] <= ram_block1a115.PORTBDATAOUT
q_b[116] <= ram_block1a116.PORTBDATAOUT
q_b[117] <= ram_block1a117.PORTBDATAOUT
q_b[118] <= ram_block1a118.PORTBDATAOUT
q_b[119] <= ram_block1a119.PORTBDATAOUT
q_b[120] <= ram_block1a120.PORTBDATAOUT
q_b[121] <= ram_block1a121.PORTBDATAOUT
q_b[122] <= ram_block1a122.PORTBDATAOUT
q_b[123] <= ram_block1a123.PORTBDATAOUT
q_b[124] <= ram_block1a124.PORTBDATAOUT
q_b[125] <= ram_block1a125.PORTBDATAOUT
q_b[126] <= ram_block1a126.PORTBDATAOUT
q_b[127] <= ram_block1a127.PORTBDATAOUT


|Uni_Projektas|UART_Controller:UART_Controller_1
CLK => Clock_divider:uart_clk_divider.CLK
CLK => UART_TX:uart_tx_1.CLK
CLK => UART_FIFO_wizard:uart_fifo.clock
CLK => next_state~5.DATAIN
CLK => curr_state~1.DATAIN
SEND_DATA_IN[0] => UART_FIFO_wizard:uart_fifo.data[0]
SEND_DATA_IN[1] => UART_FIFO_wizard:uart_fifo.data[1]
SEND_DATA_IN[2] => UART_FIFO_wizard:uart_fifo.data[2]
SEND_DATA_IN[3] => UART_FIFO_wizard:uart_fifo.data[3]
SEND_DATA_IN[4] => UART_FIFO_wizard:uart_fifo.data[4]
SEND_DATA_IN[5] => UART_FIFO_wizard:uart_fifo.data[5]
SEND_DATA_IN[6] => UART_FIFO_wizard:uart_fifo.data[6]
SEND_DATA_IN[7] => UART_FIFO_wizard:uart_fifo.data[7]
SEND_DATA_IN_REQ => UART_FIFO_wizard:uart_fifo.wrreq
TX <= UART_TX:uart_tx_1.TX


|Uni_Projektas|UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider
CLK => clock_out.CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => half_clock[0].CLK
CLK => half_clock[1].CLK
CLK => half_clock[2].CLK
CLK => half_clock[3].CLK
CLK => half_clock[4].CLK
CLK => half_clock[5].CLK
CLK => half_clock[6].CLK
CLK => half_clock[7].CLK
CLK => half_clock[8].CLK
CLK => half_clock[9].CLK
CLK => half_clock[10].CLK
CLK => half_clock[11].CLK
CLK => half_clock[12].CLK
CLK => half_clock[13].CLK
CLK => half_clock[14].CLK
CLK => half_clock[15].CLK
Prescaler[0] => Add0.IN32
Prescaler[1] => Add0.IN31
Prescaler[1] => half_clock[0].DATAIN
Prescaler[2] => Add0.IN30
Prescaler[2] => half_clock[1].DATAIN
Prescaler[3] => Add0.IN29
Prescaler[3] => half_clock[2].DATAIN
Prescaler[4] => Add0.IN28
Prescaler[4] => half_clock[3].DATAIN
Prescaler[5] => Add0.IN27
Prescaler[5] => half_clock[4].DATAIN
Prescaler[6] => Add0.IN26
Prescaler[6] => half_clock[5].DATAIN
Prescaler[7] => Add0.IN25
Prescaler[7] => half_clock[6].DATAIN
Prescaler[8] => Add0.IN24
Prescaler[8] => half_clock[7].DATAIN
Prescaler[9] => Add0.IN23
Prescaler[9] => half_clock[8].DATAIN
Prescaler[10] => Add0.IN22
Prescaler[10] => half_clock[9].DATAIN
Prescaler[11] => Add0.IN21
Prescaler[11] => half_clock[10].DATAIN
Prescaler[12] => Add0.IN20
Prescaler[12] => half_clock[11].DATAIN
Prescaler[13] => Add0.IN19
Prescaler[13] => half_clock[12].DATAIN
Prescaler[14] => Add0.IN18
Prescaler[14] => half_clock[13].DATAIN
Prescaler[15] => Add0.IN17
Prescaler[15] => half_clock[14].DATAIN
CLK_OUT <= clock_out.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_TX:uart_tx_1
CLK => TX~reg0.CLK
CLK => tx_curr_state~1.DATAIN
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => data_index[0].CLK
UART_CLK => data_index[1].CLK
UART_CLK => data_index[2].CLK
UART_CLK => data_send[0].CLK
UART_CLK => data_send[1].CLK
UART_CLK => data_send[2].CLK
UART_CLK => data_send[3].CLK
UART_CLK => data_send[4].CLK
UART_CLK => data_send[5].CLK
UART_CLK => data_send[6].CLK
UART_CLK => data_send[7].CLK
UART_CLK => TX_BUSY~reg0.CLK
UART_CLK => tx_next_state~6.DATAIN
SEND_DATA[0] => data_send[0].DATAIN
SEND_DATA[1] => data_send[1].DATAIN
SEND_DATA[2] => data_send[2].DATAIN
SEND_DATA[3] => data_send[3].DATAIN
SEND_DATA[4] => data_send[4].DATAIN
SEND_DATA[5] => data_send[5].DATAIN
SEND_DATA[6] => data_send[6].DATAIN
SEND_DATA[7] => data_send[7].DATAIN
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => Selector1.IN2
TX_BUSY <= TX_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX <= TX~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component
data[0] => scfifo_ka21:auto_generated.data[0]
data[1] => scfifo_ka21:auto_generated.data[1]
data[2] => scfifo_ka21:auto_generated.data[2]
data[3] => scfifo_ka21:auto_generated.data[3]
data[4] => scfifo_ka21:auto_generated.data[4]
data[5] => scfifo_ka21:auto_generated.data[5]
data[6] => scfifo_ka21:auto_generated.data[6]
data[7] => scfifo_ka21:auto_generated.data[7]
q[0] <= scfifo_ka21:auto_generated.q[0]
q[1] <= scfifo_ka21:auto_generated.q[1]
q[2] <= scfifo_ka21:auto_generated.q[2]
q[3] <= scfifo_ka21:auto_generated.q[3]
q[4] <= scfifo_ka21:auto_generated.q[4]
q[5] <= scfifo_ka21:auto_generated.q[5]
q[6] <= scfifo_ka21:auto_generated.q[6]
q[7] <= scfifo_ka21:auto_generated.q[7]
wrreq => scfifo_ka21:auto_generated.wrreq
rdreq => scfifo_ka21:auto_generated.rdreq
clock => scfifo_ka21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_ka21:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated
clock => a_dpfifo_rg21:dpfifo.clock
data[0] => a_dpfifo_rg21:dpfifo.data[0]
data[1] => a_dpfifo_rg21:dpfifo.data[1]
data[2] => a_dpfifo_rg21:dpfifo.data[2]
data[3] => a_dpfifo_rg21:dpfifo.data[3]
data[4] => a_dpfifo_rg21:dpfifo.data[4]
data[5] => a_dpfifo_rg21:dpfifo.data[5]
data[6] => a_dpfifo_rg21:dpfifo.data[6]
data[7] => a_dpfifo_rg21:dpfifo.data[7]
empty <= a_dpfifo_rg21:dpfifo.empty
q[0] <= a_dpfifo_rg21:dpfifo.q[0]
q[1] <= a_dpfifo_rg21:dpfifo.q[1]
q[2] <= a_dpfifo_rg21:dpfifo.q[2]
q[3] <= a_dpfifo_rg21:dpfifo.q[3]
q[4] <= a_dpfifo_rg21:dpfifo.q[4]
q[5] <= a_dpfifo_rg21:dpfifo.q[5]
q[6] <= a_dpfifo_rg21:dpfifo.q[6]
q[7] <= a_dpfifo_rg21:dpfifo.q[7]
rdreq => a_dpfifo_rg21:dpfifo.rreq
wrreq => a_dpfifo_rg21:dpfifo.wreq


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo
clock => a_fefifo_76e:fifo_state.clock
clock => dpram_st01:FIFOram.inclock
clock => dpram_st01:FIFOram.outclock
clock => cntr_djb:rd_ptr_count.clock
clock => cntr_djb:wr_ptr.clock
data[0] => dpram_st01:FIFOram.data[0]
data[1] => dpram_st01:FIFOram.data[1]
data[2] => dpram_st01:FIFOram.data[2]
data[3] => dpram_st01:FIFOram.data[3]
data[4] => dpram_st01:FIFOram.data[4]
data[5] => dpram_st01:FIFOram.data[5]
data[6] => dpram_st01:FIFOram.data[6]
data[7] => dpram_st01:FIFOram.data[7]
empty <= a_fefifo_76e:fifo_state.empty
q[0] <= dpram_st01:FIFOram.q[0]
q[1] <= dpram_st01:FIFOram.q[1]
q[2] <= dpram_st01:FIFOram.q[2]
q[3] <= dpram_st01:FIFOram.q[3]
q[4] <= dpram_st01:FIFOram.q[4]
q[5] <= dpram_st01:FIFOram.q[5]
q[6] <= dpram_st01:FIFOram.q[6]
q[7] <= dpram_st01:FIFOram.q[7]
rreq => a_fefifo_76e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_76e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_djb:rd_ptr_count.sclr
sclr => cntr_djb:wr_ptr.sclr
wreq => a_fefifo_76e:fifo_state.wreq
wreq => valid_wreq.IN0


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_pj7:count_usedw.aclr
clock => cntr_pj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_pj7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram
data[0] => altsyncram_0sj1:altsyncram2.data_a[0]
data[1] => altsyncram_0sj1:altsyncram2.data_a[1]
data[2] => altsyncram_0sj1:altsyncram2.data_a[2]
data[3] => altsyncram_0sj1:altsyncram2.data_a[3]
data[4] => altsyncram_0sj1:altsyncram2.data_a[4]
data[5] => altsyncram_0sj1:altsyncram2.data_a[5]
data[6] => altsyncram_0sj1:altsyncram2.data_a[6]
data[7] => altsyncram_0sj1:altsyncram2.data_a[7]
inclock => altsyncram_0sj1:altsyncram2.clock0
outclock => altsyncram_0sj1:altsyncram2.clock1
outclocken => altsyncram_0sj1:altsyncram2.clocken1
q[0] <= altsyncram_0sj1:altsyncram2.q_b[0]
q[1] <= altsyncram_0sj1:altsyncram2.q_b[1]
q[2] <= altsyncram_0sj1:altsyncram2.q_b[2]
q[3] <= altsyncram_0sj1:altsyncram2.q_b[3]
q[4] <= altsyncram_0sj1:altsyncram2.q_b[4]
q[5] <= altsyncram_0sj1:altsyncram2.q_b[5]
q[6] <= altsyncram_0sj1:altsyncram2.q_b[6]
q[7] <= altsyncram_0sj1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_0sj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_0sj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_0sj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_0sj1:altsyncram2.address_b[3]
wraddress[0] => altsyncram_0sj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_0sj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_0sj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_0sj1:altsyncram2.address_a[3]
wren => altsyncram_0sj1:altsyncram2.wren_a


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


