INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPCVT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/count_leading_zeros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_leading_zeros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/extract_leading_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_leading_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/rounding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/sign_magnitude_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_magnitude_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
