P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  512 B
associativity 		4-way
n_set 			32
n_cache_line 	128
tag: 18, index: 5, offset: 9
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	251026
0.n_loads 		192500
0.n_stores 		58526
0.n_hits 		239174
0.n_misses 		11852
0.hit_rate 		95.28
0.miss_rate 		4.72
0.n_upgrade_miss 	2050
0.n_bus_snoops 	10326
0.n_snoop_hits 	318
0.n_writebacks 	169
Memory Traffic:
0.B_written_bus_to_cache 	6068224
0.B_written_cache_to_bus_wb 	86528
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	6154752
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	251714
1.n_loads 		166714
1.n_stores 		85000
1.n_hits 		239673
1.n_misses 		12041
1.hit_rate 		95.22
1.miss_rate 		4.78
1.n_upgrade_miss 	3430
1.n_bus_snoops 	10827
1.n_snoop_hits 	427
1.n_writebacks 	545
Memory Traffic:
1.B_written_bus_to_cache 	6164992
1.B_written_cache_to_bus_wb 	279040
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	6444032
1.B_total_traffic_wt 	0
