{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536927958092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536927958096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 14 13:25:58 2018 " "Processing started: Fri Sep 14 13:25:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536927958096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927958096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LimeSDR-Mini_lms7_trx -c LimeSDR-Mini_lms7_trx " "Command: quartus_map --read_settings_files=on --write_settings_files=off LimeSDR-Mini_lms7_trx -c LimeSDR-Mini_lms7_trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927958096 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927959991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536927960049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpl_cmp-arch " "Found design unit 1: smpl_cmp-arch" {  } { { "src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967570 ""} { "Info" "ISGN_ENTITY_NAME" "1 smpl_cmp " "Found entity 1: smpl_cmp" {  } { { "src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dyn_ps/synth/pll_ps_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dyn_ps/synth/pll_ps_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ps_top-arch " "Found design unit 1: pll_ps_top-arch" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_top.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967573 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ps_top " "Found entity 1: pll_ps_top" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_top.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dyn_ps/synth/pll_ps_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dyn_ps/synth/pll_ps_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ps_fsm-arch " "Found design unit 1: pll_ps_fsm-arch" {  } { { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_fsm.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967577 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ps_fsm " "Found entity 1: pll_ps_fsm" {  } { { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_fsm.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dyn_ps/synth/pll_ps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dyn_ps/synth/pll_ps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ps-arch " "Found design unit 1: pll_ps-arch" {  } { { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967580 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ps " "Found entity 1: pll_ps" {  } { { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/lms_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_ctr/synthesis/lms_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms_ctr-rtl " "Found design unit 1: lms_ctr-rtl" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967586 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr " "Found entity 1: lms_ctr" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/lms_ctr_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_ctr/synthesis/lms_ctr_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms_ctr_rst_controller-rtl " "Found design unit 1: lms_ctr_rst_controller-rtl" {  } { { "lms_ctr/synthesis/lms_ctr_rst_controller.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967589 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_rst_controller " "Found entity 1: lms_ctr_rst_controller" {  } { { "lms_ctr/synthesis/lms_ctr_rst_controller.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/lms_ctr_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_ctr/synthesis/lms_ctr_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms_ctr_rst_controller_001-rtl " "Found design unit 1: lms_ctr_rst_controller_001-rtl" {  } { { "lms_ctr/synthesis/lms_ctr_rst_controller_001.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967592 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_rst_controller_001 " "Found entity 1: lms_ctr_rst_controller_001" {  } { { "lms_ctr/synthesis/lms_ctr_rst_controller_001.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_irq_mapper " "Found entity 1: lms_ctr_irq_mapper" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0 " "Found entity 1: lms_ctr_mm_interconnect_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lms_ctr_mm_interconnect_0_avalon_st_adapter" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967624 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lms_ctr_mm_interconnect_0_rsp_mux_001" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_rsp_mux " "Found entity 1: lms_ctr_mm_interconnect_0_rsp_mux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_rsp_demux " "Found entity 1: lms_ctr_mm_interconnect_0_rsp_demux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_mux_005 " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_mux_005" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_mux " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_mux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_demux_001" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_demux " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_demux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536927967651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536927967651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_007_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_007_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967653 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router_007 " "Found entity 2: lms_ctr_mm_interconnect_0_router_007" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536927967655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536927967655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_002_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_002_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967657 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router_002 " "Found entity 2: lms_ctr_mm_interconnect_0_router_002" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536927967659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536927967659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_001_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_001_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967661 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router_001 " "Found entity 2: lms_ctr_mm_interconnect_0_router_001" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536927967663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536927967663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967665 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router " "Found entity 2: lms_ctr_mm_interconnect_0_router" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "lms_ctr/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_uart_tx " "Found entity 1: lms_ctr_uart_tx" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967708 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_uart_rx_stimulus_source " "Found entity 2: lms_ctr_uart_rx_stimulus_source" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967708 ""} { "Info" "ISGN_ENTITY_NAME" "3 lms_ctr_uart_rx " "Found entity 3: lms_ctr_uart_rx" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967708 ""} { "Info" "ISGN_ENTITY_NAME" "4 lms_ctr_uart_regs " "Found entity 4: lms_ctr_uart_regs" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967708 ""} { "Info" "ISGN_ENTITY_NAME" "5 lms_ctr_uart " "Found entity 5: lms_ctr_uart" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_sysid_qsys_0 " "Found entity 1: lms_ctr_sysid_qsys_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_switch " "Found entity 1: lms_ctr_switch" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_switch.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_onchip_memory2_0 " "Found entity 1: lms_ctr_onchip_memory2_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967729 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967729 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967729 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967729 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967729 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967729 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/bitswap_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/bitswap_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitswap_qsys " "Found entity 1: bitswap_qsys" {  } { { "lms_ctr/synthesis/submodules/bitswap_qsys.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/bitswap_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu " "Found entity 1: lms_ctr_nios2_cpu" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_register_bank_a_module " "Found entity 1: lms_ctr_nios2_cpu_cpu_register_bank_a_module" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_nios2_cpu_cpu_register_bank_b_module " "Found entity 2: lms_ctr_nios2_cpu_cpu_register_bank_b_module" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "3 lms_ctr_nios2_cpu_cpu_nios2_oci_debug " "Found entity 3: lms_ctr_nios2_cpu_cpu_nios2_oci_debug" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "4 lms_ctr_nios2_cpu_cpu_nios2_oci_break " "Found entity 4: lms_ctr_nios2_cpu_cpu_nios2_oci_break" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "5 lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "6 lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "7 lms_ctr_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 7: lms_ctr_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "8 lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "9 lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "10 lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "11 lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "12 lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "13 lms_ctr_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 13: lms_ctr_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "14 lms_ctr_nios2_cpu_cpu_nios2_oci_pib " "Found entity 14: lms_ctr_nios2_cpu_cpu_nios2_oci_pib" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "15 lms_ctr_nios2_cpu_cpu_nios2_oci_im " "Found entity 15: lms_ctr_nios2_cpu_cpu_nios2_oci_im" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "16 lms_ctr_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 16: lms_ctr_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "17 lms_ctr_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 17: lms_ctr_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "18 lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "19 lms_ctr_nios2_cpu_cpu_nios2_ocimem " "Found entity 19: lms_ctr_nios2_cpu_cpu_nios2_ocimem" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "20 lms_ctr_nios2_cpu_cpu_nios2_oci " "Found entity 20: lms_ctr_nios2_cpu_cpu_nios2_oci" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""} { "Info" "ISGN_ENTITY_NAME" "21 lms_ctr_nios2_cpu_cpu " "Found entity 21: lms_ctr_nios2_cpu_cpu" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: lms_ctr_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: lms_ctr_nios2_cpu_cpu_debug_slave_tck" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: lms_ctr_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_test_bench " "Found entity 1: lms_ctr_nios2_cpu_cpu_test_bench" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_lms_ctr_gpio " "Found entity 1: lms_ctr_lms_ctr_gpio" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_leds " "Found entity 1: lms_ctr_leds" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_leds.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "lms_ctr/synthesis/submodules/i2c_opencores.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "lms_ctr/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file lms_ctr/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_fpga_spi " "Found entity 1: lms_ctr_fpga_spi" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_flash_spi " "Found entity 1: lms_ctr_flash_spi" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "lms_ctr/synthesis/submodules/altera_dual_boot.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927967967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927967967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_dac_spi " "Found entity 1: lms_ctr_dac_spi" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/avfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/avfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avfifo-avfifo_arch " "Found design unit 1: avfifo-avfifo_arch" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968044 ""} { "Info" "ISGN_ENTITY_NAME" "1 avfifo " "Found entity 1: avfifo" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkctrl-rtl " "Found design unit 1: clkctrl-rtl" {  } { { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968047 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkctrl " "Found entity 1: clkctrl" {  } { { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_altclkctrl_0_sub " "Found entity 1: clkctrl_altclkctrl_0_sub" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968077 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_altclkctrl_0 " "Found entity 2: clkctrl_altclkctrl_0" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_top/synth/pll_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_top/synth/pll_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_top-arch " "Found design unit 1: pll_top-arch" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968080 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_top " "Found entity 1: pll_top" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddrox13/ddrox13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ddrox13/ddrox13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddrox13-rtl " "Found design unit 1: ddrox13-rtl" {  } { { "ip/ddrox13/ddrox13.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox13/ddrox13.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968083 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddrox13 " "Found entity 1: ddrox13" {  } { { "ip/ddrox13/ddrox13.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox13/ddrox13.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddrox13/ddrox13/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/ddrox13/ddrox13/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "ip/ddrox13/ddrox13/altera_gpio_lite.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox13/ddrox13/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968090 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "ip/ddrox13/ddrox13/altera_gpio_lite.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox13/ddrox13/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft601/synth/ft601_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ft601/synth/ft601_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FT601_top-arch " "Found design unit 1: FT601_top-arch" {  } { { "src/FT601/synth/FT601_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601_top.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968093 ""} { "Info" "ISGN_ENTITY_NAME" "1 FT601_top " "Found entity 1: FT601_top" {  } { { "src/FT601/synth/FT601_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft601/synth/ft601_arb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ft601/synth/ft601_arb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FT601_arb-arch " "Found design unit 1: FT601_arb-arch" {  } { { "src/FT601/synth/FT601_arb.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601_arb.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968097 ""} { "Info" "ISGN_ENTITY_NAME" "1 FT601_arb " "Found entity 1: FT601_arb" {  } { { "src/FT601/synth/FT601_arb.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601_arb.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft601/synth/ft601.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ft601/synth/ft601.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FT601-arch " "Found design unit 1: FT601-arch" {  } { { "src/FT601/synth/FT601.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968100 ""} { "Info" "ISGN_ENTITY_NAME" "1 FT601 " "Found entity 1: FT601" {  } { { "src/FT601/synth/FT601.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/lpm_cnt_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/lpm_cnt_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_cnt_inst-arch " "Found design unit 1: lpm_cnt_inst-arch" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lpm_cnt_inst.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968103 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_cnt_inst " "Found entity 1: lpm_cnt_inst" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lpm_cnt_inst.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/lms7002_ddout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/lms7002_ddout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms7002_ddout-arch " "Found design unit 1: lms7002_ddout-arch" {  } { { "src/altera_inst/lms7002_ddout.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lms7002_ddout.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968106 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms7002_ddout " "Found entity 1: lms7002_ddout" {  } { { "src/altera_inst/lms7002_ddout.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lms7002_ddout.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/lms7002_ddin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/lms7002_ddin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms7002_ddin-arch " "Found design unit 1: lms7002_ddin-arch" {  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lms7002_ddin.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968109 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms7002_ddin " "Found entity 1: lms7002_ddin" {  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lms7002_ddin.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/fifo_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/fifo_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_inst-arch " "Found design unit 1: fifo_inst-arch" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968112 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_inst " "Found entity 1: fifo_inst" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/limelight_top/synth/limelight_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/limelight_top/synth/limelight_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 limelight_top-arch " "Found design unit 1: limelight_top-arch" {  } { { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968115 ""} { "Info" "ISGN_ENTITY_NAME" "1 limelight_top " "Found entity 1: limelight_top" {  } { { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/periphcfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/periphcfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periphcfg-periphcfg_arch " "Found design unit 1: periphcfg-periphcfg_arch" {  } { { "src/spi/periphcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/periphcfg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968118 ""} { "Info" "ISGN_ENTITY_NAME" "1 periphcfg " "Found entity 1: periphcfg" {  } { { "src/spi/periphcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/periphcfg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/gpio_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/gpio_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_ctrl-arch " "Found design unit 1: gpio_ctrl-arch" {  } { { "src/general/gpio_ctrl.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/gpio_ctrl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968122 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_ctrl " "Found entity 1: gpio_ctrl" {  } { { "src/general/gpio_ctrl.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/gpio_ctrl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/revision/revision.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/revision/revision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 revisions " "Found design unit 1: revisions" {  } { { "src/revision/revision.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/revision/revision.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/tstcfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/tstcfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tstcfg-arch " "Found design unit 1: tstcfg-arch" {  } { { "src/self_test/tstcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/tstcfg.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968128 ""} { "Info" "ISGN_ENTITY_NAME" "1 tstcfg " "Found entity 1: tstcfg" {  } { { "src/self_test/tstcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/tstcfg.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/transition_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/transition_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transition_count-arch " "Found design unit 1: transition_count-arch" {  } { { "src/self_test/transition_count.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/transition_count.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968131 ""} { "Info" "ISGN_ENTITY_NAME" "1 transition_count " "Found entity 1: transition_count" {  } { { "src/self_test/transition_count.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/transition_count.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/singl_clk_with_ref_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/singl_clk_with_ref_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singl_clk_with_ref_test-arch " "Found design unit 1: singl_clk_with_ref_test-arch" {  } { { "src/self_test/singl_clk_with_ref_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/singl_clk_with_ref_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968134 ""} { "Info" "ISGN_ENTITY_NAME" "1 singl_clk_with_ref_test " "Found entity 1: singl_clk_with_ref_test" {  } { { "src/self_test/singl_clk_with_ref_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/singl_clk_with_ref_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/clock_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/clock_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_test-arch " "Found design unit 1: clock_test-arch" {  } { { "src/self_test/clock_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clock_test.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968137 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_test " "Found entity 1: clock_test" {  } { { "src/self_test/clock_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clock_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/clk_with_ref_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/clk_with_ref_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_with_ref_test-arch " "Found design unit 1: clk_with_ref_test-arch" {  } { { "src/self_test/clk_with_ref_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clk_with_ref_test.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968140 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_with_ref_test " "Found entity 1: clk_with_ref_test" {  } { { "src/self_test/clk_with_ref_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clk_with_ref_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/clk_no_ref_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/clk_no_ref_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_no_ref_test-arch " "Found design unit 1: clk_no_ref_test-arch" {  } { { "src/self_test/clk_no_ref_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clk_no_ref_test.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968143 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_no_ref_test " "Found entity 1: clk_no_ref_test" {  } { { "src/self_test/clk_no_ref_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clk_no_ref_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/sync_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/sync_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_reg-arch " "Found design unit 1: sync_reg-arch" {  } { { "src/general/sync_reg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/sync_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968146 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_reg " "Found entity 1: sync_reg" {  } { { "src/general/sync_reg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/sync_reg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/bus_sync_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/bus_sync_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_sync_reg-arch " "Found design unit 1: bus_sync_reg-arch" {  } { { "src/general/bus_sync_reg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/bus_sync_reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968149 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_sync_reg " "Found entity 1: bus_sync_reg" {  } { { "src/general/bus_sync_reg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/bus_sync_reg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/txiqmux/synth/txiqmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/txiqmux/synth/txiqmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txiqmux-arch " "Found design unit 1: txiqmux-arch" {  } { { "src/txiqmux/synth/txiqmux.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/txiqmux/synth/txiqmux.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968152 ""} { "Info" "ISGN_ENTITY_NAME" "1 txiqmux " "Found entity 1: txiqmux" {  } { { "src/txiqmux/synth/txiqmux.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/txiqmux/synth/txiqmux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/txiqmux/synth/txiq_tst_ptrn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/txiqmux/synth/txiq_tst_ptrn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txiq_tst_ptrn-arch " "Found design unit 1: txiq_tst_ptrn-arch" {  } { { "src/txiqmux/synth/txiq_tst_ptrn.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/txiqmux/synth/txiq_tst_ptrn.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968155 ""} { "Info" "ISGN_ENTITY_NAME" "1 txiq_tst_ptrn " "Found entity 1: txiq_tst_ptrn" {  } { { "src/txiqmux/synth/txiq_tst_ptrn.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/txiqmux/synth/txiq_tst_ptrn.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symbols/lte_tx_path.bdf 1 1 " "Found 1 design units, including 1 entities, in source file symbols/lte_tx_path.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LTE_tx_path " "Found entity 1: LTE_tx_path" {  } { { "symbols/LTE_tx_path.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/symbols/LTE_tx_path.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/my_sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/my_sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_sw-arch " "Found design unit 1: my_sw-arch" {  } { { "src/general/my_sw.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/my_sw.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968161 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_sw " "Found entity 1: my_sw" {  } { { "src/general/my_sw.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/my_sw.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/bus_synch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/bus_synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_synch-arch " "Found design unit 1: bus_synch-arch" {  } { { "src/general/bus_synch.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/bus_synch.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968164 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_synch " "Found entity 1: bus_synch" {  } { { "src/general/bus_synch.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/bus_synch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_phase_shift/simple_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg_phase_shift/simple_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_reg-arch " "Found design unit 1: simple_reg-arch" {  } { { "src/reg_phase_shift/simple_reg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/reg_phase_shift/simple_reg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968167 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "src/reg_phase_shift/simple_reg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/reg_phase_shift/simple_reg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_phase_shift/phase_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg_phase_shift/phase_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_shift-arch " "Found design unit 1: phase_shift-arch" {  } { { "src/reg_phase_shift/phase_shift.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/reg_phase_shift/phase_shift.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968171 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_shift " "Found entity 1: phase_shift" {  } { { "src/reg_phase_shift/phase_shift.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/reg_phase_shift/phase_shift.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_reconfig_ctrl/pll_reconfig_status.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_reconfig_ctrl/pll_reconfig_status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_reconfig_status-arch " "Found design unit 1: pll_reconfig_status-arch" {  } { { "src/pll_reconfig_ctrl/pll_reconfig_status.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_reconfig_ctrl/pll_reconfig_status.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968174 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_status " "Found entity 1: pll_reconfig_status" {  } { { "src/pll_reconfig_ctrl/pll_reconfig_status.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_reconfig_ctrl/pll_reconfig_status.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_reconfig_ctrl/config_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_reconfig_ctrl/config_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_ctrl-arch " "Found design unit 1: config_ctrl-arch" {  } { { "src/pll_reconfig_ctrl/config_ctrl.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_reconfig_ctrl/config_ctrl.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968177 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_ctrl " "Found entity 1: config_ctrl" {  } { { "src/pll_reconfig_ctrl/config_ctrl.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_reconfig_ctrl/config_ctrl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symbols/pll_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file symbols/pll_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pll_block " "Found entity 1: pll_block" {  } { { "symbols/pll_block.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/symbols/pll_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/my_busmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/my_busmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_busmux-arch " "Found design unit 1: my_busmux-arch" {  } { { "src/general/my_busmux.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/my_busmux.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968183 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_busmux " "Found entity 1: my_busmux" {  } { { "src/general/my_busmux.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/my_busmux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "src/general/synchronizer.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/synchronizer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968186 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "src/general/synchronizer.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/synchronizer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symbols/rx_synchronizers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file symbols/rx_synchronizers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rx_synchronizers " "Found entity 1: rx_synchronizers" {  } { { "symbols/rx_synchronizers.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/symbols/rx_synchronizers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/pllcfg_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/pllcfg_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllcfg_top-arch " "Found design unit 1: pllcfg_top-arch" {  } { { "src/spi/pllcfg_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/pllcfg_top.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968192 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllcfg_top " "Found entity 1: pllcfg_top" {  } { { "src/spi/pllcfg_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/pllcfg_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/pllcfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/pllcfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllcfg-pllcfg_arch " "Found design unit 1: pllcfg-pllcfg_arch" {  } { { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/pllcfg.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968196 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllcfg " "Found entity 1: pllcfg" {  } { { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/pllcfg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/miso_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/miso_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miso_mux-arch " "Found design unit 1: miso_mux-arch" {  } { { "src/spi/miso_mux.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/miso_mux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968199 ""} { "Info" "ISGN_ENTITY_NAME" "1 miso_mux " "Found entity 1: miso_mux" {  } { { "src/spi/miso_mux.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/miso_mux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/mem_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/mem_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_package " "Found design unit 1: mem_package" {  } { { "src/spi/mem_package.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/mem_package.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/mcfg32wm_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/mcfg32wm_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcfg32wm_fsm-mcfg32wm_fsm_arch " "Found design unit 1: mcfg32wm_fsm-mcfg32wm_fsm_arch" {  } { { "src/spi/mcfg32wm_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/mcfg32wm_fsm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968205 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcfg32wm_fsm " "Found entity 1: mcfg32wm_fsm" {  } { { "src/spi/mcfg32wm_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/mcfg32wm_fsm.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/mcfg_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/mcfg_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcfg_components " "Found design unit 1: mcfg_components" {  } { { "src/spi/mcfg_components.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/mcfg_components.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/fpgacfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/fpgacfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgacfg-fpgacfg_arch " "Found design unit 1: fpgacfg-fpgacfg_arch" {  } { { "src/spi/fpgacfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/fpgacfg.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968214 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgacfg " "Found entity 1: fpgacfg" {  } { { "src/spi/fpgacfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/fpgacfg.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nios_cpu/nios_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/nios_cpu/nios_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu-arch " "Found design unit 1: nios_cpu-arch" {  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/nios_cpu/nios_cpu.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968218 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/nios_cpu/nios_cpu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968218 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/simple_reg.vhd C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/reg_phase_shift/simple_reg.vhd " "File \"C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/simple_reg.vhd\" is a duplicate of already analyzed file \"C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/reg_phase_shift/simple_reg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1536927968221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/simple_reg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/general/simple_reg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/alive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/alive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alive-alive_arch " "Found design unit 1: alive-alive_arch" {  } { { "src/general/alive.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/alive.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968224 ""} { "Info" "ISGN_ENTITY_NAME" "1 alive " "Found entity 1: alive" {  } { { "src/general/alive.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/alive.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fifo/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "ip/fifo/fifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/fifo/fifo.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968227 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ip/fifo/fifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/fifo/fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms7_trx_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lms7_trx_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lms7_trx_top " "Found entity 1: lms7_trx_top" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ip/pll/pll.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll/pll.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968234 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll/pll.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll_reconfig_module/pll_reconfig_module.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ip/pll_reconfig_module/pll_reconfig_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_reconfig_module_pllrcfg_ev01-RTL " "Found design unit 1: pll_reconfig_module_pllrcfg_ev01-RTL" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll_reconfig_module-RTL " "Found design unit 2: pll_reconfig_module-RTL" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968265 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_module_pllrcfg_ev01 " "Found entity 1: pll_reconfig_module_pllrcfg_ev01" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968265 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig_module " "Found entity 2: pll_reconfig_module" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddrox1/ddrox1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ddrox1/ddrox1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddrox1-rtl " "Found design unit 1: ddrox1-rtl" {  } { { "ip/ddrox1/ddrox1.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox1/ddrox1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968268 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddrox1 " "Found entity 1: ddrox1" {  } { { "ip/ddrox1/ddrox1.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox1/ddrox1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddrox1/ddrox1/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/ddrox1/ddrox1/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968278 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symbols/tx_synchronizers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file symbols/tx_synchronizers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tx_synchronizers " "Found entity 1: tx_synchronizers" {  } { { "symbols/tx_synchronizers.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/symbols/tx_synchronizers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/fpga_led_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/fpga_led_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LED_ctrl-arch " "Found design unit 1: FPGA_LED_ctrl-arch" {  } { { "src/general/FPGA_LED_cntrl.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/FPGA_LED_cntrl.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968283 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LED_ctrl " "Found entity 1: FPGA_LED_ctrl" {  } { { "src/general/FPGA_LED_cntrl.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/FPGA_LED_cntrl.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/gpio_ctrl_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/gpio_ctrl_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_ctrl_top-arch " "Found design unit 1: gpio_ctrl_top-arch" {  } { { "src/general/gpio_ctrl_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/gpio_ctrl_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968286 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_ctrl_top " "Found entity 1: gpio_ctrl_top" {  } { { "src/general/gpio_ctrl_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/gpio_ctrl_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpack_64_to_64-arch " "Found design unit 1: unpack_64_to_64-arch" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968289 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpack_64_to_64 " "Found entity 1: unpack_64_to_64" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpack_64_to_56-arch " "Found design unit 1: unpack_64_to_56-arch" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968293 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpack_64_to_56 " "Found entity 1: unpack_64_to_56" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpack_64_to_48-arch " "Found design unit 1: unpack_64_to_48-arch" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968296 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpack_64_to_48 " "Found entity 1: unpack_64_to_48" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_unpack_64-arch " "Found design unit 1: bit_unpack_64-arch" {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968299 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_unpack_64 " "Found entity 1: bit_unpack_64" {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/tx_path/synth/tx_path_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/tx_path/synth/tx_path_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path_top-arch " "Found design unit 1: tx_path_top-arch" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968302 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path_top " "Found entity 1: tx_path_top" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_fifo_rw-arch " "Found design unit 1: sync_fifo_rw-arch" {  } { { "src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968306 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo_rw " "Found entity 1: sync_fifo_rw" {  } { { "src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/packets2data_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/packets2data_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packets2data_top-arch " "Found design unit 1: packets2data_top-arch" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968309 ""} { "Info" "ISGN_ENTITY_NAME" "1 packets2data_top " "Found entity 1: packets2data_top" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/packets2data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/packets2data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packets2data-arch " "Found design unit 1: packets2data-arch" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968312 ""} { "Info" "ISGN_ENTITY_NAME" "1 packets2data " "Found entity 1: packets2data" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2d_wr_fsm-arch " "Found design unit 1: p2d_wr_fsm-arch" {  } { { "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968316 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2d_wr_fsm " "Found entity 1: p2d_wr_fsm" {  } { { "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2d_sync_fsm-arch " "Found design unit 1: p2d_sync_fsm-arch" {  } { { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968319 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2d_sync_fsm " "Found entity 1: p2d_sync_fsm" {  } { { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2d_rd_fsm-arch " "Found design unit 1: p2d_rd_fsm-arch" {  } { { "src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968322 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2d_rd_fsm " "Found entity 1: p2d_rd_fsm" {  } { { "src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2d_clr_fsm-arch " "Found design unit 1: p2d_clr_fsm-arch" {  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968326 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2d_clr_fsm " "Found entity 1: p2d_clr_fsm" {  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/handshake_sync/synth/handshake_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake_sync-arch " "Found design unit 1: handshake_sync-arch" {  } { { "src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968329 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake_sync " "Found entity 1: handshake_sync" {  } { { "src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/fifo2diq/synth/txiq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/fifo2diq/synth/txiq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txiq-arch " "Found design unit 1: txiq-arch" {  } { { "src/tx_path_top/fifo2diq/synth/txiq.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/fifo2diq/synth/txiq.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968332 ""} { "Info" "ISGN_ENTITY_NAME" "1 txiq " "Found entity 1: txiq" {  } { { "src/tx_path_top/fifo2diq/synth/txiq.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/fifo2diq/synth/txiq.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo2diq-arch " "Found design unit 1: fifo2diq-arch" {  } { { "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968335 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo2diq " "Found entity 1: fifo2diq" {  } { { "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_data_dd-arch " "Found design unit 1: test_data_dd-arch" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968339 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_data_dd " "Found entity 1: test_data_dd" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_siso_sdr-arch " "Found design unit 1: rxiq_siso_sdr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968342 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_siso_sdr " "Found entity 1: rxiq_siso_sdr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_siso_ddr-arch " "Found design unit 1: rxiq_siso_ddr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968345 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_siso_ddr " "Found entity 1: rxiq_siso_ddr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_siso-arch " "Found design unit 1: rxiq_siso-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968348 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_siso " "Found entity 1: rxiq_siso" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_pulse_ddr-arch " "Found design unit 1: rxiq_pulse_ddr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968352 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_pulse_ddr " "Found entity 1: rxiq_pulse_ddr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_mimo_ddr-arch " "Found design unit 1: rxiq_mimo_ddr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968355 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_mimo_ddr " "Found entity 1: rxiq_mimo_ddr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_mimo-arch " "Found design unit 1: rxiq_mimo-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968359 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_mimo " "Found entity 1: rxiq_mimo" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq-arch " "Found design unit 1: rxiq-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968362 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq " "Found entity 1: rxiq" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diq2fifo-arch " "Found design unit 1: diq2fifo-arch" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968365 ""} { "Info" "ISGN_ENTITY_NAME" "1 diq2fifo " "Found entity 1: diq2fifo" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/data2packets/synth/data2packets_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/data2packets/synth/data2packets_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2packets_top-arch " "Found design unit 1: data2packets_top-arch" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968368 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2packets_top " "Found entity 1: data2packets_top" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/data2packets/synth/data2packets_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2packets_fsm-arch " "Found design unit 1: data2packets_fsm-arch" {  } { { "src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968372 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2packets_fsm " "Found entity 1: data2packets_fsm" {  } { { "src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/data2packets/synth/data2packets.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/data2packets/synth/data2packets.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2packets-arch " "Found design unit 1: data2packets-arch" {  } { { "src/rx_path_top/data2packets/synth/data2packets.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/data2packets/synth/data2packets.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968375 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2packets " "Found entity 1: data2packets" {  } { { "src/rx_path_top/data2packets/synth/data2packets.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/data2packets/synth/data2packets.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_56_to_64-arch " "Found design unit 1: pack_56_to_64-arch" {  } { { "src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968378 ""} { "Info" "ISGN_ENTITY_NAME" "1 pack_56_to_64 " "Found entity 1: pack_56_to_64" {  } { { "src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_48_to_64-arch " "Found design unit 1: pack_48_to_64-arch" {  } { { "src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968382 ""} { "Info" "ISGN_ENTITY_NAME" "1 pack_48_to_64 " "Found entity 1: pack_48_to_64" {  } { { "src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/bit_pack/synth/bit_pack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/bit_pack/synth/bit_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_pack-arch " "Found design unit 1: bit_pack-arch" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968385 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_pack " "Found entity 1: bit_pack" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpl_cnt-arch " "Found design unit 1: smpl_cnt-arch" {  } { { "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968388 ""} { "Info" "ISGN_ENTITY_NAME" "1 smpl_cnt " "Found entity 1: smpl_cnt" {  } { { "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/rx_path/synth/rx_path_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/rx_path/synth/rx_path_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_path_top-arch " "Found design unit 1: rx_path_top-arch" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968391 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_path_top " "Found entity 1: rx_path_top" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927968391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927968391 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lms_ctr_fpga_spi.v(410) " "Verilog HDL or VHDL warning at lms_ctr_fpga_spi.v(410): conditional expression evaluates to a constant" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 410 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1536927968527 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lms_ctr_flash_spi.v(401) " "Verilog HDL or VHDL warning at lms_ctr_flash_spi.v(401): conditional expression evaluates to a constant" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1536927968527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lms7_trx_top " "Elaborating entity \"lms7_trx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1536927969221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_LED_ctrl FPGA_LED_ctrl:inst18 " "Elaborating entity \"FPGA_LED_ctrl\" for hierarchy \"FPGA_LED_ctrl:inst18\"" {  } { { "lms7_trx_top.bdf" "inst18" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -792 -1888 -1720 -680 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_top pll_top:inst7 " "Elaborating entity \"pll_top\" for hierarchy \"pll_top:inst7\"" {  } { { "lms7_trx_top.bdf" "inst7" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -744 112 360 -344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969279 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dynps_busy pll_top.vhd(80) " "VHDL Signal Declaration warning at pll_top.vhd(80): used implicit default value for signal \"dynps_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536927969280 "|lms7_trx_top|pll_top:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcnfig_areset_sync pll_top.vhd(108) " "Verilog HDL or VHDL warning at pll_top.vhd(108): object \"rcnfig_areset_sync\" assigned a value but never read" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927969280 "|lms7_trx_top|pll_top:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst2_ps_busy pll_top.vhd(141) " "Verilog HDL or VHDL warning at pll_top.vhd(141): object \"inst2_ps_busy\" assigned a value but never read" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927969280 "|lms7_trx_top|pll_top:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_reg pll_top:inst7\|sync_reg:sync_reg0 " "Elaborating entity \"sync_reg\" for hierarchy \"pll_top:inst7\|sync_reg:sync_reg0\"" {  } { { "src/pll_top/synth/pll_top.vhd" "sync_reg0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg pll_top:inst7\|bus_sync_reg:bus_sync_reg0 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"pll_top:inst7\|bus_sync_reg:bus_sync_reg0\"" {  } { { "src/pll_top/synth/pll_top.vhd" "bus_sync_reg0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg pll_top:inst7\|bus_sync_reg:bus_sync_reg1 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"pll_top:inst7\|bus_sync_reg:bus_sync_reg1\"" {  } { { "src/pll_top/synth/pll_top.vhd" "bus_sync_reg1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg pll_top:inst7\|bus_sync_reg:bus_sync_reg2 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"pll_top:inst7\|bus_sync_reg:bus_sync_reg2\"" {  } { { "src/pll_top/synth/pll_top.vhd" "bus_sync_reg2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_ctrl pll_top:inst7\|config_ctrl:config_ctrl_inst0 " "Elaborating entity \"config_ctrl\" for hierarchy \"pll_top:inst7\|config_ctrl:config_ctrl_inst0\"" {  } { { "src/pll_top/synth/pll_top.vhd" "config_ctrl_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_module pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1 " "Elaborating entity \"pll_reconfig_module\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\"" {  } { { "src/pll_top/synth/pll_top.vhd" "pll_reconfig_module_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_module_pllrcfg_ev01 pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component " "Elaborating entity \"pll_reconfig_module_pllrcfg_ev01\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "pll_reconfig_module_pllrcfg_ev01_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "altsyncram4" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE UNUSED " "Parameter \"INIT_FILE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 144 " "Parameter \"NUMWORDS_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY MAX 10 " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969614 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927969614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcj3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcj3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcj3 " "Found entity 1: altsyncram_lcj3" {  } { { "db/altsyncram_lcj3.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_lcj3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927969673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927969673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lcj3 pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\|altsyncram_lcj3:auto_generated " "Elaborating entity \"altsyncram_lcj3\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\|altsyncram_lcj3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "add_sub5" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969791 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927969791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0fg " "Found entity 1: add_sub_0fg" {  } { { "db/add_sub_0fg.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/add_sub_0fg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927969844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927969844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0fg pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\|add_sub_0fg:auto_generated " "Elaborating entity \"add_sub_0fg\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\|add_sub_0fg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "add_sub6" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927969899 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927969899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3uf " "Found entity 1: add_sub_3uf" {  } { { "db/add_sub_3uf.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/add_sub_3uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927969951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927969951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3uf pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\|add_sub_3uf:auto_generated " "Elaborating entity \"add_sub_3uf\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\|add_sub_3uf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927969957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cmpr7" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2158 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970042 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2158 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927970042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0dh " "Found entity 1: cmpr_0dh" {  } { { "db/cmpr_0dh.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cmpr_0dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927970091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927970091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0dh pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\|cmpr_0dh:auto_generated " "Elaborating entity \"cmpr_0dh\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\|cmpr_0dh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2167 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970224 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2167 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927970224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_stn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_stn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_stn " "Found entity 1: cntr_stn" {  } { { "db/cntr_stn.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_stn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927970283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927970283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_stn pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\|cntr_stn:auto_generated " "Elaborating entity \"cntr_stn\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\|cntr_stn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr12" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970344 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927970344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr13" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970411 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927970411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hqn " "Found entity 1: cntr_hqn" {  } { { "db/cntr_hqn.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_hqn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927970470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927970470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hqn pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\|cntr_hqn:auto_generated " "Elaborating entity \"cntr_hqn\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\|cntr_hqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr14" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2208 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970537 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2208 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927970537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jqn " "Found entity 1: cntr_jqn" {  } { { "db/cntr_jqn.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_jqn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927970597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927970597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jqn pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\|cntr_jqn:auto_generated " "Elaborating entity \"cntr_jqn\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\|cntr_jqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr15" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970657 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927970657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gqn " "Found entity 1: cntr_gqn" {  } { { "db/cntr_gqn.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_gqn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927970716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927970716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gqn pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\|cntr_gqn:auto_generated " "Elaborating entity \"cntr_gqn\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\|cntr_gqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2248 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970814 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2248 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927970814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0kn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0kn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0kn " "Found entity 1: cntr_0kn" {  } { { "db/cntr_0kn.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_0kn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927970874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927970874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0kn pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\|cntr_0kn:auto_generated " "Elaborating entity \"cntr_0kn\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\|cntr_0kn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr3" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2261 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927970942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927970942 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2261 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927970942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "decode11" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11 " "Instantiated megafunction \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 5 " "Parameter \"LPM_DECODES\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971059 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927971059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c2g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c2g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c2g " "Found entity 1: decode_c2g" {  } { { "db/decode_c2g.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/decode_c2g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927971113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927971113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c2g pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\|decode_c2g:auto_generated " "Elaborating entity \"decode_c2g\" for hierarchy \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\|decode_c2g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ps_top pll_top:inst7\|pll_ps_top:pll_ps_top_inst2 " "Elaborating entity \"pll_ps_top\" for hierarchy \"pll_top:inst7\|pll_ps_top:pll_ps_top_inst2\"" {  } { { "src/pll_top/synth/pll_top.vhd" "pll_ps_top_inst2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971144 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ps_busy pll_ps_top.vhd(37) " "VHDL Signal Declaration warning at pll_ps_top.vhd(37): used implicit default value for signal \"ps_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536927971144 "|lms7_trx_top|pll_top:inst7|pll_ps_top:pll_ps_top_inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps_tst_reg pll_ps_top.vhd(62) " "Verilog HDL or VHDL warning at pll_ps_top.vhd(62): object \"ps_tst_reg\" assigned a value but never read" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_top.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927971145 "|lms7_trx_top|pll_top:inst7|pll_ps_top:pll_ps_top_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ps pll_top:inst7\|pll_ps_top:pll_ps_top_inst2\|pll_ps:pll_ps_inst0 " "Elaborating entity \"pll_ps\" for hierarchy \"pll_top:inst7\|pll_ps_top:pll_ps_top_inst2\|pll_ps:pll_ps_inst0\"" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "pll_ps_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_top.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_phasedone_pos_reg pll_ps.vhd(54) " "Verilog HDL or VHDL warning at pll_ps.vhd(54): object \"pll_phasedone_pos_reg\" assigned a value but never read" {  } { { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927971158 "|lms7_trx_top|pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ps_fsm pll_top:inst7\|pll_ps_top:pll_ps_top_inst2\|pll_ps_fsm:pll_ps_fsm_inst1 " "Elaborating entity \"pll_ps_fsm\" for hierarchy \"pll_top:inst7\|pll_ps_top:pll_ps_top_inst2\|pll_ps_fsm:pll_ps_fsm_inst1\"" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "pll_ps_fsm_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_top.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_top:inst7\|altpll:altpll_inst3 " "Elaborating entity \"altpll\" for hierarchy \"pll_top:inst7\|altpll:altpll_inst3\"" {  } { { "src/pll_top/synth/pll_top.vhd" "altpll_inst3" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst7\|altpll:altpll_inst3 " "Elaborated megafunction instantiation \"pll_top:inst7\|altpll:altpll_inst3\"" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 427 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst7\|altpll:altpll_inst3 " "Instantiated megafunction \"pll_top:inst7\|altpll:altpll_inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK3 " "Parameter \"compensate_clock\" = \"CLK3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 6250 " "Parameter \"inclk0_input_frequency\" = \"6250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_USED " "Parameter \"port_pfdena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file ip/pll/pll.mif " "Parameter \"scan_chain_mif_file\" = \"ip/pll/pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927971278 ""}  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 427 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927971278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 8 8 " "Found 8 design units, including 8 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_dyn_phase_le " "Found entity 1: pll_altpll_dyn_phase_le" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927971392 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_dyn_phase_le1 " "Found entity 2: pll_altpll_dyn_phase_le1" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927971392 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_dyn_phase_le12 " "Found entity 3: pll_altpll_dyn_phase_le12" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927971392 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_cmpr " "Found entity 4: pll_cmpr" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927971392 ""} { "Info" "ISGN_ENTITY_NAME" "5 pll_cntr " "Found entity 5: pll_cntr" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927971392 ""} { "Info" "ISGN_ENTITY_NAME" "6 pll_cmpr1 " "Found entity 6: pll_cmpr1" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927971392 ""} { "Info" "ISGN_ENTITY_NAME" "7 pll_cntr1 " "Found entity 7: pll_cntr1" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927971392 ""} { "Info" "ISGN_ENTITY_NAME" "8 pll_altpll " "Found entity 8: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927971392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927971392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_dyn_phase_le pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2 " "Elaborating entity \"pll_altpll_dyn_phase_le\" for hierarchy \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\"" {  } { { "db/pll_altpll.v" "altpll_dyn_phase_le2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_dyn_phase_le1 pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4 " "Elaborating entity \"pll_altpll_dyn_phase_le1\" for hierarchy \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\"" {  } { { "db/pll_altpll.v" "altpll_dyn_phase_le4" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_dyn_phase_le12 pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5 " "Elaborating entity \"pll_altpll_dyn_phase_le12\" for hierarchy \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\"" {  } { { "db/pll_altpll.v" "altpll_dyn_phase_le5" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cntr pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter " "Elaborating entity \"pll_cntr\" for hierarchy \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter\"" {  } { { "db/pll_altpll.v" "phasestep_counter" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cmpr pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter\|pll_cmpr:cmpr12 " "Elaborating entity \"pll_cmpr\" for hierarchy \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter\|pll_cmpr:cmpr12\"" {  } { { "db/pll_altpll.v" "cmpr12" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cntr1 pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep " "Elaborating entity \"pll_cntr1\" for hierarchy \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep\"" {  } { { "db/pll_altpll.v" "pll_internal_phasestep" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cmpr1 pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep\|pll_cmpr1:cmpr14 " "Elaborating entity \"pll_cmpr1\" for hierarchy \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep\|pll_cmpr1:cmpr14\"" {  } { { "db/pll_altpll.v" "cmpr14" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_status pll_top:inst7\|pll_reconfig_status:pll_reconfig_status_inst4 " "Elaborating entity \"pll_reconfig_status\" for hierarchy \"pll_top:inst7\|pll_reconfig_status:pll_reconfig_status_inst4\"" {  } { { "src/pll_top/synth/pll_top.vhd" "pll_reconfig_status_inst4" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddrox1 pll_top:inst7\|ddrox1:ddrox1_inst6 " "Elaborating entity \"ddrox1\" for hierarchy \"pll_top:inst7\|ddrox1:ddrox1_inst6\"" {  } { { "src/pll_top/synth/pll_top.vhd" "ddrox1_inst6" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite pll_top:inst7\|ddrox1:ddrox1_inst6\|altera_gpio_lite:ddrox1_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"pll_top:inst7\|ddrox1:ddrox1_inst6\|altera_gpio_lite:ddrox1_inst\"" {  } { { "ip/ddrox1/ddrox1.vhd" "ddrox1_inst" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox1/ddrox1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit pll_top:inst7\|ddrox1:ddrox1_inst6\|altera_gpio_lite:ddrox1_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"pll_top:inst7\|ddrox1:ddrox1_inst6\|altera_gpio_lite:ddrox1_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971734 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927971736 "|lms7_trx_top|pll_top:inst7|ddrox1:ddrox1_inst6|altera_gpio_lite:ddrox1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927971736 "|lms7_trx_top|pll_top:inst7|ddrox1:ddrox1_inst6|altera_gpio_lite:ddrox1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl pll_top:inst7\|clkctrl:clkctrl_inst7 " "Elaborating entity \"clkctrl\" for hierarchy \"pll_top:inst7\|clkctrl:clkctrl_inst7\"" {  } { { "src/pll_top/synth/pll_top.vhd" "clkctrl_inst7" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl_altclkctrl_0 pll_top:inst7\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clkctrl_altclkctrl_0\" for hierarchy \"pll_top:inst7\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "altclkctrl_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl_altclkctrl_0_sub pll_top:inst7\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component " "Elaborating entity \"clkctrl_altclkctrl_0_sub\" for hierarchy \"pll_top:inst7\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\"" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "clkctrl_altclkctrl_0_sub_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllcfg_top pllcfg_top:inst9 " "Elaborating entity \"pllcfg_top\" for hierarchy \"pllcfg_top:inst9\"" {  } { { "lms7_trx_top.bdf" "inst9" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -424 -816 -512 -120 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllcfg pllcfg_top:inst9\|pllcfg:pllcfg_inst " "Elaborating entity \"pllcfg\" for hierarchy \"pllcfg_top:inst9\|pllcfg:pllcfg_inst\"" {  } { { "src/spi/pllcfg_top.vhd" "pllcfg_inst" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/pllcfg_top.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_weB pllcfg.vhd(145) " "Verilog HDL or VHDL warning at pllcfg.vhd(145): object \"mem_weB\" assigned a value but never read" {  } { { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/pllcfg.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927971912 "|lms7_trx_top|pllcfg_top:inst9|pllcfg:pllcfg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mcfg32wm_fsm pllcfg_top:inst9\|pllcfg:pllcfg_inst\|mcfg32wm_fsm:fsmA A:mcfg32wm_fsm_arch " "Elaborating entity \"mcfg32wm_fsm\" using architecture \"A:mcfg32wm_fsm_arch\" for hierarchy \"pllcfg_top:inst9\|pllcfg:pllcfg_inst\|mcfg32wm_fsm:fsmA\"" {  } { { "src/spi/pllcfg.vhd" "fsmA" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/pllcfg.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu nios_cpu:inst10 " "Elaborating entity \"nios_cpu\" for hierarchy \"nios_cpu:inst10\"" {  } { { "lms7_trx_top.bdf" "inst10" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 3040 -2168 -1912 3344 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927971997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr nios_cpu:inst10\|lms_ctr:u0 " "Elaborating entity \"lms_ctr\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\"" {  } { { "src/nios_cpu/nios_cpu.vhd" "u0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/nios_cpu/nios_cpu.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avfifo nios_cpu:inst10\|lms_ctr:u0\|avfifo:av_fifo_int_0 " "Elaborating entity \"avfifo\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|avfifo:av_fifo_int_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "av_fifo_int_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeroes24 avfifo.vhd(63) " "Verilog HDL or VHDL warning at avfifo.vhd(63): object \"zeroes24\" assigned a value but never read" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927972072 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_reg avfifo.vhd(88) " "VHDL Process Statement warning at avfifo.vhd(88): inferring latch(es) for signal or variable \"status_reg\", which holds its previous value in one or more paths through the process" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1536927972072 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[2\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[2\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[3\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[3\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[4\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[4\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[5\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[5\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[6\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[6\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[7\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[7\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[8\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[8\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[9\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[9\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[10\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[10\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[11\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[11\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[12\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[12\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[13\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[13\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[14\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[14\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[15\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[15\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[16\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[16\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[17\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[17\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[18\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[18\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[19\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[19\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[20\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[20\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[21\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[21\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[22\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[22\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[23\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[23\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[24\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[24\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[25\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[25\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[26\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[26\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[27\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[27\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[28\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[28\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[29\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[29\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[30\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[30\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[31\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[31\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972074 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_dac_spi nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi " "Elaborating entity \"lms_ctr_dac_spi\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "dac_spi" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0 " "Elaborating entity \"altera_dual_boot\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "dual_boot_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "lms_ctr/synthesis/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972327 ""}  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927972327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972365 ""}  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927972365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "counter" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972401 ""}  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927972401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_d7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927972461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_flash_spi nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_flash_spi:flash_spi " "Elaborating entity \"lms_ctr_flash_spi\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_flash_spi:flash_spi\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "flash_spi" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_fpga_spi nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_fpga_spi:fpga_spi " "Elaborating entity \"lms_ctr_fpga_spi\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_fpga_spi:fpga_spi\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "fpga_spi" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores nios_cpu:inst10\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0 " "Elaborating entity \"i2c_opencores\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "i2c_opencores_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top nios_cpu:inst10\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "lms_ctr/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl nios_cpu:inst10\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "lms_ctr/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl nios_cpu:inst10\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972610 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1536927972611 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_leds nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_leds:leds " "Elaborating entity \"lms_ctr_leds\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_leds:leds\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "leds" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_lms_ctr_gpio nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_lms_ctr_gpio:lms_ctr_gpio " "Elaborating entity \"lms_ctr_lms_ctr_gpio\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_lms_ctr_gpio:lms_ctr_gpio\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "lms_ctr_gpio" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu " "Elaborating entity \"lms_ctr_nios2_cpu\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios2_cpu" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu " "Elaborating entity \"lms_ctr_nios2_cpu_cpu\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" "cpu" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_test_bench nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_test_bench:the_lms_ctr_nios2_cpu_cpu_test_bench " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_test_bench\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_test_bench:the_lms_ctr_nios2_cpu_cpu_test_bench\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_test_bench" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 3734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_register_bank_a_module nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_register_bank_a" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927972845 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927972845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927972906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927972906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_register_bank_b_module nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_register_bank_b" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927972947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_debug nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973099 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927973099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_break nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_break" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_itrace nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_itrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_itrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\|lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode:lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\|lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode:lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_fifo nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_pib nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_pib:the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_pib:the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_im nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_im:the_lms_ctr_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_im:the_lms_ctr_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_im" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_avalon_reg nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_ocimem nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_ocimem" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973568 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927973568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_qk21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927973629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927973629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_debug_slave_wrapper nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_debug_slave_tck nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "the_lms_ctr_nios2_cpu_cpu_debug_slave_tck" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_debug_slave_sysclk nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "lms_ctr_nios2_cpu_cpu_debug_slave_phy" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927973868 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927973868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973883 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927973991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitswap_qsys nios_cpu:inst10\|lms_ctr:u0\|bitswap_qsys:nios_custom_instr_bitswap_0 " "Elaborating entity \"bitswap_qsys\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|bitswap_qsys:nios_custom_instr_bitswap_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios_custom_instr_bitswap_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "onchip_flash_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(215) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(215): object \"read_count\" assigned a value but never read" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927974253 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974316 ""}  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927974316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974364 ""}  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927974364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974465 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32768 573440 C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/software/lms_ctr_app/mem_init/lms_ctr_onchip_flash_0.hex " "Memory depth (32768) in the design file differs from memory depth (573440) in the Memory Initialization File \"C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/software/lms_ctr_app/mem_init/lms_ctr_onchip_flash_0.hex\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1536927974699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_onchip_memory2_0 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lms_ctr_onchip_memory2_0\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "onchip_memory2_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927974792 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927974792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mi81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mi81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mi81 " "Found entity 1: altsyncram_mi81" {  } { { "db/altsyncram_mi81.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_mi81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927974853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927974853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mi81 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mi81:auto_generated " "Elaborating entity \"altsyncram_mi81\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mi81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_switch nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_switch:switch " "Elaborating entity \"lms_ctr_switch\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_switch:switch\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "switch" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_sysid_qsys_0 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lms_ctr_sysid_qsys_0\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "sysid_qsys_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart " "Elaborating entity \"lms_ctr_uart\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "uart" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart_tx nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart\|lms_ctr_uart_tx:the_lms_ctr_uart_tx " "Elaborating entity \"lms_ctr_uart_tx\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart\|lms_ctr_uart_tx:the_lms_ctr_uart_tx\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "the_lms_ctr_uart_tx" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart_rx nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart\|lms_ctr_uart_rx:the_lms_ctr_uart_rx " "Elaborating entity \"lms_ctr_uart_rx\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart\|lms_ctr_uart_rx:the_lms_ctr_uart_rx\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "the_lms_ctr_uart_rx" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart_rx_stimulus_source nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart\|lms_ctr_uart_rx:the_lms_ctr_uart_rx\|lms_ctr_uart_rx_stimulus_source:the_lms_ctr_uart_rx_stimulus_source " "Elaborating entity \"lms_ctr_uart_rx_stimulus_source\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart\|lms_ctr_uart_rx:the_lms_ctr_uart_rx\|lms_ctr_uart_rx_stimulus_source:the_lms_ctr_uart_rx_stimulus_source\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "the_lms_ctr_uart_rx_stimulus_source" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927974997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart_regs nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart\|lms_ctr_uart_regs:the_lms_ctr_uart_regs " "Elaborating entity \"lms_ctr_uart_regs\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_uart:uart\|lms_ctr_uart_regs:the_lms_ctr_uart_regs\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "the_lms_ctr_uart_regs" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nios_cpu:inst10\|lms_ctr:u0\|altera_customins_master_translator:nios2_cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_customins_master_translator:nios2_cpu_custom_instruction_master_translator\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios2_cpu_custom_instruction_master_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975038 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "lms_ctr/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536927975040 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|altera_customins_master_translator:nios2_cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect:nios2_cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect:nios2_cpu_custom_instruction_master_comb_xconnect\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios2_cpu_custom_instruction_master_comb_xconnect" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_cpu:inst10\|lms_ctr:u0\|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios2_cpu_custom_instruction_master_comb_slave_translator0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536927975072 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536927975073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536927975073 "|lms7_trx_top|nios_cpu:inst10|lms_ctr:u0|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lms_ctr_mm_interconnect_0\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "mm_interconnect_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dual_boot_0_avalon_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dual_boot_0_avalon_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "dual_boot_0_avalon_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "av_fifo_int_0_avalon_slave_0_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "i2c_opencores_0_avalon_slave_0_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "switch_s1_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "lms_ctr_gpio_s1_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dual_boot_0_avalon_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dual_boot_0_avalon_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "dual_boot_0_avalon_agent" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dual_boot_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dual_boot_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "dual_boot_0_avalon_agent_rsp_fifo" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router " "Elaborating entity \"lms_ctr_mm_interconnect_0_router\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_default_decode nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router\|lms_ctr_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router\|lms_ctr_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_001 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_001\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router_001" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927975992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_001_default_decode nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001\|lms_ctr_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001\|lms_ctr_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_002 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_002\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router_002" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_002_default_decode nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002\|lms_ctr_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002\|lms_ctr_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_007 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_007\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_007:router_007\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router_007" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_007_default_decode nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_007:router_007\|lms_ctr_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_007:router_007\|lms_ctr_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_demux nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_demux_001 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_mux nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_mux_005 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_mux_005\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_rsp_demux nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lms_ctr_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_rsp_mux nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lms_ctr_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 5193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_rsp_mux_001 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lms_ctr_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 5216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_avalon_st_adapter nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lms_ctr_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_irq_mapper nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_irq_mapper:irq_mapper " "Elaborating entity \"lms_ctr_irq_mapper\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_irq_mapper:irq_mapper\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "irq_mapper" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_rst_controller nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller:rst_controller " "Elaborating entity \"lms_ctr_rst_controller\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller:rst_controller\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "rst_controller" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "lms_ctr/synthesis/lms_ctr_rst_controller.vhd" "rst_controller" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_rst_controller_001 nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller_001:rst_controller_001 " "Elaborating entity \"lms_ctr_rst_controller_001\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller_001:rst_controller_001\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "rst_controller_001" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr.vhd" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "lms_ctr/synthesis/lms_ctr_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/lms_ctr_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FT601_top FT601_top:inst " "Elaborating entity \"FT601_top\" for hierarchy \"FT601_top:inst\"" {  } { { "lms7_trx_top.bdf" "inst" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1848 -2664 -2328 2152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst FT601_top:inst\|fifo_inst:EP02_fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\"" {  } { { "src/FT601/synth/FT601_top.vhd" "EP02_fifo" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601_top.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927976978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927976978 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927976978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_utn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_utn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_utn1 " "Found entity 1: dcfifo_utn1" {  } { { "db/dcfifo_utn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_utn1 FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated " "Elaborating entity \"dcfifo_utn1\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kra " "Found entity 1: a_gray2bin_kra" {  } { { "db/a_gray2bin_kra.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_gray2bin_kra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kra FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kra\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_utn1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jg6 " "Found entity 1: a_graycounter_jg6" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_jg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jg6 FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|a_graycounter_jg6:rdptr_g1p " "Elaborating entity \"a_graycounter_jg6\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|a_graycounter_jg6:rdptr_g1p\"" {  } { { "db/dcfifo_utn1.tdf" "rdptr_g1p" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fub " "Found entity 1: a_graycounter_fub" {  } { { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_fub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fub FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|a_graycounter_fub:wrptr_g1p " "Elaborating entity \"a_graycounter_fub\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|a_graycounter_fub:wrptr_g1p\"" {  } { { "db/dcfifo_utn1.tdf" "wrptr_g1p" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8a61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8a61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8a61 " "Found entity 1: altsyncram_8a61" {  } { { "db/altsyncram_8a61.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_8a61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8a61 FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|altsyncram_8a61:fifo_ram " "Elaborating entity \"altsyncram_8a61\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|altsyncram_8a61:fifo_ram\"" {  } { { "db/dcfifo_utn1.tdf" "fifo_ram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_utn1.tdf" "rdfull_reg" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_utn1.tdf" "rs_brp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_utn1.tdf" "rs_dgwp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe14 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe14" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_utn1.tdf" "ws_dgrp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cmpr_5h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927977672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927977672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"FT601_top:inst\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_utn1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_utn1.tdf" "rdempty_eq_comp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_utn1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst FT601_top:inst\|fifo_inst:EP82_fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"FT601_top:inst\|fifo_inst:EP82_fifo\"" {  } { { "src/FT601/synth/FT601_top.vhd" "EP82_fifo" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601_top.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927977955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927977955 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927977955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0rn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0rn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0rn1 " "Found entity 1: dcfifo_0rn1" {  } { { "db/dcfifo_0rn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_0rn1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0rn1 FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated " "Elaborating entity \"dcfifo_0rn1\" for hierarchy \"FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v241 " "Found entity 1: altsyncram_v241" {  } { { "db/altsyncram_v241.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_v241.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v241 FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|altsyncram_v241:fifo_ram " "Elaborating entity \"altsyncram_v241\" for hierarchy \"FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|altsyncram_v241:fifo_ram\"" {  } { { "db/dcfifo_0rn1.tdf" "fifo_ram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_0rn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_2ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_0rn1.tdf" "rs_dgwp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_0rn1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe6" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_2ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_3ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_0rn1.tdf" "ws_dgrp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_0rn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe9 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0rn1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe9" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_3ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst FT601_top:inst\|fifo_inst:EP83_fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\"" {  } { { "src/FT601/synth/FT601_top.vhd" "EP83_fifo" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601_top.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 13 " "Parameter \"lpm_widthu_r\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927978674 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927978674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bvn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bvn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bvn1 " "Found entity 1: dcfifo_bvn1" {  } { { "db/dcfifo_bvn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bvn1 FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated " "Elaborating entity \"dcfifo_bvn1\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_usa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_usa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_usa " "Found entity 1: a_gray2bin_usa" {  } { { "db/a_gray2bin_usa.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_gray2bin_usa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_usa FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|a_gray2bin_usa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_usa\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|a_gray2bin_usa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bvn1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_sh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_bvn1.tdf" "rdptr_g1p" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pvb " "Found entity 1: a_graycounter_pvb" {  } { { "db/a_graycounter_pvb.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_pvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927978932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927978932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pvb FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|a_graycounter_pvb:wrptr_g1p " "Elaborating entity \"a_graycounter_pvb\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|a_graycounter_pvb:wrptr_g1p\"" {  } { { "db/dcfifo_bvn1.tdf" "wrptr_g1p" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927978940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vp01 " "Found entity 1: altsyncram_vp01" {  } { { "db/altsyncram_vp01.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_vp01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vp01 FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|altsyncram_vp01:fifo_ram " "Elaborating entity \"altsyncram_vp01\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|altsyncram_vp01:fifo_ram\"" {  } { { "db/dcfifo_bvn1.tdf" "fifo_ram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_bvn1.tdf" "rs_brp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|dffpipe_qe9:rs_bwp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|dffpipe_qe9:rs_bwp\"" {  } { { "db/dcfifo_bvn1.tdf" "rs_bwp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_bvn1.tdf" "rs_dgwp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe14 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe14\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe14" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_bvn1.tdf" "ws_dgrp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe17 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe17\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe17" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fi5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fi5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fi5 " "Found entity 1: cmpr_fi5" {  } { { "db/cmpr_fi5.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cmpr_fi5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fi5 FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|cmpr_fi5:rdempty_eq_comp " "Elaborating entity \"cmpr_fi5\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|cmpr_fi5:rdempty_eq_comp\"" {  } { { "db/dcfifo_bvn1.tdf" "rdempty_eq_comp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gi5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gi5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gi5 " "Found entity 1: cmpr_gi5" {  } { { "db/cmpr_gi5.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cmpr_gi5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gi5 FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|cmpr_gi5:rdfull_eq_comp " "Elaborating entity \"cmpr_gi5\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|cmpr_gi5:rdfull_eq_comp\"" {  } { { "db/dcfifo_bvn1.tdf" "rdfull_eq_comp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_red.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_red.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_red " "Found entity 1: cntr_red" {  } { { "db/cntr_red.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_red.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927979557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927979557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_red FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|cntr_red:cntr_b " "Elaborating entity \"cntr_red\" for hierarchy \"FT601_top:inst\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bvn1:auto_generated\|cntr_red:cntr_b\"" {  } { { "db/dcfifo_bvn1.tdf" "cntr_b" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_bvn1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FT601_arb FT601_top:inst\|FT601_arb:ftdi_arbiter " "Elaborating entity \"FT601_arb\" for hierarchy \"FT601_top:inst\|FT601_arb:ftdi_arbiter\"" {  } { { "src/FT601/synth/FT601_top.vhd" "ftdi_arbiter" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601_top.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FT601 FT601_top:inst\|FT601:ft_fsm " "Elaborating entity \"FT601\" for hierarchy \"FT601_top:inst\|FT601:ft_fsm\"" {  } { { "src/FT601/synth/FT601_top.vhd" "ft_fsm" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/FT601/synth/FT601_top.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limelight_top limelight_top:inst12 " "Elaborating entity \"limelight_top\" for hierarchy \"limelight_top:inst12\"" {  } { { "lms7_trx_top.bdf" "inst12" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_path_top limelight_top:inst12\|rx_path_top:rx_path_top_inst0 " "Elaborating entity \"rx_path_top\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\"" {  } { { "src/limelight_top/synth/limelight_top.vhd" "rx_path_top_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_pct_loss_clr_sync rx_path_top.vhd(84) " "Verilog HDL or VHDL warning at rx_path_top.vhd(84): object \"tx_pct_loss_clr_sync\" assigned a value but never read" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927979749 "|lms7_trx_top|limelight_top:inst12|rx_path_top:rx_path_top_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|bus_sync_reg:bus_sync_reg0 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|bus_sync_reg:bus_sync_reg0\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "bus_sync_reg0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|bus_sync_reg:bus_sync_reg2 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|bus_sync_reg:bus_sync_reg2\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "bus_sync_reg2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|bus_sync_reg:bus_sync_reg3 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|bus_sync_reg:bus_sync_reg3\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "bus_sync_reg3" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diq2fifo limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0 " "Elaborating entity \"diq2fifo\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "diq2fifo_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927979959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms7002_ddin limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin " "Elaborating entity \"lms7002_ddin\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "inst0_lms7002_ddin" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\"" {  } { { "src/altera_inst/lms7002_ddin.vhd" "ALTDDIO_IN_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lms7002_ddin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\"" {  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lms7002_ddin.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell ON " "Parameter \"implement_input_in_lcell\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks ON " "Parameter \"invert_input_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 13 " "Parameter \"width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980084 ""}  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lms7002_ddin.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927980084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_e4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_e4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_e4i " "Found entity 1: ddio_in_e4i" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927980137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927980137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_e4i limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated " "Elaborating entity \"ddio_in_e4i\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq " "Elaborating entity \"rxiq\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "inst1_rxiq" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_siso limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso " "Elaborating entity \"rxiq_siso\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "inst0_rxiq_siso" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_siso_sdr limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_sdr:rxiq_siso_sdr_inst0 " "Elaborating entity \"rxiq_siso_sdr\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_sdr:rxiq_siso_sdr_inst0\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "rxiq_siso_sdr_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_siso_ddr limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_ddr:rxiq_siso_ddr_inst1 " "Elaborating entity \"rxiq_siso_ddr\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_ddr:rxiq_siso_ddr_inst1\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "rxiq_siso_ddr_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_mimo limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo " "Elaborating entity \"rxiq_mimo\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "inst1_rxiq_mimo" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_mimo_ddr limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\|rxiq_mimo_ddr:rxiq_mimo_ddr_inst0 " "Elaborating entity \"rxiq_mimo_ddr\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\|rxiq_mimo_ddr:rxiq_mimo_ddr_inst0\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" "rxiq_mimo_ddr_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_pulse_ddr limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\|rxiq_pulse_ddr:rxiq_pulse_ddr_inst1 " "Elaborating entity \"rxiq_pulse_ddr\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\|rxiq_pulse_ddr:rxiq_pulse_ddr_inst1\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" "rxiq_pulse_ddr_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_data_dd limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|test_data_dd:int2_test_data_dd " "Elaborating entity \"test_data_dd\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|test_data_dd:int2_test_data_dd\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "int2_test_data_dd" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980381 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_h test_data_dd.vhd(57) " "VHDL Process Statement warning at test_data_dd.vhd(57): inferring latch(es) for signal or variable \"cnt_h\", which holds its previous value in one or more paths through the process" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1536927980381 "|lms7_trx_top|limelight_top:inst12|rx_path_top:rx_path_top_inst0|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_l test_data_dd.vhd(57) " "VHDL Process Statement warning at test_data_dd.vhd(57): inferring latch(es) for signal or variable \"cnt_l\", which holds its previous value in one or more paths through the process" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1536927980381 "|lms7_trx_top|limelight_top:inst12|rx_path_top:rx_path_top_inst0|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_l\[0\] test_data_dd.vhd(57) " "Inferred latch for \"cnt_l\[0\]\" at test_data_dd.vhd(57)" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927980382 "|lms7_trx_top|limelight_top:inst12|rx_path_top:rx_path_top_inst0|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_h\[0\] test_data_dd.vhd(57) " "Inferred latch for \"cnt_h\[0\]\" at test_data_dd.vhd(57)" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927980382 "|lms7_trx_top|limelight_top:inst12|rx_path_top:rx_path_top_inst0|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smpl_cmp limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|smpl_cmp:inst3_smpl_cmp " "Elaborating entity \"smpl_cmp\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|smpl_cmp:inst3_smpl_cmp\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "inst3_smpl_cmp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1 " "Elaborating entity \"fifo_inst\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "smpl_fifo_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 48 " "Parameter \"lpm_width_r\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927980661 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927980661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3hn1 " "Found entity 1: dcfifo_3hn1" {  } { { "db/dcfifo_3hn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3hn1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927980709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927980709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3hn1 limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated " "Elaborating entity \"dcfifo_3hn1\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_gray2bin_tsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927980754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927980754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3hn1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3hn1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_th6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_th6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_th6 " "Found entity 1: a_graycounter_th6" {  } { { "db/a_graycounter_th6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_th6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927980861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927980861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_th6 limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_graycounter_th6:rdptr_g1p " "Elaborating entity \"a_graycounter_th6\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_graycounter_th6:rdptr_g1p\"" {  } { { "db/dcfifo_3hn1.tdf" "rdptr_g1p" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3hn1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_ovb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927980929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927980929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_3hn1.tdf" "wrptr_g1p" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3hn1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927980938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8d61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8d61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8d61 " "Found entity 1: altsyncram_8d61" {  } { { "db/altsyncram_8d61.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_8d61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927981004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927981004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8d61 limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|altsyncram_8d61:fifo_ram " "Elaborating entity \"altsyncram_8d61\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|altsyncram_8d61:fifo_ram\"" {  } { { "db/dcfifo_3hn1.tdf" "fifo_ram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3hn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927981072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927981072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3hn1.tdf" "rs_brp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3hn1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927981129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927981128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_3hn1.tdf" "rs_dgwp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3hn1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927981171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927981171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_ue9:dffpipe13 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_ue9:dffpipe13\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe13" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927981257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927981257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_3hn1.tdf" "ws_dgrp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3hn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927981299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927981299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_ve9:dffpipe16 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_ve9:dffpipe16\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe16" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ei5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ei5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ei5 " "Found entity 1: cmpr_ei5" {  } { { "db/cmpr_ei5.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cmpr_ei5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927981372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927981372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ei5 limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|cmpr_ei5:rdempty_eq_comp " "Elaborating entity \"cmpr_ei5\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|cmpr_ei5:rdempty_eq_comp\"" {  } { { "db/dcfifo_3hn1.tdf" "rdempty_eq_comp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3hn1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2packets_top limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2 " "Elaborating entity \"data2packets_top\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "data2packets_top_inst2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2packets_fsm limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2\|data2packets_fsm:data2packets_fsm_inst0 " "Elaborating entity \"data2packets_fsm\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2\|data2packets_fsm:data2packets_fsm_inst0\"" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "data2packets_fsm_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_pack limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1 " "Elaborating entity \"bit_pack\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\"" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "bit_pack_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981512 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inst1_data64_out bit_pack.vhd(43) " "VHDL Signal Declaration warning at bit_pack.vhd(43): used implicit default value for signal \"inst1_data64_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536927981512 "|lms7_trx_top|limelight_top:inst12|rx_path_top:rx_path_top_inst0|data2packets_top:data2packets_top_inst2|bit_pack:bit_pack_inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inst1_data_out_valid bit_pack.vhd(45) " "VHDL Signal Declaration warning at bit_pack.vhd(45): used implicit default value for signal \"inst1_data_out_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536927981512 "|lms7_trx_top|limelight_top:inst12|rx_path_top:rx_path_top_inst0|data2packets_top:data2packets_top_inst2|bit_pack:bit_pack_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_48_to_64 limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_48_to_64:inst0 " "Elaborating entity \"pack_48_to_64\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_48_to_64:inst0\"" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2packets limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2\|data2packets:data2packets_inst2 " "Elaborating entity \"data2packets\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|data2packets_top:data2packets_top_inst2\|data2packets:data2packets_inst2\"" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "data2packets_inst2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smpl_cnt limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3 " "Elaborating entity \"smpl_cnt\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "smpl_cnt_inst3" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_cnt_inst limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0 " "Elaborating entity \"lpm_cnt_inst\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\"" {  } { { "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" "lpm_cnt_inst_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "LPM_COUNTER_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lpm_cnt_inst.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lpm_cnt_inst.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927981670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927981670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927981670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927981670 ""}  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/lpm_cnt_inst.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927981670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5gk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5gk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5gk " "Found entity 1: cntr_5gk" {  } { { "db/cntr_5gk.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_5gk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927981735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927981735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5gk limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\|cntr_5gk:auto_generated " "Elaborating entity \"cntr_5gk\" for hierarchy \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\|cntr_5gk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path_top limelight_top:inst12\|tx_path_top:tx_path_top_inst1 " "Elaborating entity \"tx_path_top\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\"" {  } { { "src/limelight_top/synth/limelight_top.vhd" "tx_path_top_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo_rw limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst " "Elaborating entity \"sync_fifo_rw\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\"" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "sync_fifo_rw_inst" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\"" {  } { { "src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" "fifo" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927981996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927982222 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927982222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3dn1 " "Found entity 1: dcfifo_3dn1" {  } { { "db/dcfifo_3dn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3dn1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927982271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927982271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3dn1 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated " "Elaborating entity \"dcfifo_3dn1\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ia61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ia61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ia61 " "Found entity 1: altsyncram_ia61" {  } { { "db/altsyncram_ia61.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_ia61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927982417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927982417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ia61 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|altsyncram_ia61:fifo_ram " "Elaborating entity \"altsyncram_ia61\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|altsyncram_ia61:fifo_ram\"" {  } { { "db/dcfifo_3dn1.tdf" "fifo_ram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3dn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4ol " "Found entity 1: alt_synch_pipe_4ol" {  } { { "db/alt_synch_pipe_4ol.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_4ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927982516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927982516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4ol limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4ol\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\"" {  } { { "db/dcfifo_3dn1.tdf" "rs_dgwp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3dn1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_ld9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927982563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927982563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_ld9:dffpipe6 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_ld9:dffpipe6\"" {  } { { "db/alt_synch_pipe_4ol.tdf" "dffpipe6" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_4ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5ol " "Found entity 1: alt_synch_pipe_5ol" {  } { { "db/alt_synch_pipe_5ol.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_5ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927982649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927982649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5ol limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5ol\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\"" {  } { { "db/dcfifo_3dn1.tdf" "ws_dgrp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_3dn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_md9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927982692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927982692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_md9:dffpipe9 " "Elaborating entity \"dffpipe_md9\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3dn1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_md9:dffpipe9\"" {  } { { "db/alt_synch_pipe_5ol.tdf" "dffpipe9" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_5ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets2data_top limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0 " "Elaborating entity \"packets2data_top\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\"" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "packets2data_top_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets2data limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0 " "Elaborating entity \"packets2data\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "packets2data_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake_sync limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|handshake_sync:\\gen_handshake_sync_0:0:handake_sync_insx " "Elaborating entity \"handshake_sync\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|handshake_sync:\\gen_handshake_sync_0:0:handake_sync_insx\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "\\gen_handshake_sync_0:0:handake_sync_insx" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927982891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src_in_hold_sync_to_dest handshake_sync.vhd(44) " "Verilog HDL or VHDL warning at handshake_sync.vhd(44): object \"src_in_hold_sync_to_dest\" assigned a value but never read" {  } { { "src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927982891 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|packets2data:packets2data_inst0|handshake_sync:\gen_handshake_sync_0:0:handake_sync_insx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2d_wr_fsm limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_wr_fsm:p2d_wr_fsm_inst0 " "Elaborating entity \"p2d_wr_fsm\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_wr_fsm:p2d_wr_fsm_inst0\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "p2d_wr_fsm_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx " "Elaborating entity \"fifo_inst\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "\\gen_fifo:0:fifo_inst_isntx" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927983319 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927983319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_36o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_36o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_36o1 " "Found entity 1: dcfifo_36o1" {  } { { "db/dcfifo_36o1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_36o1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_36o1 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated " "Elaborating entity \"dcfifo_36o1\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ssa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ssa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ssa " "Found entity 1: a_gray2bin_ssa" {  } { { "db/a_gray2bin_ssa.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_gray2bin_ssa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ssa limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ssa\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_36o1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_36o1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rh6 " "Found entity 1: a_graycounter_rh6" {  } { { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_rh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rh6 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|a_graycounter_rh6:rdptr_g1p " "Elaborating entity \"a_graycounter_rh6\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|a_graycounter_rh6:rdptr_g1p\"" {  } { { "db/dcfifo_36o1.tdf" "rdptr_g1p" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_36o1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mvb " "Found entity 1: a_graycounter_mvb" {  } { { "db/a_graycounter_mvb.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_mvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mvb limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|a_graycounter_mvb:wrptr_g1p " "Elaborating entity \"a_graycounter_mvb\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|a_graycounter_mvb:wrptr_g1p\"" {  } { { "db/dcfifo_36o1.tdf" "wrptr_g1p" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_36o1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tv21 " "Found entity 1: altsyncram_tv21" {  } { { "db/altsyncram_tv21.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_tv21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tv21 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|altsyncram_tv21:fifo_ram " "Elaborating entity \"altsyncram_tv21\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|altsyncram_tv21:fifo_ram\"" {  } { { "db/dcfifo_36o1.tdf" "fifo_ram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_36o1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_36o1.tdf" "rs_brp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_36o1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_36o1.tdf" "rs_dgwp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_36o1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_36o1.tdf" "ws_dgrp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_36o1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927983978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927983978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_1f9:dffpipe16 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_1f9:dffpipe16\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe16" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927983991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_di5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_di5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_di5 " "Found entity 1: cmpr_di5" {  } { { "db/cmpr_di5.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cmpr_di5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927984052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927984052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_di5 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|cmpr_di5:rdempty_eq_comp " "Elaborating entity \"cmpr_di5\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_36o1:auto_generated\|cmpr_di5:rdempty_eq_comp\"" {  } { { "db/dcfifo_36o1.tdf" "rdempty_eq_comp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_36o1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927984061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2d_clr_fsm limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1 " "Elaborating entity \"p2d_clr_fsm\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "p2d_clr_fsm_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927985711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\"" {  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "\\gen_lpm_compare:0:LPM_COMPARE_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927985762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component " "Elaborated megafunction instantiation \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\"" {  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927985778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component " "Instantiated megafunction \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927985778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927985778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927985778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927985778 ""}  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927985778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_80i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_80i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_80i " "Found entity 1: cmpr_80i" {  } { { "db/cmpr_80i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cmpr_80i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927985833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927985833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_80i limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\|cmpr_80i:auto_generated " "Elaborating entity \"cmpr_80i\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\|cmpr_80i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927985841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2d_sync_fsm limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_sync_fsm:p2d_sync_fsm_inst2 " "Elaborating entity \"p2d_sync_fsm\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_sync_fsm:p2d_sync_fsm_inst2\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "p2d_sync_fsm_inst2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927985962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_cnt_max p2d_sync_fsm.vhd(75) " "Verilog HDL or VHDL warning at p2d_sync_fsm.vhd(75): object \"sync_cnt_max\" assigned a value but never read" {  } { { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927985963 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|packets2data:packets2data_inst0|p2d_sync_fsm:p2d_sync_fsm_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2d_rd_fsm limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_rd_fsm:p2d_rd_fsm_inst3 " "Elaborating entity \"p2d_rd_fsm\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_rd_fsm:p2d_rd_fsm_inst3\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "p2d_rd_fsm_inst3" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927985997 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pct_buff_sel p2d_rd_fsm.vhd(185) " "VHDL Process Statement warning at p2d_rd_fsm.vhd(185): signal \"pct_buff_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1536927985999 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|packets2data:packets2data_inst0|p2d_rd_fsm:p2d_rd_fsm_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_unpack_64 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1 " "Elaborating entity \"bit_unpack_64\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "bit_unpack_64_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986034 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inst1_data56_out bit_unpack_64.vhd(42) " "VHDL Signal Declaration warning at bit_unpack_64.vhd(42): used implicit default value for signal \"inst1_data56_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536927986035 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|bit_unpack_64:bit_unpack_64_inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inst1_data_out_valid bit_unpack_64.vhd(43) " "VHDL Signal Declaration warning at bit_unpack_64.vhd(43): used implicit default value for signal \"inst1_data_out_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536927986035 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|bit_unpack_64:bit_unpack_64_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpack_64_to_48 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_48:unpack_64_to_48_inst0 " "Elaborating entity \"unpack_64_to_48\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_48:unpack_64_to_48_inst0\"" {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "unpack_64_to_48_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpack_64_to_64 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_64:unpack_64_to_64_inst2 " "Elaborating entity \"unpack_64_to_64\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_64:unpack_64_to_64_inst2\"" {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "unpack_64_to_64_inst2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2 " "Elaborating entity \"fifo_inst\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "fifo_inst_isnt2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927986368 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927986368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_sfn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_sfn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_sfn1 " "Found entity 1: dcfifo_sfn1" {  } { { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927986418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927986418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_sfn1 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated " "Elaborating entity \"dcfifo_sfn1\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ig6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ig6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ig6 " "Found entity 1: a_graycounter_ig6" {  } { { "db/a_graycounter_ig6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_ig6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927986534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927986534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ig6 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|a_graycounter_ig6:rdptr_g1p " "Elaborating entity \"a_graycounter_ig6\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|a_graycounter_ig6:rdptr_g1p\"" {  } { { "db/dcfifo_sfn1.tdf" "rdptr_g1p" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a031 " "Found entity 1: altsyncram_a031" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927986623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927986623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a031 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram " "Elaborating entity \"altsyncram_a031\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\"" {  } { { "db/dcfifo_sfn1.tdf" "fifo_ram" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_6ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_6ol " "Found entity 1: alt_synch_pipe_6ol" {  } { { "db/alt_synch_pipe_6ol.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_6ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927986723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927986723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_6ol limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_6ol\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\"" {  } { { "db/dcfifo_sfn1.tdf" "rs_dgwp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_nd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927986768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927986768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\|dffpipe_nd9:dffpipe9 " "Elaborating entity \"dffpipe_nd9\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\|dffpipe_nd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_6ol.tdf" "dffpipe9" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_6ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7ol " "Found entity 1: alt_synch_pipe_7ol" {  } { { "db/alt_synch_pipe_7ol.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_7ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927986854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927986854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7ol limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_7ol\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\"" {  } { { "db/dcfifo_sfn1.tdf" "ws_dgrp" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_od9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_od9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_od9 " "Found entity 1: dffpipe_od9" {  } { { "db/dffpipe_od9.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dffpipe_od9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927986900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927986900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_od9 limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\|dffpipe_od9:dffpipe12 " "Elaborating entity \"dffpipe_od9\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\|dffpipe_od9:dffpipe12\"" {  } { { "db/alt_synch_pipe_7ol.tdf" "dffpipe12" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/alt_synch_pipe_7ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927986914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2diq limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|fifo2diq:diq2fifo_inst1 " "Elaborating entity \"fifo2diq\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|fifo2diq:diq2fifo_inst1\"" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "diq2fifo_inst1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txiq limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|fifo2diq:diq2fifo_inst1\|txiq:inst1_txiq " "Elaborating entity \"txiq\" for hierarchy \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|fifo2diq:diq2fifo_inst1\|txiq:inst1_txiq\"" {  } { { "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" "inst1_txiq" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpgacfg fpgacfg:inst25 " "Elaborating entity \"fpgacfg\" for hierarchy \"fpgacfg:inst25\"" {  } { { "lms7_trx_top.bdf" "inst25" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 424 -2736 -2456 1048 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_synchronizers rx_synchronizers:inst15 " "Elaborating entity \"rx_synchronizers\" for hierarchy \"rx_synchronizers:inst15\"" {  } { { "lms7_trx_top.bdf" "inst15" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 432 -928 -696 560 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer rx_synchronizers:inst15\|synchronizer:inst8 " "Elaborating entity \"synchronizer\" for hierarchy \"rx_synchronizers:inst15\|synchronizer:inst8\"" {  } { { "symbols/rx_synchronizers.bdf" "inst8" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/symbols/rx_synchronizers.bdf" { { 288 384 568 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miso_mux miso_mux:inst99 " "Elaborating entity \"miso_mux\" for hierarchy \"miso_mux:inst99\"" {  } { { "lms7_trx_top.bdf" "inst99" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 3104 -2616 -2432 3216 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tstcfg tstcfg:inst39 " "Elaborating entity \"tstcfg\" for hierarchy \"tstcfg:inst39\"" {  } { { "lms7_trx_top.bdf" "inst39" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 4264 -1848 -1528 4696 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_test clock_test:inst30 " "Elaborating entity \"clock_test\" for hierarchy \"clock_test:inst30\"" {  } { { "lms7_trx_top.bdf" "inst30" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 4376 -2592 -2312 4648 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_no_ref_test clock_test:inst30\|clk_no_ref_test:FX3_clk_test " "Elaborating entity \"clk_no_ref_test\" for hierarchy \"clock_test:inst30\|clk_no_ref_test:FX3_clk_test\"" {  } { { "src/self_test/clock_test.vhd" "FX3_clk_test" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clock_test.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_with_ref_test clock_test:inst30\|clk_with_ref_test:Si5351C_test " "Elaborating entity \"clk_with_ref_test\" for hierarchy \"clock_test:inst30\|clk_with_ref_test:Si5351C_test\"" {  } { { "src/self_test/clock_test.vhd" "Si5351C_test" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clock_test.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987424 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_pass_fail clk_with_ref_test.vhd(36) " "VHDL Signal Declaration warning at clk_with_ref_test.vhd(36): used implicit default value for signal \"test_pass_fail\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/self_test/clk_with_ref_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clk_with_ref_test.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536927987425 "|lms7_trx_top|clock_test:inst30|clk_with_ref_test:Si5351C_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singl_clk_with_ref_test clock_test:inst30\|singl_clk_with_ref_test:LML_CLK_test " "Elaborating entity \"singl_clk_with_ref_test\" for hierarchy \"clock_test:inst30\|singl_clk_with_ref_test:LML_CLK_test\"" {  } { { "src/self_test/clock_test.vhd" "LML_CLK_test" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clock_test.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987447 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_pass_fail singl_clk_with_ref_test.vhd(25) " "VHDL Signal Declaration warning at singl_clk_with_ref_test.vhd(25): used implicit default value for signal \"test_pass_fail\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/self_test/singl_clk_with_ref_test.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/singl_clk_with_ref_test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536927987447 "|lms7_trx_top|clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transition_count clock_test:inst30\|transition_count:ADF_muxout_test " "Elaborating entity \"transition_count\" for hierarchy \"clock_test:inst30\|transition_count:ADF_muxout_test\"" {  } { { "src/self_test/clock_test.vhd" "ADF_muxout_test" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/clock_test.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periphcfg periphcfg:inst3 " "Elaborating entity \"periphcfg\" for hierarchy \"periphcfg:inst3\"" {  } { { "lms7_trx_top.bdf" "inst3" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1136 -2736 -2352 1344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_ctrl_top gpio_ctrl_top:inst19 " "Elaborating entity \"gpio_ctrl_top\" for hierarchy \"gpio_ctrl_top:inst19\"" {  } { { "lms7_trx_top.bdf" "inst19" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -536 -2000 -1712 -392 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_ctrl gpio_ctrl_top:inst19\|gpio_ctrl:\\gpio_ctrl_gen:0:gpio_ctrl_bitx " "Elaborating entity \"gpio_ctrl\" for hierarchy \"gpio_ctrl_top:inst19\|gpio_ctrl:\\gpio_ctrl_gen:0:gpio_ctrl_bitx\"" {  } { { "src/general/gpio_ctrl_top.vhd" "\\gpio_ctrl_gen:0:gpio_ctrl_bitx" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/gpio_ctrl_top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_ctrl_top gpio_ctrl_top:inst26 " "Elaborating entity \"gpio_ctrl_top\" for hierarchy \"gpio_ctrl_top:inst26\"" {  } { { "lms7_trx_top.bdf" "inst26" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -288 -2000 -1712 -144 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alive alive:inst14 " "Elaborating entity \"alive\" for hierarchy \"alive:inst14\"" {  } { { "lms7_trx_top.bdf" "inst14" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -792 -2248 -2112 -712 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddrox13 ddrox13:inst17 " "Elaborating entity \"ddrox13\" for hierarchy \"ddrox13:inst17\"" {  } { { "lms7_trx_top.bdf" "inst17" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 2344 -72 120 2456 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite ddrox13:inst17\|altera_gpio_lite:ddrox13_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"ddrox13:inst17\|altera_gpio_lite:ddrox13_inst\"" {  } { { "ip/ddrox13/ddrox13.vhd" "ddrox13_inst" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox13/ddrox13.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit ddrox13:inst17\|altera_gpio_lite:ddrox13_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"ddrox13:inst17\|altera_gpio_lite:ddrox13_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ip/ddrox13/ddrox13/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox13/ddrox13/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "ip/ddrox13/ddrox13/altera_gpio_lite.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox13/ddrox13/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927987682 "|lms7_trx_top|ddrox13:inst17|altera_gpio_lite:ddrox13_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "ip/ddrox13/ddrox13/altera_gpio_lite.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/ddrox13/ddrox13/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536927987682 "|lms7_trx_top|ddrox13:inst17|altera_gpio_lite:ddrox13_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txiqmux txiqmux:inst8 " "Elaborating entity \"txiqmux\" for hierarchy \"txiqmux:inst8\"" {  } { { "lms7_trx_top.bdf" "inst8" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1896 80 352 2136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txiq_tst_ptrn txiqmux:inst8\|txiq_tst_ptrn:tst_ptrn_inst0 " "Elaborating entity \"txiq_tst_ptrn\" for hierarchy \"txiqmux:inst8\|txiq_tst_ptrn:tst_ptrn_inst0\"" {  } { { "src/txiqmux/synth/txiqmux.vhd" "tst_ptrn_inst0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/txiqmux/synth/txiqmux.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_synch txiqmux:inst8\|txiq_tst_ptrn:tst_ptrn_inst0\|bus_synch:bus_sync_reg0 " "Elaborating entity \"bus_synch\" for hierarchy \"txiqmux:inst8\|txiq_tst_ptrn:tst_ptrn_inst0\|bus_synch:bus_sync_reg0\"" {  } { { "src/txiqmux/synth/txiq_tst_ptrn.vhd" "bus_sync_reg0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/txiqmux/synth/txiq_tst_ptrn.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst11 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst11\"" {  } { { "lms7_trx_top.bdf" "inst11" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -520 -2624 -2512 -432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst11 " "Elaborated megafunction instantiation \"BUSMUX:inst11\"" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -520 -2624 -2512 -432 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst11 " "Instantiated megafunction \"BUSMUX:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536927987895 ""}  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -520 -2624 -2512 -432 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536927987895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst11\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst11\|lpm_mux:\$00000 BUSMUX:inst11 " "Elaborated megafunction instantiation \"BUSMUX:inst11\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst11\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -520 -2624 -2512 -432 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927987976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t5c " "Found entity 1: mux_t5c" {  } { { "db/mux_t5c.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/mux_t5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927988032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927988032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t5c BUSMUX:inst11\|lpm_mux:\$00000\|mux_t5c:auto_generated " "Elaborating entity \"mux_t5c\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\|mux_t5c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536927988042 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1536927990161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.09.14.13:26:32 Progress: Loading sld1706d892/alt_sld_fab_wrapper_hw.tcl " "2018.09.14.13:26:32 Progress: Loading sld1706d892/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927992961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927994637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927994729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927996528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927996647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927996765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927996897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927996902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927996903 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1536927997583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1706d892/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1706d892/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1706d892/alt_sld_fab.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ip/sld1706d892/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927997800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927997800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927997877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927997877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927997895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927997895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927997961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927997961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927998036 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927998036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927998036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ip/sld1706d892/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536927998103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536927998103 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[0\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 41 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[1\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 75 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[2\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 109 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[3\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 143 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[16\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 585 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[17\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 619 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[18\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 653 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[19\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 687 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[32\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 1129 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[33\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 1163 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[34\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 1197 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[35\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 1231 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[48\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 1673 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[49\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 1707 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[50\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 1741 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[51\] " "Synthesized away node \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_sfn1:auto_generated\|altsyncram_a031:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_a031.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_a031.tdf" 1775 2 0 } } { "db/dcfifo_sfn1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/dcfifo_sfn1.tdf" 71 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 161 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 210 0 0 } } { "src/limelight_top/synth/limelight_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/limelight_top/synth/limelight_top.vhd" 182 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 832 40 448 1392 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536927999874 "|lms7_trx_top|limelight_top:inst12|tx_path_top:tx_path_top_inst1|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_sfn1:auto_generated|altsyncram_a031:fifo_ram|ram_block8a51"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1536927999874 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1536927999874 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pll_top:inst7\|c1_mux " "Found clock multiplexer pll_top:inst7\|c1_mux" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 177 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1536928000338 "|lms7_trx_top|pll_top:inst7|c1_mux"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "nios_cpu:inst10\|fpga_spi_SCLK " "Found clock multiplexer nios_cpu:inst10\|fpga_spi_SCLK" {  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/nios_cpu/nios_cpu.vhd" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1536928000338 "|lms7_trx_top|nios_cpu:inst10|fpga_spi_SCLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pll_top:inst7\|c3_mux " "Found clock multiplexer pll_top:inst7\|c3_mux" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 178 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1536928000338 "|lms7_trx_top|pll_top:inst7|c3_mux"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pll_top:inst7\|c2_mux " "Found clock multiplexer pll_top:inst7\|c2_mux" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 178 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1536928000338 "|lms7_trx_top|pll_top:inst7|c2_mux"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pll_top:inst7\|c0_mux " "Found clock multiplexer pll_top:inst7\|c0_mux" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 177 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1536928000338 "|lms7_trx_top|pll_top:inst7|c0_mux"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1536928000338 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "miso_mux:inst99\|out_miso " "Converted tri-state buffer \"miso_mux:inst99\|out_miso\" feeding internal logic into a wire" {  } { { "src/spi/miso_mux.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/miso_mux.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1536928000806 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1536928000806 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|delay_chain_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|delay_chain_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536928007651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536928007651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536928007651 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928007651 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|bus_sync_reg:bus_sync_reg0\|sync_reg0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|bus_sync_reg:bus_sync_reg0\|sync_reg0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536928007651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536928007651 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 65 " "Parameter WIDTH set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536928007651 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928007651 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1536928007651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|altshift_taps:delay_chain_rtl_0 " "Elaborated megafunction instantiation \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|altshift_taps:delay_chain_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536928007852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|altshift_taps:delay_chain_rtl_0 " "Instantiated megafunction \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|altshift_taps:delay_chain_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536928007852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536928007852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536928007852 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536928007852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_avl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_avl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_avl " "Found entity 1: shift_taps_avl" {  } { { "db/shift_taps_avl.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/shift_taps_avl.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536928007908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928007908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uca1 " "Found entity 1: altsyncram_uca1" {  } { { "db/altsyncram_uca1.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_uca1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536928007982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928007982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3f " "Found entity 1: cntr_t3f" {  } { { "db/cntr_t3f.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_t3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536928008064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928008064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kjg " "Found entity 1: cntr_kjg" {  } { { "db/cntr_kjg.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_kjg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536928008134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928008134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|bus_sync_reg:bus_sync_reg0\|altshift_taps:sync_reg0_rtl_0 " "Elaborated megafunction instantiation \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|bus_sync_reg:bus_sync_reg0\|altshift_taps:sync_reg0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536928008239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|bus_sync_reg:bus_sync_reg0\|altshift_taps:sync_reg0_rtl_0 " "Instantiated megafunction \"limelight_top:inst12\|tx_path_top:tx_path_top_inst1\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|bus_sync_reg:bus_sync_reg0\|altshift_taps:sync_reg0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536928008239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536928008239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 65 " "Parameter \"WIDTH\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536928008239 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536928008239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7hl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7hl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7hl " "Found entity 1: shift_taps_7hl" {  } { { "db/shift_taps_7hl.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/shift_taps_7hl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536928008295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928008295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_so71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_so71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_so71 " "Found entity 1: altsyncram_so71" {  } { { "db/altsyncram_so71.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/altsyncram_so71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536928008370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928008370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q3f " "Found entity 1: cntr_q3f" {  } { { "db/cntr_q3f.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/cntr_q3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536928008452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928008452 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1536928009322 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/spi/fpgacfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/fpgacfg.vhd" 136 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 243 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 131 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 242 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 307 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" 59 -1 0 } } { "src/spi/fpgacfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/fpgacfg.vhd" 256 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 242 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 131 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 3054 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4082 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 253 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 252 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 252 -1 0 } } { "lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 85 -1 0 } } { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "src/general/alive.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/general/alive.vhd" 32 -1 0 } } { "src/spi/periphcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/periphcfg.vhd" 162 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 3689 -1 0 } } { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_fsm.vhd" 70 -1 0 } } { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_fsm.vhd" 160 -1 0 } } { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps_fsm.vhd" 71 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2252 -1 0 } } { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/dyn_ps/synth/pll_ps.vhd" 210 -1 0 } } { "src/txiqmux/synth/txiq_tst_ptrn.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/txiqmux/synth/txiq_tst_ptrn.vhd" 39 -1 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_jg6.tdf" 32 2 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 43 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 42 -1 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_fub.tdf" 32 2 0 } } { "db/a_graycounter_pvb.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_pvb.tdf" 32 2 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_jg6.tdf" 44 2 0 } } { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 423 -1 0 } } { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/pllcfg.vhd" 319 -1 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_fub.tdf" 44 2 0 } } { "lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "src/self_test/tstcfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/self_test/tstcfg.vhd" 198 -1 0 } } { "db/a_graycounter_pvb.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_pvb.tdf" 47 2 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_sh6.tdf" 37 2 0 } } { "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" 101 -1 0 } } { "db/a_graycounter_mvb.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_mvb.tdf" 37 2 0 } } { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_rh6.tdf" 32 2 0 } } { "db/shift_taps_avl.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/shift_taps_avl.tdf" 38 2 0 } } { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_rh6.tdf" 45 2 0 } } { "db/a_graycounter_ig6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_ig6.tdf" 37 2 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 86 -1 0 } } { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 190 -1 0 } } { "src/tx_path_top/packets2data/synth/packets2data.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 192 -1 0 } } { "db/a_graycounter_th6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_th6.tdf" 32 2 0 } } { "src/tx_path_top/packets2data/synth/packets2data.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/packets2data.vhd" 183 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_ovb.tdf" 32 2 0 } } { "db/a_graycounter_th6.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_th6.tdf" 46 2 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/a_graycounter_ovb.tdf" 46 2 0 } } { "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" 323 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1536928009655 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1536928009656 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_QSPI_IO2 VCC " "Pin \"FPGA_QSPI_IO2\" is stuck at VCC" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 3320 -1704 -1501 3336 "FPGA_QSPI_IO2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536928013271 "|lms7_trx_top|FPGA_QSPI_IO2"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_QSPI_IO3 VCC " "Pin \"FPGA_QSPI_IO3\" is stuck at VCC" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 3336 -1704 -1501 3352 "FPGA_QSPI_IO3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536928013271 "|lms7_trx_top|FPGA_QSPI_IO3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1536928013271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536928014000 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "600 " "600 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536928022879 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout " "Logic cell \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout\"" {  } { { "db/pll_altpll.v" "le_comb8" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout " "Logic cell \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout\"" {  } { { "db/pll_altpll.v" "le_comb9" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout " "Logic cell \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout\"" {  } { { "db/pll_altpll.v" "le_comb10" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[0\] " "Logic cell \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[0\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb8" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1418 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[1\] " "Logic cell \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[1\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb9" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1430 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[2\] " "Logic cell \"pll_top:inst7\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[2\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb10" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1406 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|ru_captnupdt " "Logic cell \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|ru_captnupdt\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "ru_captnupdt" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 359 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|ru_regin " "Logic cell \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|ru_regin\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "ru_regin" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 293 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_0 " "Logic cell \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_0\"" {  } { { "db/pll_altpll.v" "remap_decoy_le3a_0" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 568 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_1 " "Logic cell \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_1\"" {  } { { "db/pll_altpll.v" "remap_decoy_le3a_1" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 572 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_2 " "Logic cell \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_2\"" {  } { { "db/pll_altpll.v" "remap_decoy_le3a_2" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 576 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c1_dly_instx_gen:7:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c1_dly_instx_gen:7:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c0_dly_instx_gen:0:first:lcell0 " "Logic cell \"pll_top:inst7\|\\c0_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c2_dly_instx_gen:0:first:lcell0 " "Logic cell \"pll_top:inst7\|\\c2_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c1_dly_instx_gen:6:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c1_dly_instx_gen:6:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c1_dly_instx_gen:5:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c1_dly_instx_gen:5:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c3_dly_instx_gen:7:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c3_dly_instx_gen:7:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c1_dly_instx_gen:4:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c1_dly_instx_gen:4:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c3_dly_instx_gen:6:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c3_dly_instx_gen:6:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c1_dly_instx_gen:3:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c1_dly_instx_gen:3:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c3_dly_instx_gen:5:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c3_dly_instx_gen:5:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c1_dly_instx_gen:2:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c1_dly_instx_gen:2:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c3_dly_instx_gen:4:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c3_dly_instx_gen:4:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c1_dly_instx_gen:1:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c1_dly_instx_gen:1:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c3_dly_instx_gen:3:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c3_dly_instx_gen:3:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c1_dly_instx_gen:0:first:lcell0 " "Logic cell \"pll_top:inst7\|\\c1_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c3_dly_instx_gen:2:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c3_dly_instx_gen:2:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c3_dly_instx_gen:1:rest:lcellx " "Logic cell \"pll_top:inst7\|\\c3_dly_instx_gen:1:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst7\|\\c3_dly_instx_gen:0:first:lcell0 " "Logic cell \"pll_top:inst7\|\\c3_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928022932 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1536928022932 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928023215 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1536928024493 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 16 clocks " "Found 16 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 DUAL_BOOT_CLK " "  25.000 DUAL_BOOT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK " " 100.000 FPGA_SPI_SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK_out " " 100.000 FPGA_SPI_SCLK_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       FT_CLK " "  10.000       FT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  FT_CLK_VIRT " "  10.000  FT_CLK_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      LMK_CLK " "  25.000      LMK_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_FCLK1 " "   8.000    LMS_FCLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_FCLK2 " "   8.000    LMS_FCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_MCLK1 " "   8.000    LMS_MCLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_MCLK2 " "   8.000    LMS_MCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 LMS_MCLK2_VIRT " "   8.000 LMS_MCLK2_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ONCHIP_FLASH_CLK " " 100.000 ONCHIP_FLASH_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        RX_C2 " "   8.000        RX_C2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        RX_C3 " "   8.000        RX_C3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        TX_C0 " "   8.000        TX_C0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        TX_C1 " "   8.000        TX_C1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928024493 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928024493 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928025010 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1536928028042 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928028050 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 237 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 237 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1536928029084 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928029100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/output_files/LimeSDR-Mini_lms7_trx.map.smsg " "Generated suppressed messages file C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/output_files/LimeSDR-Mini_lms7_trx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928030295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 6 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1536928035385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536928035385 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LMS_MCLK1 " "No output dependent on input pin \"LMS_MCLK1\"" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -720 -200 -24 -704 "LMS_MCLK1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536928036521 "|lms7_trx_top|LMS_MCLK1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1536928036521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15450 " "Implemented 15450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1536928036522 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1536928036522 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1536928036522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14663 " "Implemented 14663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1536928036522 ""} { "Info" "ICUT_CUT_TM_RAMS" "642 " "Implemented 642 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1536928036522 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1536928036522 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1536928036522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1536928036522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5181 " "Peak virtual memory: 5181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536928036683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 14 13:27:16 2018 " "Processing ended: Fri Sep 14 13:27:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536928036683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536928036683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536928036683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536928036683 ""}
