INFO: [VRFC 10-2263] Analyzing Verilog file "W:/UMN/TA/EE4301-SS23/lab2/lab2.sim/sim_1/impl/timing/xsim/add8_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/UMN/TA/EE4301-SS23/lab2/lab2.srcs/sim_1/new/add8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8_tb
