{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733111809916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733111809916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 19:56:49 2024 " "Processing started: Sun Dec  1 19:56:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733111809916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111809916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111809916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733111810145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733111810145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.sv 1 1 " "Using design file main.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733111817020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733111817020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733111817020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fastcounter.sv 1 1 " "Using design file fastcounter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fastcounter " "Found entity 1: fastcounter" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733111817028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733111817028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastcounter fastcounter:fsq " "Elaborating entity \"fastcounter\" for hierarchy \"fastcounter:fsq\"" {  } { { "main.sv" "fsq" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/main.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fastcounter.sv(8) " "Verilog HDL assignment warning at fastcounter.sv(8): truncated value with size 32 to match size of target (7)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817028 "|main|fastcounter:fsq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastcounter fastcounter:fsd " "Elaborating entity \"fastcounter\" for hierarchy \"fastcounter:fsd\"" {  } { { "main.sv" "fsd" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/main.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fastcounter.sv(8) " "Verilog HDL assignment warning at fastcounter.sv(8): truncated value with size 32 to match size of target (7)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817029 "|main|fastcounter:fsd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tics fastcounter.sv(6) " "Verilog HDL Always Construct warning at fastcounter.sv(6): inferring latch(es) for variable \"tics\", which holds its previous value in one or more paths through the always construct" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733111817029 "|main|fastcounter:fsd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[0\] fastcounter.sv(6) " "Inferred latch for \"tics\[0\]\" at fastcounter.sv(6)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817029 "|main|fastcounter:fsd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastcounter fastcounter:fsn " "Elaborating entity \"fastcounter\" for hierarchy \"fastcounter:fsn\"" {  } { { "main.sv" "fsn" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/main.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fastcounter.sv(8) " "Verilog HDL assignment warning at fastcounter.sv(8): truncated value with size 32 to match size of target (7)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817030 "|main|fastcounter:fsn"}
{ "Warning" "WSGN_SEARCH_FILE" "buy.sv 1 1 " "Using design file buy.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buy " "Found entity 1: buy" {  } { { "buy.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733111817036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733111817036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buy buy:b " "Elaborating entity \"buy\" for hierarchy \"buy:b\"" {  } { { "main.sv" "b" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/main.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buy.sv(22) " "Verilog HDL assignment warning at buy.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "buy.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817037 "|main|buy:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buy.sv(25) " "Verilog HDL assignment warning at buy.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "buy.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817037 "|main|buy:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buy.sv(28) " "Verilog HDL assignment warning at buy.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "buy.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817037 "|main|buy:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buy.sv(31) " "Verilog HDL assignment warning at buy.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "buy.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817037 "|main|buy:b"}
{ "Warning" "WSGN_SEARCH_FILE" "canbuy.sv 1 1 " "Using design file canbuy.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 canbuy " "Found entity 1: canbuy" {  } { { "canbuy.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/canbuy.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733111817043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733111817043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canbuy buy:b\|canbuy:cb0 " "Elaborating entity \"canbuy\" for hierarchy \"buy:b\|canbuy:cb0\"" {  } { { "buy.sv" "cb0" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canbuy buy:b\|canbuy:cb1 " "Elaborating entity \"canbuy\" for hierarchy \"buy:b\|canbuy:cb1\"" {  } { { "buy.sv" "cb1" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canbuy buy:b\|canbuy:cb2 " "Elaborating entity \"canbuy\" for hierarchy \"buy:b\|canbuy:cb2\"" {  } { { "buy.sv" "cb2" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canbuy buy:b\|canbuy:cb3 " "Elaborating entity \"canbuy\" for hierarchy \"buy:b\|canbuy:cb3\"" {  } { { "buy.sv" "cb3" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastcounter buy:b\|fastcounter:fsc0 " "Elaborating entity \"fastcounter\" for hierarchy \"buy:b\|fastcounter:fsc0\"" {  } { { "buy.sv" "fsc0" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fastcounter.sv(8) " "Verilog HDL assignment warning at fastcounter.sv(8): truncated value with size 32 to match size of target (7)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817046 "|main|buy:b|fastcounter:fsc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastcounter buy:b\|fastcounter:fsc1 " "Elaborating entity \"fastcounter\" for hierarchy \"buy:b\|fastcounter:fsc1\"" {  } { { "buy.sv" "fsc1" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fastcounter.sv(8) " "Verilog HDL assignment warning at fastcounter.sv(8): truncated value with size 32 to match size of target (7)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817046 "|main|buy:b|fastcounter:fsc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tics fastcounter.sv(6) " "Verilog HDL Always Construct warning at fastcounter.sv(6): inferring latch(es) for variable \"tics\", which holds its previous value in one or more paths through the always construct" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733111817046 "|main|buy:b|fastcounter:fsc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[0\] fastcounter.sv(6) " "Inferred latch for \"tics\[0\]\" at fastcounter.sv(6)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817046 "|main|buy:b|fastcounter:fsc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastcounter buy:b\|fastcounter:fsc2 " "Elaborating entity \"fastcounter\" for hierarchy \"buy:b\|fastcounter:fsc2\"" {  } { { "buy.sv" "fsc2" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fastcounter.sv(8) " "Verilog HDL assignment warning at fastcounter.sv(8): truncated value with size 32 to match size of target (7)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817047 "|main|buy:b|fastcounter:fsc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastcounter buy:b\|fastcounter:fsc3 " "Elaborating entity \"fastcounter\" for hierarchy \"buy:b\|fastcounter:fsc3\"" {  } { { "buy.sv" "fsc3" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/buy.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fastcounter.sv(8) " "Verilog HDL assignment warning at fastcounter.sv(8): truncated value with size 32 to match size of target (7)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817048 "|main|buy:b|fastcounter:fsc3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tics fastcounter.sv(6) " "Verilog HDL Always Construct warning at fastcounter.sv(6): inferring latch(es) for variable \"tics\", which holds its previous value in one or more paths through the always construct" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733111817048 "|main|buy:b|fastcounter:fsc3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[0\] fastcounter.sv(6) " "Inferred latch for \"tics\[0\]\" at fastcounter.sv(6)" {  } { { "fastcounter.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/fastcounter.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817048 "|main|buy:b|fastcounter:fsc3"}
{ "Warning" "WSGN_SEARCH_FILE" "sum4.sv 1 1 " "Using design file sum4.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "sum4.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/sum4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733111817054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733111817054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 sum4:sum " "Elaborating entity \"sum4\" for hierarchy \"sum4:sum\"" {  } { { "main.sv" "sum" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/main.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ticdown.sv 1 1 " "Using design file ticdown.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ticdown " "Found entity 1: ticdown" {  } { { "ticdown.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/ticdown.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733111817061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733111817061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ticdown ticdown:td " "Elaborating entity \"ticdown\" for hierarchy \"ticdown:td\"" {  } { { "main.sv" "td" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/main.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ff.sv 1 1 " "Using design file ff.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "ff.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/ff.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733111817068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733111817068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff ticdown:td\|ff:frp " "Elaborating entity \"ff\" for hierarchy \"ticdown:td\|ff:frp\"" {  } { { "ticdown.sv" "frp" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/ticdown.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "coinparser.sv 1 1 " "Using design file coinparser.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 coinparser " "Found entity 1: coinparser" {  } { { "coinparser.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/coinparser.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733111817075 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733111817075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coinparser coinparser:cp " "Elaborating entity \"coinparser\" for hierarchy \"coinparser:cp\"" {  } { { "main.sv" "cp" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/main.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div.sv 1 1 " "Using design file div.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733111817082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733111817082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div coinparser:cp\|div:dq " "Elaborating entity \"div\" for hierarchy \"coinparser:cp\|div:dq\"" {  } { { "coinparser.sv" "dq" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/coinparser.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817082 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "div.sv(11) " "Verilog HDL Conditional Statement error at div.sv(11): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 11 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733111817083 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numprev div.sv(10) " "Verilog HDL Always Construct warning at div.sv(10): inferring latch(es) for variable \"numprev\", which holds its previous value in one or more paths through the always construct" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733111817083 "|main|coinparser:cp|div:dq"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "div.sv(14) " "Verilog HDL Conditional Statement error at div.sv(14): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 14 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733111817083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 div.sv(16) " "Verilog HDL assignment warning at div.sv(16): truncated value with size 32 to match size of target (7)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817083 "|main|coinparser:cp|div:dq"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tics div.sv(13) " "Verilog HDL Always Construct warning at div.sv(13): inferring latch(es) for variable \"tics\", which holds its previous value in one or more paths through the always construct" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733111817083 "|main|coinparser:cp|div:dq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 div.sv(19) " "Verilog HDL assignment warning at div.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733111817083 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[0\] div.sv(13) " "Inferred latch for \"tics\[0\]\" at div.sv(13)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817083 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[1\] div.sv(13) " "Inferred latch for \"tics\[1\]\" at div.sv(13)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817083 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[2\] div.sv(13) " "Inferred latch for \"tics\[2\]\" at div.sv(13)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817083 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[3\] div.sv(13) " "Inferred latch for \"tics\[3\]\" at div.sv(13)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[4\] div.sv(13) " "Inferred latch for \"tics\[4\]\" at div.sv(13)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[5\] div.sv(13) " "Inferred latch for \"tics\[5\]\" at div.sv(13)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tics\[6\] div.sv(13) " "Inferred latch for \"tics\[6\]\" at div.sv(13)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numprev\[0\] div.sv(10) " "Inferred latch for \"numprev\[0\]\" at div.sv(10)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numprev\[1\] div.sv(10) " "Inferred latch for \"numprev\[1\]\" at div.sv(10)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numprev\[2\] div.sv(10) " "Inferred latch for \"numprev\[2\]\" at div.sv(10)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numprev\[3\] div.sv(10) " "Inferred latch for \"numprev\[3\]\" at div.sv(10)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numprev\[4\] div.sv(10) " "Inferred latch for \"numprev\[4\]\" at div.sv(10)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numprev\[5\] div.sv(10) " "Inferred latch for \"numprev\[5\]\" at div.sv(10)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numprev\[6\] div.sv(10) " "Inferred latch for \"numprev\[6\]\" at div.sv(10)" {  } { { "div.sv" "" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/div.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 "|main|coinparser:cp|div:dq"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "coinparser:cp\|div:dq " "Can't elaborate user hierarchy \"coinparser:cp\|div:dq\"" {  } { { "coinparser.sv" "dq" { Text "C:/Users/Noah/Downloads/ECE271/project2/DesignProject2/svfiles/coinparser.sv" 13 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733111817084 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733111817139 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  1 19:56:57 2024 " "Processing ended: Sun Dec  1 19:56:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733111817139 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733111817139 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733111817139 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733111817139 ""}
