/*
 * SVS instruction and register tracing.
 *
 * Copyright (c) 2022 Leonid Broukhis, Serge Vakulenko
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */
#include "svs_defs.h"

static CORE cpu_state[NUM_CORES];           /* previous state for comparison */

void svs_trace_opcode(CORE *cpu, int paddr)
{
    // Print instruction.
    fprintf(sim_log, "cpu%d %05o %07o %c: ",
        cpu->index, cpu->PC, paddr,
        (cpu->RUU & RUU_RIGHT_INSTR) ? 'R' : 'L');
    svs_fprint_insn(sim_log, cpu->RK);
    fprintf(sim_log, " ");
    svs_fprint_cmd(sim_log, cpu->RK);
    fprintf(sim_log, "\n");
}

/*
 * Print 32-bit value as octal.
 */
static void fprint_32bits(FILE *of, t_value value)
{
    fprintf(of, "%03o %04o %04o",
        (int) (value >> 24) & 0377,
        (int) (value >> 12) & 07777,
        (int) value & 07777);
}

/*
 * Печать регистров процессора, изменившихся с прошлого вызова.
 */
void svs_trace_registers(CORE *cpu)
{
    CORE *prev = &cpu_state[cpu->index];
    int i;

    if (cpu->ACC != prev->ACC) {
        fprintf(sim_log, "cpu%d       Write ACC = ", cpu->index);
        fprint_sym(sim_log, 0, &cpu->ACC, 0, 0);
        fprintf(sim_log, "\n");
    }
    if (cpu->RMR != prev->RMR) {
        fprintf(sim_log, "cpu%d       Write RMR = ", cpu->index);
        fprint_sym(sim_log, 0, &cpu->RMR, 0, 0);
        fprintf(sim_log, "\n");
    }
    for (i = 0; i < NREGS; i++) {
        if (cpu->M[i] != prev->M[i])
            fprintf(sim_log, "cpu%d       Write M%o = %05o\n",
                cpu->index, i, cpu->M[i]);
    }
    if (cpu->RAU != prev->RAU)
        fprintf(sim_log, "cpu%d       Write RAU = %02o\n",
            cpu->index, cpu->RAU);
    if ((cpu->RUU & ~RUU_RIGHT_INSTR) != (prev->RUU & ~RUU_RIGHT_INSTR))
        fprintf(sim_log, "cpu%d       Write RUU = %03o\n",
            cpu->index, cpu->RUU);
    for (i = 0; i < 8; i++) {
        if (cpu->RP[i] != prev->RP[i]) {
            fprintf(sim_log, "cpu%d       Write RP%o = ",
                cpu->index, i);
            fprint_sym(sim_log, 0, &cpu->RP[i], 0, 0);
            fprintf(sim_log, "\n");
        }
        if (cpu->RPS[i] != prev->RPS[i]) {
            fprintf(sim_log, "cpu%d       Write RPS%o = ",
                cpu->index, i);
            fprint_sym(sim_log, 0, &cpu->RPS[i], 0, 0);
            fprintf(sim_log, "\n");
        }
    }
    if (cpu->RZ != prev->RZ) {
        fprintf(sim_log, "cpu%d       Write RZ = ", cpu->index);
        fprint_32bits(sim_log, cpu->RZ);
        fprintf(sim_log, "\n");
    }
    if (cpu->bad_addr != prev->bad_addr) {
        fprintf(sim_log, "cpu%d       Write EADDR = %03o\n",
            cpu->index, cpu->bad_addr);
    }
    if (cpu->TagR != prev->TagR) {
        fprintf(sim_log, "cpu%d       Write TAG = %03o\n",
            cpu->index, cpu->TagR);
    }
    if (cpu->PP != prev->PP) {
        fprintf(sim_log, "cpu%d       Write PP = ", cpu->index);
        fprint_sym(sim_log, 0, &cpu->PP, 0, 0);
        fprintf(sim_log, "\n");
    }
    if (cpu->OPP != prev->OPP) {
        fprintf(sim_log, "cpu%d       Write OPP = ", cpu->index);
        fprint_sym(sim_log, 0, &cpu->OPP, 0, 0);
        fprintf(sim_log, "\n");
    }
    if (cpu->POP != prev->POP) {
        fprintf(sim_log, "cpu%d       Write POP = ", cpu->index);
        fprint_sym(sim_log, 0, &cpu->POP, 0, 0);
        fprintf(sim_log, "\n");
    }
    if (cpu->OPOP != prev->OPOP) {
        fprintf(sim_log, "cpu%d       Write OPOP = ", cpu->index);
        fprint_sym(sim_log, 0, &cpu->OPOP, 0, 0);
        fprintf(sim_log, "\n");
    }
    if (cpu->RKP != prev->RKP) {
        fprintf(sim_log, "cpu%d       Write RKP = ", cpu->index);
        fprint_sym(sim_log, 0, &cpu->RKP, 0, 0);
        fprintf(sim_log, "\n");
    }
    if (cpu->RPR != prev->RPR) {
        fprintf(sim_log, "cpu%d       Write RPR = ", cpu->index);
        fprint_sym(sim_log, 0, &cpu->RPR, 0, 0);
        fprintf(sim_log, "\n");
    }
    if (cpu->GRVP != prev->GRVP) {
        fprintf(sim_log, "cpu%d       Write GRVP = ", cpu->index);
        fprint_32bits(sim_log, cpu->GRVP);
        fprintf(sim_log, "\n");
    }
    if (cpu->GRM != prev->GRM) {
        fprintf(sim_log, "cpu%d       Write GRM = ", cpu->index);
        fprint_32bits(sim_log, cpu->GRM);
        fprintf(sim_log, "\n");
    }

    *prev = *cpu;
}
