// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        next_output_axie4_data,
        remaining_channels,
        next_input_axie4_data,
        next_output_axie4_data_1_out,
        next_output_axie4_data_1_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] next_output_axie4_data;
input  [30:0] remaining_channels;
input  [127:0] next_input_axie4_data;
output  [127:0] next_output_axie4_data_1_out;
output   next_output_axie4_data_1_out_ap_vld;

reg ap_idle;
reg next_output_axie4_data_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln237_fu_94_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [127:0] zext_ln239_fu_118_p1;
reg   [127:0] zext_ln239_reg_198;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] pixel_val_fu_128_p1;
reg   [7:0] pixel_val_reg_204;
reg   [127:0] next_output_axie4_data_1_fu_48;
wire   [127:0] next_output_axie4_data_2_fu_165_p2;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
reg   [30:0] k_fu_52;
wire   [30:0] k_4_fu_100_p2;
reg   [30:0] ap_sig_allocacmp_k_3;
wire    ap_block_pp0_stage0_01001;
wire   [28:0] trunc_ln239_fu_106_p1;
wire   [31:0] shl_ln9_fu_110_p3;
wire   [127:0] lshr_ln239_fu_122_p2;
wire   [127:0] zext_ln242_fu_145_p1;
wire   [127:0] shl_ln241_fu_140_p2;
wire   [127:0] xor_ln242_fu_153_p2;
wire   [127:0] shl_ln242_fu_148_p2;
wire   [127:0] and_ln242_fu_159_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 next_output_axie4_data_1_fu_48 = 128'd0;
#0 k_fu_52 = 31'd0;
#0 ap_done_reg = 1'b0;
end

filter_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln237_fu_94_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_52 <= k_4_fu_100_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_52 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            next_output_axie4_data_1_fu_48 <= next_output_axie4_data;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            next_output_axie4_data_1_fu_48 <= next_output_axie4_data_2_fu_165_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixel_val_reg_204 <= pixel_val_fu_128_p1;
        zext_ln239_reg_198[31 : 3] <= zext_ln239_fu_118_p1[31 : 3];
    end
end

always @ (*) begin
    if (((icmp_ln237_fu_94_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_3 = 31'd0;
    end else begin
        ap_sig_allocacmp_k_3 = k_fu_52;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln237_fu_94_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        next_output_axie4_data_1_out_ap_vld = 1'b1;
    end else begin
        next_output_axie4_data_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln242_fu_159_p2 = (xor_ln242_fu_153_p2 & next_output_axie4_data_1_fu_48);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln237_fu_94_p2 = ((ap_sig_allocacmp_k_3 == remaining_channels) ? 1'b1 : 1'b0);

assign k_4_fu_100_p2 = (ap_sig_allocacmp_k_3 + 31'd1);

assign lshr_ln239_fu_122_p2 = next_input_axie4_data >> zext_ln239_fu_118_p1;

assign next_output_axie4_data_1_out = next_output_axie4_data_1_fu_48;

assign next_output_axie4_data_2_fu_165_p2 = (shl_ln242_fu_148_p2 | and_ln242_fu_159_p2);

assign pixel_val_fu_128_p1 = lshr_ln239_fu_122_p2[7:0];

assign shl_ln241_fu_140_p2 = 128'd255 << zext_ln239_reg_198;

assign shl_ln242_fu_148_p2 = zext_ln242_fu_145_p1 << zext_ln239_reg_198;

assign shl_ln9_fu_110_p3 = {{trunc_ln239_fu_106_p1}, {3'd0}};

assign trunc_ln239_fu_106_p1 = ap_sig_allocacmp_k_3[28:0];

assign xor_ln242_fu_153_p2 = (shl_ln241_fu_140_p2 ^ 128'd340282366920938463463374607431768211455);

assign zext_ln239_fu_118_p1 = shl_ln9_fu_110_p3;

assign zext_ln242_fu_145_p1 = pixel_val_reg_204;

always @ (posedge ap_clk) begin
    zext_ln239_reg_198[2:0] <= 3'b000;
    zext_ln239_reg_198[127:32] <= 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21
