{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 2,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.1016,
        "silk_text_italic": false,
        "silk_text_size_h": 0.6,
        "silk_text_size_v": 0.635,
        "silk_text_thickness": 0.1016,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.508
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.1016,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.1016,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.15239999999999998,
        "min_track_width": 0.1016,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.2413,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.1016,
        0.254,
        0.381
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.381,
          "drill": 0.2032
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": [
      {
        "activeLayer": -2,
        "layers": [
          0,
          1,
          2,
          3,
          4,
          5,
          6,
          7,
          8,
          9,
          10,
          11,
          12,
          13,
          14,
          15,
          16,
          17,
          18,
          19,
          20,
          21,
          22,
          23,
          24,
          25,
          26,
          27,
          28,
          29,
          30,
          31,
          32,
          33,
          34,
          35,
          36,
          37,
          38,
          39,
          40,
          41,
          42,
          43,
          44,
          45,
          46,
          47,
          50,
          51,
          52,
          53,
          54,
          55,
          56,
          57,
          58,
          59
        ],
        "name": "常规",
        "renderLayers": [
          125,
          126,
          127,
          128,
          129,
          130,
          133,
          134,
          135,
          136,
          137,
          138,
          139,
          140,
          141,
          142,
          143,
          144,
          145,
          146,
          147,
          148,
          149,
          150,
          151,
          152,
          153,
          154,
          155,
          157,
          158,
          159,
          160,
          161
        ]
      }
    ]
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "BujiCore.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.381,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.0889,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_Ctrl",
        "nets": [
          "/CPU_RAM/SA0",
          "/CPU_RAM/SA1",
          "/CPU_RAM/SA10",
          "/CPU_RAM/SA11",
          "/CPU_RAM/SA12",
          "/CPU_RAM/SA13",
          "/CPU_RAM/SA14",
          "/CPU_RAM/SA15",
          "/CPU_RAM/SA2",
          "/CPU_RAM/SA3",
          "/CPU_RAM/SA4",
          "/CPU_RAM/SA5",
          "/CPU_RAM/SA6",
          "/CPU_RAM/SA7",
          "/CPU_RAM/SA8",
          "/CPU_RAM/SA9",
          "/CPU_RAM/SBA0",
          "/CPU_RAM/SBA1",
          "/CPU_RAM/SBA2",
          "/CPU_RAM/SCAS",
          "/CPU_RAM/SCKE0",
          "/CPU_RAM/SCKE1",
          "/CPU_RAM/SCK_N",
          "/CPU_RAM/SCK_P",
          "/CPU_RAM/SCS0",
          "/CPU_RAM/SCS1",
          "/CPU_RAM/SODT0",
          "/CPU_RAM/SODT1",
          "/CPU_RAM/SRAS",
          "/CPU_RAM/SRST",
          "/CPU_RAM/SWE"
        ],
        "pcb_color": "rgb(255, 252, 136)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.381,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.0889,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_Data0",
        "nets": [
          "/CPU_RAM/SDQ0",
          "/CPU_RAM/SDQ1",
          "/CPU_RAM/SDQ2",
          "/CPU_RAM/SDQ3",
          "/CPU_RAM/SDQ4",
          "/CPU_RAM/SDQ5",
          "/CPU_RAM/SDQ6",
          "/CPU_RAM/SDQ7",
          "/CPU_RAM/SDQM0",
          "/CPU_RAM/SDQS0_N",
          "/CPU_RAM/SDQS0_P"
        ],
        "pcb_color": "rgb(240, 100, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.381,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.0889,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_Data1",
        "nets": [
          "/CPU_RAM/SDQ10",
          "/CPU_RAM/SDQ11",
          "/CPU_RAM/SDQ12",
          "/CPU_RAM/SDQ13",
          "/CPU_RAM/SDQ14",
          "/CPU_RAM/SDQ15",
          "/CPU_RAM/SDQ8",
          "/CPU_RAM/SDQ9",
          "/CPU_RAM/SDQM1",
          "/CPU_RAM/SDQS1_N",
          "/CPU_RAM/SDQS1_P"
        ],
        "pcb_color": "rgb(183, 64, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.381,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.0889,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_Data2",
        "nets": [
          "/CPU_RAM/SDQ16",
          "/CPU_RAM/SDQ17",
          "/CPU_RAM/SDQ18",
          "/CPU_RAM/SDQ19",
          "/CPU_RAM/SDQ20",
          "/CPU_RAM/SDQ21",
          "/CPU_RAM/SDQ22",
          "/CPU_RAM/SDQ23",
          "/CPU_RAM/SDQM2",
          "/CPU_RAM/SDQS2_N",
          "/CPU_RAM/SDQS2_P"
        ],
        "pcb_color": "rgb(109, 68, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.381,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.0889,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_Data3",
        "nets": [
          "/CPU_RAM/SDQ24",
          "/CPU_RAM/SDQ25",
          "/CPU_RAM/SDQ26",
          "/CPU_RAM/SDQ27",
          "/CPU_RAM/SDQ28",
          "/CPU_RAM/SDQ29",
          "/CPU_RAM/SDQ30",
          "/CPU_RAM/SDQ31",
          "/CPU_RAM/SDQM3",
          "/CPU_RAM/SDQS3_N",
          "/CPU_RAM/SDQS3_P"
        ],
        "pcb_color": "rgb(54, 170, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.381,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Power",
        "nets": [
          "+2V5",
          "+5V",
          "/CPU_RAM/PWR-DRAM",
          "/CPU_RAM/SVREF",
          "/CPU_RAM/VDD-CPUFB",
          "GND",
          "GNDA",
          "VCC-DRAM",
          "VDD-CPUS",
          "VDD-CPUX",
          "VDD1V2-SYS",
          "VDD3V3-AV"
        ],
        "pcb_color": "rgb(255, 118, 118)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.381,
        "via_diameter": 0.381,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Signal",
        "nets": [
          "/CPU_RAM/AP-RESET",
          "/CPU_RAM/HCEC",
          "/CPU_RAM/HCEC_SRC",
          "/CPU_RAM/HHPD",
          "/CPU_RAM/HSCL",
          "/CPU_RAM/HSDA",
          "/CPU_RAM/HTX0N",
          "/CPU_RAM/HTX0P",
          "/CPU_RAM/HTX1N",
          "/CPU_RAM/HTX1P",
          "/CPU_RAM/HTX2N",
          "/CPU_RAM/HTX2P",
          "/CPU_RAM/HTXCN",
          "/CPU_RAM/HTXCP",
          "/CPU_RAM/I2C0_SCL_PA11",
          "/CPU_RAM/I2C0_SDA_PA12",
          "/CPU_RAM/I2C1_SCL_PA18",
          "/CPU_RAM/I2C1_SDA_PA19",
          "/CPU_RAM/KEY_PWR",
          "/CPU_RAM/KeyADC",
          "/CPU_RAM/LED_PWR",
          "/CPU_RAM/LED_STA",
          "/CPU_RAM/LINEOUTL",
          "/CPU_RAM/LINEOUTR",
          "/CPU_RAM/MBIAS",
          "/CPU_RAM/MICIN1N",
          "/CPU_RAM/MICIN1P",
          "/CPU_RAM/PHY_PWR_EN_PD6",
          "/CPU_RAM/PHY_RST_PD14",
          "/CPU_RAM/PWR-STB",
          "/CPU_RAM/RECOVERY",
          "/CPU_RAM/RGMII_CLKIN",
          "/CPU_RAM/RGMII_MDC",
          "/CPU_RAM/RGMII_MDIO",
          "/CPU_RAM/RGMII_RXCK",
          "/CPU_RAM/RGMII_RXCTL",
          "/CPU_RAM/RGMII_RXD0",
          "/CPU_RAM/RGMII_RXD1",
          "/CPU_RAM/RGMII_RXD2",
          "/CPU_RAM/RGMII_RXD3",
          "/CPU_RAM/RGMII_TXCK",
          "/CPU_RAM/RGMII_TXCTL",
          "/CPU_RAM/RGMII_TXD0",
          "/CPU_RAM/RGMII_TXD1",
          "/CPU_RAM/RGMII_TXD2",
          "/CPU_RAM/RGMII_TXD3",
          "/CPU_RAM/SDC0_CLK",
          "/CPU_RAM/SDC0_CMD",
          "/CPU_RAM/SDC0_D0",
          "/CPU_RAM/SDC0_D1",
          "/CPU_RAM/SDC0_D2",
          "/CPU_RAM/SDC0_D3",
          "/CPU_RAM/SDC0_DET",
          "/CPU_RAM/SDC1_CLK",
          "/CPU_RAM/SDC1_CMD",
          "/CPU_RAM/SDC1_D0",
          "/CPU_RAM/SDC1_D1",
          "/CPU_RAM/SDC1_D2",
          "/CPU_RAM/SDC1_D3",
          "/CPU_RAM/SPI0_CS_PC3",
          "/CPU_RAM/SPI0_MISO_PC1",
          "/CPU_RAM/SPI0_MOSI_PC0",
          "/CPU_RAM/SPIO_CLK_PC2",
          "/CPU_RAM/TV_OUT",
          "/CPU_RAM/UART0_RX",
          "/CPU_RAM/UART0_TX",
          "/CPU_RAM/UART1_RX",
          "/CPU_RAM/UART1_TX",
          "/CPU_RAM/UBOOT",
          "/CPU_RAM/USB0_DRVVBUS",
          "/CPU_RAM/USB_DM0",
          "/CPU_RAM/USB_DM1",
          "/CPU_RAM/USB_DM2",
          "/CPU_RAM/USB_DM3",
          "/CPU_RAM/USB_DP0",
          "/CPU_RAM/USB_DP1",
          "/CPU_RAM/USB_DP2",
          "/CPU_RAM/USB_DP3",
          "/CPU_RAM/USB_OTG_PG12",
          "/CPU_RAM/WL_REG_PL7",
          "/CPU_RAM/WL_WAKE_PG10",
          "/CPU_RAM/X24MI",
          "/CPU_RAM/X24MO",
          "/CPU_RAM/eMMC_CLK",
          "/CPU_RAM/eMMC_D0",
          "/CPU_RAM/eMMC_D1",
          "/CPU_RAM/eMMC_D2",
          "/CPU_RAM/eMMC_D3",
          "/CPU_RAM/eMMC_D4",
          "/CPU_RAM/eMMC_D5",
          "/CPU_RAM/eMMC_D6",
          "/CPU_RAM/eMMC_D7",
          "/CPU_RAM/eMMC_RST",
          "1",
          "Net-(C1-Pad1)",
          "Net-(C101-Pad2)",
          "Net-(C104-Pad2)",
          "Net-(C106-Pad2)",
          "Net-(C107-Pad2)",
          "Net-(C112-Pad1)",
          "Net-(C21-Pad1)",
          "Net-(C46-Pad1)",
          "Net-(C5-Pad1)",
          "Net-(C78-Pad2)",
          "Net-(C9-Pad1)",
          "Net-(C90-Pad2)",
          "Net-(C92-Pad2)",
          "Net-(C93-Pad2)",
          "Net-(D1-Pad2)",
          "Net-(D2-Pad2)",
          "Net-(D3-Pad2)",
          "Net-(J1-Pad5)",
          "Net-(J2-Pad2)",
          "Net-(J2-Pad3)",
          "Net-(L1-Pad1)",
          "Net-(L2-Pad1)",
          "Net-(L3-Pad1)",
          "Net-(L4-Pad1)",
          "Net-(R14-Pad1)",
          "Net-(R15-Pad1)",
          "Net-(R16-Pad2)",
          "Net-(R19-Pad1)",
          "Net-(R2-Pad2)",
          "Net-(R20-Pad1)",
          "Net-(R25-Pad1)",
          "Net-(R26-Pad1)",
          "Net-(R33-Pad1)",
          "Net-(R34-Pad1)",
          "Net-(R35-Pad1)",
          "Net-(R37-Pad2)",
          "Net-(R38-Pad2)",
          "Net-(R4-Pad2)",
          "Net-(R45-Pad1)",
          "Net-(R5-Pad1)",
          "Net-(R8-Pad1)",
          "Net-(R9-Pad1)",
          "Net-(U1-PadA1)",
          "Net-(U1-PadA10)",
          "Net-(U1-PadA11)",
          "Net-(U1-PadA13)",
          "Net-(U1-PadA14)",
          "Net-(U1-PadA3)",
          "Net-(U1-PadA4)",
          "Net-(U1-PadAA2)",
          "Net-(U1-PadB1)",
          "Net-(U1-PadB10)",
          "Net-(U1-PadB11)",
          "Net-(U1-PadB12)",
          "Net-(U1-PadB2)",
          "Net-(U1-PadB3)",
          "Net-(U1-PadB4)",
          "Net-(U1-PadC10)",
          "Net-(U1-PadC11)",
          "Net-(U1-PadC12)",
          "Net-(U1-PadC14)",
          "Net-(U1-PadC3)",
          "Net-(U1-PadC5)",
          "Net-(U1-PadC6)",
          "Net-(U1-PadC7)",
          "Net-(U1-PadC8)",
          "Net-(U1-PadC9)",
          "Net-(U1-PadD10)",
          "Net-(U1-PadD11)",
          "Net-(U1-PadD13)",
          "Net-(U1-PadD15)",
          "Net-(U1-PadD2)",
          "Net-(U1-PadD5)",
          "Net-(U1-PadD6)",
          "Net-(U1-PadD8)",
          "Net-(U1-PadE10)",
          "Net-(U1-PadE13)",
          "Net-(U1-PadE14)",
          "Net-(U1-PadE15)",
          "Net-(U1-PadE3)",
          "Net-(U1-PadE8)",
          "Net-(U1-PadF13)",
          "Net-(U1-PadF14)",
          "Net-(U1-PadF20)",
          "Net-(U1-PadG12)",
          "Net-(U1-PadK4)",
          "Net-(U1-PadL5)",
          "Net-(U1-PadM1)",
          "Net-(U1-PadN1)",
          "Net-(U1-PadP3)",
          "Net-(U1-PadT4)",
          "Net-(U1-PadT5)",
          "Net-(U1-PadU2)",
          "Net-(U1-PadU4)",
          "Net-(U1-PadV1)",
          "Net-(U1-PadV5)",
          "Net-(U1-PadW1)",
          "Net-(U1-PadY2)",
          "Net-(U12-PadA1)",
          "Net-(U12-PadA10)",
          "Net-(U12-PadA11)",
          "Net-(U12-PadA12)",
          "Net-(U12-PadA13)",
          "Net-(U12-PadA14)",
          "Net-(U12-PadA8)",
          "Net-(U12-PadA9)",
          "Net-(U12-PadB10)",
          "Net-(U12-PadB11)",
          "Net-(U12-PadB12)",
          "Net-(U12-PadB13)",
          "Net-(U12-PadB14)",
          "Net-(U12-PadB7)",
          "Net-(U12-PadB8)",
          "Net-(U12-PadB9)",
          "Net-(U12-PadC10)",
          "Net-(U12-PadC11)",
          "Net-(U12-PadC12)",
          "Net-(U12-PadC13)",
          "Net-(U12-PadC14)",
          "Net-(U12-PadC7)",
          "Net-(U12-PadC8)",
          "Net-(U12-PadC9)",
          "Net-(U12-PadD12)",
          "Net-(U12-PadD13)",
          "Net-(U12-PadD14)",
          "Net-(U12-PadD3)",
          "Net-(U12-PadE1)",
          "Net-(U12-PadE10)",
          "Net-(U12-PadE12)",
          "Net-(U12-PadE13)",
          "Net-(U12-PadE14)",
          "Net-(U12-PadE2)",
          "Net-(U12-PadE3)",
          "Net-(U12-PadE5)",
          "Net-(U12-PadE8)",
          "Net-(U12-PadE9)",
          "Net-(U12-PadF1)",
          "Net-(U12-PadF10)",
          "Net-(U12-PadF12)",
          "Net-(U12-PadF13)",
          "Net-(U12-PadF14)",
          "Net-(U12-PadF2)",
          "Net-(U12-PadF3)",
          "Net-(U12-PadG1)",
          "Net-(U12-PadG10)",
          "Net-(U12-PadG12)",
          "Net-(U12-PadG13)",
          "Net-(U12-PadG14)",
          "Net-(U12-PadG2)",
          "Net-(U12-PadG3)",
          "Net-(U12-PadH1)",
          "Net-(U12-PadH12)",
          "Net-(U12-PadH13)",
          "Net-(U12-PadH14)",
          "Net-(U12-PadH2)",
          "Net-(U12-PadH3)",
          "Net-(U12-PadH5)",
          "Net-(U12-PadJ1)",
          "Net-(U12-PadJ12)",
          "Net-(U12-PadJ13)",
          "Net-(U12-PadJ14)",
          "Net-(U12-PadJ2)",
          "Net-(U12-PadJ3)",
          "Net-(U12-PadK1)",
          "Net-(U12-PadK10)",
          "Net-(U12-PadK12)",
          "Net-(U12-PadK13)",
          "Net-(U12-PadK14)",
          "Net-(U12-PadK2)",
          "Net-(U12-PadK3)",
          "Net-(U12-PadK6)",
          "Net-(U12-PadK7)",
          "Net-(U12-PadL1)",
          "Net-(U12-PadL12)",
          "Net-(U12-PadL13)",
          "Net-(U12-PadL14)",
          "Net-(U12-PadL2)",
          "Net-(U12-PadL3)",
          "Net-(U12-PadM1)",
          "Net-(U12-PadM10)",
          "Net-(U12-PadM11)",
          "Net-(U12-PadM12)",
          "Net-(U12-PadM13)",
          "Net-(U12-PadM14)",
          "Net-(U12-PadM2)",
          "Net-(U12-PadM3)",
          "Net-(U12-PadM7)",
          "Net-(U12-PadM8)",
          "Net-(U12-PadM9)",
          "Net-(U12-PadN1)",
          "Net-(U12-PadN10)",
          "Net-(U12-PadN11)",
          "Net-(U12-PadN12)",
          "Net-(U12-PadN13)",
          "Net-(U12-PadN14)",
          "Net-(U12-PadN3)",
          "Net-(U12-PadN6)",
          "Net-(U12-PadN7)",
          "Net-(U12-PadN8)",
          "Net-(U12-PadN9)",
          "Net-(U12-PadP1)",
          "Net-(U12-PadP10)",
          "Net-(U12-PadP11)",
          "Net-(U12-PadP12)",
          "Net-(U12-PadP13)",
          "Net-(U12-PadP14)",
          "Net-(U12-PadP2)",
          "Net-(U12-PadP7)",
          "Net-(U12-PadP9)",
          "Net-(U7-Pad5)",
          "Net-(U9-Pad1)"
        ],
        "pcb_color": "rgb(154, 255, 94)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.381,
        "via_drill": 0.2032,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "BujiCore.net",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "Pcbnew",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "b4675fcd-90dd-499b-8feb-46b51a88378c",
      ""
    ],
    [
      "00000000-0000-0000-0000-0000617b6707",
      "CPU_RAM"
    ]
  ],
  "text_variables": {}
}
