
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos.v
# synth_design -part xc7z020clg484-3 -top mesi_isc_breq_fifos -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mesi_isc_breq_fifos -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 187479 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 24.895 ; free physical = 248050 ; free virtual = 315792
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mesi_isc_breq_fifos' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos.v:15]
	Parameter MBUS_CMD_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BROAD_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter BROAD_ID_WIDTH bound to: 7 - type: integer 
	Parameter BREQ_FIFO_SIZE bound to: 2 - type: integer 
	Parameter BREQ_FIFO_SIZE_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mesi_isc_breq_fifos_cntl' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos.v:528]
	Parameter MBUS_CMD_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BROAD_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter BROAD_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mesi_isc_breq_fifos_cntl' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos.v:528]
INFO: [Synth 8-6157] synthesizing module 'mesi_isc_basic_fifo' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos.v:344]
	Parameter DATA_WIDTH bound to: 43 - type: integer 
	Parameter FIFO_SIZE bound to: 2 - type: integer 
	Parameter FIFO_SIZE_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mesi_isc_basic_fifo' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos.v:344]
INFO: [Synth 8-6155] done synthesizing module 'mesi_isc_breq_fifos' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos.v:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 248252 ; free virtual = 315993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 249035 ; free virtual = 316776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 78.656 ; free physical = 249035 ; free virtual = 316775
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 86.660 ; free physical = 248993 ; free virtual = 316734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 8     
	   3 Input      1 Bit       Adders := 4     
+---Registers : 
	               43 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     43 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mesi_isc_breq_fifos_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 4     
Module mesi_isc_basic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "mesi_isc_breq_fifos_cntl/p_0_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mesi_isc_breq_fifos_cntl/p_0_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mesi_isc_breq_fifos_cntl/p_0_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mesi_isc_breq_fifos_cntl/p_0_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'fifo_3/entry_reg[1][0]' (FDCE) to 'fifo_3/entry_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'fifo_3/entry_reg[0][0]' (FDCE) to 'fifo_3/entry_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'fifo_0/entry_reg[1][0]' (FDCE) to 'fifo_0/entry_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'fifo_0/entry_reg[0][0]' (FDCE) to 'fifo_0/entry_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'fifo_1/entry_reg[1][8]' (FDCE) to 'fifo_1/entry_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/entry_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'fifo_1/entry_reg[0][8]' (FDCE) to 'fifo_1/entry_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/entry_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'fifo_2/entry_reg[1][8]' (FDCE) to 'fifo_2/entry_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'fifo_2/entry_reg[0][8]' (FDCE) to 'fifo_2/entry_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_3/entry_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_3/entry_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'fifo_1/entry_reg[1][7]' (FDCE) to 'fifo_1/entry_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'fifo_1/entry_reg[0][7]' (FDCE) to 'fifo_1/entry_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'fifo_2/entry_reg[1][7]' (FDCE) to 'fifo_2/entry_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_2/entry_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'fifo_2/entry_reg[0][7]' (FDCE) to 'fifo_2/entry_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_2/entry_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'fifo_0/data_o_reg[0]' (FDC) to 'fifo_0/data_o_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248577 ; free virtual = 316321
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248539 ; free virtual = 316284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248591 ; free virtual = 316335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248551 ; free virtual = 316295
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248550 ; free virtual = 316295
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248548 ; free virtual = 316292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248547 ; free virtual = 316292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248544 ; free virtual = 316289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248544 ; free virtual = 316289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    18|
|3     |LUT3 |    12|
|4     |LUT4 |    91|
|5     |LUT5 |    20|
|6     |LUT6 |   200|
|7     |FDCE |   509|
|8     |FDPE |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+-------------------------+------+
|      |Instance                   |Module                   |Cells |
+------+---------------------------+-------------------------+------+
|1     |top                        |                         |   857|
|2     |  fifo_0                   |mesi_isc_basic_fifo      |   167|
|3     |  fifo_1                   |mesi_isc_basic_fifo_0    |   167|
|4     |  fifo_2                   |mesi_isc_basic_fifo_1    |   167|
|5     |  fifo_3                   |mesi_isc_basic_fifo_2    |   163|
|6     |  mesi_isc_breq_fifos_cntl |mesi_isc_breq_fifos_cntl |   193|
+------+---------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248544 ; free virtual = 316289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248545 ; free virtual = 316289
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.324 ; gain = 264.680 ; free physical = 248549 ; free virtual = 316293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.480 ; gain = 0.000 ; free physical = 248333 ; free virtual = 316078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1853.480 ; gain = 377.934 ; free physical = 248354 ; free virtual = 316098
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2416.137 ; gain = 562.656 ; free physical = 246925 ; free virtual = 314671
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.137 ; gain = 0.000 ; free physical = 246924 ; free virtual = 314669
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.145 ; gain = 0.000 ; free physical = 246897 ; free virtual = 314643
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2548.426 ; gain = 0.004 ; free physical = 246264 ; free virtual = 314011

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ca4c0efd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246262 ; free virtual = 314009

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ca4c0efd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246238 ; free virtual = 313985
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ca4c0efd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246238 ; free virtual = 313985
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ca4c0efd

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246237 ; free virtual = 313984
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ca4c0efd

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246237 ; free virtual = 313984
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ca4c0efd

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246233 ; free virtual = 313980
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ca4c0efd

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246232 ; free virtual = 313979
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246232 ; free virtual = 313979
Ending Logic Optimization Task | Checksum: ca4c0efd

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246232 ; free virtual = 313979

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ca4c0efd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246227 ; free virtual = 313974

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ca4c0efd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246226 ; free virtual = 313973

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246226 ; free virtual = 313973
Ending Netlist Obfuscation Task | Checksum: ca4c0efd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.426 ; gain = 0.000 ; free physical = 246226 ; free virtual = 313973
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.426 ; gain = 0.004 ; free physical = 246225 ; free virtual = 313973
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: ca4c0efd
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module mesi_isc_breq_fifos ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2580.410 ; gain = 0.000 ; free physical = 246195 ; free virtual = 313942
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2580.410 ; gain = 0.000 ; free physical = 246170 ; free virtual = 313917
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.124 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2580.410 ; gain = 0.000 ; free physical = 246143 ; free virtual = 313890
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2764.586 ; gain = 184.176 ; free physical = 246136 ; free virtual = 313884
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2764.586 ; gain = 184.176 ; free physical = 246148 ; free virtual = 313895

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 246143 ; free virtual = 313890


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design mesi_isc_breq_fifos ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 12 accepted clusters 12

Number of Slice Registers augmented: 0 newly gated: 10 Total: 514
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/12 RAMS dropped: 0/0 Clusters dropped: 0/12 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 13a4c1ba4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 246017 ; free virtual = 313764
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 13a4c1ba4
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2764.586 ; gain = 216.160 ; free physical = 246087 ; free virtual = 313834
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27858872 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 194626305

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 246099 ; free virtual = 313847
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 194626305

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 246065 ; free virtual = 313813
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 194626305

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 246035 ; free virtual = 313783
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 194626305

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 246035 ; free virtual = 313782
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 194626305

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 246033 ; free virtual = 313781

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 246033 ; free virtual = 313781
Ending Netlist Obfuscation Task | Checksum: 194626305

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 246033 ; free virtual = 313780
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245736 ; free virtual = 313483
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b2e74781

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245736 ; free virtual = 313483
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245730 ; free virtual = 313477

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5cb91b6a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245740 ; free virtual = 313488

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 127a0ab87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245734 ; free virtual = 313481

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 127a0ab87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245734 ; free virtual = 313481
Phase 1 Placer Initialization | Checksum: 127a0ab87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245733 ; free virtual = 313481

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9c8bb210

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245715 ; free virtual = 313462

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245669 ; free virtual = 313416

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: b4bfa9ca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245670 ; free virtual = 313417
Phase 2 Global Placement | Checksum: cb66da3d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245684 ; free virtual = 313431

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cb66da3d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245685 ; free virtual = 313432

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9289fe5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245686 ; free virtual = 313433

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d30d37be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245687 ; free virtual = 313434

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1141c8931

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245688 ; free virtual = 313435

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19d8579d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313418

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1189ea4d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313418

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d775f444

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313418
Phase 3 Detail Placement | Checksum: d775f444

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15252b3a6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 15252b3a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245656 ; free virtual = 313405
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.368. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 132bdcc5a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245653 ; free virtual = 313402
Phase 4.1 Post Commit Optimization | Checksum: 132bdcc5a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245654 ; free virtual = 313403

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 132bdcc5a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245656 ; free virtual = 313404

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 132bdcc5a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245655 ; free virtual = 313404

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245654 ; free virtual = 313403
Phase 4.4 Final Placement Cleanup | Checksum: 151d81d82

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245654 ; free virtual = 313403
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 151d81d82

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245653 ; free virtual = 313402
Ending Placer Task | Checksum: e0070d94

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245667 ; free virtual = 313416
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245667 ; free virtual = 313416
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245629 ; free virtual = 313377
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245580 ; free virtual = 313327
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 245454 ; free virtual = 313204
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2fed6e50 ConstDB: 0 ShapeSum: b0199f44 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "mbus_addr_array_i[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "broad_fifo_status_full_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "broad_fifo_status_full_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_cmd_array_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_cmd_array_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mbus_addr_array_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mbus_addr_array_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: f0f1b437

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244572 ; free virtual = 312321
Post Restoration Checksum: NetGraph: badffe05 NumContArr: 3611b632 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f0f1b437

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244570 ; free virtual = 312319

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f0f1b437

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244535 ; free virtual = 312284

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f0f1b437

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244535 ; free virtual = 312284
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12aae561b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244538 ; free virtual = 312286
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.652  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: a98405c2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244528 ; free virtual = 312275

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1920cd6d0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244536 ; free virtual = 312284

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.558  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 148c33377

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244522 ; free virtual = 312270
Phase 4 Rip-up And Reroute | Checksum: 148c33377

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244522 ; free virtual = 312270

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 148c33377

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244522 ; free virtual = 312270

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 148c33377

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244521 ; free virtual = 312269
Phase 5 Delay and Skew Optimization | Checksum: 148c33377

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244521 ; free virtual = 312269

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 107d56a22

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244520 ; free virtual = 312267
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.558  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 107d56a22

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244518 ; free virtual = 312266
Phase 6 Post Hold Fix | Checksum: 107d56a22

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244518 ; free virtual = 312266

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0676193 %
  Global Horizontal Routing Utilization  = 0.0887424 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ac34602d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244529 ; free virtual = 312276

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ac34602d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244527 ; free virtual = 312275

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1950cef8b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244525 ; free virtual = 312273

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.558  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1950cef8b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244525 ; free virtual = 312272
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244557 ; free virtual = 312305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244557 ; free virtual = 312304
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244556 ; free virtual = 312304
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244557 ; free virtual = 312306
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2764.586 ; gain = 0.000 ; free physical = 244553 ; free virtual = 312303
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2782.016 ; gain = 0.000 ; free physical = 247922 ; free virtual = 315665
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:11:06 2022...
