Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 21 17:01:27 2019
| Host         : Oz-Bejerano-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_pipelined_wrapper_timing_summary_routed.rpt -pb RV32I_pipelined_wrapper_timing_summary_routed.pb -rpx RV32I_pipelined_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_pipelined_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1772 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.767        0.000                      0                 4734        0.041        0.000                      0                 4734        2.000        0.000                       0                  1778  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.767        0.000                      0                 4734        0.121        0.000                      0                 4734        9.500        0.000                       0                  1774  
  clkfbout_RV32I_pipelined_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.768        0.000                      0                 4734        0.121        0.000                      0                 4734        9.500        0.000                       0                  1774  
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RV32I_pipelined_clk_wiz_0_0_1  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.767        0.000                      0                 4734        0.041        0.000                      0                 4734  
clk_out1_RV32I_pipelined_clk_wiz_0_0    clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.767        0.000                      0                 4734        0.041        0.000                      0                 4734  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 6.262ns (32.687%)  route 12.895ns (67.313%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.467 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.467    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.467    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.062ns  (logic 6.167ns (32.352%)  route 12.895ns (67.648%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.372 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.372    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.372    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.046ns  (logic 6.151ns (32.295%)  route 12.895ns (67.705%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.356 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.356    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 6.148ns (32.285%)  route 12.895ns (67.715%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.353    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.022ns  (logic 6.127ns (32.210%)  route 12.895ns (67.790%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.332 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.332    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.332    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.948ns  (logic 6.053ns (31.945%)  route 12.895ns (68.055%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.258 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.258    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.932ns  (logic 6.037ns (31.887%)  route 12.895ns (68.113%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.242 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.242    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.929ns  (logic 6.034ns (31.877%)  route 12.895ns (68.123%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.239    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.239    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 6.013ns (31.801%)  route 12.895ns (68.199%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.218 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.218    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.834ns  (logic 5.939ns (31.533%)  route 12.895ns (68.467%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.144 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.144    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  1.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.300    RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_EM[1]
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.832    -0.731    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X27Y41         FDRE (Hold_fdre_C_D)         0.076    -0.421    RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[3]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/C
                         clock pessimism              0.236    -0.506    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.076    -0.430    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[1]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/C
                         clock pessimism              0.236    -0.506    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.075    -0.431    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.845%)  route 0.219ns (57.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y25         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/Q
                         net (fo=1, routed)           0.219    -0.126    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.250    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[2]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/C
                         clock pessimism              0.236    -0.506    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.071    -0.435    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.670%)  route 0.249ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y25         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/Q
                         net (fo=1, routed)           0.249    -0.095    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.250    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.539%)  route 0.251ns (60.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y24         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.251    -0.094    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.250    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/Q
                         net (fo=1, routed)           0.112    -0.247    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[20]
    SLICE_X27Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/C
                         clock pessimism              0.248    -0.487    
    SLICE_X27Y35         FDRE (Hold_fdre_C_D)         0.072    -0.415    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.562    -0.499    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/Q
                         net (fo=1, routed)           0.112    -0.246    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[26]
    SLICE_X27Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/C
                         clock pessimism              0.250    -0.485    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.070    -0.415    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.563    -0.498    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y38         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/Q
                         net (fo=1, routed)           0.112    -0.245    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[25]
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.829    -0.734    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/C
                         clock pessimism              0.250    -0.484    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.070    -0.414    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y3      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y3      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y21     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_11_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X17Y22     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_20_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y28     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_65_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y34     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y30     RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y30     RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y31     RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X17Y22     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_20_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y34     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 6.262ns (32.687%)  route 12.895ns (67.313%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.467 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.467    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.079    19.173    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.235    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.467    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.062ns  (logic 6.167ns (32.352%)  route 12.895ns (67.648%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.372 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.372    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.079    19.173    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.235    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.372    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.046ns  (logic 6.151ns (32.295%)  route 12.895ns (67.705%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.356 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.356    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.079    19.173    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.235    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 6.148ns (32.285%)  route 12.895ns (67.715%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.353    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.079    19.172    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.022ns  (logic 6.127ns (32.210%)  route 12.895ns (67.790%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.332 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.332    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.079    19.172    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.332    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.948ns  (logic 6.053ns (31.945%)  route 12.895ns (68.055%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.258 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.258    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.079    19.172    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.932ns  (logic 6.037ns (31.887%)  route 12.895ns (68.113%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.242 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.242    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.079    19.172    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.929ns  (logic 6.034ns (31.877%)  route 12.895ns (68.123%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.239    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.079    19.171    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.239    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 6.013ns (31.801%)  route 12.895ns (68.199%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.218 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.218    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.079    19.171    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.834ns  (logic 5.939ns (31.533%)  route 12.895ns (68.467%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.144 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.144    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.079    19.171    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  1.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.300    RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_EM[1]
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.832    -0.731    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X27Y41         FDRE (Hold_fdre_C_D)         0.076    -0.421    RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[3]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/C
                         clock pessimism              0.236    -0.506    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.076    -0.430    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[1]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/C
                         clock pessimism              0.236    -0.506    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.075    -0.431    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.845%)  route 0.219ns (57.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y25         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/Q
                         net (fo=1, routed)           0.219    -0.126    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.250    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[2]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/C
                         clock pessimism              0.236    -0.506    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.071    -0.435    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.670%)  route 0.249ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y25         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/Q
                         net (fo=1, routed)           0.249    -0.095    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.250    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.539%)  route 0.251ns (60.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y24         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.251    -0.094    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.250    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/Q
                         net (fo=1, routed)           0.112    -0.247    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[20]
    SLICE_X27Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/C
                         clock pessimism              0.248    -0.487    
    SLICE_X27Y35         FDRE (Hold_fdre_C_D)         0.072    -0.415    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.562    -0.499    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/Q
                         net (fo=1, routed)           0.112    -0.246    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[26]
    SLICE_X27Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/C
                         clock pessimism              0.250    -0.485    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.070    -0.415    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.563    -0.498    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y38         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/Q
                         net (fo=1, routed)           0.112    -0.245    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[25]
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.829    -0.734    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/C
                         clock pessimism              0.250    -0.484    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.070    -0.414    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y3      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y3      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y21     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_11_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X17Y22     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_20_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y28     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_65_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y34     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y30     RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y30     RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y31     RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X17Y22     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_20_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y34     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y35     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 6.262ns (32.687%)  route 12.895ns (67.313%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.467 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.467    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.467    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.062ns  (logic 6.167ns (32.352%)  route 12.895ns (67.648%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.372 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.372    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.372    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.046ns  (logic 6.151ns (32.295%)  route 12.895ns (67.705%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.356 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.356    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 6.148ns (32.285%)  route 12.895ns (67.715%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.353    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.022ns  (logic 6.127ns (32.210%)  route 12.895ns (67.790%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.332 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.332    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.332    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.948ns  (logic 6.053ns (31.945%)  route 12.895ns (68.055%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.258 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.258    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.932ns  (logic 6.037ns (31.887%)  route 12.895ns (68.113%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.242 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.242    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.929ns  (logic 6.034ns (31.877%)  route 12.895ns (68.123%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.239    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.239    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 6.013ns (31.801%)  route 12.895ns (68.199%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.218 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.218    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.834ns  (logic 5.939ns (31.533%)  route 12.895ns (68.467%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.144 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.144    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  1.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.300    RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_EM[1]
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.832    -0.731    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.080    -0.417    
    SLICE_X27Y41         FDRE (Hold_fdre_C_D)         0.076    -0.341    RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[3]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/C
                         clock pessimism              0.236    -0.506    
                         clock uncertainty            0.080    -0.426    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.076    -0.350    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[1]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/C
                         clock pessimism              0.236    -0.506    
                         clock uncertainty            0.080    -0.426    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.075    -0.351    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.845%)  route 0.219ns (57.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y25         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/Q
                         net (fo=1, routed)           0.219    -0.126    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
                         clock uncertainty            0.080    -0.353    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.170    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[2]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/C
                         clock pessimism              0.236    -0.506    
                         clock uncertainty            0.080    -0.426    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.071    -0.355    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.670%)  route 0.249ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y25         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/Q
                         net (fo=1, routed)           0.249    -0.095    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
                         clock uncertainty            0.080    -0.353    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.170    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.539%)  route 0.251ns (60.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y24         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.251    -0.094    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
                         clock uncertainty            0.080    -0.353    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.170    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/Q
                         net (fo=1, routed)           0.112    -0.247    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[20]
    SLICE_X27Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/C
                         clock pessimism              0.248    -0.487    
                         clock uncertainty            0.080    -0.407    
    SLICE_X27Y35         FDRE (Hold_fdre_C_D)         0.072    -0.335    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.562    -0.499    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/Q
                         net (fo=1, routed)           0.112    -0.246    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[26]
    SLICE_X27Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/C
                         clock pessimism              0.250    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.070    -0.335    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.563    -0.498    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y38         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/Q
                         net (fo=1, routed)           0.112    -0.245    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[25]
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.829    -0.734    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/C
                         clock pessimism              0.250    -0.484    
                         clock uncertainty            0.080    -0.404    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.070    -0.334    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 6.262ns (32.687%)  route 12.895ns (67.313%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.467 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.467    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.467    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.062ns  (logic 6.167ns (32.352%)  route 12.895ns (67.648%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.372 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.372    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.372    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.046ns  (logic 6.151ns (32.295%)  route 12.895ns (67.705%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.133    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.356 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.356    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.496    18.664    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.062    19.234    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 6.148ns (32.285%)  route 12.895ns (67.715%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.353    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.022ns  (logic 6.127ns (32.210%)  route 12.895ns (67.790%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.332 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.332    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.332    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.948ns  (logic 6.053ns (31.945%)  route 12.895ns (68.055%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.258 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.258    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.932ns  (logic 6.037ns (31.887%)  route 12.895ns (68.113%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.019    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.242 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.242    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.495    18.663    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.062    19.233    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.233    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.929ns  (logic 6.034ns (31.877%)  route 12.895ns (68.123%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.239    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.239    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 6.013ns (31.801%)  route 12.895ns (68.199%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.218 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.218    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.834ns  (logic 5.939ns (31.533%)  route 12.895ns (68.467%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[11]/Q
                         net (fo=4, routed)           1.410     1.177    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[11]
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.150     1.327 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[11]_INST_0/O
                         net (fo=13, routed)          0.815     2.142    RV32I_pipelined_i/ALU_0/U0/B[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.474 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.474    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_i_7_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.007 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.007    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.124 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.124    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.241 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.476     4.717    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.150     4.867 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.661     5.528    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.795     6.649    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.773 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.709     7.483    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.607 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9/O
                         net (fo=16, routed)          0.689     8.296    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_9_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4/O
                         net (fo=1, routed)           0.622     9.042    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_i_4_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.657 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.658    10.314    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.330    10.644 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.434    11.078    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.328    11.406 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.462    11.868    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.992 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.257    13.249    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.562    13.935    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.463    14.522    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.646 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.092    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.216 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.938    16.154    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.278 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.497    16.775    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X22Y32         LUT4 (Prop_lut4_I0_O)        0.124    16.899 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.899    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.449 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.449    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.563    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.677    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.791    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.905    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.144 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.144    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X22Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  1.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_EM_0/U0/mux_reg_write_EM_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.300    RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_EM[1]
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.832    -0.731    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y41         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.080    -0.417    
    SLICE_X27Y41         FDRE (Hold_fdre_C_D)         0.076    -0.341    RV32I_pipelined_i/stage_MW_0/U0/mux_reg_write_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[3]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]/C
                         clock pessimism              0.236    -0.506    
                         clock uncertainty            0.080    -0.426    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.076    -0.350    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[1]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]/C
                         clock pessimism              0.236    -0.506    
                         clock uncertainty            0.080    -0.426    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.075    -0.351    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.845%)  route 0.219ns (57.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y25         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/Q
                         net (fo=1, routed)           0.219    -0.126    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
                         clock uncertainty            0.080    -0.353    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.170    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.309    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[2]
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]/C
                         clock pessimism              0.236    -0.506    
                         clock uncertainty            0.080    -0.426    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.071    -0.355    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.670%)  route 0.249ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y25         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[9]/Q
                         net (fo=1, routed)           0.249    -0.095    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
                         clock uncertainty            0.080    -0.353    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.170    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.539%)  route 0.251ns (60.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y24         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.251    -0.094    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.860    -0.703    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.433    
                         clock uncertainty            0.080    -0.353    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.170    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[20]/Q
                         net (fo=1, routed)           0.112    -0.247    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[20]
    SLICE_X27Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]/C
                         clock pessimism              0.248    -0.487    
                         clock uncertainty            0.080    -0.407    
    SLICE_X27Y35         FDRE (Hold_fdre_C_D)         0.072    -0.335    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.562    -0.499    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[26]/Q
                         net (fo=1, routed)           0.112    -0.246    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[26]
    SLICE_X27Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]/C
                         clock pessimism              0.250    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.070    -0.335    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.563    -0.498    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y38         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[25]/Q
                         net (fo=1, routed)           0.112    -0.245    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[25]
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.829    -0.734    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]/C
                         clock pessimism              0.250    -0.484    
                         clock uncertainty            0.080    -0.404    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.070    -0.334    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.089    





