{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556108834752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556108834752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 13:27:14 2019 " "Processing started: Wed Apr 24 13:27:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556108834752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108834752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108834753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556108835525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556108835525 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ADA.qsys " "Elaborating Platform Designer system entity \"ADA.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108845137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:29 Progress: Loading FPGA_MiniProject/ADA.qsys " "2019.04.24.13:27:29 Progress: Loading FPGA_MiniProject/ADA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108849275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:29 Progress: Reading input file " "2019.04.24.13:27:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108849610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:29 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\] " "2019.04.24.13:27:29 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108849690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:30 Progress: Parameterizing module adc_mega_0 " "2019.04.24.13:27:30 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108850557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:30 Progress: Building connections " "2019.04.24.13:27:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108850561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:30 Progress: Parameterizing connections " "2019.04.24.13:27:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108850562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:30 Progress: Validating " "2019.04.24.13:27:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108850580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.24.13:27:30 Progress: Done reading input file " "2019.04.24.13:27:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108850622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADA: Generating ADA \"ADA\" for QUARTUS_SYNTH " "ADA: Generating ADA \"ADA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108851340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108851571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: C:/intelfpga/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/el18hs/AppData/Local/Temp/alt8010_3449677167036842740.dir/0002_sopcgen/ADA_adc_mega_0.v " "Adc_mega_0: C:/intelfpga/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/el18hs/AppData/Local/Temp/alt8010_3449677167036842740.dir/0002_sopcgen/ADA_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108851576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"ADA\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"ADA\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADA: Done \"ADA\" with 2 modules, 3 files " "ADA: Done \"ADA\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854139 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ADA.qsys " "Finished elaborating Platform Designer system entity \"ADA.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108854901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP_Top " "Found entity 1: VGA_IP_Top" {  } { { "VGA_IP_Top.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854973 ""} { "Info" "ISGN_ENTITY_NAME" "2 hsync " "Found entity 2: hsync" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854973 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854973 ""} { "Info" "ISGN_ENTITY_NAME" "4 gridandwave " "Found entity 4: gridandwave" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "testwave testWave FPGA_MiniProject.v(37) " "Verilog HDL Declaration information at FPGA_MiniProject.v(37): object \"testwave\" differs only in case from object \"testWave\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556108854985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinegen.v 1 1 " "Found 1 design units, including 1 entities, in source file sinegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854991 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sample_IP.v(40) " "Verilog HDL information at Sample_IP.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556108854995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample " "Found entity 1: Sample" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ada/ada.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ada/ada.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADA " "Found entity 1: ADA" {  } { { "db/ip/ada/ada.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/ada.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108854999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108854999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ada/submodules/ada_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ada/submodules/ada_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADA_adc_mega_0 " "Found entity 1: ADA_adc_mega_0" {  } { { "db/ip/ada/submodules/ada_adc_mega_0.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/submodules/ada_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108855008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108855008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ada/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ada/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/ada/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556108855018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108855018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R VGATB.v(28) " "Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for \"R\"" {  } { { "VGATB.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108855018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slClock FPGA_MiniProject.v(177) " "Verilog HDL Implicit Net warning at FPGA_MiniProject.v(177): created implicit net for \"slClock\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108855018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH0 FPGA_MiniProject.v(215) " "Verilog HDL Implicit Net warning at FPGA_MiniProject.v(215): created implicit net for \"CH0\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108855018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556108855061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(39) " "Verilog HDL assignment warning at FPGA_MiniProject.v(39): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855062 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(40) " "Verilog HDL assignment warning at FPGA_MiniProject.v(40): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855062 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(41) " "Verilog HDL assignment warning at FPGA_MiniProject.v(41): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855062 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(42) " "Verilog HDL assignment warning at FPGA_MiniProject.v(42): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855063 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(88) " "Verilog HDL assignment warning at FPGA_MiniProject.v(88): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855063 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(92) " "Verilog HDL assignment warning at FPGA_MiniProject.v(92): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855063 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(96) " "Verilog HDL assignment warning at FPGA_MiniProject.v(96): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855063 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(100) " "Verilog HDL assignment warning at FPGA_MiniProject.v(100): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855063 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(105) " "Verilog HDL assignment warning at FPGA_MiniProject.v(105): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855064 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(109) " "Verilog HDL assignment warning at FPGA_MiniProject.v(109): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855064 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(113) " "Verilog HDL assignment warning at FPGA_MiniProject.v(113): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855064 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(117) " "Verilog HDL assignment warning at FPGA_MiniProject.v(117): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855064 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(122) " "Verilog HDL assignment warning at FPGA_MiniProject.v(122): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855064 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(123) " "Verilog HDL assignment warning at FPGA_MiniProject.v(123): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855064 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(124) " "Verilog HDL assignment warning at FPGA_MiniProject.v(124): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855064 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(128) " "Verilog HDL assignment warning at FPGA_MiniProject.v(128): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855064 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(129) " "Verilog HDL assignment warning at FPGA_MiniProject.v(129): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855065 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(130) " "Verilog HDL assignment warning at FPGA_MiniProject.v(130): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855065 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(135) " "Verilog HDL assignment warning at FPGA_MiniProject.v(135): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855065 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(136) " "Verilog HDL assignment warning at FPGA_MiniProject.v(136): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855065 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(137) " "Verilog HDL assignment warning at FPGA_MiniProject.v(137): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855065 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(141) " "Verilog HDL assignment warning at FPGA_MiniProject.v(141): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855065 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(142) " "Verilog HDL assignment warning at FPGA_MiniProject.v(142): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855065 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(143) " "Verilog HDL assignment warning at FPGA_MiniProject.v(143): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855065 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(159) " "Verilog HDL assignment warning at FPGA_MiniProject.v(159): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855066 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(163) " "Verilog HDL assignment warning at FPGA_MiniProject.v(163): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855066 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(168) " "Verilog HDL assignment warning at FPGA_MiniProject.v(168): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855066 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(172) " "Verilog HDL assignment warning at FPGA_MiniProject.v(172): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855066 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 FPGA_MiniProject.v(235) " "Verilog HDL assignment warning at FPGA_MiniProject.v(235): truncated value with size 32 to match size of target (20)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855067 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 FPGA_MiniProject.v(236) " "Verilog HDL assignment warning at FPGA_MiniProject.v(236): truncated value with size 32 to match size of target (20)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855067 "|FPGA_MiniProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave_gen sine_wave_gen:testWave " "Elaborating entity \"sine_wave_gen\" for hierarchy \"sine_wave_gen:testWave\"" {  } { { "FPGA_MiniProject.v" "testWave" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108855094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(32) " "Verilog HDL assignment warning at sineGen.v(32): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(33) " "Verilog HDL assignment warning at sineGen.v(33): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(34) " "Verilog HDL assignment warning at sineGen.v(34): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(35) " "Verilog HDL assignment warning at sineGen.v(35): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(36) " "Verilog HDL assignment warning at sineGen.v(36): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(37) " "Verilog HDL assignment warning at sineGen.v(37): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(38) " "Verilog HDL assignment warning at sineGen.v(38): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(39) " "Verilog HDL assignment warning at sineGen.v(39): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(40) " "Verilog HDL assignment warning at sineGen.v(40): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(41) " "Verilog HDL assignment warning at sineGen.v(41): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(42) " "Verilog HDL assignment warning at sineGen.v(42): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(43) " "Verilog HDL assignment warning at sineGen.v(43): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(44) " "Verilog HDL assignment warning at sineGen.v(44): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(45) " "Verilog HDL assignment warning at sineGen.v(45): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(51) " "Verilog HDL assignment warning at sineGen.v(51): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.data_a 0 sineGen.v(9) " "Net \"sine.data_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.waddr_a 0 sineGen.v(9) " "Net \"sine.waddr_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.we_a 0 sineGen.v(9) " "Net \"sine.we_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556108855096 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_IP_Top VGA_IP_Top:VGA " "Elaborating entity \"VGA_IP_Top\" for hierarchy \"VGA_IP_Top:VGA\"" {  } { { "FPGA_MiniProject.v" "VGA" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108855098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync VGA_IP_Top:VGA\|hsync:hs " "Elaborating entity \"hsync\" for hierarchy \"VGA_IP_Top:VGA\|hsync:hs\"" {  } { { "VGA_IP_Top.v" "hs" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108855100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(53) " "Verilog HDL assignment warning at VGA_IP.v(53): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855101 "|FPGA_MiniProject|VGA_IP_Top:VGA|hsync:hs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync VGA_IP_Top:VGA\|vsync:vs " "Elaborating entity \"vsync\" for hierarchy \"VGA_IP_Top:VGA\|vsync:vs\"" {  } { { "VGA_IP_Top.v" "vs" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108855103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(13) " "Verilog HDL assignment warning at VGA_IP.v(13): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855104 "|FPGA_MiniProject|VGA_IP_Top:VGA|vsync:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gridandwave VGA_IP_Top:VGA\|gridandwave:gaw " "Elaborating entity \"gridandwave\" for hierarchy \"VGA_IP_Top:VGA\|gridandwave:gaw\"" {  } { { "VGA_IP_Top.v" "gaw" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108855105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(146) " "Verilog HDL assignment warning at VGA_IP.v(146): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855107 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(147) " "Verilog HDL assignment warning at VGA_IP.v(147): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855107 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(157) " "Verilog HDL assignment warning at VGA_IP.v(157): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855107 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(290) " "Verilog HDL assignment warning at VGA_IP.v(290): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855107 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(293) " "Verilog HDL assignment warning at VGA_IP.v(293): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855107 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(294) " "Verilog HDL assignment warning at VGA_IP.v(294): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855107 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(295) " "Verilog HDL assignment warning at VGA_IP.v(295): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855107 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sample Sample:sample " "Elaborating entity \"Sample\" for hierarchy \"Sample:sample\"" {  } { { "FPGA_MiniProject.v" "sample" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108855108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outputcounter Sample_IP.v(16) " "Verilog HDL or VHDL warning at Sample_IP.v(16): object \"outputcounter\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556108855110 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg1 Sample_IP.v(18) " "Verilog HDL or VHDL warning at Sample_IP.v(18): object \"randomreg1\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556108855110 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg2 Sample_IP.v(19) " "Verilog HDL or VHDL warning at Sample_IP.v(19): object \"randomreg2\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556108855110 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(49) " "Verilog HDL assignment warning at Sample_IP.v(49): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855110 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(50) " "Verilog HDL assignment warning at Sample_IP.v(50): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855110 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(54) " "Verilog HDL assignment warning at Sample_IP.v(54): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855110 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(55) " "Verilog HDL assignment warning at Sample_IP.v(55): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556108855110 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556108855824 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADDAClock GND " "Pin \"ADDAClock\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556108855955 "|FPGA_MiniProject|ADDAClock"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556108855955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556108856056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556108856408 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADA 19 " "Ignored 19 assignments for entity \"ADA\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556108856425 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg " "Generated suppressed messages file C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108856459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556108856599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556108856599 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch4 " "No output dependent on input pin \"switch4\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|switch4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch5 " "No output dependent on input pin \"switch5\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|switch5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch6 " "No output dependent on input pin \"switch6\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|switch6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch7 " "No output dependent on input pin \"switch7\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|switch7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[0\] " "No output dependent on input pin \"ADCin\[0\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[1\] " "No output dependent on input pin \"ADCin\[1\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[2\] " "No output dependent on input pin \"ADCin\[2\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[3\] " "No output dependent on input pin \"ADCin\[3\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[4\] " "No output dependent on input pin \"ADCin\[4\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[5\] " "No output dependent on input pin \"ADCin\[5\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[6\] " "No output dependent on input pin \"ADCin\[6\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[7\] " "No output dependent on input pin \"ADCin\[7\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[8\] " "No output dependent on input pin \"ADCin\[8\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[9\] " "No output dependent on input pin \"ADCin\[9\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[10\] " "No output dependent on input pin \"ADCin\[10\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[11\] " "No output dependent on input pin \"ADCin\[11\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[12\] " "No output dependent on input pin \"ADCin\[12\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[13\] " "No output dependent on input pin \"ADCin\[13\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|ADCin[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutOfRange " "No output dependent on input pin \"OutOfRange\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556108856680 "|FPGA_MiniProject|OutOfRange"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556108856680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "359 " "Implemented 359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556108856682 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556108856682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "300 " "Implemented 300 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556108856682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556108856682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556108856719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 13:27:36 2019 " "Processing ended: Wed Apr 24 13:27:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556108856719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556108856719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556108856719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556108856719 ""}
