# Procedural-and-OOPs-with-SystemVerilog
Usage of initial block https://www.edaplayground.com/x/TtRU

Usage of always block https://www.edaplayground.com/x/7QvF

Generate programmable clock with configurable frequency in three different ways https://www.edaplayground.com/x/LvN9

Reset generation with 3 reset signal https://www.edaplayground.com/x/VYr5

Reset generation with 1 signal https://www.edaplayground.com/x/8VU2

Generate even/odd/onehot random numbers with Verilog https://www.edaplayground.com/x/Qgqb

Repetative operation: Loop: for,foreach,repeat https://www.edaplayground.com/x/fKwT

Random data in array https://www.edaplayground.com/x/QD8e

Function EX1 https://www.edaplayground.com/x/BFSP
EX2 https://www.edaplayground.com/x/jeAY

Task EX1 https://www.edaplayground.com/x/wzWe
EX2 https://www.edaplayground.com/x/6Spu

Pass by value_Paa by refence https://www.edaplayground.com/x/kn7J

Shallow (changes made in data members of class handle will be reflected(ie)not copied) https://www.edaplayground.com/x/Jsim

deep copy (changes made in data members of class handle will not be reflected(ie) fully copied) https://www.edaplayground.com/x/bbsj

Fork join_none https://www.edaplayground.com/x/Jyte
