// Seed: 1627857365
module module_0;
  reg id_1;
  initial id_1 = -1;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    input uwire id_6,
    input wire id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    inout tri0 id_11,
    input supply0 id_12,
    output wand id_13,
    input uwire id_14,
    input tri1 id_15,
    output wire id_16
);
  always @* begin : LABEL_0
    assert (id_11);
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
