verilog xil_defaultlib --include "../../../../TT_OVERLAY.srcs/sources_1/bd/TT_OV/ipshared/ec67/hdl" --include "../../../../TT_OVERLAY.srcs/sources_1/bd/TT_OV/ipshared/8c62/hdl" --include "../../../../TT_OVERLAY.srcs/sources_1/bd/TT_OV/ip/TT_OV_processing_system7_0_0" --include "../../../../TT_OVERLAY.srcs/sources_1/bd/TT_OV/ipshared/c923" \
"../../../bd/TT_OV/ip/TT_OV_processing_system7_0_0/sim/TT_OV_processing_system7_0_0.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_xlconcat_0_0/sim/TT_AXI_PERIPH_xlconcat_0_0.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_xlconcat_1_0/sim/TT_AXI_PERIPH_xlconcat_1_0.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_xlslice_2_0/sim/TT_AXI_PERIPH_xlslice_2_0.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_xlslice_2_1/sim/TT_AXI_PERIPH_xlslice_2_1.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_LSB_T1_1/sim/TT_AXI_PERIPH_LSB_T1_1.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_MSB_T1_1/sim/TT_AXI_PERIPH_MSB_T1_1.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_LSB_T1_2/sim/TT_AXI_PERIPH_LSB_T1_2.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_MSB_T1_2/sim/TT_AXI_PERIPH_MSB_T1_2.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_LSB_T1_3/sim/TT_AXI_PERIPH_LSB_T1_3.v" \
"../../../bd/TT_OV/ip/TT_OV_TT_AXI_PERIPH_wrapper_0_0/src/TT_AXI_PERIPH_MSB_T1_3/sim/TT_AXI_PERIPH_MSB_T1_3.v" \
"../../../bd/TT_OV/ip/TT_OV_xbar_0/sim/TT_OV_xbar_0.v" \
"../../../bd/TT_OV/ip/TT_OV_clk_wiz_0_1/TT_OV_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/TT_OV/ip/TT_OV_clk_wiz_0_1/TT_OV_clk_wiz_0_1.v" \
"../../../bd/TT_OV/ip/TT_OV_auto_pc_0/sim/TT_OV_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
