\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+iwdg.h File Reference}
\label{stm32f4xx__iwdg_8h}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+iwdg.\+h@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+iwdg.\+h}}


This file contains all the functions prototypes for the I\+W\+DG firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+Write\+Access\+\_\+\+Enable}~((uint16\+\_\+t)0x5555)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+Write\+Access\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS}(A\+C\+C\+E\+SS)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+Prescaler\+\_\+4}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+Prescaler\+\_\+8}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+Prescaler\+\_\+16}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+Prescaler\+\_\+32}~((uint8\+\_\+t)0x03)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+Prescaler\+\_\+64}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+Prescaler\+\_\+128}~((uint8\+\_\+t)0x05)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+Prescaler\+\_\+256}~((uint8\+\_\+t)0x06)
\item 
\#define \textbf{ I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+P\+VU}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ I\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+R\+VU}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+F\+L\+AG}(F\+L\+AG)~(((F\+L\+AG) == \textbf{ I\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+P\+VU}) $\vert$$\vert$ ((F\+L\+AG) == \textbf{ I\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+R\+VU}))
\item 
\#define \textbf{ I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+R\+E\+L\+O\+AD}(R\+E\+L\+O\+AD)~((R\+E\+L\+O\+AD) $<$= 0x\+F\+F\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ I\+W\+D\+G\+\_\+\+Write\+Access\+Cmd} (uint16\+\_\+t I\+W\+D\+G\+\_\+\+Write\+Access)
\begin{DoxyCompactList}\small\item\em Enables or disables write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers. \end{DoxyCompactList}\item 
void \textbf{ I\+W\+D\+G\+\_\+\+Set\+Prescaler} (uint8\+\_\+t I\+W\+D\+G\+\_\+\+Prescaler)
\begin{DoxyCompactList}\small\item\em Sets I\+W\+DG Prescaler value. \end{DoxyCompactList}\item 
void \textbf{ I\+W\+D\+G\+\_\+\+Set\+Reload} (uint16\+\_\+t Reload)
\begin{DoxyCompactList}\small\item\em Sets I\+W\+DG Reload value. \end{DoxyCompactList}\item 
void \textbf{ I\+W\+D\+G\+\_\+\+Reload\+Counter} (void)
\begin{DoxyCompactList}\small\item\em Reloads I\+W\+DG counter with value defined in the reload register (write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers disabled). \end{DoxyCompactList}\item 
void \textbf{ I\+W\+D\+G\+\_\+\+Enable} (void)
\begin{DoxyCompactList}\small\item\em Enables I\+W\+DG (write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers disabled). \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ I\+W\+D\+G\+\_\+\+Get\+Flag\+Status} (uint16\+\_\+t I\+W\+D\+G\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified I\+W\+DG flag is set or not. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the I\+W\+DG firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+iwdg.\+h}.

