

This is a system verilog testbench to verify Synchronous RAM.
Author: www.bharathshashidhar.com
