Return-Path: <stable+bounces-144121-lists+stable=lfdr.de@vger.kernel.org>
X-Original-To: lists+stable@lfdr.de
Delivered-To: lists+stable@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id 07F1EAB4CBD
	for <lists+stable@lfdr.de>; Tue, 13 May 2025 09:31:23 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 767783AA701
	for <lists+stable@lfdr.de>; Tue, 13 May 2025 07:31:02 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 4D15B1EFFBE;
	Tue, 13 May 2025 07:31:17 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="mx+VYj9v"
X-Original-To: stable@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 07DEB2D7BF;
	Tue, 13 May 2025 07:31:17 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1747121477; cv=none; b=D27/EUFcoahMPq27wcvejeXL2s9SWgDD8WSZ+IYeWxtiuqW+I/RA3jt2jn/U1p0/g3V5L+GqCopGw7uPLO/a05AVSAeDZoY4AKiYWw0ZYPVpEYv336r+iAeA5MxP6H2VNUnXv/3lTXQKqp1taFaWpTUaS2RstghTrHTQ3FqVihc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1747121477; c=relaxed/simple;
	bh=6jYE/QhBsAcx+ZYl1Z+cocs3zxcnenWSWW3vW/Gl9xI=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=VrOqfNM3AsbbgSYNtYDXAWZzC7uzbR19TKH0DrCgpYo9JRn1IrSzn2fRtbWkDvFMMZiL7uKuoc4y8T4N7T7ynLr8W9WrsVdh3jiLI+MZJFBLfTp69qTq7GPEdqbz8LsU8GuggRYxuKjN7BO4fUrTuC6SU3lUFn5LXFswucXZSCs=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=mx+VYj9v; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 8AFB4C4CEE4;
	Tue, 13 May 2025 07:31:14 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1747121476;
	bh=6jYE/QhBsAcx+ZYl1Z+cocs3zxcnenWSWW3vW/Gl9xI=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
	b=mx+VYj9vLfPJE73uI9AMS+fG/lJ5rofwRIwAvI+MRWlTY02q3Pg7Yyh9+iHvgSiRU
	 C4ve9gLOMUhP9DMvOdsoVqVvB46d4Yas/LnW23zCI0HY86bndLK0CbBdOYBYf0EaBy
	 ST4nsp9CUjmprvnbrgOr0CnL75IVcXPlJSpqzR5XNEcw2rTfszB4niWI+M1zYonej5
	 l/t87nFwwy+XRASnpvJJVlpnltl9qFIqcQfFYiQNfnIxczIYU0kwaGU6tkxCEmo23d
	 yxFMvwCt6clI06YosYWF0MON6xJh4qI+wWj44pj77cXqKnxIbfjCr3GWqAlztNnvcL
	 7p8i8cpolSoBQ==
From: Niklas Cassel <cassel@kernel.org>
To: Lorenzo Pieralisi <lpieralisi@kernel.org>,
	=?UTF-8?q?Krzysztof=20Wilczy=C5=84ski?= <kw@linux.com>,
	Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
	Rob Herring <robh@kernel.org>,
	Bjorn Helgaas <bhelgaas@google.com>,
	Kishon Vijay Abraham I <kishon@kernel.org>,
	Alan Douglas <adouglas@cadence.com>
Cc: Wilfred Mallawa <wilfred.mallawa@wdc.com>,
	Damien Le Moal <dlemoal@kernel.org>,
	Niklas Cassel <cassel@kernel.org>,
	stable@vger.kernel.org,
	linux-pci@vger.kernel.org
Subject: [PATCH v2 2/6] PCI: cadence-ep: Fix broken set_msix() callback
Date: Tue, 13 May 2025 09:30:57 +0200
Message-ID: <20250513073055.169486-10-cassel@kernel.org>
X-Mailer: git-send-email 2.49.0
In-Reply-To: <20250513073055.169486-8-cassel@kernel.org>
References: <20250513073055.169486-8-cassel@kernel.org>
Precedence: bulk
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-Developer-Signature: v=1; a=openpgp-sha256; l=2110; i=cassel@kernel.org; h=from:subject; bh=6jYE/QhBsAcx+ZYl1Z+cocs3zxcnenWSWW3vW/Gl9xI=; b=owGbwMvMwCV2MsVw8cxjvkWMp9WSGDKUvhrc/xg07fB0D7XMqawFaUzmf5cuj9Ge9/P0lS/ed T/Wvpt5rKOUhUGMi0FWTJHF94fL/uJu9ynHFe/YwMxhZQIZwsDFKQATWTKdkWF9xdlbTt7/Vh/5 /Vpgi/qFOjljpsv7/noZ36iccXbqjqlqDP9sxP7yLEr/2LbGujWPZ7r2nLbfL+fetsl6uX/Tgee MqwvZAQ==
X-Developer-Key: i=cassel@kernel.org; a=openpgp; fpr=5ADE635C0E631CBBD5BE065A352FE6582ED9B5DA
Content-Transfer-Encoding: 8bit

While the set_msix() callback function in pcie-cadence-ep writes the
Table Size field correctly (N-1), the calculation of the PBA offset
is wrong because it calculates space for (N-1) entries instead of N.

This results in e.g. the following error when using QEMU with PCI
passthrough on a device which relies on the PCI endpoint subsystem:
failed to add PCI capability 0x11[0x50]@0xb0: table & pba overlap, or they don't fit in BARs, or don't align

Fix the calculation of PBA offset in the MSI-X capability.

Cc: stable@vger.kernel.org
Fixes: 3ef5d16f50f8 ("PCI: cadence: Add MSI-X support to Endpoint driver")
Reviewed-by: Wilfred Mallawa <wilfred.mallawa@wdc.com>
Reviewed-by: Damien Le Moal <dlemoal@kernel.org>
Signed-off-by: Niklas Cassel <cassel@kernel.org>
---
 drivers/pci/controller/cadence/pcie-cadence-ep.c | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

diff --git a/drivers/pci/controller/cadence/pcie-cadence-ep.c b/drivers/pci/controller/cadence/pcie-cadence-ep.c
index 599ec4b1223e..112ae200b393 100644
--- a/drivers/pci/controller/cadence/pcie-cadence-ep.c
+++ b/drivers/pci/controller/cadence/pcie-cadence-ep.c
@@ -292,13 +292,14 @@ static int cdns_pcie_ep_set_msix(struct pci_epc *epc, u8 fn, u8 vfn,
 	struct cdns_pcie *pcie = &ep->pcie;
 	u32 cap = CDNS_PCIE_EP_FUNC_MSIX_CAP_OFFSET;
 	u32 val, reg;
+	u16 actual_interrupts = interrupts + 1;
 
 	fn = cdns_pcie_get_fn_from_vfn(pcie, fn, vfn);
 
 	reg = cap + PCI_MSIX_FLAGS;
 	val = cdns_pcie_ep_fn_readw(pcie, fn, reg);
 	val &= ~PCI_MSIX_FLAGS_QSIZE;
-	val |= interrupts;
+	val |= interrupts; /* 0's based value */
 	cdns_pcie_ep_fn_writew(pcie, fn, reg, val);
 
 	/* Set MSI-X BAR and offset */
@@ -308,7 +309,7 @@ static int cdns_pcie_ep_set_msix(struct pci_epc *epc, u8 fn, u8 vfn,
 
 	/* Set PBA BAR and offset.  BAR must match MSI-X BAR */
 	reg = cap + PCI_MSIX_PBA;
-	val = (offset + (interrupts * PCI_MSIX_ENTRY_SIZE)) | bir;
+	val = (offset + (actual_interrupts * PCI_MSIX_ENTRY_SIZE)) | bir;
 	cdns_pcie_ep_fn_writel(pcie, fn, reg, val);
 
 	return 0;
-- 
2.49.0


