$date
	Thu Sep 15 11:12:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module four_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module ex $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ( p $end
$var wire 4 ) z [3:0] $end
$var wire 4 * sum [3:0] $end
$var wire 1 + n $end
$var wire 1 , m $end
$var wire 4 - h [3:0] $end
$scope module st0 $end
$var wire 4 . a [3:0] $end
$var wire 4 / b [3:0] $end
$var wire 1 0 b0 $end
$var wire 1 1 b1 $end
$var wire 1 2 b2 $end
$var wire 1 3 b3 $end
$var wire 1 % cin $end
$var wire 4 4 sum [3:0] $end
$var wire 1 , cout $end
$var wire 1 5 c3 $end
$var wire 1 6 c2 $end
$var wire 1 7 c1 $end
$scope module fa0 $end
$var wire 1 % ci $end
$var wire 1 7 co $end
$var wire 1 8 s $end
$var wire 1 9 x $end
$var wire 1 0 y $end
$upscope $end
$scope module fa1 $end
$var wire 1 7 ci $end
$var wire 1 6 co $end
$var wire 1 : s $end
$var wire 1 ; x $end
$var wire 1 1 y $end
$upscope $end
$scope module fa2 $end
$var wire 1 6 ci $end
$var wire 1 5 co $end
$var wire 1 < s $end
$var wire 1 = x $end
$var wire 1 2 y $end
$upscope $end
$scope module fa3 $end
$var wire 1 5 ci $end
$var wire 1 , co $end
$var wire 1 > s $end
$var wire 1 ? x $end
$var wire 1 3 y $end
$upscope $end
$upscope $end
$scope module st1 $end
$var wire 4 @ a [3:0] $end
$var wire 4 A b [3:0] $end
$var wire 1 B b0 $end
$var wire 1 C b1 $end
$var wire 1 D b2 $end
$var wire 1 E b3 $end
$var wire 1 % cin $end
$var wire 4 F sum [3:0] $end
$var wire 1 + cout $end
$var wire 1 G c3 $end
$var wire 1 H c2 $end
$var wire 1 I c1 $end
$scope module fa0 $end
$var wire 1 % ci $end
$var wire 1 I co $end
$var wire 1 J s $end
$var wire 1 K x $end
$var wire 1 B y $end
$upscope $end
$scope module fa1 $end
$var wire 1 I ci $end
$var wire 1 H co $end
$var wire 1 L s $end
$var wire 1 M x $end
$var wire 1 C y $end
$upscope $end
$scope module fa2 $end
$var wire 1 H ci $end
$var wire 1 G co $end
$var wire 1 N s $end
$var wire 1 O x $end
$var wire 1 D y $end
$upscope $end
$scope module fa3 $end
$var wire 1 G ci $end
$var wire 1 + co $end
$var wire 1 P s $end
$var wire 1 Q x $end
$var wire 1 E y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0Q
0P
1O
1N
1M
1L
0K
0J
0I
0H
0G
b110 F
0E
0D
0C
0B
b0 A
b110 @
0?
0>
0=
1<
0;
1:
19
08
17
06
05
b110 4
03
12
01
10
b101 /
b1 .
b0 -
0,
0+
b110 *
b110 )
0(
b101 '
b1 &
0%
b101 $
b1 #
0"
b110 !
$end
#20
1P
0N
1Q
1>
0J
b1000 !
b1000 *
b1000 F
0L
0O
15
0<
0K
07
0M
16
08
b1000 )
b1000 4
b1000 @
0:
00
11
09
1;
b110 $
b110 '
b110 /
b10 #
b10 &
b10 .
#40
b1001 !
b1001 *
b1001 F
1J
1K
b1001 )
b1001 4
b1001 @
18
10
b111 $
b111 '
b111 /
#60
0G
0P
0Q
0C
0D
0>
0J
05
0L
b0 -
b0 A
0(
b100 !
b100 *
b100 F
1N
0K
08
0M
06
1O
0:
b100 )
b100 4
b100 @
1<
00
01
02
0;
1=
b0 $
b0 '
b0 /
b100 #
b100 &
b100 .
#80
