<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="lzw_fpga.wdb" id="1">
         <top_modules>
            <top_module name="apa_lzw_fpga_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0ns"></ZoomStartTime>
      <ZoomEndTime time="2000ns"></ZoomEndTime>
      <Cursor1Time time="0ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="257"></NameColumnWidth>
      <ValueColumnWidth column_width="84"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="2" />
   <wvobject type="group" fp_name="HLS Process Summary Group">
      <obj_property name="label">HLS Process Summary</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga//AESL_inst_lzw_fpga_activity">
         <obj_property name="label">AESL_inst_lzw_fpga_activity</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="UseFullPath">true</obj_property>
         <obj_property name="ElementShortName">AESL_inst_lzw_fpga_activity</obj_property>
         <obj_property name="ObjectShortName">AESL_inst_lzw_fpga_activity</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
         <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
         <obj_property name="CustomSignalColor">turquoise</obj_property>
         <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
         <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga//AESL_inst_lzw_fpga_activity.dataflowTxWaveData.Cycles</obj_property>
         <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga//AESL_inst_lzw_fpga_activity.dataflowTxWaveData.OutStanding</obj_property>
         <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga//AESL_inst_lzw_fpga_activity.dataflowTxTooltipData</obj_property>
         <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/lzw_fpga_entry11_U0_activity">
            <obj_property name="label">lzw_fpga_entry11_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">lzw_fpga_entry11_U0_activity</obj_property>
            <obj_property name="ObjectShortName">lzw_fpga_entry11_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/lzw_fpga_entry11_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/lzw_fpga_entry11_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/lzw_fpga_entry11_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/load_input_U0_activity">
            <obj_property name="label">load_input_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">load_input_U0_activity</obj_property>
            <obj_property name="ObjectShortName">load_input_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/load_input_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/load_input_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/load_input_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/encoding_U0_activity">
            <obj_property name="label">encoding_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">encoding_U0_activity</obj_property>
            <obj_property name="ObjectShortName">encoding_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/encoding_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/encoding_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/encoding_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/decoding_U0_activity">
            <obj_property name="label">decoding_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">decoding_U0_activity</obj_property>
            <obj_property name="ObjectShortName">decoding_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/decoding_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/decoding_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/decoding_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/store_output_U0_activity">
            <obj_property name="label">store_output_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">store_output_U0_activity</obj_property>
            <obj_property name="ObjectShortName">store_output_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/store_output_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/store_output_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/store_output_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/copy_output_code_U0_activity">
            <obj_property name="label">copy_output_code_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">copy_output_code_U0_activity</obj_property>
            <obj_property name="ObjectShortName">copy_output_code_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/copy_output_code_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/copy_output_code_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/copy_output_code_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/Block_split212_proc_U0_activity">
            <obj_property name="label">Block_split212_proc_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">Block_split212_proc_U0_activity</obj_property>
            <obj_property name="ObjectShortName">Block_split212_proc_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/Block_split212_proc_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/Block_split212_proc_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/Block_split212_proc_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/copy_output_U0_activity">
            <obj_property name="label">copy_output_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">copy_output_U0_activity</obj_property>
            <obj_property name="ObjectShortName">copy_output_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/copy_output_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/copy_output_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/copy_output_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/Block_split214_proc_U0_activity">
            <obj_property name="label">Block_split214_proc_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">Block_split214_proc_U0_activity</obj_property>
            <obj_property name="ObjectShortName">Block_split214_proc_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/Block_split214_proc_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/Block_split214_proc_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/Block_split214_proc_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga//AESL_inst_lzw_fpga_activity">
      <obj_property name="ElementShortName">AESL_inst_lzw_fpga_activity</obj_property>
      <obj_property name="ObjectShortName">AESL_inst_lzw_fpga_activity</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="AESL_inst_lzw_fpga_group">
      <obj_property name="label">AESL_inst_lzw_fpga</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/lzw_fpga_entry11_U0_activity">
         <obj_property name="ElementShortName">lzw_fpga_entry11_U0_activity</obj_property>
         <obj_property name="ObjectShortName">lzw_fpga_entry11_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/load_input_U0_activity">
         <obj_property name="ElementShortName">load_input_U0_activity</obj_property>
         <obj_property name="ObjectShortName">load_input_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/encoding_U0_activity">
         <obj_property name="ElementShortName">encoding_U0_activity</obj_property>
         <obj_property name="ObjectShortName">encoding_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/decoding_U0_activity">
         <obj_property name="ElementShortName">decoding_U0_activity</obj_property>
         <obj_property name="ObjectShortName">decoding_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/store_output_U0_activity">
         <obj_property name="ElementShortName">store_output_U0_activity</obj_property>
         <obj_property name="ObjectShortName">store_output_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/copy_output_code_U0_activity">
         <obj_property name="ElementShortName">copy_output_code_U0_activity</obj_property>
         <obj_property name="ObjectShortName">copy_output_code_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/Block_split212_proc_U0_activity">
         <obj_property name="ElementShortName">Block_split212_proc_U0_activity</obj_property>
         <obj_property name="ObjectShortName">Block_split212_proc_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/copy_output_U0_activity">
         <obj_property name="ElementShortName">copy_output_U0_activity</obj_property>
         <obj_property name="ObjectShortName">copy_output_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/Block_split214_proc_U0_activity">
         <obj_property name="ElementShortName">Block_split214_proc_U0_activity</obj_property>
         <obj_property name="ObjectShortName">Block_split214_proc_U0_activity</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="AESL_inst_lzw_fpga_Handshake_group">
         <obj_property name="label">Block-level handshake</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/ap_start">
            <obj_property name="ElementShortName">ap_start</obj_property>
            <obj_property name="ObjectShortName">ap_start</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/ap_ready">
            <obj_property name="ElementShortName">ap_ready</obj_property>
            <obj_property name="ObjectShortName">ap_ready</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/ap_done">
            <obj_property name="ElementShortName">ap_done</obj_property>
            <obj_property name="ObjectShortName">ap_done</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/ap_continue">
            <obj_property name="ElementShortName">ap_continue</obj_property>
            <obj_property name="ObjectShortName">ap_continue</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="lzw_fpga_entry11_U0_group">
         <obj_property name="label">lzw_fpga_entry11_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="lzw_fpga_entry11_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="lzw_fpga_entry11_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="lzw_fpga_entry11_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="input_out_group">
               <obj_property name="label">input_out(input_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_out_blk_n">
                  <obj_property name="ElementShortName">input_out_blk_n</obj_property>
                  <obj_property name="ObjectShortName">input_out_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_out_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_out_full_n">
                  <obj_property name="ElementShortName">input_out_full_n</obj_property>
                  <obj_property name="ObjectShortName">input_out_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_out_write">
                  <obj_property name="ElementShortName">input_out_write</obj_property>
                  <obj_property name="ObjectShortName">input_out_write</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="input_size_out_group">
               <obj_property name="label">input_size_out(input_size_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_size_out_blk_n">
                  <obj_property name="ElementShortName">input_size_out_blk_n</obj_property>
                  <obj_property name="ObjectShortName">input_size_out_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_size_out_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_size_out_full_n">
                  <obj_property name="ElementShortName">input_size_out_full_n</obj_property>
                  <obj_property name="ObjectShortName">input_size_out_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_size_out_write">
                  <obj_property name="ElementShortName">input_size_out_write</obj_property>
                  <obj_property name="ObjectShortName">input_size_out_write</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="input_size_out1_group">
               <obj_property name="label">input_size_out1(input_size_c24_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_size_out1_blk_n">
                  <obj_property name="ElementShortName">input_size_out1_blk_n</obj_property>
                  <obj_property name="ObjectShortName">input_size_out1_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_size_out1_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_size_out1_full_n">
                  <obj_property name="ElementShortName">input_size_out1_full_n</obj_property>
                  <obj_property name="ObjectShortName">input_size_out1_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/input_size_out1_write">
                  <obj_property name="ElementShortName">input_size_out1_write</obj_property>
                  <obj_property name="ObjectShortName">input_size_out1_write</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="output_code_out_group">
               <obj_property name="label">output_code_out(output_code_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_code_out_blk_n">
                  <obj_property name="ElementShortName">output_code_out_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_code_out_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_code_out_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_code_out_full_n">
                  <obj_property name="ElementShortName">output_code_out_full_n</obj_property>
                  <obj_property name="ObjectShortName">output_code_out_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_code_out_write">
                  <obj_property name="ElementShortName">output_code_out_write</obj_property>
                  <obj_property name="ObjectShortName">output_code_out_write</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="output_size_out_group">
               <obj_property name="label">output_size_out(output_size_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_size_out_blk_n">
                  <obj_property name="ElementShortName">output_size_out_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_size_out_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_size_out_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_size_out_full_n">
                  <obj_property name="ElementShortName">output_size_out_full_n</obj_property>
                  <obj_property name="ObjectShortName">output_size_out_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_size_out_write">
                  <obj_property name="ElementShortName">output_size_out_write</obj_property>
                  <obj_property name="ObjectShortName">output_size_out_write</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="output_out_group">
               <obj_property name="label">output_out(output_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_out_blk_n">
                  <obj_property name="ElementShortName">output_out_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_out_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_out_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_out_full_n">
                  <obj_property name="ElementShortName">output_out_full_n</obj_property>
                  <obj_property name="ObjectShortName">output_out_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_out_write">
                  <obj_property name="ElementShortName">output_out_write</obj_property>
                  <obj_property name="ObjectShortName">output_out_write</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="output_length_out_group">
               <obj_property name="label">output_length_out(output_length_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_length_out_blk_n">
                  <obj_property name="ElementShortName">output_length_out_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_length_out_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_length_out_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_length_out_full_n">
                  <obj_property name="ElementShortName">output_length_out_full_n</obj_property>
                  <obj_property name="ObjectShortName">output_length_out_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/lzw_fpga_entry11_U0/output_length_out_write">
                  <obj_property name="ElementShortName">output_length_out_write</obj_property>
                  <obj_property name="ObjectShortName">output_length_out_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="load_input_U0_group">
         <obj_property name="label">load_input_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="load_input_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="input_r_group">
               <obj_property name="label">input_r(input_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_r_blk_n">
                  <obj_property name="ElementShortName">input_r_blk_n</obj_property>
                  <obj_property name="ObjectShortName">input_r_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_r_dout">
                  <obj_property name="ElementShortName">input_r_dout[63:0]</obj_property>
                  <obj_property name="ObjectShortName">input_r_dout[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_r_empty_n">
                  <obj_property name="ElementShortName">input_r_empty_n</obj_property>
                  <obj_property name="ObjectShortName">input_r_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_r_read">
                  <obj_property name="ElementShortName">input_r_read</obj_property>
                  <obj_property name="ObjectShortName">input_r_read</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="input_size_group">
               <obj_property name="label">input_size(input_size_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_size_blk_n">
                  <obj_property name="ElementShortName">input_size_blk_n</obj_property>
                  <obj_property name="ObjectShortName">input_size_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_size_dout">
                  <obj_property name="ElementShortName">input_size_dout[31:0]</obj_property>
                  <obj_property name="ObjectShortName">input_size_dout[31:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_size_empty_n">
                  <obj_property name="ElementShortName">input_size_empty_n</obj_property>
                  <obj_property name="ObjectShortName">input_size_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_size_read">
                  <obj_property name="ElementShortName">input_size_read</obj_property>
                  <obj_property name="ObjectShortName">input_size_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="load_input_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="load_input_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="input_stream_group">
               <obj_property name="label">input_stream(input_stream_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_stream_blk_n">
                  <obj_property name="ElementShortName">input_stream_blk_n</obj_property>
                  <obj_property name="ObjectShortName">input_stream_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_stream_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_stream_full_n">
                  <obj_property name="ElementShortName">input_stream_full_n</obj_property>
                  <obj_property name="ObjectShortName">input_stream_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/load_input_U0/input_stream_write">
                  <obj_property name="ElementShortName">input_stream_write</obj_property>
                  <obj_property name="ObjectShortName">input_stream_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="encoding_U0_group">
         <obj_property name="label">encoding_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="encoding_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="input_stream_group">
               <obj_property name="label">input_stream(input_stream_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/input_stream_blk_n">
                  <obj_property name="ElementShortName">input_stream_blk_n</obj_property>
                  <obj_property name="ObjectShortName">input_stream_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/input_stream_dout">
                  <obj_property name="ElementShortName">input_stream_dout[7:0]</obj_property>
                  <obj_property name="ObjectShortName">input_stream_dout[7:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/input_stream_empty_n">
                  <obj_property name="ElementShortName">input_stream_empty_n</obj_property>
                  <obj_property name="ObjectShortName">input_stream_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/input_stream_read">
                  <obj_property name="ElementShortName">input_stream_read</obj_property>
                  <obj_property name="ObjectShortName">input_stream_read</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="input_size_group">
               <obj_property name="label">input_size(input_size_c24_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/input_size_blk_n">
                  <obj_property name="ElementShortName">input_size_blk_n</obj_property>
                  <obj_property name="ObjectShortName">input_size_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/input_size_dout">
                  <obj_property name="ElementShortName">input_size_dout[31:0]</obj_property>
                  <obj_property name="ObjectShortName">input_size_dout[31:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/input_size_empty_n">
                  <obj_property name="ElementShortName">input_size_empty_n</obj_property>
                  <obj_property name="ObjectShortName">input_size_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/input_size_read">
                  <obj_property name="ElementShortName">input_size_read</obj_property>
                  <obj_property name="ObjectShortName">input_size_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="encoding_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="encoding_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="code_stream_group">
               <obj_property name="label">code_stream(code_stream_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/code_stream_blk_n">
                  <obj_property name="ElementShortName">code_stream_blk_n</obj_property>
                  <obj_property name="ObjectShortName">code_stream_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/code_stream_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/code_stream_full_n">
                  <obj_property name="ElementShortName">code_stream_full_n</obj_property>
                  <obj_property name="ObjectShortName">code_stream_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/code_stream_write">
                  <obj_property name="ElementShortName">code_stream_write</obj_property>
                  <obj_property name="ObjectShortName">code_stream_write</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="local_output_code_group">
               <obj_property name="label">local_output_code(local_output_code_U, PIPO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_code_address0">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_code_d0">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_code_ce0">
                  <obj_property name="ElementShortName">local_output_code_ce0</obj_property>
                  <obj_property name="ObjectShortName">local_output_code_ce0</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_code_we0">
                  <obj_property name="ElementShortName">local_output_code_we0</obj_property>
                  <obj_property name="ObjectShortName">local_output_code_we0</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/ap_done">
                  <obj_property name="ElementShortName">ap_done</obj_property>
                  <obj_property name="ObjectShortName">ap_done</obj_property>
                  <obj_property name="label">ap_done(i_write)</obj_property>
                  <obj_property name="DisplayName">label</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/ap_continue">
                  <obj_property name="ElementShortName">ap_continue</obj_property>
                  <obj_property name="ObjectShortName">ap_continue</obj_property>
                  <obj_property name="label">ap_continue(i_full_n)</obj_property>
                  <obj_property name="DisplayName">label</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="local_output_size_out_group">
               <obj_property name="label">local_output_size_out(local_output_size_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_size_out_blk_n">
                  <obj_property name="ElementShortName">local_output_size_out_blk_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_out_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_size_out_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_size_out_full_n">
                  <obj_property name="ElementShortName">local_output_size_out_full_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_out_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_size_out_write">
                  <obj_property name="ElementShortName">local_output_size_out_write</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_out_write</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="local_output_size_out1_group">
               <obj_property name="label">local_output_size_out1(local_output_size_c25_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_size_out1_blk_n">
                  <obj_property name="ElementShortName">local_output_size_out1_blk_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_out1_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_size_out1_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_size_out1_full_n">
                  <obj_property name="ElementShortName">local_output_size_out1_full_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_out1_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/encoding_U0/local_output_size_out1_write">
                  <obj_property name="ElementShortName">local_output_size_out1_write</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_out1_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="decoding_U0_group">
         <obj_property name="label">decoding_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="decoding_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="code_stream_group">
               <obj_property name="label">code_stream(code_stream_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/code_stream_blk_n">
                  <obj_property name="ElementShortName">code_stream_blk_n</obj_property>
                  <obj_property name="ObjectShortName">code_stream_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/code_stream_dout">
                  <obj_property name="ElementShortName">code_stream_dout[31:0]</obj_property>
                  <obj_property name="ObjectShortName">code_stream_dout[31:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/code_stream_empty_n">
                  <obj_property name="ElementShortName">code_stream_empty_n</obj_property>
                  <obj_property name="ObjectShortName">code_stream_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/code_stream_read">
                  <obj_property name="ElementShortName">code_stream_read</obj_property>
                  <obj_property name="ObjectShortName">code_stream_read</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="local_output_size_group">
               <obj_property name="label">local_output_size(local_output_size_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/local_output_size_blk_n">
                  <obj_property name="ElementShortName">local_output_size_blk_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/local_output_size_dout">
                  <obj_property name="ElementShortName">local_output_size_dout[31:0]</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_dout[31:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/local_output_size_empty_n">
                  <obj_property name="ElementShortName">local_output_size_empty_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/local_output_size_read">
                  <obj_property name="ElementShortName">local_output_size_read</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="decoding_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="decoding_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="output_stream_group">
               <obj_property name="label">output_stream(output_stream_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/output_stream_blk_n">
                  <obj_property name="ElementShortName">output_stream_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_stream_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/output_stream_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/output_stream_full_n">
                  <obj_property name="ElementShortName">output_stream_full_n</obj_property>
                  <obj_property name="ObjectShortName">output_stream_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/output_stream_write">
                  <obj_property name="ElementShortName">output_stream_write</obj_property>
                  <obj_property name="ObjectShortName">output_stream_write</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="local_output_size_out_group">
               <obj_property name="label">local_output_size_out(local_output_size_c26_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/local_output_size_out_blk_n">
                  <obj_property name="ElementShortName">local_output_size_out_blk_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_out_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/local_output_size_out_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/local_output_size_out_full_n">
                  <obj_property name="ElementShortName">local_output_size_out_full_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_out_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/decoding_U0/local_output_size_out_write">
                  <obj_property name="ElementShortName">local_output_size_out_write</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_out_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="store_output_U0_group">
         <obj_property name="label">store_output_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="store_output_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="output_stream_group">
               <obj_property name="label">output_stream(output_stream_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/output_stream_blk_n">
                  <obj_property name="ElementShortName">output_stream_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_stream_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/output_stream_dout">
                  <obj_property name="ElementShortName">output_stream_dout[7:0]</obj_property>
                  <obj_property name="ObjectShortName">output_stream_dout[7:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/output_stream_empty_n">
                  <obj_property name="ElementShortName">output_stream_empty_n</obj_property>
                  <obj_property name="ObjectShortName">output_stream_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/output_stream_read">
                  <obj_property name="ElementShortName">output_stream_read</obj_property>
                  <obj_property name="ObjectShortName">output_stream_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="store_output_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="store_output_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="local_output_group">
               <obj_property name="label">local_output(local_output_U, PIPO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/local_output_address0">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/local_output_d0">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/local_output_ce0">
                  <obj_property name="ElementShortName">local_output_ce0</obj_property>
                  <obj_property name="ObjectShortName">local_output_ce0</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/local_output_we0">
                  <obj_property name="ElementShortName">local_output_we0</obj_property>
                  <obj_property name="ObjectShortName">local_output_we0</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/ap_done">
                  <obj_property name="ElementShortName">ap_done</obj_property>
                  <obj_property name="ObjectShortName">ap_done</obj_property>
                  <obj_property name="label">ap_done(i_write)</obj_property>
                  <obj_property name="DisplayName">label</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/ap_continue">
                  <obj_property name="ElementShortName">ap_continue</obj_property>
                  <obj_property name="ObjectShortName">ap_continue</obj_property>
                  <obj_property name="label">ap_continue(i_full_n)</obj_property>
                  <obj_property name="DisplayName">label</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="local_output_length_out_group">
               <obj_property name="label">local_output_length_out(local_output_length_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/local_output_length_out_blk_n">
                  <obj_property name="ElementShortName">local_output_length_out_blk_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_length_out_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/local_output_length_out_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/local_output_length_out_full_n">
                  <obj_property name="ElementShortName">local_output_length_out_full_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_length_out_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/store_output_U0/local_output_length_out_write">
                  <obj_property name="ElementShortName">local_output_length_out_write</obj_property>
                  <obj_property name="ObjectShortName">local_output_length_out_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="copy_output_code_U0_group">
         <obj_property name="label">copy_output_code_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="copy_output_code_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="local_output_code_group">
               <obj_property name="label">local_output_code(local_output_code_U, PIPO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/local_output_code_address0">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/local_output_code_q0">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/local_output_code_ce0">
                  <obj_property name="ElementShortName">local_output_code_ce0</obj_property>
                  <obj_property name="ObjectShortName">local_output_code_ce0</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/ap_ready">
                  <obj_property name="ElementShortName">ap_ready</obj_property>
                  <obj_property name="ObjectShortName">ap_ready</obj_property>
                  <obj_property name="label">ap_ready(t_read)</obj_property>
                  <obj_property name="DisplayName">label</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="output_code_group">
               <obj_property name="label">output_code(output_code_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/output_code_blk_n">
                  <obj_property name="ElementShortName">output_code_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_code_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/output_code_dout">
                  <obj_property name="ElementShortName">output_code_dout[63:0]</obj_property>
                  <obj_property name="ObjectShortName">output_code_dout[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/output_code_empty_n">
                  <obj_property name="ElementShortName">output_code_empty_n</obj_property>
                  <obj_property name="ObjectShortName">output_code_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/output_code_read">
                  <obj_property name="ElementShortName">output_code_read</obj_property>
                  <obj_property name="ObjectShortName">output_code_read</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="local_output_size_group">
               <obj_property name="label">local_output_size(local_output_size_c25_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/local_output_size_blk_n">
                  <obj_property name="ElementShortName">local_output_size_blk_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/local_output_size_dout">
                  <obj_property name="ElementShortName">local_output_size_dout[31:0]</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_dout[31:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/local_output_size_empty_n">
                  <obj_property name="ElementShortName">local_output_size_empty_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/local_output_size_read">
                  <obj_property name="ElementShortName">local_output_size_read</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="copy_output_code_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_code_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="copy_output_code_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="Block_split212_proc_U0_group">
         <obj_property name="label">Block_split212_proc_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="Block_split212_proc_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="local_output_length_group">
               <obj_property name="label">local_output_length(local_output_length_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/local_output_length_blk_n">
                  <obj_property name="ElementShortName">local_output_length_blk_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_length_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/local_output_length_dout">
                  <obj_property name="ElementShortName">local_output_length_dout[8:0]</obj_property>
                  <obj_property name="ObjectShortName">local_output_length_dout[8:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/local_output_length_empty_n">
                  <obj_property name="ElementShortName">local_output_length_empty_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_length_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/local_output_length_read">
                  <obj_property name="ElementShortName">local_output_length_read</obj_property>
                  <obj_property name="ObjectShortName">local_output_length_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="Block_split212_proc_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split212_proc_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="Block_split212_proc_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="copy_output_U0_group">
         <obj_property name="label">copy_output_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="copy_output_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="local_output_group">
               <obj_property name="label">local_output(local_output_U, PIPO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/local_output_address0">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/local_output_q0">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/local_output_ce0">
                  <obj_property name="ElementShortName">local_output_ce0</obj_property>
                  <obj_property name="ObjectShortName">local_output_ce0</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/ap_ready">
                  <obj_property name="ElementShortName">ap_ready</obj_property>
                  <obj_property name="ObjectShortName">ap_ready</obj_property>
                  <obj_property name="label">ap_ready(t_read)</obj_property>
                  <obj_property name="DisplayName">label</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="output_r_group">
               <obj_property name="label">output_r(output_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/output_r_blk_n">
                  <obj_property name="ElementShortName">output_r_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_r_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/output_r_dout">
                  <obj_property name="ElementShortName">output_r_dout[63:0]</obj_property>
                  <obj_property name="ObjectShortName">output_r_dout[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/output_r_empty_n">
                  <obj_property name="ElementShortName">output_r_empty_n</obj_property>
                  <obj_property name="ObjectShortName">output_r_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/output_r_read">
                  <obj_property name="ElementShortName">output_r_read</obj_property>
                  <obj_property name="ObjectShortName">output_r_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="copy_output_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/copy_output_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="copy_output_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="Block_split214_proc_U0_group">
         <obj_property name="label">Block_split214_proc_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="Block_split214_proc_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="output_size_group">
               <obj_property name="label">output_size(output_size_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/output_size_blk_n">
                  <obj_property name="ElementShortName">output_size_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_size_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/output_size_dout">
                  <obj_property name="ElementShortName">output_size_dout[63:0]</obj_property>
                  <obj_property name="ObjectShortName">output_size_dout[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/output_size_empty_n">
                  <obj_property name="ElementShortName">output_size_empty_n</obj_property>
                  <obj_property name="ObjectShortName">output_size_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/output_size_read">
                  <obj_property name="ElementShortName">output_size_read</obj_property>
                  <obj_property name="ObjectShortName">output_size_read</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="local_output_size_group">
               <obj_property name="label">local_output_size(local_output_size_c26_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/local_output_size_blk_n">
                  <obj_property name="ElementShortName">local_output_size_blk_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/local_output_size_dout">
                  <obj_property name="ElementShortName">local_output_size_dout[31:0]</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_dout[31:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/local_output_size_empty_n">
                  <obj_property name="ElementShortName">local_output_size_empty_n</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/local_output_size_read">
                  <obj_property name="ElementShortName">local_output_size_read</obj_property>
                  <obj_property name="ObjectShortName">local_output_size_read</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="output_length_group">
               <obj_property name="label">output_length(output_length_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/output_length_blk_n">
                  <obj_property name="ElementShortName">output_length_blk_n</obj_property>
                  <obj_property name="ObjectShortName">output_length_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/output_length_dout">
                  <obj_property name="ElementShortName">output_length_dout[63:0]</obj_property>
                  <obj_property name="ObjectShortName">output_length_dout[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/output_length_empty_n">
                  <obj_property name="ElementShortName">output_length_empty_n</obj_property>
                  <obj_property name="ObjectShortName">output_length_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/output_length_read">
                  <obj_property name="ElementShortName">output_length_read</obj_property>
                  <obj_property name="ObjectShortName">output_length_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="Block_split214_proc_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_lzw_fpga_top/AESL_inst_lzw_fpga/Block_split214_proc_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="Block_split214_proc_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
</wave_config>
