#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fca81457cd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fca81451a70 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x7fca81610670_0 .net "active", 0 0, v0x7fca8160e9e0_0;  1 drivers
v0x7fca81610710_0 .var "clk", 0 0;
v0x7fca816107a0_0 .var "clk_enable", 0 0;
v0x7fca81610890_0 .net "data_address", 31 0, L_0x7fca81614100;  1 drivers
v0x7fca81610920_0 .net "data_read", 0 0, L_0x7fca81612d40;  1 drivers
v0x7fca816109f0_0 .var "data_readdata", 31 0;
v0x7fca81610aa0_0 .net "data_write", 0 0, L_0x7fca81612cd0;  1 drivers
v0x7fca81610b50_0 .net "data_writedata", 31 0, L_0x7fca81613ab0;  1 drivers
v0x7fca81610c00_0 .net "instr_address", 31 0, L_0x7fca81614fa0;  1 drivers
v0x7fca81610d30_0 .var "instr_readdata", 31 0;
v0x7fca81610dc0_0 .net "register_v0", 31 0, L_0x7fca81613a40;  1 drivers
v0x7fca81610e90_0 .var "reset", 0 0;
S_0x7fca8143f290 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x7fca81451a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7fca81612cd0 .functor BUFZ 1, L_0x7fca81612860, C4<0>, C4<0>, C4<0>;
L_0x7fca81612d40 .functor BUFZ 1, L_0x7fca816127c0, C4<0>, C4<0>, C4<0>;
L_0x7fca81613430 .functor BUFZ 1, L_0x7fca81612690, C4<0>, C4<0>, C4<0>;
L_0x7fca81613ab0 .functor BUFZ 32, L_0x7fca81613950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fca81613c40 .functor BUFZ 32, L_0x7fca816136a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fca81614100 .functor BUFZ 32, v0x7fca81710ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fca81614900 .functor OR 1, L_0x7fca816145a0, L_0x7fca81614820, C4<0>, C4<0>;
L_0x7fca81614ad0 .functor AND 1, L_0x7fca81614ba0, L_0x7fca81614e80, C4<1>, C4<1>;
L_0x7fca81614fa0 .functor BUFZ 32, v0x7fca8160c780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fca8160dbc0_0 .net *"_ivl_11", 4 0, L_0x7fca81613030;  1 drivers
v0x7fca8160dc50_0 .net *"_ivl_13", 4 0, L_0x7fca816130d0;  1 drivers
L_0x7fca81563200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca8160dce0_0 .net/2u *"_ivl_26", 15 0, L_0x7fca81563200;  1 drivers
v0x7fca8160dd70_0 .net *"_ivl_29", 15 0, L_0x7fca81613cf0;  1 drivers
L_0x7fca81563290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fca8160de00_0 .net/2u *"_ivl_36", 31 0, L_0x7fca81563290;  1 drivers
v0x7fca8160deb0_0 .net *"_ivl_40", 31 0, L_0x7fca81614450;  1 drivers
L_0x7fca815632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca8160df60_0 .net *"_ivl_43", 25 0, L_0x7fca815632d8;  1 drivers
L_0x7fca81563320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fca8160e010_0 .net/2u *"_ivl_44", 31 0, L_0x7fca81563320;  1 drivers
v0x7fca8160e0c0_0 .net *"_ivl_46", 0 0, L_0x7fca816145a0;  1 drivers
v0x7fca8160e1d0_0 .net *"_ivl_48", 31 0, L_0x7fca81614680;  1 drivers
L_0x7fca81563368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca8160e270_0 .net *"_ivl_51", 25 0, L_0x7fca81563368;  1 drivers
L_0x7fca815633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fca8160e320_0 .net/2u *"_ivl_52", 31 0, L_0x7fca815633b0;  1 drivers
v0x7fca8160e3d0_0 .net *"_ivl_54", 0 0, L_0x7fca81614820;  1 drivers
v0x7fca8160e470_0 .net *"_ivl_58", 31 0, L_0x7fca81614a30;  1 drivers
L_0x7fca815633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca8160e520_0 .net *"_ivl_61", 25 0, L_0x7fca815633f8;  1 drivers
L_0x7fca81563440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca8160e5d0_0 .net/2u *"_ivl_62", 31 0, L_0x7fca81563440;  1 drivers
v0x7fca8160e680_0 .net *"_ivl_64", 0 0, L_0x7fca81614ba0;  1 drivers
v0x7fca8160e810_0 .net *"_ivl_67", 5 0, L_0x7fca81614c40;  1 drivers
L_0x7fca81563488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fca8160e8a0_0 .net/2u *"_ivl_68", 5 0, L_0x7fca81563488;  1 drivers
v0x7fca8160e940_0 .net *"_ivl_70", 0 0, L_0x7fca81614e80;  1 drivers
v0x7fca8160e9e0_0 .var "active", 0 0;
v0x7fca8160ea80_0 .net "alu_control_out", 3 0, v0x7fca81604b40_0;  1 drivers
v0x7fca8160eb60_0 .net "alu_fcode", 5 0, L_0x7fca81613b60;  1 drivers
v0x7fca8160ebf0_0 .net "alu_op", 1 0, L_0x7fca81612b30;  1 drivers
v0x7fca8160ec80_0 .net "alu_op1", 31 0, L_0x7fca81613c40;  1 drivers
v0x7fca8160ed10_0 .net "alu_op2", 31 0, L_0x7fca81613f80;  1 drivers
v0x7fca8160edc0_0 .net "alu_out", 31 0, v0x7fca81710ee0_0;  1 drivers
v0x7fca8160ee70_0 .net "alu_src", 0 0, L_0x7fca816124b0;  1 drivers
v0x7fca8160ef20_0 .net "alu_z_flag", 0 0, L_0x7fca816141f0;  1 drivers
v0x7fca8160efd0_0 .net "branch", 0 0, L_0x7fca81612910;  1 drivers
v0x7fca8160f080_0 .net "clk", 0 0, v0x7fca81610710_0;  1 drivers
v0x7fca8160f150_0 .net "clk_enable", 0 0, v0x7fca816107a0_0;  1 drivers
v0x7fca8160f1e0_0 .net "curr_addr", 31 0, v0x7fca8160c780_0;  1 drivers
v0x7fca8160e730_0 .net "curr_addr_p4", 31 0, L_0x7fca81614310;  1 drivers
v0x7fca8160f470_0 .net "data_address", 31 0, L_0x7fca81614100;  alias, 1 drivers
v0x7fca8160f500_0 .net "data_read", 0 0, L_0x7fca81612d40;  alias, 1 drivers
v0x7fca8160f590_0 .net "data_readdata", 31 0, v0x7fca816109f0_0;  1 drivers
v0x7fca8160f620_0 .net "data_write", 0 0, L_0x7fca81612cd0;  alias, 1 drivers
v0x7fca8160f6b0_0 .net "data_writedata", 31 0, L_0x7fca81613ab0;  alias, 1 drivers
v0x7fca8160f740_0 .net "instr_address", 31 0, L_0x7fca81614fa0;  alias, 1 drivers
v0x7fca8160f7f0_0 .net "instr_opcode", 5 0, L_0x7fca81611c80;  1 drivers
v0x7fca8160f8b0_0 .net "instr_readdata", 31 0, v0x7fca81610d30_0;  1 drivers
v0x7fca8160f950_0 .net "j_type", 0 0, L_0x7fca81614900;  1 drivers
v0x7fca8160f9f0_0 .net "jr_type", 0 0, L_0x7fca81614ad0;  1 drivers
v0x7fca8160fa90_0 .net "mem_read", 0 0, L_0x7fca816127c0;  1 drivers
v0x7fca8160fb40_0 .net "mem_to_reg", 0 0, L_0x7fca816125e0;  1 drivers
v0x7fca8160fbf0_0 .net "mem_write", 0 0, L_0x7fca81612860;  1 drivers
v0x7fca8160fca0_0 .var "next_instr_addr", 31 0;
v0x7fca8160fd30_0 .net "offset", 31 0, L_0x7fca81613ee0;  1 drivers
v0x7fca8160fdd0_0 .net "reg_a_read_data", 31 0, L_0x7fca816136a0;  1 drivers
v0x7fca8160fe90_0 .net "reg_a_read_index", 4 0, L_0x7fca81612df0;  1 drivers
v0x7fca8160ff40_0 .net "reg_b_read_data", 31 0, L_0x7fca81613950;  1 drivers
v0x7fca8160fff0_0 .net "reg_b_read_index", 4 0, L_0x7fca81612ed0;  1 drivers
v0x7fca816100a0_0 .net "reg_dst", 0 0, L_0x7fca816123c0;  1 drivers
v0x7fca81610150_0 .net "reg_write", 0 0, L_0x7fca81612690;  1 drivers
v0x7fca81610200_0 .net "reg_write_data", 31 0, L_0x7fca81613290;  1 drivers
v0x7fca816102b0_0 .net "reg_write_enable", 0 0, L_0x7fca81613430;  1 drivers
v0x7fca81610360_0 .net "reg_write_index", 4 0, L_0x7fca81613170;  1 drivers
v0x7fca81610410_0 .net "register_v0", 31 0, L_0x7fca81613a40;  alias, 1 drivers
v0x7fca816104c0_0 .net "reset", 0 0, v0x7fca81610e90_0;  1 drivers
E_0x7fca81457e90/0 .event edge, v0x7fca8160be50_0, v0x7fca81604940_0, v0x7fca8160e730_0, v0x7fca8160fd30_0;
E_0x7fca81457e90/1 .event edge, v0x7fca8160f950_0, v0x7fca8160f8b0_0, v0x7fca8160f9f0_0, v0x7fca8160d030_0;
E_0x7fca81457e90 .event/or E_0x7fca81457e90/0, E_0x7fca81457e90/1;
L_0x7fca81611c80 .part v0x7fca81610d30_0, 26, 6;
L_0x7fca81612df0 .part v0x7fca81610d30_0, 21, 5;
L_0x7fca81612ed0 .part v0x7fca81610d30_0, 16, 5;
L_0x7fca81613030 .part v0x7fca81610d30_0, 11, 5;
L_0x7fca816130d0 .part v0x7fca81610d30_0, 16, 5;
L_0x7fca81613170 .functor MUXZ 5, L_0x7fca816130d0, L_0x7fca81613030, L_0x7fca816123c0, C4<>;
L_0x7fca81613290 .functor MUXZ 32, v0x7fca81710ee0_0, v0x7fca816109f0_0, L_0x7fca816125e0, C4<>;
L_0x7fca81613b60 .part v0x7fca81610d30_0, 0, 6;
L_0x7fca81613cf0 .part v0x7fca81610d30_0, 0, 16;
L_0x7fca81613ee0 .concat [ 16 16 0 0], L_0x7fca81613cf0, L_0x7fca81563200;
L_0x7fca81613f80 .functor MUXZ 32, L_0x7fca81613950, L_0x7fca81613ee0, L_0x7fca816124b0, C4<>;
L_0x7fca81614310 .arith/sum 32, v0x7fca8160c780_0, L_0x7fca81563290;
L_0x7fca81614450 .concat [ 6 26 0 0], L_0x7fca81611c80, L_0x7fca815632d8;
L_0x7fca816145a0 .cmp/eq 32, L_0x7fca81614450, L_0x7fca81563320;
L_0x7fca81614680 .concat [ 6 26 0 0], L_0x7fca81611c80, L_0x7fca81563368;
L_0x7fca81614820 .cmp/eq 32, L_0x7fca81614680, L_0x7fca815633b0;
L_0x7fca81614a30 .concat [ 6 26 0 0], L_0x7fca81611c80, L_0x7fca815633f8;
L_0x7fca81614ba0 .cmp/eq 32, L_0x7fca81614a30, L_0x7fca81563440;
L_0x7fca81614c40 .part v0x7fca81610d30_0, 0, 6;
L_0x7fca81614e80 .cmp/ne 6, L_0x7fca81614c40, L_0x7fca81563488;
S_0x7fca8143ef50 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x7fca8143f290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fca81563248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca8140bb80_0 .net/2u *"_ivl_0", 31 0, L_0x7fca81563248;  1 drivers
v0x7fca81710cb0_0 .net "control", 3 0, v0x7fca81604b40_0;  alias, 1 drivers
v0x7fca81710d70_0 .net "op1", 31 0, L_0x7fca81613c40;  alias, 1 drivers
v0x7fca81710e30_0 .net "op2", 31 0, L_0x7fca81613f80;  alias, 1 drivers
v0x7fca81710ee0_0 .var "result", 31 0;
v0x7fca81604940_0 .net "z_flag", 0 0, L_0x7fca816141f0;  alias, 1 drivers
E_0x7fca81440dd0 .event edge, v0x7fca81710e30_0, v0x7fca81710d70_0, v0x7fca81710cb0_0;
L_0x7fca816141f0 .cmp/eq 32, v0x7fca81710ee0_0, L_0x7fca81563248;
S_0x7fca816049d0 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x7fca8143f290;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7fca81604b40_0 .var "alu_control_out", 3 0;
v0x7fca8160a140_0 .net "alu_fcode", 5 0, L_0x7fca81613b60;  alias, 1 drivers
v0x7fca8160a1d0_0 .net "alu_opcode", 1 0, L_0x7fca81612b30;  alias, 1 drivers
E_0x7fca8160b2d0 .event edge, v0x7fca8160a1d0_0, v0x7fca8160a140_0;
S_0x7fca8160a260 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x7fca8143f290;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7fca816123c0 .functor BUFZ 1, L_0x7fca81611ef0, C4<0>, C4<0>, C4<0>;
L_0x7fca816124b0 .functor OR 1, L_0x7fca81612010, L_0x7fca81612170, C4<0>, C4<0>;
L_0x7fca816125e0 .functor BUFZ 1, L_0x7fca81612010, C4<0>, C4<0>, C4<0>;
L_0x7fca81612690 .functor OR 1, L_0x7fca81611ef0, L_0x7fca81612010, C4<0>, C4<0>;
L_0x7fca816127c0 .functor BUFZ 1, L_0x7fca81612010, C4<0>, C4<0>, C4<0>;
L_0x7fca81612860 .functor BUFZ 1, L_0x7fca81612170, C4<0>, C4<0>, C4<0>;
L_0x7fca81612910 .functor BUFZ 1, L_0x7fca816122b0, C4<0>, C4<0>, C4<0>;
L_0x7fca81612a40 .functor BUFZ 1, L_0x7fca81611ef0, C4<0>, C4<0>, C4<0>;
L_0x7fca81612bd0 .functor BUFZ 1, L_0x7fca816122b0, C4<0>, C4<0>, C4<0>;
v0x7fca8160a3d0_0 .net *"_ivl_0", 31 0, L_0x7fca81611da0;  1 drivers
L_0x7fca815630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fca8160b8b0_0 .net/2u *"_ivl_12", 5 0, L_0x7fca815630e0;  1 drivers
L_0x7fca81563128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fca8160b940_0 .net/2u *"_ivl_16", 5 0, L_0x7fca81563128;  1 drivers
L_0x7fca81563008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca8160b9d0_0 .net *"_ivl_3", 25 0, L_0x7fca81563008;  1 drivers
v0x7fca8160ba60_0 .net *"_ivl_37", 0 0, L_0x7fca81612a40;  1 drivers
L_0x7fca81563050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca8160baf0_0 .net/2u *"_ivl_4", 31 0, L_0x7fca81563050;  1 drivers
v0x7fca8160bb80_0 .net *"_ivl_42", 0 0, L_0x7fca81612bd0;  1 drivers
L_0x7fca81563098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fca8160bc10_0 .net/2u *"_ivl_8", 5 0, L_0x7fca81563098;  1 drivers
v0x7fca8160bca0_0 .net "alu_op", 1 0, L_0x7fca81612b30;  alias, 1 drivers
v0x7fca8160bd30_0 .net "alu_src", 0 0, L_0x7fca816124b0;  alias, 1 drivers
v0x7fca8160bdc0_0 .net "beq", 0 0, L_0x7fca816122b0;  1 drivers
v0x7fca8160be50_0 .net "branch", 0 0, L_0x7fca81612910;  alias, 1 drivers
v0x7fca8160bee0_0 .net "instr_opcode", 5 0, L_0x7fca81611c80;  alias, 1 drivers
v0x7fca8160bf70_0 .var "jump", 0 0;
v0x7fca8160c000_0 .net "lw", 0 0, L_0x7fca81612010;  1 drivers
v0x7fca8160c090_0 .net "mem_read", 0 0, L_0x7fca816127c0;  alias, 1 drivers
v0x7fca8160c120_0 .net "mem_to_reg", 0 0, L_0x7fca816125e0;  alias, 1 drivers
v0x7fca8160c2b0_0 .net "mem_write", 0 0, L_0x7fca81612860;  alias, 1 drivers
v0x7fca8160c340_0 .net "r_format", 0 0, L_0x7fca81611ef0;  1 drivers
v0x7fca8160c3d0_0 .net "reg_dst", 0 0, L_0x7fca816123c0;  alias, 1 drivers
v0x7fca8160c460_0 .net "reg_write", 0 0, L_0x7fca81612690;  alias, 1 drivers
v0x7fca8160c4f0_0 .net "sw", 0 0, L_0x7fca81612170;  1 drivers
L_0x7fca81611da0 .concat [ 6 26 0 0], L_0x7fca81611c80, L_0x7fca81563008;
L_0x7fca81611ef0 .cmp/eq 32, L_0x7fca81611da0, L_0x7fca81563050;
L_0x7fca81612010 .cmp/eq 6, L_0x7fca81611c80, L_0x7fca81563098;
L_0x7fca81612170 .cmp/eq 6, L_0x7fca81611c80, L_0x7fca815630e0;
L_0x7fca816122b0 .cmp/eq 6, L_0x7fca81611c80, L_0x7fca81563128;
L_0x7fca81612b30 .concat8 [ 1 1 0 0], L_0x7fca81612bd0, L_0x7fca81612a40;
S_0x7fca8160c580 .scope module, "cpu_pc" "pc" 4 159, 8 1 0, S_0x7fca8143f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7fca8160c6f0_0 .net "clk", 0 0, v0x7fca81610710_0;  alias, 1 drivers
v0x7fca8160c780_0 .var "curr_addr", 31 0;
v0x7fca8160c810_0 .net "next_addr", 31 0, v0x7fca8160fca0_0;  1 drivers
v0x7fca8160c8a0_0 .net "reset", 0 0, v0x7fca81610e90_0;  alias, 1 drivers
E_0x7fca81606290 .event posedge, v0x7fca8160c6f0_0;
S_0x7fca8160c930 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x7fca8143f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7fca816136a0 .functor BUFZ 32, L_0x7fca816134e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fca81613950 .functor BUFZ 32, L_0x7fca81613790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fca8160d3b0_2 .array/port v0x7fca8160d3b0, 2;
L_0x7fca81613a40 .functor BUFZ 32, v0x7fca8160d3b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fca8160cbb0_0 .net *"_ivl_0", 31 0, L_0x7fca816134e0;  1 drivers
v0x7fca8160cc40_0 .net *"_ivl_10", 6 0, L_0x7fca81613830;  1 drivers
L_0x7fca815631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fca8160ccd0_0 .net *"_ivl_13", 1 0, L_0x7fca815631b8;  1 drivers
v0x7fca8160cd60_0 .net *"_ivl_2", 6 0, L_0x7fca81613580;  1 drivers
L_0x7fca81563170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fca8160cdf0_0 .net *"_ivl_5", 1 0, L_0x7fca81563170;  1 drivers
v0x7fca8160ce80_0 .net *"_ivl_8", 31 0, L_0x7fca81613790;  1 drivers
v0x7fca8160cf10_0 .net "r_clk", 0 0, v0x7fca81610710_0;  alias, 1 drivers
v0x7fca8160cfa0_0 .net "r_clk_enable", 0 0, v0x7fca816107a0_0;  alias, 1 drivers
v0x7fca8160d030_0 .net "read_data1", 31 0, L_0x7fca816136a0;  alias, 1 drivers
v0x7fca8160d140_0 .net "read_data2", 31 0, L_0x7fca81613950;  alias, 1 drivers
v0x7fca8160d1d0_0 .net "read_reg1", 4 0, L_0x7fca81612df0;  alias, 1 drivers
v0x7fca8160d260_0 .net "read_reg2", 4 0, L_0x7fca81612ed0;  alias, 1 drivers
v0x7fca8160d300_0 .net "register_v0", 31 0, L_0x7fca81613a40;  alias, 1 drivers
v0x7fca8160d3b0 .array "registers", 0 31, 31 0;
v0x7fca8160d750_0 .net "reset", 0 0, v0x7fca81610e90_0;  alias, 1 drivers
v0x7fca8160d800_0 .net "write_control", 0 0, L_0x7fca81613430;  alias, 1 drivers
v0x7fca8160d890_0 .net "write_data", 31 0, L_0x7fca81613290;  alias, 1 drivers
v0x7fca8160da20_0 .net "write_reg", 4 0, L_0x7fca81613170;  alias, 1 drivers
L_0x7fca816134e0 .array/port v0x7fca8160d3b0, L_0x7fca81613580;
L_0x7fca81613580 .concat [ 5 2 0 0], L_0x7fca81612df0, L_0x7fca81563170;
L_0x7fca81613790 .array/port v0x7fca8160d3b0, L_0x7fca81613830;
L_0x7fca81613830 .concat [ 5 2 0 0], L_0x7fca81612ed0, L_0x7fca815631b8;
S_0x7fca814425d0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7fca81615140 .functor BUFZ 32, L_0x7fca816150a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fca81610f50_0 .net *"_ivl_0", 31 0, L_0x7fca816150a0;  1 drivers
o0x7fca81533da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fca81610fe0_0 .net "clk", 0 0, o0x7fca81533da8;  0 drivers
o0x7fca81533dd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fca81611080_0 .net "data_address", 31 0, o0x7fca81533dd8;  0 drivers
o0x7fca81533e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fca81611120_0 .net "data_read", 0 0, o0x7fca81533e08;  0 drivers
v0x7fca816111c0_0 .net "data_readdata", 31 0, L_0x7fca81615140;  1 drivers
o0x7fca81533e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fca816112b0_0 .net "data_write", 0 0, o0x7fca81533e68;  0 drivers
o0x7fca81533e98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fca81611350_0 .net "data_writedata", 31 0, o0x7fca81533e98;  0 drivers
v0x7fca81611400_0 .var/i "i", 31 0;
v0x7fca816114b0 .array "ram", 0 65535, 31 0;
E_0x7fca81610f20 .event posedge, v0x7fca81610fe0_0;
L_0x7fca816150a0 .array/port v0x7fca816114b0, o0x7fca81533dd8;
S_0x7fca8143f930 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7fca81440cc0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7fca81615330 .functor BUFZ 32, L_0x7fca816151b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fca816118d0_0 .net *"_ivl_0", 31 0, L_0x7fca816151b0;  1 drivers
v0x7fca81611990_0 .net *"_ivl_3", 29 0, L_0x7fca81615250;  1 drivers
o0x7fca815340a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fca81611a30_0 .net "instr_address", 31 0, o0x7fca815340a8;  0 drivers
v0x7fca81611ac0_0 .net "instr_readdata", 31 0, L_0x7fca81615330;  1 drivers
v0x7fca81611b70 .array "memory1", 0 65535, 31 0;
L_0x7fca816151b0 .array/port v0x7fca81611b70, L_0x7fca81615250;
L_0x7fca81615250 .part o0x7fca815340a8, 0, 30;
S_0x7fca81611640 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7fca8143f930;
 .timescale 0 0;
v0x7fca81611810_0 .var/i "i", 31 0;
    .scope S_0x7fca8160c930;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca8160d3b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fca8160c930;
T_1 ;
    %wait E_0x7fca81606290;
    %load/vec4 v0x7fca8160d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fca8160cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fca8160d800_0;
    %load/vec4 v0x7fca8160da20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fca8160d890_0;
    %load/vec4 v0x7fca8160da20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca8160d3b0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fca816049d0;
T_2 ;
    %wait E_0x7fca8160b2d0;
    %load/vec4 v0x7fca8160a1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fca81604b40_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fca8160a1d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fca81604b40_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fca8160a1d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fca8160a140_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fca81604b40_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fca81604b40_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fca81604b40_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fca81604b40_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fca81604b40_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fca8143ef50;
T_3 ;
    %wait E_0x7fca81440dd0;
    %load/vec4 v0x7fca81710cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca81710ee0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x7fca81710d70_0;
    %load/vec4 v0x7fca81710e30_0;
    %and;
    %assign/vec4 v0x7fca81710ee0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x7fca81710d70_0;
    %load/vec4 v0x7fca81710e30_0;
    %or;
    %assign/vec4 v0x7fca81710ee0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x7fca81710d70_0;
    %load/vec4 v0x7fca81710e30_0;
    %add;
    %assign/vec4 v0x7fca81710ee0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x7fca81710d70_0;
    %load/vec4 v0x7fca81710e30_0;
    %sub;
    %assign/vec4 v0x7fca81710ee0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7fca81710d70_0;
    %load/vec4 v0x7fca81710e30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x7fca81710ee0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x7fca81710d70_0;
    %load/vec4 v0x7fca81710e30_0;
    %or;
    %inv;
    %assign/vec4 v0x7fca81710ee0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fca8160c580;
T_4 ;
    %wait E_0x7fca81606290;
    %load/vec4 v0x7fca8160c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fca8160c780_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fca8160c810_0;
    %assign/vec4 v0x7fca8160c780_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fca8143f290;
T_5 ;
    %wait E_0x7fca81457e90;
    %load/vec4 v0x7fca8160efd0_0;
    %load/vec4 v0x7fca8160ef20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fca8160e730_0;
    %load/vec4 v0x7fca8160fd30_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fca8160fca0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fca8160f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fca8160e730_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fca8160f8b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fca8160fca0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fca8160f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fca8160fdd0_0;
    %store/vec4 v0x7fca8160fca0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fca8160e730_0;
    %store/vec4 v0x7fca8160fca0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fca8143f290;
T_6 ;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fca81606290;
    %vpi_call/w 4 151 "$display", "next_instr_addr is %d, reg_a_read_data is %b, data is %b", v0x7fca8160fca0_0, v0x7fca8160fdd0_0, v0x7fca8160f590_0 {0 0 0};
    %vpi_call/w 4 152 "$display", "reg_write_data is %b", v0x7fca81610200_0 {0 0 0};
    %vpi_call/w 4 153 "$display", "mem_to_reg is %b, reg_a_read_index is %b, reg_write_index is %b", v0x7fca8160fb40_0, v0x7fca8160fe90_0, v0x7fca81610360_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x7fca81451a70;
T_7 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca81610710_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fca81610710_0;
    %inv;
    %store/vec4 v0x7fca81610710_0, 0, 1;
    %delay 4, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x7fca81451a70;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca81610e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca816107a0_0, 0, 1;
    %wait E_0x7fca81606290;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca81610e90_0, 0, 1;
    %wait E_0x7fca81606290;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x7fca81610d30_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fca816109f0_0, 0, 32;
    %wait E_0x7fca81606290;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x7fca81610d30_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fca816109f0_0, 0, 32;
    %wait E_0x7fca81606290;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x7fca81610d30_0, 0, 32;
    %wait E_0x7fca81606290;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x7fca81610d30_0, 0, 32;
    %wait E_0x7fca81606290;
    %delay 1, 0;
    %load/vec4 v0x7fca81610b50_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x7fca81610b50_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fca814425d0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fca81611400_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fca81611400_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fca81611400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca816114b0, 0, 4;
    %load/vec4 v0x7fca81611400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fca81611400_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x7fca814425d0;
T_10 ;
    %wait E_0x7fca81610f20;
    %load/vec4 v0x7fca816112b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fca81611350_0;
    %ix/getv 3, v0x7fca81611080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fca816114b0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fca8143f930;
T_11 ;
    %fork t_1, S_0x7fca81611640;
    %jmp t_0;
    .scope S_0x7fca81611640;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fca81611810_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7fca81611810_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fca81611810_0;
    %store/vec4a v0x7fca81611b70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fca81611810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fca81611810_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca81611b70, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca81611b70, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fca81611b70, 4, 0;
    %end;
    .scope S_0x7fca8143f930;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
