// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

// DATE "03/25/2018 15:57:20"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uart_control (
	dram_data,
	dram_addr,
	write_done,
	in_Clock,
	rx_serial,
	ram_mode,
	retrieve_image,
	tx_serial,
	retrieve_done,
	tx_active);
output 	[7:0] dram_data;
input 	[17:0] dram_addr;
output 	write_done;
input 	in_Clock;
input 	rx_serial;
input 	ram_mode;
input 	retrieve_image;
output 	tx_serial;
output 	retrieve_done;
output 	tx_active;

// Design Ports Information
// dram_data[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_data[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_data[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_data[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_data[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_data[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_data[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_data[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_done	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_mode	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_serial	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// retrieve_done	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_active	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// retrieve_image	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_Clock	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_serial	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("uart_control_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \ram_mode~input_o ;
wire \in_Clock~input_o ;
wire \mypll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \reciever|r_Clock_Count[0]~8_combout ;
wire \reciever|Equal0~1_combout ;
wire \reciever|LessThan1~0_combout ;
wire \reciever|LessThan1~1_combout ;
wire \reciever|r_SM_Main~9_combout ;
wire \reciever|r_SM_Main.s_CLEANUP~q ;
wire \rx_serial~input_o ;
wire \reciever|r_Rx_Data_R~0_combout ;
wire \reciever|r_Rx_Data_R~q ;
wire \reciever|r_Rx_Data~q ;
wire \reciever|Selector12~0_combout ;
wire \reciever|r_SM_Main.000~q ;
wire \reciever|Selector13~0_combout ;
wire \reciever|Equal0~0_combout ;
wire \reciever|Selector13~1_combout ;
wire \reciever|r_SM_Main.s_RX_START_BIT~q ;
wire \reciever|r_Clock_Count[7]~24_combout ;
wire \reciever|LessThan1~2_combout ;
wire \reciever|r_Clock_Count[7]~25_combout ;
wire \reciever|r_Clock_Count[7]~26_combout ;
wire \reciever|r_Clock_Count[0]~9 ;
wire \reciever|r_Clock_Count[1]~10_combout ;
wire \reciever|r_Clock_Count[1]~11 ;
wire \reciever|r_Clock_Count[2]~12_combout ;
wire \reciever|r_Clock_Count[2]~13 ;
wire \reciever|r_Clock_Count[3]~14_combout ;
wire \reciever|r_Clock_Count[3]~15 ;
wire \reciever|r_Clock_Count[4]~16_combout ;
wire \reciever|r_Clock_Count[4]~17 ;
wire \reciever|r_Clock_Count[5]~18_combout ;
wire \reciever|r_Clock_Count[5]~19 ;
wire \reciever|r_Clock_Count[6]~20_combout ;
wire \reciever|r_Clock_Count[6]~21 ;
wire \reciever|r_Clock_Count[7]~22_combout ;
wire \reciever|Selector11~2_combout ;
wire \reciever|Selector14~0_combout ;
wire \reciever|Selector14~1_combout ;
wire \reciever|r_SM_Main.s_RX_DATA_BITS~q ;
wire \reciever|Selector11~3_combout ;
wire \reciever|Selector9~1_combout ;
wire \reciever|Decoder0~0_combout ;
wire \reciever|Selector10~0_combout ;
wire \reciever|Selector10~1_combout ;
wire \reciever|Selector9~0_combout ;
wire \reciever|Selector9~2_combout ;
wire \reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ;
wire \reciever|r_SM_Main.s_RX_STOP_BIT~1_combout ;
wire \reciever|r_SM_Main.s_RX_STOP_BIT~q ;
wire \reciever|Selector0~0_combout ;
wire \reciever|Selector0~1_combout ;
wire \reciever|r_Rx_DV~q ;
wire \writer|Selector10~0_combout ;
wire \writer|Selector10~1_combout ;
wire \writer|STATE.00~q ;
wire \writer|Add0~1_combout ;
wire \writer|Selector30~0_combout ;
wire \writer|Selector30~1_combout ;
wire \writer|Add0~2 ;
wire \writer|Add0~3_combout ;
wire \writer|Selector29~0_combout ;
wire \writer|Selector29~1_combout ;
wire \writer|Add0~4 ;
wire \writer|Add0~5_combout ;
wire \writer|Selector28~0_combout ;
wire \writer|Selector28~1_combout ;
wire \writer|Add0~6 ;
wire \writer|Add0~7_combout ;
wire \writer|Selector27~0_combout ;
wire \writer|Selector27~1_combout ;
wire \writer|Add0~8 ;
wire \writer|Add0~9_combout ;
wire \writer|Selector26~0_combout ;
wire \writer|Selector26~1_combout ;
wire \writer|Add0~10 ;
wire \writer|Add0~11_combout ;
wire \writer|Selector25~0_combout ;
wire \writer|Selector25~1_combout ;
wire \writer|Add0~12 ;
wire \writer|Add0~13_combout ;
wire \writer|Selector24~0_combout ;
wire \writer|Selector24~1_combout ;
wire \writer|Add0~14 ;
wire \writer|Add0~15_combout ;
wire \writer|Selector23~0_combout ;
wire \writer|Selector23~1_combout ;
wire \writer|Add0~16 ;
wire \writer|Add0~17_combout ;
wire \writer|Selector22~0_combout ;
wire \writer|Selector22~1_combout ;
wire \writer|Add0~18 ;
wire \writer|Add0~19_combout ;
wire \writer|Selector21~0_combout ;
wire \writer|Selector21~1_combout ;
wire \writer|Add0~20 ;
wire \writer|Add0~21_combout ;
wire \writer|Selector20~0_combout ;
wire \writer|Selector20~1_combout ;
wire \writer|Add0~22 ;
wire \writer|Add0~23_combout ;
wire \writer|Selector19~0_combout ;
wire \writer|Selector19~1_combout ;
wire \writer|Add0~24 ;
wire \writer|Add0~25_combout ;
wire \writer|Selector18~0_combout ;
wire \writer|Selector18~1_combout ;
wire \writer|Add0~26 ;
wire \writer|Add0~27_combout ;
wire \writer|Selector17~0_combout ;
wire \writer|Selector17~1_combout ;
wire \writer|Add0~28 ;
wire \writer|Add0~29_combout ;
wire \writer|Selector16~0_combout ;
wire \writer|Selector16~1_combout ;
wire \writer|Add0~30 ;
wire \writer|Add0~31_combout ;
wire \writer|Selector15~0_combout ;
wire \writer|Selector15~1_combout ;
wire \writer|Equal1~3_combout ;
wire \writer|Equal1~0_combout ;
wire \writer|Equal1~1_combout ;
wire \writer|Equal1~2_combout ;
wire \writer|Equal1~4_combout ;
wire \writer|Add0~32 ;
wire \writer|Add0~33_combout ;
wire \writer|Selector14~0_combout ;
wire \writer|Selector14~1_combout ;
wire \writer|Equal1~5_combout ;
wire \writer|Add0~0_combout ;
wire \writer|Add0~34 ;
wire \writer|Add0~35_combout ;
wire \writer|Selector13~0_combout ;
wire \writer|Selector13~1_combout ;
wire \writer|always0~1_combout ;
wire \writer|always0~2_combout ;
wire \writer|always0~0_combout ;
wire \writer|always0~3_combout ;
wire \writer|always0~4_combout ;
wire \writer|flag~0_combout ;
wire \writer|flag~q ;
wire \writer|always0~5_combout ;
wire \writer|Selector1~1_combout ;
wire \writer|Selector11~0_combout ;
wire \writer|STATE.STORING~q ;
wire \writer|Selector0~0_combout ;
wire \writer|Selector1~0_combout ;
wire \writer|fin~q ;
wire \retrieve_image~input_o ;
wire \STATE.00~0_combout ;
wire \STATE.00~q ;
wire \Selector19~0_combout ;
wire \STATE.IDLE~q ;
wire \dram_addr[15]~input_o ;
wire \Selector2~0_combout ;
wire \retriever|Add0~31 ;
wire \retriever|Add0~32_combout ;
wire \transmitter|r_Clock_Count[0]~8_combout ;
wire \retriever|Selector22~0_combout ;
wire \retriever|wen~q ;
wire \transmitter|Selector13~0_combout ;
wire \transmitter|r_SM_Main.s_CLEANUP~q ;
wire \transmitter|Selector14~0_combout ;
wire \transmitter|r_SM_Main.000~q ;
wire \transmitter|r_Clock_Count[7]~12_combout ;
wire \transmitter|r_Clock_Count[0]~9 ;
wire \transmitter|r_Clock_Count[1]~10_combout ;
wire \transmitter|r_Clock_Count[1]~11 ;
wire \transmitter|r_Clock_Count[2]~13_combout ;
wire \transmitter|r_Clock_Count[2]~14 ;
wire \transmitter|r_Clock_Count[3]~15_combout ;
wire \transmitter|r_Clock_Count[3]~16 ;
wire \transmitter|r_Clock_Count[4]~17_combout ;
wire \transmitter|r_Clock_Count[4]~18 ;
wire \transmitter|r_Clock_Count[5]~19_combout ;
wire \transmitter|r_Clock_Count[5]~20 ;
wire \transmitter|r_Clock_Count[6]~21_combout ;
wire \transmitter|r_Clock_Count[6]~22 ;
wire \transmitter|r_Clock_Count[7]~23_combout ;
wire \transmitter|LessThan1~0_combout ;
wire \transmitter|LessThan1~1_combout ;
wire \transmitter|Selector15~3_combout ;
wire \transmitter|r_SM_Main.s_TX_START_BIT~q ;
wire \transmitter|Selector16~0_combout ;
wire \transmitter|r_SM_Main.s_TX_DATA_BITS~q ;
wire \transmitter|Selector11~0_combout ;
wire \transmitter|Selector12~0_combout ;
wire \transmitter|Selector12~1_combout ;
wire \transmitter|Selector11~1_combout ;
wire \transmitter|Selector10~0_combout ;
wire \transmitter|Selector10~1_combout ;
wire \transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout ;
wire \transmitter|r_SM_Main.s_TX_STOP_BIT~1_combout ;
wire \transmitter|r_SM_Main.s_TX_STOP_BIT~q ;
wire \transmitter|Selector1~0_combout ;
wire \transmitter|Selector1~1_combout ;
wire \transmitter|r_Tx_Done~q ;
wire \retriever|flag~0_combout ;
wire \retriever|flag~q ;
wire \retriever|Selector20~0_combout ;
wire \retriever|Selector19~0_combout ;
wire \retriever|STATE.00~q ;
wire \retriever|Selector20~2_combout ;
wire \retriever|Selector20~3_combout ;
wire \retriever|STATE.TRANSMITTING~q ;
wire \retriever|Selector1~0_combout ;
wire \retriever|Selector1~1_combout ;
wire \retriever|Selector5~0_combout ;
wire \retriever|Selector6~0_combout ;
wire \retriever|Selector7~0_combout ;
wire \retriever|Selector12~0_combout ;
wire \retriever|Selector13~0_combout ;
wire \retriever|Selector14~0_combout ;
wire \retriever|Selector16~0_combout ;
wire \retriever|Add0~0_combout ;
wire \retriever|Selector17~0_combout ;
wire \retriever|Add0~33 ;
wire \retriever|Add0~34_combout ;
wire \retriever|Selector0~0_combout ;
wire \retriever|Selector0~1_combout ;
wire \retriever|Equal0~5_combout ;
wire \retriever|Selector17~1_combout ;
wire \retriever|Add0~1 ;
wire \retriever|Add0~2_combout ;
wire \retriever|Selector16~1_combout ;
wire \retriever|Add0~3 ;
wire \retriever|Add0~4_combout ;
wire \retriever|Selector15~0_combout ;
wire \retriever|Selector15~1_combout ;
wire \retriever|Add0~5 ;
wire \retriever|Add0~6_combout ;
wire \retriever|Selector14~1_combout ;
wire \retriever|Add0~7 ;
wire \retriever|Add0~8_combout ;
wire \retriever|Selector13~1_combout ;
wire \retriever|Add0~9 ;
wire \retriever|Add0~10_combout ;
wire \retriever|Selector12~1_combout ;
wire \retriever|Add0~11 ;
wire \retriever|Add0~12_combout ;
wire \retriever|Selector11~0_combout ;
wire \retriever|Selector11~1_combout ;
wire \retriever|Add0~13 ;
wire \retriever|Add0~14_combout ;
wire \retriever|Selector10~0_combout ;
wire \retriever|Selector10~1_combout ;
wire \retriever|Add0~15 ;
wire \retriever|Add0~16_combout ;
wire \retriever|Selector9~0_combout ;
wire \retriever|Selector9~1_combout ;
wire \retriever|Add0~17 ;
wire \retriever|Add0~18_combout ;
wire \retriever|Selector8~0_combout ;
wire \retriever|Selector8~1_combout ;
wire \retriever|Add0~19 ;
wire \retriever|Add0~20_combout ;
wire \retriever|Selector7~1_combout ;
wire \retriever|Add0~21 ;
wire \retriever|Add0~22_combout ;
wire \retriever|Selector6~1_combout ;
wire \retriever|Add0~23 ;
wire \retriever|Add0~24_combout ;
wire \retriever|Selector5~1_combout ;
wire \retriever|Selector4~0_combout ;
wire \retriever|Add0~25 ;
wire \retriever|Add0~26_combout ;
wire \retriever|Selector4~1_combout ;
wire \retriever|Equal0~3_combout ;
wire \retriever|Equal0~0_combout ;
wire \retriever|Equal0~1_combout ;
wire \retriever|Equal0~2_combout ;
wire \retriever|Equal0~4_combout ;
wire \retriever|Selector20~1_combout ;
wire \retriever|Selector21~0_combout ;
wire \retriever|STATE.DONE~q ;
wire \retriever|Selector3~0_combout ;
wire \retriever|Add0~27 ;
wire \retriever|Add0~28_combout ;
wire \retriever|Selector3~1_combout ;
wire \retriever|Add0~29 ;
wire \retriever|Add0~30_combout ;
wire \retriever|Selector2~0_combout ;
wire \retriever|Selector2~1_combout ;
wire \STATE.TX_MODE~0_combout ;
wire \STATE.TX_MODE~q ;
wire \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \dram_addr[14]~input_o ;
wire \Selector3~0_combout ;
wire \dram_addr[13]~input_o ;
wire \Selector4~0_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ;
wire \dram_addr[17]~input_o ;
wire \Selector0~0_combout ;
wire \writer|Wen~0_combout ;
wire \writer|Wen~q ;
wire \dram_addr[16]~input_o ;
wire \Selector1~0_combout ;
wire \reciever|Decoder0~1_combout ;
wire \reciever|r_Rx_Byte[0]~0_combout ;
wire \writer|Dout[0]~0_combout ;
wire \writer|Dout[0]~1_combout ;
wire \dram_addr[0]~input_o ;
wire \Selector17~0_combout ;
wire \dram_addr[1]~input_o ;
wire \Selector16~0_combout ;
wire \dram_addr[2]~input_o ;
wire \Selector15~0_combout ;
wire \dram_addr[3]~input_o ;
wire \Selector14~0_combout ;
wire \dram_addr[4]~input_o ;
wire \Selector13~0_combout ;
wire \dram_addr[5]~input_o ;
wire \Selector12~0_combout ;
wire \dram_addr[6]~input_o ;
wire \Selector11~0_combout ;
wire \dram_addr[7]~input_o ;
wire \Selector10~0_combout ;
wire \dram_addr[8]~input_o ;
wire \Selector9~0_combout ;
wire \dram_addr[9]~input_o ;
wire \Selector8~0_combout ;
wire \dram_addr[10]~input_o ;
wire \Selector7~0_combout ;
wire \dram_addr[11]~input_o ;
wire \Selector6~0_combout ;
wire \dram_addr[12]~input_o ;
wire \Selector5~0_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout ;
wire \data_ram|wren2~0_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \data_ram|wren4~0_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~20_combout ;
wire \reciever|Decoder0~2_combout ;
wire \reciever|r_Rx_Byte[1]~1_combout ;
wire \writer|Dout[1]~feeder_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~41_combout ;
wire \reciever|Decoder0~3_combout ;
wire \reciever|r_Rx_Byte[2]~2_combout ;
wire \writer|Dout[2]~feeder_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~62_combout ;
wire \reciever|Decoder0~4_combout ;
wire \reciever|r_Rx_Byte[3]~3_combout ;
wire \writer|Dout[3]~feeder_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83_combout ;
wire \reciever|Decoder0~5_combout ;
wire \reciever|r_Rx_Byte[4]~4_combout ;
wire \writer|Dout[4]~feeder_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~104_combout ;
wire \reciever|Decoder0~6_combout ;
wire \reciever|r_Rx_Byte[5]~5_combout ;
wire \writer|Dout[5]~feeder_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~125_combout ;
wire \reciever|Decoder0~7_combout ;
wire \reciever|r_Rx_Byte[6]~6_combout ;
wire \writer|Dout[6]~feeder_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~146_combout ;
wire \reciever|Decoder0~8_combout ;
wire \reciever|r_Rx_Byte[7]~7_combout ;
wire \writer|Dout[7]~feeder_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout ;
wire \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~167_combout ;
wire \transmitter|Selector15~2_combout ;
wire \transmitter|Mux0~0_combout ;
wire \transmitter|Mux0~1_combout ;
wire \transmitter|Selector0~0_combout ;
wire \transmitter|Mux0~2_combout ;
wire \transmitter|Mux0~3_combout ;
wire \transmitter|Selector0~1_combout ;
wire \transmitter|Selector0~2_combout ;
wire \transmitter|o_Tx_Serial~q ;
wire \retriever|fin~2_combout ;
wire \retriever|fin~3_combout ;
wire \retriever|fin~q ;
wire \transmitter|r_Tx_Active~2_combout ;
wire \transmitter|r_Tx_Active~q ;
wire [17:0] mux_out;
wire [2:0] \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w ;
wire [3:0] \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w ;
wire [4:0] \mypll|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \reciever|r_Clock_Count ;
wire [7:0] \transmitter|r_Clock_Count ;
wire [7:0] \writer|Dout ;
wire [2:0] \data_ram|d4|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w ;
wire [3:0] \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w ;
wire [3:0] \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w ;
wire [17:0] \writer|Addr ;
wire [3:0] \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w ;
wire [17:0] \retriever|addr ;
wire [3:0] \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w ;
wire [7:0] \reciever|r_Rx_Byte ;
wire [3:0] \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w ;
wire [3:0] \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w ;
wire [3:0] \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w ;
wire [3:0] \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w ;
wire [3:0] \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w ;
wire [3:0] \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w ;
wire [3:0] \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w ;
wire [3:0] \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w ;
wire [3:0] \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w ;
wire [3:0] \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w ;
wire [3:0] \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w ;
wire [3:0] \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w ;
wire [3:0] \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w ;
wire [7:0] \transmitter|r_Tx_Data ;
wire [2:0] \transmitter|r_Bit_Index ;
wire [3:0] \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w ;
wire [2:0] \reciever|r_Bit_Index ;
wire [3:0] \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w ;
wire [3:0] \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w ;
wire [3:0] \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w ;
wire [3:0] \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w ;
wire [3:0] \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w ;
wire [3:0] \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w ;
wire [3:0] \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w ;
wire [3:0] \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w ;
wire [3:0] \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w ;
wire [3:0] \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w ;
wire [3:0] \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w ;

wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [4:0] \mypll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \mypll|altpll_component|auto_generated|wire_pll1_clk [0] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [1] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [2] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [3] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [4] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \dram_data[0]~output (
	.i(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dram_data[0]),
	.obar());
// synopsys translate_off
defparam \dram_data[0]~output .bus_hold = "false";
defparam \dram_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \dram_data[1]~output (
	.i(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dram_data[1]),
	.obar());
// synopsys translate_off
defparam \dram_data[1]~output .bus_hold = "false";
defparam \dram_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \dram_data[2]~output (
	.i(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dram_data[2]),
	.obar());
// synopsys translate_off
defparam \dram_data[2]~output .bus_hold = "false";
defparam \dram_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \dram_data[3]~output (
	.i(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dram_data[3]),
	.obar());
// synopsys translate_off
defparam \dram_data[3]~output .bus_hold = "false";
defparam \dram_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \dram_data[4]~output (
	.i(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dram_data[4]),
	.obar());
// synopsys translate_off
defparam \dram_data[4]~output .bus_hold = "false";
defparam \dram_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \dram_data[5]~output (
	.i(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dram_data[5]),
	.obar());
// synopsys translate_off
defparam \dram_data[5]~output .bus_hold = "false";
defparam \dram_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \dram_data[6]~output (
	.i(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dram_data[6]),
	.obar());
// synopsys translate_off
defparam \dram_data[6]~output .bus_hold = "false";
defparam \dram_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \dram_data[7]~output (
	.i(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~167_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dram_data[7]),
	.obar());
// synopsys translate_off
defparam \dram_data[7]~output .bus_hold = "false";
defparam \dram_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \write_done~output (
	.i(\writer|fin~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_done),
	.obar());
// synopsys translate_off
defparam \write_done~output .bus_hold = "false";
defparam \write_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \tx_serial~output (
	.i(\transmitter|o_Tx_Serial~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_serial),
	.obar());
// synopsys translate_off
defparam \tx_serial~output .bus_hold = "false";
defparam \tx_serial~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \retrieve_done~output (
	.i(\retriever|fin~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(retrieve_done),
	.obar());
// synopsys translate_off
defparam \retrieve_done~output .bus_hold = "false";
defparam \retrieve_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \tx_active~output (
	.i(\transmitter|r_Tx_Active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_active),
	.obar());
// synopsys translate_off
defparam \tx_active~output .bus_hold = "false";
defparam \tx_active~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \in_Clock~input (
	.i(in_Clock),
	.ibar(gnd),
	.o(\in_Clock~input_o ));
// synopsys translate_off
defparam \in_Clock~input .bus_hold = "false";
defparam \in_Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \mypll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\mypll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\in_Clock~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\mypll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\mypll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \mypll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \mypll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \mypll|altpll_component|auto_generated|pll1 .c0_high = 30;
defparam \mypll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .c0_low = 30;
defparam \mypll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \mypll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \mypll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \mypll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \mypll|altpll_component|auto_generated|pll1 .m = 12;
defparam \mypll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .n = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \mypll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \mypll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \mypll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6204;
defparam \mypll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \mypll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \mypll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \mypll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mypll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \reciever|r_Clock_Count[0]~8 (
// Equation(s):
// \reciever|r_Clock_Count[0]~8_combout  = \reciever|r_Clock_Count [0] $ (VCC)
// \reciever|r_Clock_Count[0]~9  = CARRY(\reciever|r_Clock_Count [0])

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\reciever|r_Clock_Count[0]~8_combout ),
	.cout(\reciever|r_Clock_Count[0]~9 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[0]~8 .lut_mask = 16'h33CC;
defparam \reciever|r_Clock_Count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \reciever|Equal0~1 (
// Equation(s):
// \reciever|Equal0~1_combout  = (!\reciever|r_Clock_Count [6] & (\reciever|r_Clock_Count [0] & (!\reciever|r_Clock_Count [7] & \reciever|r_Clock_Count [5])))

	.dataa(\reciever|r_Clock_Count [6]),
	.datab(\reciever|r_Clock_Count [0]),
	.datac(\reciever|r_Clock_Count [7]),
	.datad(\reciever|r_Clock_Count [5]),
	.cin(gnd),
	.combout(\reciever|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Equal0~1 .lut_mask = 16'h0400;
defparam \reciever|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \reciever|LessThan1~0 (
// Equation(s):
// \reciever|LessThan1~0_combout  = (!\reciever|r_Clock_Count [5] & (!\reciever|r_Clock_Count [3] & ((!\reciever|r_Clock_Count [2]) # (!\reciever|r_Clock_Count [1]))))

	.dataa(\reciever|r_Clock_Count [5]),
	.datab(\reciever|r_Clock_Count [1]),
	.datac(\reciever|r_Clock_Count [2]),
	.datad(\reciever|r_Clock_Count [3]),
	.cin(gnd),
	.combout(\reciever|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|LessThan1~0 .lut_mask = 16'h0015;
defparam \reciever|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \reciever|LessThan1~1 (
// Equation(s):
// \reciever|LessThan1~1_combout  = ((!\reciever|r_Clock_Count [4] & !\reciever|r_Clock_Count [5])) # (!\reciever|r_Clock_Count [6])

	.dataa(\reciever|r_Clock_Count [6]),
	.datab(gnd),
	.datac(\reciever|r_Clock_Count [4]),
	.datad(\reciever|r_Clock_Count [5]),
	.cin(gnd),
	.combout(\reciever|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|LessThan1~1 .lut_mask = 16'h555F;
defparam \reciever|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \reciever|r_SM_Main~9 (
// Equation(s):
// \reciever|r_SM_Main~9_combout  = (\reciever|r_SM_Main.s_RX_STOP_BIT~q  & ((\reciever|r_Clock_Count [7]) # ((!\reciever|LessThan1~0_combout  & !\reciever|LessThan1~1_combout ))))

	.dataa(\reciever|r_Clock_Count [7]),
	.datab(\reciever|LessThan1~0_combout ),
	.datac(\reciever|LessThan1~1_combout ),
	.datad(\reciever|r_SM_Main.s_RX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\reciever|r_SM_Main~9_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_SM_Main~9 .lut_mask = 16'hAB00;
defparam \reciever|r_SM_Main~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N5
dffeas \reciever|r_SM_Main.s_CLEANUP (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_SM_Main~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.s_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.s_CLEANUP .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.s_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \rx_serial~input (
	.i(rx_serial),
	.ibar(gnd),
	.o(\rx_serial~input_o ));
// synopsys translate_off
defparam \rx_serial~input .bus_hold = "false";
defparam \rx_serial~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N0
cycloneive_lcell_comb \reciever|r_Rx_Data_R~0 (
// Equation(s):
// \reciever|r_Rx_Data_R~0_combout  = !\rx_serial~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_serial~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reciever|r_Rx_Data_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Data_R~0 .lut_mask = 16'h0F0F;
defparam \reciever|r_Rx_Data_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N1
dffeas \reciever|r_Rx_Data_R (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Data_R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Data_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Data_R .is_wysiwyg = "true";
defparam \reciever|r_Rx_Data_R .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N25
dffeas \reciever|r_Rx_Data (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reciever|r_Rx_Data_R~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Data .is_wysiwyg = "true";
defparam \reciever|r_Rx_Data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \reciever|Selector12~0 (
// Equation(s):
// \reciever|Selector12~0_combout  = (!\reciever|r_SM_Main.s_CLEANUP~q  & ((\reciever|r_Rx_Data~q ) # ((!\reciever|r_Clock_Count[7]~24_combout  & \reciever|r_SM_Main.000~q ))))

	.dataa(\reciever|r_Clock_Count[7]~24_combout ),
	.datab(\reciever|r_SM_Main.s_CLEANUP~q ),
	.datac(\reciever|r_SM_Main.000~q ),
	.datad(\reciever|r_Rx_Data~q ),
	.cin(gnd),
	.combout(\reciever|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector12~0 .lut_mask = 16'h3310;
defparam \reciever|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N31
dffeas \reciever|r_SM_Main.000 (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.000 .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N24
cycloneive_lcell_comb \reciever|Selector13~0 (
// Equation(s):
// \reciever|Selector13~0_combout  = (!\reciever|r_SM_Main.000~q  & \reciever|r_Rx_Data~q )

	.dataa(\reciever|r_SM_Main.000~q ),
	.datab(gnd),
	.datac(\reciever|r_Rx_Data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reciever|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector13~0 .lut_mask = 16'h5050;
defparam \reciever|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \reciever|Equal0~0 (
// Equation(s):
// \reciever|Equal0~0_combout  = (\reciever|r_Clock_Count [3] & (!\reciever|r_Clock_Count [4] & (!\reciever|r_Clock_Count [2] & \reciever|r_Clock_Count [1])))

	.dataa(\reciever|r_Clock_Count [3]),
	.datab(\reciever|r_Clock_Count [4]),
	.datac(\reciever|r_Clock_Count [2]),
	.datad(\reciever|r_Clock_Count [1]),
	.cin(gnd),
	.combout(\reciever|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Equal0~0 .lut_mask = 16'h0200;
defparam \reciever|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N14
cycloneive_lcell_comb \reciever|Selector13~1 (
// Equation(s):
// \reciever|Selector13~1_combout  = (\reciever|Selector13~0_combout ) # ((\reciever|r_SM_Main.s_RX_START_BIT~q  & ((!\reciever|Equal0~0_combout ) # (!\reciever|Equal0~1_combout ))))

	.dataa(\reciever|Selector13~0_combout ),
	.datab(\reciever|Equal0~1_combout ),
	.datac(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.datad(\reciever|Equal0~0_combout ),
	.cin(gnd),
	.combout(\reciever|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector13~1 .lut_mask = 16'hBAFA;
defparam \reciever|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N15
dffeas \reciever|r_SM_Main.s_RX_START_BIT (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_START_BIT .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.s_RX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \reciever|r_Clock_Count[7]~24 (
// Equation(s):
// \reciever|r_Clock_Count[7]~24_combout  = (\reciever|Equal0~1_combout  & (\reciever|r_SM_Main.s_RX_START_BIT~q  & \reciever|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\reciever|Equal0~1_combout ),
	.datac(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.datad(\reciever|Equal0~0_combout ),
	.cin(gnd),
	.combout(\reciever|r_Clock_Count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Clock_Count[7]~24 .lut_mask = 16'hC000;
defparam \reciever|r_Clock_Count[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N2
cycloneive_lcell_comb \reciever|LessThan1~2 (
// Equation(s):
// \reciever|LessThan1~2_combout  = (\reciever|r_Clock_Count [7]) # ((!\reciever|LessThan1~0_combout  & !\reciever|LessThan1~1_combout ))

	.dataa(gnd),
	.datab(\reciever|LessThan1~0_combout ),
	.datac(\reciever|LessThan1~1_combout ),
	.datad(\reciever|r_Clock_Count [7]),
	.cin(gnd),
	.combout(\reciever|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|LessThan1~2 .lut_mask = 16'hFF03;
defparam \reciever|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N16
cycloneive_lcell_comb \reciever|r_Clock_Count[7]~25 (
// Equation(s):
// \reciever|r_Clock_Count[7]~25_combout  = (\reciever|r_Clock_Count[7]~24_combout ) # (((\reciever|LessThan1~2_combout  & !\reciever|Selector0~0_combout )) # (!\reciever|r_SM_Main.000~q ))

	.dataa(\reciever|r_Clock_Count[7]~24_combout ),
	.datab(\reciever|LessThan1~2_combout ),
	.datac(\reciever|r_SM_Main.000~q ),
	.datad(\reciever|Selector0~0_combout ),
	.cin(gnd),
	.combout(\reciever|r_Clock_Count[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Clock_Count[7]~25 .lut_mask = 16'hAFEF;
defparam \reciever|r_Clock_Count[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \reciever|r_Clock_Count[7]~26 (
// Equation(s):
// \reciever|r_Clock_Count[7]~26_combout  = (!\reciever|r_SM_Main.s_CLEANUP~q  & ((\reciever|r_Rx_Data~q ) # (!\reciever|r_Clock_Count[7]~24_combout )))

	.dataa(\reciever|r_Clock_Count[7]~24_combout ),
	.datab(gnd),
	.datac(\reciever|r_SM_Main.s_CLEANUP~q ),
	.datad(\reciever|r_Rx_Data~q ),
	.cin(gnd),
	.combout(\reciever|r_Clock_Count[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Clock_Count[7]~26 .lut_mask = 16'h0F05;
defparam \reciever|r_Clock_Count[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N1
dffeas \reciever|r_Clock_Count[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[7]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \reciever|r_Clock_Count[1]~10 (
// Equation(s):
// \reciever|r_Clock_Count[1]~10_combout  = (\reciever|r_Clock_Count [1] & (!\reciever|r_Clock_Count[0]~9 )) # (!\reciever|r_Clock_Count [1] & ((\reciever|r_Clock_Count[0]~9 ) # (GND)))
// \reciever|r_Clock_Count[1]~11  = CARRY((!\reciever|r_Clock_Count[0]~9 ) # (!\reciever|r_Clock_Count [1]))

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[0]~9 ),
	.combout(\reciever|r_Clock_Count[1]~10_combout ),
	.cout(\reciever|r_Clock_Count[1]~11 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[1]~10 .lut_mask = 16'h3C3F;
defparam \reciever|r_Clock_Count[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y36_N3
dffeas \reciever|r_Clock_Count[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[7]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \reciever|r_Clock_Count[2]~12 (
// Equation(s):
// \reciever|r_Clock_Count[2]~12_combout  = (\reciever|r_Clock_Count [2] & (\reciever|r_Clock_Count[1]~11  $ (GND))) # (!\reciever|r_Clock_Count [2] & (!\reciever|r_Clock_Count[1]~11  & VCC))
// \reciever|r_Clock_Count[2]~13  = CARRY((\reciever|r_Clock_Count [2] & !\reciever|r_Clock_Count[1]~11 ))

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[1]~11 ),
	.combout(\reciever|r_Clock_Count[2]~12_combout ),
	.cout(\reciever|r_Clock_Count[2]~13 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[2]~12 .lut_mask = 16'hC30C;
defparam \reciever|r_Clock_Count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y36_N5
dffeas \reciever|r_Clock_Count[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[7]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \reciever|r_Clock_Count[3]~14 (
// Equation(s):
// \reciever|r_Clock_Count[3]~14_combout  = (\reciever|r_Clock_Count [3] & (!\reciever|r_Clock_Count[2]~13 )) # (!\reciever|r_Clock_Count [3] & ((\reciever|r_Clock_Count[2]~13 ) # (GND)))
// \reciever|r_Clock_Count[3]~15  = CARRY((!\reciever|r_Clock_Count[2]~13 ) # (!\reciever|r_Clock_Count [3]))

	.dataa(\reciever|r_Clock_Count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[2]~13 ),
	.combout(\reciever|r_Clock_Count[3]~14_combout ),
	.cout(\reciever|r_Clock_Count[3]~15 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[3]~14 .lut_mask = 16'h5A5F;
defparam \reciever|r_Clock_Count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y36_N7
dffeas \reciever|r_Clock_Count[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[7]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \reciever|r_Clock_Count[4]~16 (
// Equation(s):
// \reciever|r_Clock_Count[4]~16_combout  = (\reciever|r_Clock_Count [4] & (\reciever|r_Clock_Count[3]~15  $ (GND))) # (!\reciever|r_Clock_Count [4] & (!\reciever|r_Clock_Count[3]~15  & VCC))
// \reciever|r_Clock_Count[4]~17  = CARRY((\reciever|r_Clock_Count [4] & !\reciever|r_Clock_Count[3]~15 ))

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[3]~15 ),
	.combout(\reciever|r_Clock_Count[4]~16_combout ),
	.cout(\reciever|r_Clock_Count[4]~17 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[4]~16 .lut_mask = 16'hC30C;
defparam \reciever|r_Clock_Count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y36_N9
dffeas \reciever|r_Clock_Count[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[7]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \reciever|r_Clock_Count[5]~18 (
// Equation(s):
// \reciever|r_Clock_Count[5]~18_combout  = (\reciever|r_Clock_Count [5] & (!\reciever|r_Clock_Count[4]~17 )) # (!\reciever|r_Clock_Count [5] & ((\reciever|r_Clock_Count[4]~17 ) # (GND)))
// \reciever|r_Clock_Count[5]~19  = CARRY((!\reciever|r_Clock_Count[4]~17 ) # (!\reciever|r_Clock_Count [5]))

	.dataa(\reciever|r_Clock_Count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[4]~17 ),
	.combout(\reciever|r_Clock_Count[5]~18_combout ),
	.cout(\reciever|r_Clock_Count[5]~19 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[5]~18 .lut_mask = 16'h5A5F;
defparam \reciever|r_Clock_Count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y36_N11
dffeas \reciever|r_Clock_Count[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[7]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \reciever|r_Clock_Count[6]~20 (
// Equation(s):
// \reciever|r_Clock_Count[6]~20_combout  = (\reciever|r_Clock_Count [6] & (\reciever|r_Clock_Count[5]~19  $ (GND))) # (!\reciever|r_Clock_Count [6] & (!\reciever|r_Clock_Count[5]~19  & VCC))
// \reciever|r_Clock_Count[6]~21  = CARRY((\reciever|r_Clock_Count [6] & !\reciever|r_Clock_Count[5]~19 ))

	.dataa(\reciever|r_Clock_Count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[5]~19 ),
	.combout(\reciever|r_Clock_Count[6]~20_combout ),
	.cout(\reciever|r_Clock_Count[6]~21 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[6]~20 .lut_mask = 16'hA50A;
defparam \reciever|r_Clock_Count[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y36_N13
dffeas \reciever|r_Clock_Count[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[7]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \reciever|r_Clock_Count[7]~22 (
// Equation(s):
// \reciever|r_Clock_Count[7]~22_combout  = \reciever|r_Clock_Count [7] $ (\reciever|r_Clock_Count[6]~21 )

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\reciever|r_Clock_Count[6]~21 ),
	.combout(\reciever|r_Clock_Count[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Clock_Count[7]~22 .lut_mask = 16'h3C3C;
defparam \reciever|r_Clock_Count[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y36_N15
dffeas \reciever|r_Clock_Count[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[7]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \reciever|Selector11~2 (
// Equation(s):
// \reciever|Selector11~2_combout  = \reciever|r_Bit_Index [0] $ (((\reciever|r_Clock_Count [7]) # ((!\reciever|LessThan1~0_combout  & !\reciever|LessThan1~1_combout ))))

	.dataa(\reciever|r_Clock_Count [7]),
	.datab(\reciever|LessThan1~0_combout ),
	.datac(\reciever|LessThan1~1_combout ),
	.datad(\reciever|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\reciever|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector11~2 .lut_mask = 16'h54AB;
defparam \reciever|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N20
cycloneive_lcell_comb \reciever|Selector14~0 (
// Equation(s):
// \reciever|Selector14~0_combout  = (\reciever|Equal0~1_combout  & (\reciever|Equal0~0_combout  & (\reciever|r_SM_Main.s_RX_START_BIT~q  & \reciever|r_Rx_Data~q )))

	.dataa(\reciever|Equal0~1_combout ),
	.datab(\reciever|Equal0~0_combout ),
	.datac(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.datad(\reciever|r_Rx_Data~q ),
	.cin(gnd),
	.combout(\reciever|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector14~0 .lut_mask = 16'h8000;
defparam \reciever|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \reciever|Selector14~1 (
// Equation(s):
// \reciever|Selector14~1_combout  = (\reciever|Selector14~0_combout ) # ((\reciever|r_SM_Main.s_RX_DATA_BITS~q  & ((!\reciever|LessThan1~2_combout ) # (!\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ))))

	.dataa(\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ),
	.datab(\reciever|Selector14~0_combout ),
	.datac(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datad(\reciever|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\reciever|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector14~1 .lut_mask = 16'hDCFC;
defparam \reciever|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N9
dffeas \reciever|r_SM_Main.s_RX_DATA_BITS (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_DATA_BITS .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.s_RX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N28
cycloneive_lcell_comb \reciever|Selector11~3 (
// Equation(s):
// \reciever|Selector11~3_combout  = (\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (\reciever|Selector11~2_combout )) # (!\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (((\reciever|r_SM_Main.000~q  & \reciever|r_Bit_Index [0]))))

	.dataa(\reciever|Selector11~2_combout ),
	.datab(\reciever|r_SM_Main.000~q ),
	.datac(\reciever|r_Bit_Index [0]),
	.datad(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\reciever|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector11~3 .lut_mask = 16'hAAC0;
defparam \reciever|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N29
dffeas \reciever|r_Bit_Index[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \reciever|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N22
cycloneive_lcell_comb \reciever|Selector9~1 (
// Equation(s):
// \reciever|Selector9~1_combout  = (\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (((!\reciever|LessThan1~2_combout )) # (!\reciever|r_Bit_Index [0]))) # (!\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (((\reciever|r_SM_Main.000~q ))))

	.dataa(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|r_SM_Main.000~q ),
	.datad(\reciever|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\reciever|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector9~1 .lut_mask = 16'h72FA;
defparam \reciever|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N6
cycloneive_lcell_comb \reciever|Decoder0~0 (
// Equation(s):
// \reciever|Decoder0~0_combout  = (\reciever|r_SM_Main.s_RX_DATA_BITS~q  & ((\reciever|r_Clock_Count [7]) # ((!\reciever|LessThan1~0_combout  & !\reciever|LessThan1~1_combout ))))

	.dataa(\reciever|r_Clock_Count [7]),
	.datab(\reciever|LessThan1~0_combout ),
	.datac(\reciever|LessThan1~1_combout ),
	.datad(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\reciever|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Decoder0~0 .lut_mask = 16'hAB00;
defparam \reciever|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N10
cycloneive_lcell_comb \reciever|Selector10~0 (
// Equation(s):
// \reciever|Selector10~0_combout  = (\reciever|r_Bit_Index [1] & ((\reciever|r_SM_Main.s_RX_DATA_BITS~q  & ((!\reciever|LessThan1~2_combout ))) # (!\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (\reciever|r_SM_Main.000~q ))))

	.dataa(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datab(\reciever|r_SM_Main.000~q ),
	.datac(\reciever|LessThan1~2_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector10~0 .lut_mask = 16'h4E00;
defparam \reciever|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N12
cycloneive_lcell_comb \reciever|Selector10~1 (
// Equation(s):
// \reciever|Selector10~1_combout  = (\reciever|Selector10~0_combout ) # ((\reciever|Decoder0~0_combout  & (\reciever|r_Bit_Index [0] $ (\reciever|r_Bit_Index [1]))))

	.dataa(\reciever|Decoder0~0_combout ),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|r_Bit_Index [1]),
	.datad(\reciever|Selector10~0_combout ),
	.cin(gnd),
	.combout(\reciever|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector10~1 .lut_mask = 16'hFF28;
defparam \reciever|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N13
dffeas \reciever|r_Bit_Index[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \reciever|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N28
cycloneive_lcell_comb \reciever|Selector9~0 (
// Equation(s):
// \reciever|Selector9~0_combout  = (\reciever|r_Bit_Index [0] & (\reciever|Decoder0~0_combout  & (\reciever|r_Bit_Index [2] $ (\reciever|r_Bit_Index [1]))))

	.dataa(\reciever|r_Bit_Index [2]),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|Decoder0~0_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector9~0 .lut_mask = 16'h4080;
defparam \reciever|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
cycloneive_lcell_comb \reciever|Selector9~2 (
// Equation(s):
// \reciever|Selector9~2_combout  = (\reciever|Selector9~0_combout ) # ((\reciever|Selector9~1_combout  & \reciever|r_Bit_Index [2]))

	.dataa(\reciever|Selector9~1_combout ),
	.datab(\reciever|Selector9~0_combout ),
	.datac(\reciever|r_Bit_Index [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reciever|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector9~2 .lut_mask = 16'hECEC;
defparam \reciever|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N31
dffeas \reciever|r_Bit_Index[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \reciever|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N0
cycloneive_lcell_comb \reciever|r_SM_Main.s_RX_STOP_BIT~0 (
// Equation(s):
// \reciever|r_SM_Main.s_RX_STOP_BIT~0_combout  = (\reciever|r_Bit_Index [0] & (\reciever|r_Bit_Index [2] & \reciever|r_Bit_Index [1]))

	.dataa(gnd),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|r_Bit_Index [2]),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~0 .lut_mask = 16'hC000;
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \reciever|r_SM_Main.s_RX_STOP_BIT~1 (
// Equation(s):
// \reciever|r_SM_Main.s_RX_STOP_BIT~1_combout  = (\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout  & ((\reciever|Decoder0~0_combout ) # ((!\reciever|LessThan1~2_combout  & \reciever|r_SM_Main.s_RX_STOP_BIT~q )))) # (!\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout  
// & (!\reciever|LessThan1~2_combout  & (\reciever|r_SM_Main.s_RX_STOP_BIT~q )))

	.dataa(\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ),
	.datab(\reciever|LessThan1~2_combout ),
	.datac(\reciever|r_SM_Main.s_RX_STOP_BIT~q ),
	.datad(\reciever|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\reciever|r_SM_Main.s_RX_STOP_BIT~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~1 .lut_mask = 16'hBA30;
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N19
dffeas \reciever|r_SM_Main.s_RX_STOP_BIT (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_SM_Main.s_RX_STOP_BIT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.s_RX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_STOP_BIT .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.s_RX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \reciever|Selector0~0 (
// Equation(s):
// \reciever|Selector0~0_combout  = (!\reciever|r_SM_Main.s_RX_STOP_BIT~q  & !\reciever|r_SM_Main.s_RX_DATA_BITS~q )

	.dataa(gnd),
	.datab(\reciever|r_SM_Main.s_RX_STOP_BIT~q ),
	.datac(gnd),
	.datad(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\reciever|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector0~0 .lut_mask = 16'h0033;
defparam \reciever|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N0
cycloneive_lcell_comb \reciever|Selector0~1 (
// Equation(s):
// \reciever|Selector0~1_combout  = (\reciever|r_SM_Main~9_combout ) # ((\reciever|r_Rx_DV~q  & ((\reciever|r_SM_Main.s_RX_START_BIT~q ) # (!\reciever|Selector0~0_combout ))))

	.dataa(\reciever|Selector0~0_combout ),
	.datab(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.datac(\reciever|r_Rx_DV~q ),
	.datad(\reciever|r_SM_Main~9_combout ),
	.cin(gnd),
	.combout(\reciever|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector0~1 .lut_mask = 16'hFFD0;
defparam \reciever|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N1
dffeas \reciever|r_Rx_DV (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_DV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_DV .is_wysiwyg = "true";
defparam \reciever|r_Rx_DV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N28
cycloneive_lcell_comb \writer|Selector10~0 (
// Equation(s):
// \writer|Selector10~0_combout  = (!\writer|STATE.00~q  & !\reciever|r_Rx_DV~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\writer|STATE.00~q ),
	.datad(\reciever|r_Rx_DV~q ),
	.cin(gnd),
	.combout(\writer|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector10~0 .lut_mask = 16'h000F;
defparam \writer|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N4
cycloneive_lcell_comb \writer|Selector10~1 (
// Equation(s):
// \writer|Selector10~1_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Equal1~5_combout ) # (!\writer|Selector10~0_combout )))) # (!\writer|STATE.STORING~q  & (((!\writer|Selector10~0_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Selector10~0_combout ),
	.datac(\writer|Equal1~5_combout ),
	.datad(\writer|STATE.STORING~q ),
	.cin(gnd),
	.combout(\writer|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector10~1 .lut_mask = 16'h5133;
defparam \writer|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y24_N5
dffeas \writer|STATE.00 (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|STATE.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \writer|STATE.00 .is_wysiwyg = "true";
defparam \writer|STATE.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N14
cycloneive_lcell_comb \writer|Add0~1 (
// Equation(s):
// \writer|Add0~1_combout  = (\writer|Addr [0] & (\reciever|r_Rx_DV~q  $ (VCC))) # (!\writer|Addr [0] & (\reciever|r_Rx_DV~q  & VCC))
// \writer|Add0~2  = CARRY((\writer|Addr [0] & \reciever|r_Rx_DV~q ))

	.dataa(\writer|Addr [0]),
	.datab(\reciever|r_Rx_DV~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\writer|Add0~1_combout ),
	.cout(\writer|Add0~2 ));
// synopsys translate_off
defparam \writer|Add0~1 .lut_mask = 16'h6688;
defparam \writer|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N0
cycloneive_lcell_comb \writer|Selector30~0 (
// Equation(s):
// \writer|Selector30~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Equal1~5_combout ) # (\writer|Add0~1_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Equal1~5_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(\writer|Add0~1_combout ),
	.cin(gnd),
	.combout(\writer|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector30~0 .lut_mask = 16'h5040;
defparam \writer|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N12
cycloneive_lcell_comb \writer|Selector30~1 (
// Equation(s):
// \writer|Selector30~1_combout  = (\writer|Selector30~0_combout ) # ((\writer|Addr [0] & !\writer|STATE.00~q ))

	.dataa(gnd),
	.datab(\writer|Selector30~0_combout ),
	.datac(\writer|Addr [0]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector30~1 .lut_mask = 16'hCCFC;
defparam \writer|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N13
dffeas \writer|Addr[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[0] .is_wysiwyg = "true";
defparam \writer|Addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N16
cycloneive_lcell_comb \writer|Add0~3 (
// Equation(s):
// \writer|Add0~3_combout  = (\writer|Addr [1] & (!\writer|Add0~2 )) # (!\writer|Addr [1] & ((\writer|Add0~2 ) # (GND)))
// \writer|Add0~4  = CARRY((!\writer|Add0~2 ) # (!\writer|Addr [1]))

	.dataa(gnd),
	.datab(\writer|Addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~2 ),
	.combout(\writer|Add0~3_combout ),
	.cout(\writer|Add0~4 ));
// synopsys translate_off
defparam \writer|Add0~3 .lut_mask = 16'h3C3F;
defparam \writer|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N4
cycloneive_lcell_comb \writer|Selector29~0 (
// Equation(s):
// \writer|Selector29~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Add0~3_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Add0~3_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector29~0 .lut_mask = 16'h5040;
defparam \writer|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N12
cycloneive_lcell_comb \writer|Selector29~1 (
// Equation(s):
// \writer|Selector29~1_combout  = (\writer|Selector29~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [1]))

	.dataa(\writer|Selector29~0_combout ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector29~1 .lut_mask = 16'hBABA;
defparam \writer|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N13
dffeas \writer|Addr[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[1] .is_wysiwyg = "true";
defparam \writer|Addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N18
cycloneive_lcell_comb \writer|Add0~5 (
// Equation(s):
// \writer|Add0~5_combout  = (\writer|Addr [2] & (\writer|Add0~4  $ (GND))) # (!\writer|Addr [2] & (!\writer|Add0~4  & VCC))
// \writer|Add0~6  = CARRY((\writer|Addr [2] & !\writer|Add0~4 ))

	.dataa(\writer|Addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~4 ),
	.combout(\writer|Add0~5_combout ),
	.cout(\writer|Add0~6 ));
// synopsys translate_off
defparam \writer|Add0~5 .lut_mask = 16'hA50A;
defparam \writer|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N22
cycloneive_lcell_comb \writer|Selector28~0 (
// Equation(s):
// \writer|Selector28~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Equal1~5_combout ) # (\writer|Add0~5_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Equal1~5_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(\writer|Add0~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector28~0 .lut_mask = 16'h5040;
defparam \writer|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N2
cycloneive_lcell_comb \writer|Selector28~1 (
// Equation(s):
// \writer|Selector28~1_combout  = (\writer|Selector28~0_combout ) # ((\writer|Addr [2] & !\writer|STATE.00~q ))

	.dataa(\writer|Selector28~0_combout ),
	.datab(gnd),
	.datac(\writer|Addr [2]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector28~1 .lut_mask = 16'hAAFA;
defparam \writer|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N3
dffeas \writer|Addr[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[2] .is_wysiwyg = "true";
defparam \writer|Addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N20
cycloneive_lcell_comb \writer|Add0~7 (
// Equation(s):
// \writer|Add0~7_combout  = (\writer|Addr [3] & (!\writer|Add0~6 )) # (!\writer|Addr [3] & ((\writer|Add0~6 ) # (GND)))
// \writer|Add0~8  = CARRY((!\writer|Add0~6 ) # (!\writer|Addr [3]))

	.dataa(gnd),
	.datab(\writer|Addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~6 ),
	.combout(\writer|Add0~7_combout ),
	.cout(\writer|Add0~8 ));
// synopsys translate_off
defparam \writer|Add0~7 .lut_mask = 16'h3C3F;
defparam \writer|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N0
cycloneive_lcell_comb \writer|Selector27~0 (
// Equation(s):
// \writer|Selector27~0_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Equal1~5_combout ) # (\writer|Add0~7_combout ))))

	.dataa(\writer|Equal1~5_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|always0~5_combout ),
	.datad(\writer|Add0~7_combout ),
	.cin(gnd),
	.combout(\writer|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector27~0 .lut_mask = 16'h0C08;
defparam \writer|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N2
cycloneive_lcell_comb \writer|Selector27~1 (
// Equation(s):
// \writer|Selector27~1_combout  = (\writer|Selector27~0_combout ) # ((\writer|Addr [3] & !\writer|STATE.00~q ))

	.dataa(gnd),
	.datab(\writer|Selector27~0_combout ),
	.datac(\writer|Addr [3]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector27~1 .lut_mask = 16'hCCFC;
defparam \writer|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N3
dffeas \writer|Addr[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[3] .is_wysiwyg = "true";
defparam \writer|Addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N22
cycloneive_lcell_comb \writer|Add0~9 (
// Equation(s):
// \writer|Add0~9_combout  = (\writer|Addr [4] & (\writer|Add0~8  $ (GND))) # (!\writer|Addr [4] & (!\writer|Add0~8  & VCC))
// \writer|Add0~10  = CARRY((\writer|Addr [4] & !\writer|Add0~8 ))

	.dataa(gnd),
	.datab(\writer|Addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~8 ),
	.combout(\writer|Add0~9_combout ),
	.cout(\writer|Add0~10 ));
// synopsys translate_off
defparam \writer|Add0~9 .lut_mask = 16'hC30C;
defparam \writer|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N10
cycloneive_lcell_comb \writer|Selector26~0 (
// Equation(s):
// \writer|Selector26~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Add0~9_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|Add0~9_combout ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector26~0 .lut_mask = 16'h4440;
defparam \writer|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N4
cycloneive_lcell_comb \writer|Selector26~1 (
// Equation(s):
// \writer|Selector26~1_combout  = (\writer|Selector26~0_combout ) # ((\writer|Addr [4] & !\writer|STATE.00~q ))

	.dataa(\writer|Selector26~0_combout ),
	.datab(gnd),
	.datac(\writer|Addr [4]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector26~1 .lut_mask = 16'hAAFA;
defparam \writer|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N5
dffeas \writer|Addr[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[4] .is_wysiwyg = "true";
defparam \writer|Addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N24
cycloneive_lcell_comb \writer|Add0~11 (
// Equation(s):
// \writer|Add0~11_combout  = (\writer|Addr [5] & (!\writer|Add0~10 )) # (!\writer|Addr [5] & ((\writer|Add0~10 ) # (GND)))
// \writer|Add0~12  = CARRY((!\writer|Add0~10 ) # (!\writer|Addr [5]))

	.dataa(\writer|Addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~10 ),
	.combout(\writer|Add0~11_combout ),
	.cout(\writer|Add0~12 ));
// synopsys translate_off
defparam \writer|Add0~11 .lut_mask = 16'h5A5F;
defparam \writer|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N12
cycloneive_lcell_comb \writer|Selector25~0 (
// Equation(s):
// \writer|Selector25~0_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Equal1~5_combout ) # (\writer|Add0~11_combout ))))

	.dataa(\writer|Equal1~5_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|always0~5_combout ),
	.datad(\writer|Add0~11_combout ),
	.cin(gnd),
	.combout(\writer|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector25~0 .lut_mask = 16'h0C08;
defparam \writer|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N16
cycloneive_lcell_comb \writer|Selector25~1 (
// Equation(s):
// \writer|Selector25~1_combout  = (\writer|Selector25~0_combout ) # ((\writer|Addr [5] & !\writer|STATE.00~q ))

	.dataa(\writer|Selector25~0_combout ),
	.datab(gnd),
	.datac(\writer|Addr [5]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector25~1 .lut_mask = 16'hAAFA;
defparam \writer|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N17
dffeas \writer|Addr[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[5] .is_wysiwyg = "true";
defparam \writer|Addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N26
cycloneive_lcell_comb \writer|Add0~13 (
// Equation(s):
// \writer|Add0~13_combout  = (\writer|Addr [6] & (\writer|Add0~12  $ (GND))) # (!\writer|Addr [6] & (!\writer|Add0~12  & VCC))
// \writer|Add0~14  = CARRY((\writer|Addr [6] & !\writer|Add0~12 ))

	.dataa(\writer|Addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~12 ),
	.combout(\writer|Add0~13_combout ),
	.cout(\writer|Add0~14 ));
// synopsys translate_off
defparam \writer|Add0~13 .lut_mask = 16'hA50A;
defparam \writer|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N30
cycloneive_lcell_comb \writer|Selector24~0 (
// Equation(s):
// \writer|Selector24~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Add0~13_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Add0~13_combout ),
	.datac(\writer|Equal1~5_combout ),
	.datad(\writer|STATE.STORING~q ),
	.cin(gnd),
	.combout(\writer|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector24~0 .lut_mask = 16'h5400;
defparam \writer|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N6
cycloneive_lcell_comb \writer|Selector24~1 (
// Equation(s):
// \writer|Selector24~1_combout  = (\writer|Selector24~0_combout ) # ((\writer|Addr [6] & !\writer|STATE.00~q ))

	.dataa(\writer|Selector24~0_combout ),
	.datab(gnd),
	.datac(\writer|Addr [6]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector24~1 .lut_mask = 16'hAAFA;
defparam \writer|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N7
dffeas \writer|Addr[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[6] .is_wysiwyg = "true";
defparam \writer|Addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N28
cycloneive_lcell_comb \writer|Add0~15 (
// Equation(s):
// \writer|Add0~15_combout  = (\writer|Addr [7] & (!\writer|Add0~14 )) # (!\writer|Addr [7] & ((\writer|Add0~14 ) # (GND)))
// \writer|Add0~16  = CARRY((!\writer|Add0~14 ) # (!\writer|Addr [7]))

	.dataa(gnd),
	.datab(\writer|Addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~14 ),
	.combout(\writer|Add0~15_combout ),
	.cout(\writer|Add0~16 ));
// synopsys translate_off
defparam \writer|Add0~15 .lut_mask = 16'h3C3F;
defparam \writer|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N18
cycloneive_lcell_comb \writer|Selector23~0 (
// Equation(s):
// \writer|Selector23~0_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Add0~15_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|always0~5_combout ),
	.datac(\writer|Add0~15_combout ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector23~0 .lut_mask = 16'h2220;
defparam \writer|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N14
cycloneive_lcell_comb \writer|Selector23~1 (
// Equation(s):
// \writer|Selector23~1_combout  = (\writer|Selector23~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [7]))

	.dataa(gnd),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [7]),
	.datad(\writer|Selector23~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector23~1 .lut_mask = 16'hFF30;
defparam \writer|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N15
dffeas \writer|Addr[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[7] .is_wysiwyg = "true";
defparam \writer|Addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N30
cycloneive_lcell_comb \writer|Add0~17 (
// Equation(s):
// \writer|Add0~17_combout  = (\writer|Addr [8] & (\writer|Add0~16  $ (GND))) # (!\writer|Addr [8] & (!\writer|Add0~16  & VCC))
// \writer|Add0~18  = CARRY((\writer|Addr [8] & !\writer|Add0~16 ))

	.dataa(\writer|Addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~16 ),
	.combout(\writer|Add0~17_combout ),
	.cout(\writer|Add0~18 ));
// synopsys translate_off
defparam \writer|Add0~17 .lut_mask = 16'hA50A;
defparam \writer|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N16
cycloneive_lcell_comb \writer|Selector22~0 (
// Equation(s):
// \writer|Selector22~0_combout  = (!\writer|always0~5_combout  & ((\writer|Equal1~5_combout ) # (\writer|Add0~17_combout )))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Equal1~5_combout ),
	.datac(\writer|Add0~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector22~0 .lut_mask = 16'h5454;
defparam \writer|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N12
cycloneive_lcell_comb \writer|Selector22~1 (
// Equation(s):
// \writer|Selector22~1_combout  = (\writer|STATE.STORING~q  & ((\writer|Selector22~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [8])))) # (!\writer|STATE.STORING~q  & (!\writer|STATE.00~q  & (\writer|Addr [8])))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [8]),
	.datad(\writer|Selector22~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector22~1 .lut_mask = 16'hBA30;
defparam \writer|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y24_N13
dffeas \writer|Addr[8] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[8] .is_wysiwyg = "true";
defparam \writer|Addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N0
cycloneive_lcell_comb \writer|Add0~19 (
// Equation(s):
// \writer|Add0~19_combout  = (\writer|Addr [9] & (!\writer|Add0~18 )) # (!\writer|Addr [9] & ((\writer|Add0~18 ) # (GND)))
// \writer|Add0~20  = CARRY((!\writer|Add0~18 ) # (!\writer|Addr [9]))

	.dataa(gnd),
	.datab(\writer|Addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~18 ),
	.combout(\writer|Add0~19_combout ),
	.cout(\writer|Add0~20 ));
// synopsys translate_off
defparam \writer|Add0~19 .lut_mask = 16'h3C3F;
defparam \writer|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N10
cycloneive_lcell_comb \writer|Selector21~0 (
// Equation(s):
// \writer|Selector21~0_combout  = (!\writer|always0~5_combout  & ((\writer|Equal1~5_combout ) # (\writer|Add0~19_combout )))

	.dataa(\writer|always0~5_combout ),
	.datab(gnd),
	.datac(\writer|Equal1~5_combout ),
	.datad(\writer|Add0~19_combout ),
	.cin(gnd),
	.combout(\writer|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector21~0 .lut_mask = 16'h5550;
defparam \writer|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N14
cycloneive_lcell_comb \writer|Selector21~1 (
// Equation(s):
// \writer|Selector21~1_combout  = (\writer|Selector21~0_combout  & ((\writer|STATE.STORING~q ) # ((!\writer|STATE.00~q  & \writer|Addr [9])))) # (!\writer|Selector21~0_combout  & (!\writer|STATE.00~q  & (\writer|Addr [9])))

	.dataa(\writer|Selector21~0_combout ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [9]),
	.datad(\writer|STATE.STORING~q ),
	.cin(gnd),
	.combout(\writer|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector21~1 .lut_mask = 16'hBA30;
defparam \writer|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y24_N15
dffeas \writer|Addr[9] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[9] .is_wysiwyg = "true";
defparam \writer|Addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N2
cycloneive_lcell_comb \writer|Add0~21 (
// Equation(s):
// \writer|Add0~21_combout  = (\writer|Addr [10] & (\writer|Add0~20  $ (GND))) # (!\writer|Addr [10] & (!\writer|Add0~20  & VCC))
// \writer|Add0~22  = CARRY((\writer|Addr [10] & !\writer|Add0~20 ))

	.dataa(\writer|Addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~20 ),
	.combout(\writer|Add0~21_combout ),
	.cout(\writer|Add0~22 ));
// synopsys translate_off
defparam \writer|Add0~21 .lut_mask = 16'hA50A;
defparam \writer|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N20
cycloneive_lcell_comb \writer|Selector20~0 (
// Equation(s):
// \writer|Selector20~0_combout  = (!\writer|always0~5_combout  & ((\writer|Add0~21_combout ) # (\writer|Equal1~5_combout )))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Add0~21_combout ),
	.datac(\writer|Equal1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector20~0 .lut_mask = 16'h5454;
defparam \writer|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N0
cycloneive_lcell_comb \writer|Selector20~1 (
// Equation(s):
// \writer|Selector20~1_combout  = (\writer|STATE.STORING~q  & ((\writer|Selector20~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [10])))) # (!\writer|STATE.STORING~q  & (!\writer|STATE.00~q  & (\writer|Addr [10])))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [10]),
	.datad(\writer|Selector20~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector20~1 .lut_mask = 16'hBA30;
defparam \writer|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y24_N1
dffeas \writer|Addr[10] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[10] .is_wysiwyg = "true";
defparam \writer|Addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N4
cycloneive_lcell_comb \writer|Add0~23 (
// Equation(s):
// \writer|Add0~23_combout  = (\writer|Addr [11] & (!\writer|Add0~22 )) # (!\writer|Addr [11] & ((\writer|Add0~22 ) # (GND)))
// \writer|Add0~24  = CARRY((!\writer|Add0~22 ) # (!\writer|Addr [11]))

	.dataa(gnd),
	.datab(\writer|Addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~22 ),
	.combout(\writer|Add0~23_combout ),
	.cout(\writer|Add0~24 ));
// synopsys translate_off
defparam \writer|Add0~23 .lut_mask = 16'h3C3F;
defparam \writer|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N10
cycloneive_lcell_comb \writer|Selector19~0 (
// Equation(s):
// \writer|Selector19~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & \writer|Add0~23_combout ))

	.dataa(\writer|always0~5_combout ),
	.datab(gnd),
	.datac(\writer|STATE.STORING~q ),
	.datad(\writer|Add0~23_combout ),
	.cin(gnd),
	.combout(\writer|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector19~0 .lut_mask = 16'h5000;
defparam \writer|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N6
cycloneive_lcell_comb \writer|Selector19~1 (
// Equation(s):
// \writer|Selector19~1_combout  = (\writer|Selector19~0_combout ) # ((\writer|Add0~0_combout ) # ((\writer|Addr [11] & !\writer|STATE.00~q )))

	.dataa(\writer|Selector19~0_combout ),
	.datab(\writer|Add0~0_combout ),
	.datac(\writer|Addr [11]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector19~1 .lut_mask = 16'hEEFE;
defparam \writer|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y22_N7
dffeas \writer|Addr[11] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[11] .is_wysiwyg = "true";
defparam \writer|Addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N6
cycloneive_lcell_comb \writer|Add0~25 (
// Equation(s):
// \writer|Add0~25_combout  = (\writer|Addr [12] & (\writer|Add0~24  $ (GND))) # (!\writer|Addr [12] & (!\writer|Add0~24  & VCC))
// \writer|Add0~26  = CARRY((\writer|Addr [12] & !\writer|Add0~24 ))

	.dataa(\writer|Addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~24 ),
	.combout(\writer|Add0~25_combout ),
	.cout(\writer|Add0~26 ));
// synopsys translate_off
defparam \writer|Add0~25 .lut_mask = 16'hA50A;
defparam \writer|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N28
cycloneive_lcell_comb \writer|Selector18~0 (
// Equation(s):
// \writer|Selector18~0_combout  = (!\writer|always0~5_combout  & (\writer|Add0~25_combout  & \writer|STATE.STORING~q ))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Add0~25_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector18~0 .lut_mask = 16'h4040;
defparam \writer|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N16
cycloneive_lcell_comb \writer|Selector18~1 (
// Equation(s):
// \writer|Selector18~1_combout  = (\writer|Add0~0_combout ) # ((\writer|Selector18~0_combout ) # ((\writer|Addr [12] & !\writer|STATE.00~q )))

	.dataa(\writer|Add0~0_combout ),
	.datab(\writer|Selector18~0_combout ),
	.datac(\writer|Addr [12]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector18~1 .lut_mask = 16'hEEFE;
defparam \writer|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y22_N17
dffeas \writer|Addr[12] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[12] .is_wysiwyg = "true";
defparam \writer|Addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N8
cycloneive_lcell_comb \writer|Add0~27 (
// Equation(s):
// \writer|Add0~27_combout  = (\writer|Addr [13] & (!\writer|Add0~26 )) # (!\writer|Addr [13] & ((\writer|Add0~26 ) # (GND)))
// \writer|Add0~28  = CARRY((!\writer|Add0~26 ) # (!\writer|Addr [13]))

	.dataa(gnd),
	.datab(\writer|Addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~26 ),
	.combout(\writer|Add0~27_combout ),
	.cout(\writer|Add0~28 ));
// synopsys translate_off
defparam \writer|Add0~27 .lut_mask = 16'h3C3F;
defparam \writer|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N26
cycloneive_lcell_comb \writer|Selector17~0 (
// Equation(s):
// \writer|Selector17~0_combout  = (!\writer|always0~5_combout  & (\writer|Add0~27_combout  & \writer|STATE.STORING~q ))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Add0~27_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector17~0 .lut_mask = 16'h4040;
defparam \writer|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N20
cycloneive_lcell_comb \writer|Selector17~1 (
// Equation(s):
// \writer|Selector17~1_combout  = (\writer|Selector17~0_combout ) # ((\writer|Add0~0_combout ) # ((\writer|Addr [13] & !\writer|STATE.00~q )))

	.dataa(\writer|Selector17~0_combout ),
	.datab(\writer|Add0~0_combout ),
	.datac(\writer|Addr [13]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector17~1 .lut_mask = 16'hEEFE;
defparam \writer|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y22_N21
dffeas \writer|Addr[13] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[13] .is_wysiwyg = "true";
defparam \writer|Addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N10
cycloneive_lcell_comb \writer|Add0~29 (
// Equation(s):
// \writer|Add0~29_combout  = (\writer|Addr [14] & (\writer|Add0~28  $ (GND))) # (!\writer|Addr [14] & (!\writer|Add0~28  & VCC))
// \writer|Add0~30  = CARRY((\writer|Addr [14] & !\writer|Add0~28 ))

	.dataa(\writer|Addr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~28 ),
	.combout(\writer|Add0~29_combout ),
	.cout(\writer|Add0~30 ));
// synopsys translate_off
defparam \writer|Add0~29 .lut_mask = 16'hA50A;
defparam \writer|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N30
cycloneive_lcell_comb \writer|Selector16~0 (
// Equation(s):
// \writer|Selector16~0_combout  = (\writer|Add0~29_combout  & (!\writer|always0~5_combout  & \writer|STATE.STORING~q ))

	.dataa(\writer|Add0~29_combout ),
	.datab(\writer|always0~5_combout ),
	.datac(gnd),
	.datad(\writer|STATE.STORING~q ),
	.cin(gnd),
	.combout(\writer|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector16~0 .lut_mask = 16'h2200;
defparam \writer|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N20
cycloneive_lcell_comb \writer|Selector16~1 (
// Equation(s):
// \writer|Selector16~1_combout  = (\writer|Selector16~0_combout ) # ((\writer|Add0~0_combout ) # ((\writer|Addr [14] & !\writer|STATE.00~q )))

	.dataa(\writer|Selector16~0_combout ),
	.datab(\writer|Add0~0_combout ),
	.datac(\writer|Addr [14]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector16~1 .lut_mask = 16'hEEFE;
defparam \writer|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y22_N21
dffeas \writer|Addr[14] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[14] .is_wysiwyg = "true";
defparam \writer|Addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N12
cycloneive_lcell_comb \writer|Add0~31 (
// Equation(s):
// \writer|Add0~31_combout  = (\writer|Addr [15] & (!\writer|Add0~30 )) # (!\writer|Addr [15] & ((\writer|Add0~30 ) # (GND)))
// \writer|Add0~32  = CARRY((!\writer|Add0~30 ) # (!\writer|Addr [15]))

	.dataa(gnd),
	.datab(\writer|Addr [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~30 ),
	.combout(\writer|Add0~31_combout ),
	.cout(\writer|Add0~32 ));
// synopsys translate_off
defparam \writer|Add0~31 .lut_mask = 16'h3C3F;
defparam \writer|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N28
cycloneive_lcell_comb \writer|Selector15~0 (
// Equation(s):
// \writer|Selector15~0_combout  = (\writer|Add0~31_combout  & (!\writer|always0~5_combout  & \writer|STATE.STORING~q ))

	.dataa(\writer|Add0~31_combout ),
	.datab(\writer|always0~5_combout ),
	.datac(gnd),
	.datad(\writer|STATE.STORING~q ),
	.cin(gnd),
	.combout(\writer|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector15~0 .lut_mask = 16'h2200;
defparam \writer|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N26
cycloneive_lcell_comb \writer|Selector15~1 (
// Equation(s):
// \writer|Selector15~1_combout  = (\writer|Add0~0_combout ) # ((\writer|Selector15~0_combout ) # ((\writer|Addr [15] & !\writer|STATE.00~q )))

	.dataa(\writer|Add0~0_combout ),
	.datab(\writer|Selector15~0_combout ),
	.datac(\writer|Addr [15]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector15~1 .lut_mask = 16'hEEFE;
defparam \writer|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y22_N27
dffeas \writer|Addr[15] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[15] .is_wysiwyg = "true";
defparam \writer|Addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N18
cycloneive_lcell_comb \writer|Equal1~3 (
// Equation(s):
// \writer|Equal1~3_combout  = (\writer|Addr [14] & (\writer|Addr [13] & (\writer|Addr [12] & \writer|Addr [15])))

	.dataa(\writer|Addr [14]),
	.datab(\writer|Addr [13]),
	.datac(\writer|Addr [12]),
	.datad(\writer|Addr [15]),
	.cin(gnd),
	.combout(\writer|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~3 .lut_mask = 16'h8000;
defparam \writer|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N24
cycloneive_lcell_comb \writer|Equal1~0 (
// Equation(s):
// \writer|Equal1~0_combout  = (\writer|Addr [0] & (\writer|Addr [2] & (\writer|Addr [1] & \writer|Addr [3])))

	.dataa(\writer|Addr [0]),
	.datab(\writer|Addr [2]),
	.datac(\writer|Addr [1]),
	.datad(\writer|Addr [3]),
	.cin(gnd),
	.combout(\writer|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~0 .lut_mask = 16'h8000;
defparam \writer|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N26
cycloneive_lcell_comb \writer|Equal1~1 (
// Equation(s):
// \writer|Equal1~1_combout  = (\writer|Addr [4] & (\writer|Addr [5] & (\writer|Addr [7] & \writer|Addr [6])))

	.dataa(\writer|Addr [4]),
	.datab(\writer|Addr [5]),
	.datac(\writer|Addr [7]),
	.datad(\writer|Addr [6]),
	.cin(gnd),
	.combout(\writer|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~1 .lut_mask = 16'h8000;
defparam \writer|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N20
cycloneive_lcell_comb \writer|Equal1~2 (
// Equation(s):
// \writer|Equal1~2_combout  = (\writer|Addr [8] & (\writer|Addr [11] & (\writer|Addr [9] & \writer|Addr [10])))

	.dataa(\writer|Addr [8]),
	.datab(\writer|Addr [11]),
	.datac(\writer|Addr [9]),
	.datad(\writer|Addr [10]),
	.cin(gnd),
	.combout(\writer|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~2 .lut_mask = 16'h8000;
defparam \writer|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N6
cycloneive_lcell_comb \writer|Equal1~4 (
// Equation(s):
// \writer|Equal1~4_combout  = (\writer|Equal1~3_combout  & (\writer|Equal1~0_combout  & (\writer|Equal1~1_combout  & \writer|Equal1~2_combout )))

	.dataa(\writer|Equal1~3_combout ),
	.datab(\writer|Equal1~0_combout ),
	.datac(\writer|Equal1~1_combout ),
	.datad(\writer|Equal1~2_combout ),
	.cin(gnd),
	.combout(\writer|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~4 .lut_mask = 16'h8000;
defparam \writer|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N14
cycloneive_lcell_comb \writer|Add0~33 (
// Equation(s):
// \writer|Add0~33_combout  = (\writer|Addr [16] & (\writer|Add0~32  $ (GND))) # (!\writer|Addr [16] & (!\writer|Add0~32  & VCC))
// \writer|Add0~34  = CARRY((\writer|Addr [16] & !\writer|Add0~32 ))

	.dataa(gnd),
	.datab(\writer|Addr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~32 ),
	.combout(\writer|Add0~33_combout ),
	.cout(\writer|Add0~34 ));
// synopsys translate_off
defparam \writer|Add0~33 .lut_mask = 16'hC30C;
defparam \writer|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N24
cycloneive_lcell_comb \writer|Selector14~0 (
// Equation(s):
// \writer|Selector14~0_combout  = (!\writer|always0~5_combout  & (\writer|Add0~33_combout  & \writer|STATE.STORING~q ))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Add0~33_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector14~0 .lut_mask = 16'h4040;
defparam \writer|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N18
cycloneive_lcell_comb \writer|Selector14~1 (
// Equation(s):
// \writer|Selector14~1_combout  = (\writer|Add0~0_combout ) # ((\writer|Selector14~0_combout ) # ((\writer|Addr [16] & !\writer|STATE.00~q )))

	.dataa(\writer|Add0~0_combout ),
	.datab(\writer|Selector14~0_combout ),
	.datac(\writer|Addr [16]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector14~1 .lut_mask = 16'hEEFE;
defparam \writer|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y22_N19
dffeas \writer|Addr[16] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[16] .is_wysiwyg = "true";
defparam \writer|Addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N2
cycloneive_lcell_comb \writer|Equal1~5 (
// Equation(s):
// \writer|Equal1~5_combout  = (\writer|Addr [17] & (\writer|Equal1~4_combout  & \writer|Addr [16]))

	.dataa(gnd),
	.datab(\writer|Addr [17]),
	.datac(\writer|Equal1~4_combout ),
	.datad(\writer|Addr [16]),
	.cin(gnd),
	.combout(\writer|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~5 .lut_mask = 16'hC000;
defparam \writer|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N12
cycloneive_lcell_comb \writer|Add0~0 (
// Equation(s):
// \writer|Add0~0_combout  = (\writer|STATE.STORING~q  & (\writer|Equal1~5_combout  & !\writer|always0~5_combout ))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|Equal1~5_combout ),
	.datac(\writer|always0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Add0~0 .lut_mask = 16'h0808;
defparam \writer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N16
cycloneive_lcell_comb \writer|Add0~35 (
// Equation(s):
// \writer|Add0~35_combout  = \writer|Add0~34  $ (\writer|Addr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writer|Addr [17]),
	.cin(\writer|Add0~34 ),
	.combout(\writer|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Add0~35 .lut_mask = 16'h0FF0;
defparam \writer|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N14
cycloneive_lcell_comb \writer|Selector13~0 (
// Equation(s):
// \writer|Selector13~0_combout  = (\writer|STATE.STORING~q  & (\writer|Add0~35_combout  & !\writer|always0~5_combout ))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|Add0~35_combout ),
	.datac(\writer|always0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector13~0 .lut_mask = 16'h0808;
defparam \writer|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N8
cycloneive_lcell_comb \writer|Selector13~1 (
// Equation(s):
// \writer|Selector13~1_combout  = (\writer|Add0~0_combout ) # ((\writer|Selector13~0_combout ) # ((\writer|Addr [17] & !\writer|STATE.00~q )))

	.dataa(\writer|Add0~0_combout ),
	.datab(\writer|Selector13~0_combout ),
	.datac(\writer|Addr [17]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector13~1 .lut_mask = 16'hEEFE;
defparam \writer|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y22_N9
dffeas \writer|Addr[17] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[17] .is_wysiwyg = "true";
defparam \writer|Addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N10
cycloneive_lcell_comb \writer|always0~1 (
// Equation(s):
// \writer|always0~1_combout  = (!\writer|Addr [4] & (!\writer|Addr [5] & (!\writer|Addr [7] & !\writer|Addr [6])))

	.dataa(\writer|Addr [4]),
	.datab(\writer|Addr [5]),
	.datac(\writer|Addr [7]),
	.datad(\writer|Addr [6]),
	.cin(gnd),
	.combout(\writer|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~1 .lut_mask = 16'h0001;
defparam \writer|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N28
cycloneive_lcell_comb \writer|always0~2 (
// Equation(s):
// \writer|always0~2_combout  = (!\writer|Addr [8] & (!\writer|Addr [11] & (!\writer|Addr [9] & !\writer|Addr [10])))

	.dataa(\writer|Addr [8]),
	.datab(\writer|Addr [11]),
	.datac(\writer|Addr [9]),
	.datad(\writer|Addr [10]),
	.cin(gnd),
	.combout(\writer|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~2 .lut_mask = 16'h0001;
defparam \writer|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N14
cycloneive_lcell_comb \writer|always0~0 (
// Equation(s):
// \writer|always0~0_combout  = (!\writer|Addr [0] & (\writer|Addr [2] & (\writer|Addr [1] & \writer|Addr [3])))

	.dataa(\writer|Addr [0]),
	.datab(\writer|Addr [2]),
	.datac(\writer|Addr [1]),
	.datad(\writer|Addr [3]),
	.cin(gnd),
	.combout(\writer|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~0 .lut_mask = 16'h4000;
defparam \writer|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N22
cycloneive_lcell_comb \writer|always0~3 (
// Equation(s):
// \writer|always0~3_combout  = (!\writer|Addr [14] & (!\writer|Addr [13] & (!\writer|Addr [12] & !\writer|Addr [15])))

	.dataa(\writer|Addr [14]),
	.datab(\writer|Addr [13]),
	.datac(\writer|Addr [12]),
	.datad(\writer|Addr [15]),
	.cin(gnd),
	.combout(\writer|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~3 .lut_mask = 16'h0001;
defparam \writer|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N30
cycloneive_lcell_comb \writer|always0~4 (
// Equation(s):
// \writer|always0~4_combout  = (\writer|always0~1_combout  & (\writer|always0~2_combout  & (\writer|always0~0_combout  & \writer|always0~3_combout )))

	.dataa(\writer|always0~1_combout ),
	.datab(\writer|always0~2_combout ),
	.datac(\writer|always0~0_combout ),
	.datad(\writer|always0~3_combout ),
	.cin(gnd),
	.combout(\writer|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~4 .lut_mask = 16'h8000;
defparam \writer|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N24
cycloneive_lcell_comb \writer|flag~0 (
// Equation(s):
// \writer|flag~0_combout  = (\writer|flag~q ) # ((\writer|always0~5_combout  & \writer|STATE.STORING~q ))

	.dataa(gnd),
	.datab(\writer|always0~5_combout ),
	.datac(\writer|flag~q ),
	.datad(\writer|STATE.STORING~q ),
	.cin(gnd),
	.combout(\writer|flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|flag~0 .lut_mask = 16'hFCF0;
defparam \writer|flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N25
dffeas \writer|flag (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \writer|flag .is_wysiwyg = "true";
defparam \writer|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N24
cycloneive_lcell_comb \writer|always0~5 (
// Equation(s):
// \writer|always0~5_combout  = (!\writer|Addr [17] & (!\writer|Addr [16] & (\writer|always0~4_combout  & !\writer|flag~q )))

	.dataa(\writer|Addr [17]),
	.datab(\writer|Addr [16]),
	.datac(\writer|always0~4_combout ),
	.datad(\writer|flag~q ),
	.cin(gnd),
	.combout(\writer|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~5 .lut_mask = 16'h0010;
defparam \writer|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N26
cycloneive_lcell_comb \writer|Selector1~1 (
// Equation(s):
// \writer|Selector1~1_combout  = (!\writer|STATE.00~q  & \reciever|r_Rx_DV~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\writer|STATE.00~q ),
	.datad(\reciever|r_Rx_DV~q ),
	.cin(gnd),
	.combout(\writer|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector1~1 .lut_mask = 16'h0F00;
defparam \writer|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N6
cycloneive_lcell_comb \writer|Selector11~0 (
// Equation(s):
// \writer|Selector11~0_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & (!\writer|Equal1~5_combout ))) # (!\writer|STATE.STORING~q  & (((\writer|Selector1~1_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Equal1~5_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(\writer|Selector1~1_combout ),
	.cin(gnd),
	.combout(\writer|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector11~0 .lut_mask = 16'h1F10;
defparam \writer|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y24_N7
dffeas \writer|STATE.STORING (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|STATE.STORING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \writer|STATE.STORING .is_wysiwyg = "true";
defparam \writer|STATE.STORING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N24
cycloneive_lcell_comb \writer|Selector0~0 (
// Equation(s):
// \writer|Selector0~0_combout  = (!\writer|STATE.STORING~q  & \writer|STATE.00~q )

	.dataa(\writer|STATE.STORING~q ),
	.datab(gnd),
	.datac(\writer|STATE.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector0~0 .lut_mask = 16'h5050;
defparam \writer|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N8
cycloneive_lcell_comb \writer|Selector1~0 (
// Equation(s):
// \writer|Selector1~0_combout  = (\writer|STATE.00~q  & (!\writer|STATE.STORING~q )) # (!\writer|STATE.00~q  & ((\reciever|r_Rx_DV~q )))

	.dataa(\writer|STATE.STORING~q ),
	.datab(gnd),
	.datac(\writer|STATE.00~q ),
	.datad(\reciever|r_Rx_DV~q ),
	.cin(gnd),
	.combout(\writer|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector1~0 .lut_mask = 16'h5F50;
defparam \writer|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y24_N25
dffeas \writer|fin (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writer|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \writer|fin .is_wysiwyg = "true";
defparam \writer|fin .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \retrieve_image~input (
	.i(retrieve_image),
	.ibar(gnd),
	.o(\retrieve_image~input_o ));
// synopsys translate_off
defparam \retrieve_image~input .bus_hold = "false";
defparam \retrieve_image~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N20
cycloneive_lcell_comb \STATE.00~0 (
// Equation(s):
// \STATE.00~0_combout  = (\STATE.00~q ) # ((\writer|fin~q ) # ((\STATE.IDLE~q  & !\retrieve_image~input_o )))

	.dataa(\STATE.IDLE~q ),
	.datab(\retrieve_image~input_o ),
	.datac(\STATE.00~q ),
	.datad(\writer|fin~q ),
	.cin(gnd),
	.combout(\STATE.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \STATE.00~0 .lut_mask = 16'hFFF2;
defparam \STATE.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N21
dffeas \STATE.00 (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\STATE.00~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\STATE.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \STATE.00 .is_wysiwyg = "true";
defparam \STATE.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N26
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\STATE.IDLE~q  & (((\retrieve_image~input_o )))) # (!\STATE.IDLE~q  & (\writer|fin~q  & ((!\STATE.00~q ))))

	.dataa(\writer|fin~q ),
	.datab(\retrieve_image~input_o ),
	.datac(\STATE.IDLE~q ),
	.datad(\STATE.00~q ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hC0CA;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N27
dffeas \STATE.IDLE (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\STATE.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \STATE.IDLE .is_wysiwyg = "true";
defparam \STATE.IDLE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \dram_addr[15]~input (
	.i(dram_addr[15]),
	.ibar(gnd),
	.o(\dram_addr[15]~input_o ));
// synopsys translate_off
defparam \dram_addr[15]~input .bus_hold = "false";
defparam \dram_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N16
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\STATE.IDLE~q  & (\dram_addr[15]~input_o )) # (!\STATE.IDLE~q  & ((\writer|Addr [15])))

	.dataa(\STATE.IDLE~q ),
	.datab(\dram_addr[15]~input_o ),
	.datac(gnd),
	.datad(\writer|Addr [15]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hDD88;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N12
cycloneive_lcell_comb \retriever|Add0~30 (
// Equation(s):
// \retriever|Add0~30_combout  = (\retriever|addr [15] & (!\retriever|Add0~29 )) # (!\retriever|addr [15] & ((\retriever|Add0~29 ) # (GND)))
// \retriever|Add0~31  = CARRY((!\retriever|Add0~29 ) # (!\retriever|addr [15]))

	.dataa(\retriever|addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~29 ),
	.combout(\retriever|Add0~30_combout ),
	.cout(\retriever|Add0~31 ));
// synopsys translate_off
defparam \retriever|Add0~30 .lut_mask = 16'h5A5F;
defparam \retriever|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N14
cycloneive_lcell_comb \retriever|Add0~32 (
// Equation(s):
// \retriever|Add0~32_combout  = (\retriever|addr [16] & (\retriever|Add0~31  $ (GND))) # (!\retriever|addr [16] & (!\retriever|Add0~31  & VCC))
// \retriever|Add0~33  = CARRY((\retriever|addr [16] & !\retriever|Add0~31 ))

	.dataa(\retriever|addr [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~31 ),
	.combout(\retriever|Add0~32_combout ),
	.cout(\retriever|Add0~33 ));
// synopsys translate_off
defparam \retriever|Add0~32 .lut_mask = 16'hA50A;
defparam \retriever|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \transmitter|r_Clock_Count[0]~8 (
// Equation(s):
// \transmitter|r_Clock_Count[0]~8_combout  = \transmitter|r_Clock_Count [0] $ (VCC)
// \transmitter|r_Clock_Count[0]~9  = CARRY(\transmitter|r_Clock_Count [0])

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\transmitter|r_Clock_Count[0]~8_combout ),
	.cout(\transmitter|r_Clock_Count[0]~9 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[0]~8 .lut_mask = 16'h33CC;
defparam \transmitter|r_Clock_Count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N30
cycloneive_lcell_comb \retriever|Selector22~0 (
// Equation(s):
// \retriever|Selector22~0_combout  = (\retriever|STATE.DONE~q  & (((\retriever|wen~q  & !\retriever|Selector20~0_combout )))) # (!\retriever|STATE.DONE~q  & ((\retriever|STATE.00~q ) # ((\retriever|wen~q  & !\retriever|Selector20~0_combout ))))

	.dataa(\retriever|STATE.DONE~q ),
	.datab(\retriever|STATE.00~q ),
	.datac(\retriever|wen~q ),
	.datad(\retriever|Selector20~0_combout ),
	.cin(gnd),
	.combout(\retriever|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector22~0 .lut_mask = 16'h44F4;
defparam \retriever|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N31
dffeas \retriever|wen (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|wen .is_wysiwyg = "true";
defparam \retriever|wen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \transmitter|Selector13~0 (
// Equation(s):
// \transmitter|Selector13~0_combout  = (\transmitter|r_SM_Main.s_TX_STOP_BIT~q  & !\transmitter|LessThan1~1_combout )

	.dataa(gnd),
	.datab(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.datac(gnd),
	.datad(\transmitter|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\transmitter|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector13~0 .lut_mask = 16'h00CC;
defparam \transmitter|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N13
dffeas \transmitter|r_SM_Main.s_CLEANUP (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.s_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_CLEANUP .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.s_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \transmitter|Selector14~0 (
// Equation(s):
// \transmitter|Selector14~0_combout  = (!\transmitter|r_SM_Main.s_CLEANUP~q  & ((\retriever|wen~q ) # (\transmitter|r_SM_Main.000~q )))

	.dataa(gnd),
	.datab(\retriever|wen~q ),
	.datac(\transmitter|r_SM_Main.000~q ),
	.datad(\transmitter|r_SM_Main.s_CLEANUP~q ),
	.cin(gnd),
	.combout(\transmitter|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector14~0 .lut_mask = 16'h00FC;
defparam \transmitter|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \transmitter|r_SM_Main.000 (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.000 .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \transmitter|r_Clock_Count[7]~12 (
// Equation(s):
// \transmitter|r_Clock_Count[7]~12_combout  = (!\transmitter|LessThan1~1_combout ) # (!\transmitter|r_SM_Main.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\transmitter|r_SM_Main.000~q ),
	.datad(\transmitter|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\transmitter|r_Clock_Count[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_Clock_Count[7]~12 .lut_mask = 16'h0FFF;
defparam \transmitter|r_Clock_Count[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \transmitter|r_Clock_Count[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~12_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \transmitter|r_Clock_Count[1]~10 (
// Equation(s):
// \transmitter|r_Clock_Count[1]~10_combout  = (\transmitter|r_Clock_Count [1] & (!\transmitter|r_Clock_Count[0]~9 )) # (!\transmitter|r_Clock_Count [1] & ((\transmitter|r_Clock_Count[0]~9 ) # (GND)))
// \transmitter|r_Clock_Count[1]~11  = CARRY((!\transmitter|r_Clock_Count[0]~9 ) # (!\transmitter|r_Clock_Count [1]))

	.dataa(\transmitter|r_Clock_Count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[0]~9 ),
	.combout(\transmitter|r_Clock_Count[1]~10_combout ),
	.cout(\transmitter|r_Clock_Count[1]~11 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[1]~10 .lut_mask = 16'h5A5F;
defparam \transmitter|r_Clock_Count[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \transmitter|r_Clock_Count[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~12_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \transmitter|r_Clock_Count[2]~13 (
// Equation(s):
// \transmitter|r_Clock_Count[2]~13_combout  = (\transmitter|r_Clock_Count [2] & (\transmitter|r_Clock_Count[1]~11  $ (GND))) # (!\transmitter|r_Clock_Count [2] & (!\transmitter|r_Clock_Count[1]~11  & VCC))
// \transmitter|r_Clock_Count[2]~14  = CARRY((\transmitter|r_Clock_Count [2] & !\transmitter|r_Clock_Count[1]~11 ))

	.dataa(\transmitter|r_Clock_Count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[1]~11 ),
	.combout(\transmitter|r_Clock_Count[2]~13_combout ),
	.cout(\transmitter|r_Clock_Count[2]~14 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[2]~13 .lut_mask = 16'hA50A;
defparam \transmitter|r_Clock_Count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N13
dffeas \transmitter|r_Clock_Count[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~12_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \transmitter|r_Clock_Count[3]~15 (
// Equation(s):
// \transmitter|r_Clock_Count[3]~15_combout  = (\transmitter|r_Clock_Count [3] & (!\transmitter|r_Clock_Count[2]~14 )) # (!\transmitter|r_Clock_Count [3] & ((\transmitter|r_Clock_Count[2]~14 ) # (GND)))
// \transmitter|r_Clock_Count[3]~16  = CARRY((!\transmitter|r_Clock_Count[2]~14 ) # (!\transmitter|r_Clock_Count [3]))

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[2]~14 ),
	.combout(\transmitter|r_Clock_Count[3]~15_combout ),
	.cout(\transmitter|r_Clock_Count[3]~16 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[3]~15 .lut_mask = 16'h3C3F;
defparam \transmitter|r_Clock_Count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N15
dffeas \transmitter|r_Clock_Count[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~12_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \transmitter|r_Clock_Count[4]~17 (
// Equation(s):
// \transmitter|r_Clock_Count[4]~17_combout  = (\transmitter|r_Clock_Count [4] & (\transmitter|r_Clock_Count[3]~16  $ (GND))) # (!\transmitter|r_Clock_Count [4] & (!\transmitter|r_Clock_Count[3]~16  & VCC))
// \transmitter|r_Clock_Count[4]~18  = CARRY((\transmitter|r_Clock_Count [4] & !\transmitter|r_Clock_Count[3]~16 ))

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[3]~16 ),
	.combout(\transmitter|r_Clock_Count[4]~17_combout ),
	.cout(\transmitter|r_Clock_Count[4]~18 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[4]~17 .lut_mask = 16'hC30C;
defparam \transmitter|r_Clock_Count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \transmitter|r_Clock_Count[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~12_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \transmitter|r_Clock_Count[5]~19 (
// Equation(s):
// \transmitter|r_Clock_Count[5]~19_combout  = (\transmitter|r_Clock_Count [5] & (!\transmitter|r_Clock_Count[4]~18 )) # (!\transmitter|r_Clock_Count [5] & ((\transmitter|r_Clock_Count[4]~18 ) # (GND)))
// \transmitter|r_Clock_Count[5]~20  = CARRY((!\transmitter|r_Clock_Count[4]~18 ) # (!\transmitter|r_Clock_Count [5]))

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[4]~18 ),
	.combout(\transmitter|r_Clock_Count[5]~19_combout ),
	.cout(\transmitter|r_Clock_Count[5]~20 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[5]~19 .lut_mask = 16'h3C3F;
defparam \transmitter|r_Clock_Count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N19
dffeas \transmitter|r_Clock_Count[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~12_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \transmitter|r_Clock_Count[6]~21 (
// Equation(s):
// \transmitter|r_Clock_Count[6]~21_combout  = (\transmitter|r_Clock_Count [6] & (\transmitter|r_Clock_Count[5]~20  $ (GND))) # (!\transmitter|r_Clock_Count [6] & (!\transmitter|r_Clock_Count[5]~20  & VCC))
// \transmitter|r_Clock_Count[6]~22  = CARRY((\transmitter|r_Clock_Count [6] & !\transmitter|r_Clock_Count[5]~20 ))

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[5]~20 ),
	.combout(\transmitter|r_Clock_Count[6]~21_combout ),
	.cout(\transmitter|r_Clock_Count[6]~22 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[6]~21 .lut_mask = 16'hC30C;
defparam \transmitter|r_Clock_Count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N21
dffeas \transmitter|r_Clock_Count[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~12_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \transmitter|r_Clock_Count[7]~23 (
// Equation(s):
// \transmitter|r_Clock_Count[7]~23_combout  = \transmitter|r_Clock_Count [7] $ (\transmitter|r_Clock_Count[6]~22 )

	.dataa(\transmitter|r_Clock_Count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\transmitter|r_Clock_Count[6]~22 ),
	.combout(\transmitter|r_Clock_Count[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_Clock_Count[7]~23 .lut_mask = 16'h5A5A;
defparam \transmitter|r_Clock_Count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N23
dffeas \transmitter|r_Clock_Count[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~12_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \transmitter|LessThan1~0 (
// Equation(s):
// \transmitter|LessThan1~0_combout  = ((!\transmitter|r_Clock_Count [3] & ((!\transmitter|r_Clock_Count [1]) # (!\transmitter|r_Clock_Count [2])))) # (!\transmitter|r_Clock_Count [4])

	.dataa(\transmitter|r_Clock_Count [2]),
	.datab(\transmitter|r_Clock_Count [4]),
	.datac(\transmitter|r_Clock_Count [3]),
	.datad(\transmitter|r_Clock_Count [1]),
	.cin(gnd),
	.combout(\transmitter|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|LessThan1~0 .lut_mask = 16'h373F;
defparam \transmitter|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \transmitter|LessThan1~1 (
// Equation(s):
// \transmitter|LessThan1~1_combout  = (!\transmitter|r_Clock_Count [7] & (((!\transmitter|r_Clock_Count [5] & \transmitter|LessThan1~0_combout )) # (!\transmitter|r_Clock_Count [6])))

	.dataa(\transmitter|r_Clock_Count [5]),
	.datab(\transmitter|r_Clock_Count [6]),
	.datac(\transmitter|r_Clock_Count [7]),
	.datad(\transmitter|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\transmitter|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|LessThan1~1 .lut_mask = 16'h0703;
defparam \transmitter|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \transmitter|Selector15~3 (
// Equation(s):
// \transmitter|Selector15~3_combout  = (\transmitter|r_SM_Main.000~q  & (((\transmitter|r_SM_Main.s_TX_START_BIT~q  & \transmitter|LessThan1~1_combout )))) # (!\transmitter|r_SM_Main.000~q  & ((\retriever|wen~q ) # ((\transmitter|r_SM_Main.s_TX_START_BIT~q  
// & \transmitter|LessThan1~1_combout ))))

	.dataa(\transmitter|r_SM_Main.000~q ),
	.datab(\retriever|wen~q ),
	.datac(\transmitter|r_SM_Main.s_TX_START_BIT~q ),
	.datad(\transmitter|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\transmitter|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector15~3 .lut_mask = 16'hF444;
defparam \transmitter|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N9
dffeas \transmitter|r_SM_Main.s_TX_START_BIT (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.s_TX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_START_BIT .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.s_TX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \transmitter|Selector16~0 (
// Equation(s):
// \transmitter|Selector16~0_combout  = (\transmitter|LessThan1~1_combout  & (!\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  & (\transmitter|r_SM_Main.s_TX_DATA_BITS~q ))) # (!\transmitter|LessThan1~1_combout  & ((\transmitter|r_SM_Main.s_TX_START_BIT~q ) 
// # ((!\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  & \transmitter|r_SM_Main.s_TX_DATA_BITS~q ))))

	.dataa(\transmitter|LessThan1~1_combout ),
	.datab(\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.datac(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datad(\transmitter|r_SM_Main.s_TX_START_BIT~q ),
	.cin(gnd),
	.combout(\transmitter|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector16~0 .lut_mask = 16'h7530;
defparam \transmitter|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \transmitter|r_SM_Main.s_TX_DATA_BITS (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_DATA_BITS .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.s_TX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \transmitter|Selector11~0 (
// Equation(s):
// \transmitter|Selector11~0_combout  = (\transmitter|r_Bit_Index [1] & ((\transmitter|r_SM_Main.s_TX_DATA_BITS~q ) # (\transmitter|r_SM_Main.000~q )))

	.dataa(\transmitter|r_Bit_Index [1]),
	.datab(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datac(\transmitter|r_SM_Main.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\transmitter|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector11~0 .lut_mask = 16'hA8A8;
defparam \transmitter|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \transmitter|Selector12~0 (
// Equation(s):
// \transmitter|Selector12~0_combout  = (\transmitter|r_Clock_Count [7]) # ((\transmitter|r_Clock_Count [6] & ((\transmitter|r_Clock_Count [5]) # (!\transmitter|LessThan1~0_combout ))))

	.dataa(\transmitter|r_Clock_Count [5]),
	.datab(\transmitter|r_Clock_Count [6]),
	.datac(\transmitter|r_Clock_Count [7]),
	.datad(\transmitter|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\transmitter|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector12~0 .lut_mask = 16'hF8FC;
defparam \transmitter|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \transmitter|Selector12~1 (
// Equation(s):
// \transmitter|Selector12~1_combout  = (\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & ((\transmitter|r_Bit_Index [0] $ (\transmitter|Selector12~0_combout )))) # (!\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & (\transmitter|r_SM_Main.000~q  & 
// (\transmitter|r_Bit_Index [0])))

	.dataa(\transmitter|r_SM_Main.000~q ),
	.datab(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datac(\transmitter|r_Bit_Index [0]),
	.datad(\transmitter|Selector12~0_combout ),
	.cin(gnd),
	.combout(\transmitter|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector12~1 .lut_mask = 16'h2CE0;
defparam \transmitter|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \transmitter|r_Bit_Index[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \transmitter|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \transmitter|Selector11~1 (
// Equation(s):
// \transmitter|Selector11~1_combout  = \transmitter|Selector11~0_combout  $ (((!\transmitter|LessThan1~1_combout  & (\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & \transmitter|r_Bit_Index [0]))))

	.dataa(\transmitter|LessThan1~1_combout ),
	.datab(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datac(\transmitter|Selector11~0_combout ),
	.datad(\transmitter|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\transmitter|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector11~1 .lut_mask = 16'hB4F0;
defparam \transmitter|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \transmitter|r_Bit_Index[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \transmitter|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \transmitter|Selector10~0 (
// Equation(s):
// \transmitter|Selector10~0_combout  = (\transmitter|r_Bit_Index [1] & (\transmitter|r_Bit_Index [0] & !\transmitter|LessThan1~1_combout ))

	.dataa(\transmitter|r_Bit_Index [1]),
	.datab(\transmitter|r_Bit_Index [0]),
	.datac(\transmitter|LessThan1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\transmitter|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector10~0 .lut_mask = 16'h0808;
defparam \transmitter|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \transmitter|Selector10~1 (
// Equation(s):
// \transmitter|Selector10~1_combout  = (\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & ((\transmitter|r_Bit_Index [2] $ (\transmitter|Selector10~0_combout )))) # (!\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & (\transmitter|r_SM_Main.000~q  & 
// (\transmitter|r_Bit_Index [2])))

	.dataa(\transmitter|r_SM_Main.000~q ),
	.datab(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datac(\transmitter|r_Bit_Index [2]),
	.datad(\transmitter|Selector10~0_combout ),
	.cin(gnd),
	.combout(\transmitter|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector10~1 .lut_mask = 16'h2CE0;
defparam \transmitter|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \transmitter|r_Bit_Index[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \transmitter|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \transmitter|r_SM_Main.s_TX_STOP_BIT~0 (
// Equation(s):
// \transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  = (\transmitter|r_Bit_Index [2] & (\transmitter|r_Bit_Index [0] & (!\transmitter|LessThan1~1_combout  & \transmitter|r_Bit_Index [1])))

	.dataa(\transmitter|r_Bit_Index [2]),
	.datab(\transmitter|r_Bit_Index [0]),
	.datac(\transmitter|LessThan1~1_combout ),
	.datad(\transmitter|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT~0 .lut_mask = 16'h0800;
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \transmitter|r_SM_Main.s_TX_STOP_BIT~1 (
// Equation(s):
// \transmitter|r_SM_Main.s_TX_STOP_BIT~1_combout  = (\transmitter|LessThan1~1_combout  & ((\transmitter|r_SM_Main.s_TX_STOP_BIT~q ) # ((\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  & \transmitter|r_SM_Main.s_TX_DATA_BITS~q )))) # 
// (!\transmitter|LessThan1~1_combout  & (\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  & ((\transmitter|r_SM_Main.s_TX_DATA_BITS~q ))))

	.dataa(\transmitter|LessThan1~1_combout ),
	.datab(\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.datac(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.datad(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\transmitter|r_SM_Main.s_TX_STOP_BIT~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT~1 .lut_mask = 16'hECA0;
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \transmitter|r_SM_Main.s_TX_STOP_BIT (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_SM_Main.s_TX_STOP_BIT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \transmitter|Selector1~0 (
// Equation(s):
// \transmitter|Selector1~0_combout  = (\transmitter|r_Tx_Done~q  & ((\transmitter|r_SM_Main.s_TX_STOP_BIT~q ) # ((\transmitter|r_SM_Main.s_TX_DATA_BITS~q ) # (\transmitter|r_SM_Main.s_TX_START_BIT~q ))))

	.dataa(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.datab(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datac(\transmitter|r_Tx_Done~q ),
	.datad(\transmitter|r_SM_Main.s_TX_START_BIT~q ),
	.cin(gnd),
	.combout(\transmitter|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector1~0 .lut_mask = 16'hF0E0;
defparam \transmitter|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \transmitter|Selector1~1 (
// Equation(s):
// \transmitter|Selector1~1_combout  = (\transmitter|Selector1~0_combout ) # ((!\transmitter|LessThan1~1_combout  & \transmitter|r_SM_Main.s_TX_STOP_BIT~q ))

	.dataa(\transmitter|Selector1~0_combout ),
	.datab(gnd),
	.datac(\transmitter|LessThan1~1_combout ),
	.datad(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\transmitter|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector1~1 .lut_mask = 16'hAFAA;
defparam \transmitter|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \transmitter|r_Tx_Done (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Done .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N4
cycloneive_lcell_comb \retriever|flag~0 (
// Equation(s):
// \retriever|flag~0_combout  = \retriever|flag~q  $ (((\transmitter|r_Tx_Done~q  & \retriever|STATE.DONE~q )))

	.dataa(gnd),
	.datab(\transmitter|r_Tx_Done~q ),
	.datac(\retriever|flag~q ),
	.datad(\retriever|STATE.DONE~q ),
	.cin(gnd),
	.combout(\retriever|flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|flag~0 .lut_mask = 16'h3CF0;
defparam \retriever|flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N5
dffeas \retriever|flag (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|flag .is_wysiwyg = "true";
defparam \retriever|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N24
cycloneive_lcell_comb \retriever|Selector20~0 (
// Equation(s):
// \retriever|Selector20~0_combout  = (\retriever|flag~q  & (\transmitter|r_Tx_Done~q  & \retriever|STATE.DONE~q ))

	.dataa(gnd),
	.datab(\retriever|flag~q ),
	.datac(\transmitter|r_Tx_Done~q ),
	.datad(\retriever|STATE.DONE~q ),
	.cin(gnd),
	.combout(\retriever|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector20~0 .lut_mask = 16'hC000;
defparam \retriever|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N14
cycloneive_lcell_comb \retriever|Selector19~0 (
// Equation(s):
// \retriever|Selector19~0_combout  = (!\retriever|Selector20~0_combout  & ((\retriever|STATE.00~q ) # (!\retrieve_image~input_o )))

	.dataa(gnd),
	.datab(\retrieve_image~input_o ),
	.datac(\retriever|STATE.00~q ),
	.datad(\retriever|Selector20~0_combout ),
	.cin(gnd),
	.combout(\retriever|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~0 .lut_mask = 16'h00F3;
defparam \retriever|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N15
dffeas \retriever|STATE.00 (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|STATE.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|STATE.00 .is_wysiwyg = "true";
defparam \retriever|STATE.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N16
cycloneive_lcell_comb \retriever|Selector20~2 (
// Equation(s):
// \retriever|Selector20~2_combout  = (!\retriever|Selector20~1_combout  & ((\retrieve_image~input_o ) # (\retriever|STATE.00~q )))

	.dataa(\retriever|Selector20~1_combout ),
	.datab(\retrieve_image~input_o ),
	.datac(\retriever|STATE.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector20~2 .lut_mask = 16'h5454;
defparam \retriever|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N2
cycloneive_lcell_comb \retriever|Selector20~3 (
// Equation(s):
// \retriever|Selector20~3_combout  = (!\retriever|Selector20~0_combout  & ((\retriever|Selector20~2_combout  & ((\retriever|STATE.TRANSMITTING~q ))) # (!\retriever|Selector20~2_combout  & (!\retriever|Selector20~1_combout ))))

	.dataa(\retriever|Selector20~1_combout ),
	.datab(\retriever|Selector20~2_combout ),
	.datac(\retriever|STATE.TRANSMITTING~q ),
	.datad(\retriever|Selector20~0_combout ),
	.cin(gnd),
	.combout(\retriever|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector20~3 .lut_mask = 16'h00D1;
defparam \retriever|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N3
dffeas \retriever|STATE.TRANSMITTING (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector20~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|STATE.TRANSMITTING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|STATE.TRANSMITTING .is_wysiwyg = "true";
defparam \retriever|STATE.TRANSMITTING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N4
cycloneive_lcell_comb \retriever|Selector1~0 (
// Equation(s):
// \retriever|Selector1~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [16])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(\retriever|addr [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector1~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N26
cycloneive_lcell_comb \retriever|Selector1~1 (
// Equation(s):
// \retriever|Selector1~1_combout  = (\retriever|Selector1~0_combout ) # ((\retriever|Selector20~1_combout ) # ((\retriever|Add0~32_combout  & \retriever|STATE.TRANSMITTING~q )))

	.dataa(\retriever|Add0~32_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Selector1~0_combout ),
	.datad(\retriever|Selector20~1_combout ),
	.cin(gnd),
	.combout(\retriever|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector1~1 .lut_mask = 16'hFFF8;
defparam \retriever|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y21_N27
dffeas \retriever|addr[16] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[16] .is_wysiwyg = "true";
defparam \retriever|addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N10
cycloneive_lcell_comb \retriever|Selector5~0 (
// Equation(s):
// \retriever|Selector5~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [12])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(\retriever|addr [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector5~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N30
cycloneive_lcell_comb \retriever|Selector6~0 (
// Equation(s):
// \retriever|Selector6~0_combout  = (\retriever|addr [11] & \retriever|STATE.DONE~q )

	.dataa(\retriever|addr [11]),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector6~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N30
cycloneive_lcell_comb \retriever|Selector7~0 (
// Equation(s):
// \retriever|Selector7~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [10])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\retriever|addr [10]),
	.cin(gnd),
	.combout(\retriever|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector7~0 .lut_mask = 16'hAA00;
defparam \retriever|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N30
cycloneive_lcell_comb \retriever|Selector12~0 (
// Equation(s):
// \retriever|Selector12~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(\retriever|addr [5]),
	.cin(gnd),
	.combout(\retriever|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector12~0 .lut_mask = 16'hF000;
defparam \retriever|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N20
cycloneive_lcell_comb \retriever|Selector13~0 (
// Equation(s):
// \retriever|Selector13~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [4])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\retriever|addr [4]),
	.cin(gnd),
	.combout(\retriever|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector13~0 .lut_mask = 16'hAA00;
defparam \retriever|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N2
cycloneive_lcell_comb \retriever|Selector14~0 (
// Equation(s):
// \retriever|Selector14~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [3])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(\retriever|addr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector14~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N10
cycloneive_lcell_comb \retriever|Selector16~0 (
// Equation(s):
// \retriever|Selector16~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(\retriever|addr [1]),
	.cin(gnd),
	.combout(\retriever|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector16~0 .lut_mask = 16'hF000;
defparam \retriever|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N14
cycloneive_lcell_comb \retriever|Add0~0 (
// Equation(s):
// \retriever|Add0~0_combout  = (\transmitter|r_Tx_Done~q  & (\retriever|addr [0] $ (VCC))) # (!\transmitter|r_Tx_Done~q  & (\retriever|addr [0] & VCC))
// \retriever|Add0~1  = CARRY((\transmitter|r_Tx_Done~q  & \retriever|addr [0]))

	.dataa(\transmitter|r_Tx_Done~q ),
	.datab(\retriever|addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\retriever|Add0~0_combout ),
	.cout(\retriever|Add0~1 ));
// synopsys translate_off
defparam \retriever|Add0~0 .lut_mask = 16'h6688;
defparam \retriever|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N22
cycloneive_lcell_comb \retriever|Selector17~0 (
// Equation(s):
// \retriever|Selector17~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [0])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\retriever|addr [0]),
	.cin(gnd),
	.combout(\retriever|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector17~0 .lut_mask = 16'hAA00;
defparam \retriever|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N16
cycloneive_lcell_comb \retriever|Add0~34 (
// Equation(s):
// \retriever|Add0~34_combout  = \retriever|Add0~33  $ (\retriever|addr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\retriever|addr [17]),
	.cin(\retriever|Add0~33 ),
	.combout(\retriever|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Add0~34 .lut_mask = 16'h0FF0;
defparam \retriever|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N14
cycloneive_lcell_comb \retriever|Selector0~0 (
// Equation(s):
// \retriever|Selector0~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [17])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\retriever|addr [17]),
	.cin(gnd),
	.combout(\retriever|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector0~0 .lut_mask = 16'hAA00;
defparam \retriever|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N16
cycloneive_lcell_comb \retriever|Selector0~1 (
// Equation(s):
// \retriever|Selector0~1_combout  = (\retriever|Selector0~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & ((\retriever|Add0~34_combout ) # (\retriever|Equal0~5_combout ))))

	.dataa(\retriever|Add0~34_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Selector0~0_combout ),
	.datad(\retriever|Equal0~5_combout ),
	.cin(gnd),
	.combout(\retriever|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector0~1 .lut_mask = 16'hFCF8;
defparam \retriever|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y21_N17
dffeas \retriever|addr[17] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[17] .is_wysiwyg = "true";
defparam \retriever|addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N0
cycloneive_lcell_comb \retriever|Equal0~5 (
// Equation(s):
// \retriever|Equal0~5_combout  = (\retriever|addr [16] & (\retriever|Equal0~4_combout  & \retriever|addr [17]))

	.dataa(\retriever|addr [16]),
	.datab(gnd),
	.datac(\retriever|Equal0~4_combout ),
	.datad(\retriever|addr [17]),
	.cin(gnd),
	.combout(\retriever|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Equal0~5 .lut_mask = 16'hA000;
defparam \retriever|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N12
cycloneive_lcell_comb \retriever|Selector17~1 (
// Equation(s):
// \retriever|Selector17~1_combout  = (\retriever|Selector17~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & ((\retriever|Add0~0_combout ) # (\retriever|Equal0~5_combout ))))

	.dataa(\retriever|Add0~0_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Selector17~0_combout ),
	.datad(\retriever|Equal0~5_combout ),
	.cin(gnd),
	.combout(\retriever|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector17~1 .lut_mask = 16'hFCF8;
defparam \retriever|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y21_N13
dffeas \retriever|addr[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[0] .is_wysiwyg = "true";
defparam \retriever|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N16
cycloneive_lcell_comb \retriever|Add0~2 (
// Equation(s):
// \retriever|Add0~2_combout  = (\retriever|addr [1] & (!\retriever|Add0~1 )) # (!\retriever|addr [1] & ((\retriever|Add0~1 ) # (GND)))
// \retriever|Add0~3  = CARRY((!\retriever|Add0~1 ) # (!\retriever|addr [1]))

	.dataa(gnd),
	.datab(\retriever|addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~1 ),
	.combout(\retriever|Add0~2_combout ),
	.cout(\retriever|Add0~3 ));
// synopsys translate_off
defparam \retriever|Add0~2 .lut_mask = 16'h3C3F;
defparam \retriever|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N0
cycloneive_lcell_comb \retriever|Selector16~1 (
// Equation(s):
// \retriever|Selector16~1_combout  = (\retriever|Selector16~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & ((\retriever|Add0~2_combout ) # (\retriever|Equal0~5_combout ))))

	.dataa(\retriever|Selector16~0_combout ),
	.datab(\retriever|Add0~2_combout ),
	.datac(\retriever|Equal0~5_combout ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector16~1 .lut_mask = 16'hFEAA;
defparam \retriever|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y21_N1
dffeas \retriever|addr[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[1] .is_wysiwyg = "true";
defparam \retriever|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N18
cycloneive_lcell_comb \retriever|Add0~4 (
// Equation(s):
// \retriever|Add0~4_combout  = (\retriever|addr [2] & (\retriever|Add0~3  $ (GND))) # (!\retriever|addr [2] & (!\retriever|Add0~3  & VCC))
// \retriever|Add0~5  = CARRY((\retriever|addr [2] & !\retriever|Add0~3 ))

	.dataa(\retriever|addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~3 ),
	.combout(\retriever|Add0~4_combout ),
	.cout(\retriever|Add0~5 ));
// synopsys translate_off
defparam \retriever|Add0~4 .lut_mask = 16'hA50A;
defparam \retriever|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N24
cycloneive_lcell_comb \retriever|Selector15~0 (
// Equation(s):
// \retriever|Selector15~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [2])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\retriever|addr [2]),
	.cin(gnd),
	.combout(\retriever|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector15~0 .lut_mask = 16'hAA00;
defparam \retriever|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N6
cycloneive_lcell_comb \retriever|Selector15~1 (
// Equation(s):
// \retriever|Selector15~1_combout  = (\retriever|Selector15~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & ((\retriever|Add0~4_combout ) # (\retriever|Equal0~5_combout ))))

	.dataa(\retriever|Add0~4_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Selector15~0_combout ),
	.datad(\retriever|Equal0~5_combout ),
	.cin(gnd),
	.combout(\retriever|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector15~1 .lut_mask = 16'hFCF8;
defparam \retriever|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y21_N7
dffeas \retriever|addr[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[2] .is_wysiwyg = "true";
defparam \retriever|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N20
cycloneive_lcell_comb \retriever|Add0~6 (
// Equation(s):
// \retriever|Add0~6_combout  = (\retriever|addr [3] & (!\retriever|Add0~5 )) # (!\retriever|addr [3] & ((\retriever|Add0~5 ) # (GND)))
// \retriever|Add0~7  = CARRY((!\retriever|Add0~5 ) # (!\retriever|addr [3]))

	.dataa(gnd),
	.datab(\retriever|addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~5 ),
	.combout(\retriever|Add0~6_combout ),
	.cout(\retriever|Add0~7 ));
// synopsys translate_off
defparam \retriever|Add0~6 .lut_mask = 16'h3C3F;
defparam \retriever|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N8
cycloneive_lcell_comb \retriever|Selector14~1 (
// Equation(s):
// \retriever|Selector14~1_combout  = (\retriever|Selector14~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & ((\retriever|Add0~6_combout ) # (\retriever|Equal0~5_combout ))))

	.dataa(\retriever|Selector14~0_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Add0~6_combout ),
	.datad(\retriever|Equal0~5_combout ),
	.cin(gnd),
	.combout(\retriever|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector14~1 .lut_mask = 16'hEEEA;
defparam \retriever|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y21_N9
dffeas \retriever|addr[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[3] .is_wysiwyg = "true";
defparam \retriever|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N22
cycloneive_lcell_comb \retriever|Add0~8 (
// Equation(s):
// \retriever|Add0~8_combout  = (\retriever|addr [4] & (\retriever|Add0~7  $ (GND))) # (!\retriever|addr [4] & (!\retriever|Add0~7  & VCC))
// \retriever|Add0~9  = CARRY((\retriever|addr [4] & !\retriever|Add0~7 ))

	.dataa(gnd),
	.datab(\retriever|addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~7 ),
	.combout(\retriever|Add0~8_combout ),
	.cout(\retriever|Add0~9 ));
// synopsys translate_off
defparam \retriever|Add0~8 .lut_mask = 16'hC30C;
defparam \retriever|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N18
cycloneive_lcell_comb \retriever|Selector13~1 (
// Equation(s):
// \retriever|Selector13~1_combout  = (\retriever|Selector13~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & ((\retriever|Add0~8_combout ) # (\retriever|Equal0~5_combout ))))

	.dataa(\retriever|Selector13~0_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Add0~8_combout ),
	.datad(\retriever|Equal0~5_combout ),
	.cin(gnd),
	.combout(\retriever|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector13~1 .lut_mask = 16'hEEEA;
defparam \retriever|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y21_N19
dffeas \retriever|addr[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[4] .is_wysiwyg = "true";
defparam \retriever|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N24
cycloneive_lcell_comb \retriever|Add0~10 (
// Equation(s):
// \retriever|Add0~10_combout  = (\retriever|addr [5] & (!\retriever|Add0~9 )) # (!\retriever|addr [5] & ((\retriever|Add0~9 ) # (GND)))
// \retriever|Add0~11  = CARRY((!\retriever|Add0~9 ) # (!\retriever|addr [5]))

	.dataa(gnd),
	.datab(\retriever|addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~9 ),
	.combout(\retriever|Add0~10_combout ),
	.cout(\retriever|Add0~11 ));
// synopsys translate_off
defparam \retriever|Add0~10 .lut_mask = 16'h3C3F;
defparam \retriever|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N2
cycloneive_lcell_comb \retriever|Selector12~1 (
// Equation(s):
// \retriever|Selector12~1_combout  = (\retriever|Selector12~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & ((\retriever|Add0~10_combout ) # (\retriever|Equal0~5_combout ))))

	.dataa(\retriever|Selector12~0_combout ),
	.datab(\retriever|Add0~10_combout ),
	.datac(\retriever|Equal0~5_combout ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector12~1 .lut_mask = 16'hFEAA;
defparam \retriever|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y21_N3
dffeas \retriever|addr[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[5] .is_wysiwyg = "true";
defparam \retriever|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N26
cycloneive_lcell_comb \retriever|Add0~12 (
// Equation(s):
// \retriever|Add0~12_combout  = (\retriever|addr [6] & (\retriever|Add0~11  $ (GND))) # (!\retriever|addr [6] & (!\retriever|Add0~11  & VCC))
// \retriever|Add0~13  = CARRY((\retriever|addr [6] & !\retriever|Add0~11 ))

	.dataa(\retriever|addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~11 ),
	.combout(\retriever|Add0~12_combout ),
	.cout(\retriever|Add0~13 ));
// synopsys translate_off
defparam \retriever|Add0~12 .lut_mask = 16'hA50A;
defparam \retriever|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N4
cycloneive_lcell_comb \retriever|Selector11~0 (
// Equation(s):
// \retriever|Selector11~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(\retriever|addr [6]),
	.cin(gnd),
	.combout(\retriever|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector11~0 .lut_mask = 16'hF000;
defparam \retriever|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N12
cycloneive_lcell_comb \retriever|Selector11~1 (
// Equation(s):
// \retriever|Selector11~1_combout  = (\retriever|Selector11~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & ((\retriever|Add0~12_combout ) # (\retriever|Equal0~5_combout ))))

	.dataa(\retriever|Add0~12_combout ),
	.datab(\retriever|Equal0~5_combout ),
	.datac(\retriever|Selector11~0_combout ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector11~1 .lut_mask = 16'hFEF0;
defparam \retriever|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y21_N13
dffeas \retriever|addr[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[6] .is_wysiwyg = "true";
defparam \retriever|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N28
cycloneive_lcell_comb \retriever|Add0~14 (
// Equation(s):
// \retriever|Add0~14_combout  = (\retriever|addr [7] & (!\retriever|Add0~13 )) # (!\retriever|addr [7] & ((\retriever|Add0~13 ) # (GND)))
// \retriever|Add0~15  = CARRY((!\retriever|Add0~13 ) # (!\retriever|addr [7]))

	.dataa(\retriever|addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~13 ),
	.combout(\retriever|Add0~14_combout ),
	.cout(\retriever|Add0~15 ));
// synopsys translate_off
defparam \retriever|Add0~14 .lut_mask = 16'h5A5F;
defparam \retriever|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N22
cycloneive_lcell_comb \retriever|Selector10~0 (
// Equation(s):
// \retriever|Selector10~0_combout  = (\retriever|addr [7] & \retriever|STATE.DONE~q )

	.dataa(gnd),
	.datab(\retriever|addr [7]),
	.datac(\retriever|STATE.DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector10~0 .lut_mask = 16'hC0C0;
defparam \retriever|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N4
cycloneive_lcell_comb \retriever|Selector10~1 (
// Equation(s):
// \retriever|Selector10~1_combout  = (\retriever|Selector20~1_combout ) # ((\retriever|Selector10~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~14_combout )))

	.dataa(\retriever|Selector20~1_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Add0~14_combout ),
	.datad(\retriever|Selector10~0_combout ),
	.cin(gnd),
	.combout(\retriever|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector10~1 .lut_mask = 16'hFFEA;
defparam \retriever|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N5
dffeas \retriever|addr[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[7] .is_wysiwyg = "true";
defparam \retriever|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N30
cycloneive_lcell_comb \retriever|Add0~16 (
// Equation(s):
// \retriever|Add0~16_combout  = (\retriever|addr [8] & (\retriever|Add0~15  $ (GND))) # (!\retriever|addr [8] & (!\retriever|Add0~15  & VCC))
// \retriever|Add0~17  = CARRY((\retriever|addr [8] & !\retriever|Add0~15 ))

	.dataa(\retriever|addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~15 ),
	.combout(\retriever|Add0~16_combout ),
	.cout(\retriever|Add0~17 ));
// synopsys translate_off
defparam \retriever|Add0~16 .lut_mask = 16'hA50A;
defparam \retriever|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N20
cycloneive_lcell_comb \retriever|Selector9~0 (
// Equation(s):
// \retriever|Selector9~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [8])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(\retriever|addr [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector9~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N22
cycloneive_lcell_comb \retriever|Selector9~1 (
// Equation(s):
// \retriever|Selector9~1_combout  = (\retriever|Selector9~0_combout ) # ((\retriever|Selector20~1_combout ) # ((\retriever|Add0~16_combout  & \retriever|STATE.TRANSMITTING~q )))

	.dataa(\retriever|Add0~16_combout ),
	.datab(\retriever|Selector9~0_combout ),
	.datac(\retriever|STATE.TRANSMITTING~q ),
	.datad(\retriever|Selector20~1_combout ),
	.cin(gnd),
	.combout(\retriever|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector9~1 .lut_mask = 16'hFFEC;
defparam \retriever|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N23
dffeas \retriever|addr[8] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[8] .is_wysiwyg = "true";
defparam \retriever|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N0
cycloneive_lcell_comb \retriever|Add0~18 (
// Equation(s):
// \retriever|Add0~18_combout  = (\retriever|addr [9] & (!\retriever|Add0~17 )) # (!\retriever|addr [9] & ((\retriever|Add0~17 ) # (GND)))
// \retriever|Add0~19  = CARRY((!\retriever|Add0~17 ) # (!\retriever|addr [9]))

	.dataa(gnd),
	.datab(\retriever|addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~17 ),
	.combout(\retriever|Add0~18_combout ),
	.cout(\retriever|Add0~19 ));
// synopsys translate_off
defparam \retriever|Add0~18 .lut_mask = 16'h3C3F;
defparam \retriever|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N28
cycloneive_lcell_comb \retriever|Selector8~0 (
// Equation(s):
// \retriever|Selector8~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(\retriever|addr [9]),
	.cin(gnd),
	.combout(\retriever|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector8~0 .lut_mask = 16'hF000;
defparam \retriever|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N20
cycloneive_lcell_comb \retriever|Selector8~1 (
// Equation(s):
// \retriever|Selector8~1_combout  = (\retriever|Selector20~1_combout ) # ((\retriever|Selector8~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~18_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Add0~18_combout ),
	.datac(\retriever|Selector20~1_combout ),
	.datad(\retriever|Selector8~0_combout ),
	.cin(gnd),
	.combout(\retriever|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector8~1 .lut_mask = 16'hFFF8;
defparam \retriever|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y20_N21
dffeas \retriever|addr[9] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[9] .is_wysiwyg = "true";
defparam \retriever|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N2
cycloneive_lcell_comb \retriever|Add0~20 (
// Equation(s):
// \retriever|Add0~20_combout  = (\retriever|addr [10] & (\retriever|Add0~19  $ (GND))) # (!\retriever|addr [10] & (!\retriever|Add0~19  & VCC))
// \retriever|Add0~21  = CARRY((\retriever|addr [10] & !\retriever|Add0~19 ))

	.dataa(gnd),
	.datab(\retriever|addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~19 ),
	.combout(\retriever|Add0~20_combout ),
	.cout(\retriever|Add0~21 ));
// synopsys translate_off
defparam \retriever|Add0~20 .lut_mask = 16'hC30C;
defparam \retriever|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N28
cycloneive_lcell_comb \retriever|Selector7~1 (
// Equation(s):
// \retriever|Selector7~1_combout  = (\retriever|Selector7~0_combout ) # ((\retriever|Selector20~1_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~20_combout )))

	.dataa(\retriever|Selector7~0_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Add0~20_combout ),
	.datad(\retriever|Selector20~1_combout ),
	.cin(gnd),
	.combout(\retriever|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector7~1 .lut_mask = 16'hFFEA;
defparam \retriever|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y21_N29
dffeas \retriever|addr[10] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[10] .is_wysiwyg = "true";
defparam \retriever|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N4
cycloneive_lcell_comb \retriever|Add0~22 (
// Equation(s):
// \retriever|Add0~22_combout  = (\retriever|addr [11] & (!\retriever|Add0~21 )) # (!\retriever|addr [11] & ((\retriever|Add0~21 ) # (GND)))
// \retriever|Add0~23  = CARRY((!\retriever|Add0~21 ) # (!\retriever|addr [11]))

	.dataa(\retriever|addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~21 ),
	.combout(\retriever|Add0~22_combout ),
	.cout(\retriever|Add0~23 ));
// synopsys translate_off
defparam \retriever|Add0~22 .lut_mask = 16'h5A5F;
defparam \retriever|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N22
cycloneive_lcell_comb \retriever|Selector6~1 (
// Equation(s):
// \retriever|Selector6~1_combout  = (\retriever|Selector6~0_combout ) # ((\retriever|Selector20~1_combout ) # ((\retriever|Add0~22_combout  & \retriever|STATE.TRANSMITTING~q )))

	.dataa(\retriever|Selector6~0_combout ),
	.datab(\retriever|Add0~22_combout ),
	.datac(\retriever|Selector20~1_combout ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector6~1 .lut_mask = 16'hFEFA;
defparam \retriever|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y20_N23
dffeas \retriever|addr[11] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[11] .is_wysiwyg = "true";
defparam \retriever|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N6
cycloneive_lcell_comb \retriever|Add0~24 (
// Equation(s):
// \retriever|Add0~24_combout  = (\retriever|addr [12] & (\retriever|Add0~23  $ (GND))) # (!\retriever|addr [12] & (!\retriever|Add0~23  & VCC))
// \retriever|Add0~25  = CARRY((\retriever|addr [12] & !\retriever|Add0~23 ))

	.dataa(gnd),
	.datab(\retriever|addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~23 ),
	.combout(\retriever|Add0~24_combout ),
	.cout(\retriever|Add0~25 ));
// synopsys translate_off
defparam \retriever|Add0~24 .lut_mask = 16'hC30C;
defparam \retriever|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N8
cycloneive_lcell_comb \retriever|Selector5~1 (
// Equation(s):
// \retriever|Selector5~1_combout  = (\retriever|Selector5~0_combout ) # ((\retriever|Selector20~1_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~24_combout )))

	.dataa(\retriever|Selector5~0_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Add0~24_combout ),
	.datad(\retriever|Selector20~1_combout ),
	.cin(gnd),
	.combout(\retriever|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector5~1 .lut_mask = 16'hFFEA;
defparam \retriever|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N9
dffeas \retriever|addr[12] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[12] .is_wysiwyg = "true";
defparam \retriever|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N18
cycloneive_lcell_comb \retriever|Selector4~0 (
// Equation(s):
// \retriever|Selector4~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [13])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(\retriever|addr [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector4~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N8
cycloneive_lcell_comb \retriever|Add0~26 (
// Equation(s):
// \retriever|Add0~26_combout  = (\retriever|addr [13] & (!\retriever|Add0~25 )) # (!\retriever|addr [13] & ((\retriever|Add0~25 ) # (GND)))
// \retriever|Add0~27  = CARRY((!\retriever|Add0~25 ) # (!\retriever|addr [13]))

	.dataa(\retriever|addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~25 ),
	.combout(\retriever|Add0~26_combout ),
	.cout(\retriever|Add0~27 ));
// synopsys translate_off
defparam \retriever|Add0~26 .lut_mask = 16'h5A5F;
defparam \retriever|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N8
cycloneive_lcell_comb \retriever|Selector4~1 (
// Equation(s):
// \retriever|Selector4~1_combout  = (\retriever|Selector4~0_combout ) # ((\retriever|Selector20~1_combout ) # ((\retriever|Add0~26_combout  & \retriever|STATE.TRANSMITTING~q )))

	.dataa(\retriever|Selector4~0_combout ),
	.datab(\retriever|Add0~26_combout ),
	.datac(\retriever|Selector20~1_combout ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector4~1 .lut_mask = 16'hFEFA;
defparam \retriever|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N9
dffeas \retriever|addr[13] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[13] .is_wysiwyg = "true";
defparam \retriever|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N24
cycloneive_lcell_comb \retriever|Equal0~3 (
// Equation(s):
// \retriever|Equal0~3_combout  = (\retriever|addr [15] & (\retriever|addr [14] & (\retriever|addr [12] & \retriever|addr [13])))

	.dataa(\retriever|addr [15]),
	.datab(\retriever|addr [14]),
	.datac(\retriever|addr [12]),
	.datad(\retriever|addr [13]),
	.cin(gnd),
	.combout(\retriever|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Equal0~3 .lut_mask = 16'h8000;
defparam \retriever|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N6
cycloneive_lcell_comb \retriever|Equal0~0 (
// Equation(s):
// \retriever|Equal0~0_combout  = (\retriever|addr [2] & (\retriever|addr [3] & (\retriever|addr [0] & \retriever|addr [1])))

	.dataa(\retriever|addr [2]),
	.datab(\retriever|addr [3]),
	.datac(\retriever|addr [0]),
	.datad(\retriever|addr [1]),
	.cin(gnd),
	.combout(\retriever|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Equal0~0 .lut_mask = 16'h8000;
defparam \retriever|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N8
cycloneive_lcell_comb \retriever|Equal0~1 (
// Equation(s):
// \retriever|Equal0~1_combout  = (\retriever|addr [6] & (\retriever|addr [5] & (\retriever|addr [7] & \retriever|addr [4])))

	.dataa(\retriever|addr [6]),
	.datab(\retriever|addr [5]),
	.datac(\retriever|addr [7]),
	.datad(\retriever|addr [4]),
	.cin(gnd),
	.combout(\retriever|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Equal0~1 .lut_mask = 16'h8000;
defparam \retriever|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N0
cycloneive_lcell_comb \retriever|Equal0~2 (
// Equation(s):
// \retriever|Equal0~2_combout  = (\retriever|addr [9] & (\retriever|addr [11] & (\retriever|addr [10] & \retriever|addr [8])))

	.dataa(\retriever|addr [9]),
	.datab(\retriever|addr [11]),
	.datac(\retriever|addr [10]),
	.datad(\retriever|addr [8]),
	.cin(gnd),
	.combout(\retriever|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Equal0~2 .lut_mask = 16'h8000;
defparam \retriever|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N2
cycloneive_lcell_comb \retriever|Equal0~4 (
// Equation(s):
// \retriever|Equal0~4_combout  = (\retriever|Equal0~3_combout  & (\retriever|Equal0~0_combout  & (\retriever|Equal0~1_combout  & \retriever|Equal0~2_combout )))

	.dataa(\retriever|Equal0~3_combout ),
	.datab(\retriever|Equal0~0_combout ),
	.datac(\retriever|Equal0~1_combout ),
	.datad(\retriever|Equal0~2_combout ),
	.cin(gnd),
	.combout(\retriever|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Equal0~4 .lut_mask = 16'h8000;
defparam \retriever|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N10
cycloneive_lcell_comb \retriever|Selector20~1 (
// Equation(s):
// \retriever|Selector20~1_combout  = (\retriever|addr [16] & (\retriever|STATE.TRANSMITTING~q  & (\retriever|Equal0~4_combout  & \retriever|addr [17])))

	.dataa(\retriever|addr [16]),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Equal0~4_combout ),
	.datad(\retriever|addr [17]),
	.cin(gnd),
	.combout(\retriever|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector20~1 .lut_mask = 16'h8000;
defparam \retriever|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N6
cycloneive_lcell_comb \retriever|Selector21~0 (
// Equation(s):
// \retriever|Selector21~0_combout  = (!\retriever|Selector20~0_combout  & ((\retriever|Selector20~2_combout  & ((\retriever|STATE.DONE~q ))) # (!\retriever|Selector20~2_combout  & (\retriever|Selector20~1_combout ))))

	.dataa(\retriever|Selector20~1_combout ),
	.datab(\retriever|Selector20~2_combout ),
	.datac(\retriever|STATE.DONE~q ),
	.datad(\retriever|Selector20~0_combout ),
	.cin(gnd),
	.combout(\retriever|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector21~0 .lut_mask = 16'h00E2;
defparam \retriever|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N7
dffeas \retriever|STATE.DONE (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|STATE.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|STATE.DONE .is_wysiwyg = "true";
defparam \retriever|STATE.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N28
cycloneive_lcell_comb \retriever|Selector3~0 (
// Equation(s):
// \retriever|Selector3~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [14])

	.dataa(\retriever|STATE.DONE~q ),
	.datab(gnd),
	.datac(\retriever|addr [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector3~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N10
cycloneive_lcell_comb \retriever|Add0~28 (
// Equation(s):
// \retriever|Add0~28_combout  = (\retriever|addr [14] & (\retriever|Add0~27  $ (GND))) # (!\retriever|addr [14] & (!\retriever|Add0~27  & VCC))
// \retriever|Add0~29  = CARRY((\retriever|addr [14] & !\retriever|Add0~27 ))

	.dataa(gnd),
	.datab(\retriever|addr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~27 ),
	.combout(\retriever|Add0~28_combout ),
	.cout(\retriever|Add0~29 ));
// synopsys translate_off
defparam \retriever|Add0~28 .lut_mask = 16'hC30C;
defparam \retriever|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N10
cycloneive_lcell_comb \retriever|Selector3~1 (
// Equation(s):
// \retriever|Selector3~1_combout  = (\retriever|Selector3~0_combout ) # ((\retriever|Selector20~1_combout ) # ((\retriever|Add0~28_combout  & \retriever|STATE.TRANSMITTING~q )))

	.dataa(\retriever|Selector3~0_combout ),
	.datab(\retriever|Add0~28_combout ),
	.datac(\retriever|Selector20~1_combout ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector3~1 .lut_mask = 16'hFEFA;
defparam \retriever|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N11
dffeas \retriever|addr[14] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[14] .is_wysiwyg = "true";
defparam \retriever|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N18
cycloneive_lcell_comb \retriever|Selector2~0 (
// Equation(s):
// \retriever|Selector2~0_combout  = (\retriever|addr [15] & \retriever|STATE.DONE~q )

	.dataa(\retriever|addr [15]),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector2~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N26
cycloneive_lcell_comb \retriever|Selector2~1 (
// Equation(s):
// \retriever|Selector2~1_combout  = (\retriever|Selector2~0_combout ) # ((\retriever|Selector20~1_combout ) # ((\retriever|Add0~30_combout  & \retriever|STATE.TRANSMITTING~q )))

	.dataa(\retriever|Add0~30_combout ),
	.datab(\retriever|Selector2~0_combout ),
	.datac(\retriever|Selector20~1_combout ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector2~1 .lut_mask = 16'hFEFC;
defparam \retriever|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y20_N27
dffeas \retriever|addr[15] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[15] .is_wysiwyg = "true";
defparam \retriever|addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N16
cycloneive_lcell_comb \STATE.TX_MODE~0 (
// Equation(s):
// \STATE.TX_MODE~0_combout  = (\STATE.TX_MODE~q ) # ((\STATE.IDLE~q  & !\retrieve_image~input_o ))

	.dataa(\STATE.IDLE~q ),
	.datab(\retrieve_image~input_o ),
	.datac(\STATE.TX_MODE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\STATE.TX_MODE~0_combout ),
	.cout());
// synopsys translate_off
defparam \STATE.TX_MODE~0 .lut_mask = 16'hF2F2;
defparam \STATE.TX_MODE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y20_N17
dffeas \STATE.TX_MODE (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\STATE.TX_MODE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\STATE.TX_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \STATE.TX_MODE .is_wysiwyg = "true";
defparam \STATE.TX_MODE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N17
dffeas \mux_out[15] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(\retriever|addr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[15]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[15] .is_wysiwyg = "true";
defparam \mux_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N8
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = mux_out[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mux_out[15]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N9
dffeas \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N1
dffeas \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \dram_addr[14]~input (
	.i(dram_addr[14]),
	.ibar(gnd),
	.o(\dram_addr[14]~input_o ));
// synopsys translate_off
defparam \dram_addr[14]~input .bus_hold = "false";
defparam \dram_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N18
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\STATE.IDLE~q  & ((\dram_addr[14]~input_o ))) # (!\STATE.IDLE~q  & (\writer|Addr [14]))

	.dataa(\writer|Addr [14]),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\dram_addr[14]~input_o ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hEE22;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N19
dffeas \mux_out[14] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(\retriever|addr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[14]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[14] .is_wysiwyg = "true";
defparam \mux_out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \dram_addr[13]~input (
	.i(dram_addr[13]),
	.ibar(gnd),
	.o(\dram_addr[13]~input_o ));
// synopsys translate_off
defparam \dram_addr[13]~input .bus_hold = "false";
defparam \dram_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N16
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\STATE.IDLE~q  & (\dram_addr[13]~input_o )) # (!\STATE.IDLE~q  & ((\writer|Addr [13])))

	.dataa(\dram_addr[13]~input_o ),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\writer|Addr [13]),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hBB88;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N17
dffeas \mux_out[13] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(\retriever|addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[13]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[13] .is_wysiwyg = "true";
defparam \mux_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N6
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0 (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout  = (!mux_out[14] & (mux_out[15] & mux_out[13]))

	.dataa(gnd),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0 .lut_mask = 16'h3000;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \dram_addr[17]~input (
	.i(dram_addr[17]),
	.ibar(gnd),
	.o(\dram_addr[17]~input_o ));
// synopsys translate_off
defparam \dram_addr[17]~input .bus_hold = "false";
defparam \dram_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N8
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\STATE.IDLE~q  & ((\dram_addr[17]~input_o ))) # (!\STATE.IDLE~q  & (\writer|Addr [17]))

	.dataa(\writer|Addr [17]),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\dram_addr[17]~input_o ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hEE22;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N9
dffeas \mux_out[17] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(\retriever|addr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[17]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[17] .is_wysiwyg = "true";
defparam \mux_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N2
cycloneive_lcell_comb \writer|Wen~0 (
// Equation(s):
// \writer|Wen~0_combout  = !\writer|STATE.00~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\writer|STATE.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Wen~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Wen~0 .lut_mask = 16'h0F0F;
defparam \writer|Wen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y24_N3
dffeas \writer|Wen (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Wen~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writer|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Wen .is_wysiwyg = "true";
defparam \writer|Wen .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \dram_addr[16]~input (
	.i(dram_addr[16]),
	.ibar(gnd),
	.o(\dram_addr[16]~input_o ));
// synopsys translate_off
defparam \dram_addr[16]~input .bus_hold = "false";
defparam \dram_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N16
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\STATE.IDLE~q  & ((\dram_addr[16]~input_o ))) # (!\STATE.IDLE~q  & (\writer|Addr [16]))

	.dataa(\STATE.IDLE~q ),
	.datab(\writer|Addr [16]),
	.datac(gnd),
	.datad(\dram_addr[16]~input_o ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hEE44;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N17
dffeas \mux_out[16] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(\retriever|addr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[16]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[16] .is_wysiwyg = "true";
defparam \mux_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3] (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3] = (\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout  & (mux_out[17] & (\writer|Wen~q  & !mux_out[16])))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3] .lut_mask = 16'h0080;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
cycloneive_lcell_comb \reciever|Decoder0~1 (
// Equation(s):
// \reciever|Decoder0~1_combout  = (!\reciever|r_Bit_Index [2] & (!\reciever|r_Bit_Index [0] & (\reciever|Decoder0~0_combout  & !\reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_Bit_Index [2]),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|Decoder0~0_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Decoder0~1 .lut_mask = 16'h0010;
defparam \reciever|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
cycloneive_lcell_comb \reciever|r_Rx_Byte[0]~0 (
// Equation(s):
// \reciever|r_Rx_Byte[0]~0_combout  = (\reciever|Decoder0~1_combout  & (!\reciever|r_Rx_Data~q )) # (!\reciever|Decoder0~1_combout  & ((\reciever|r_Rx_Byte [0])))

	.dataa(gnd),
	.datab(\reciever|r_Rx_Data~q ),
	.datac(\reciever|r_Rx_Byte [0]),
	.datad(\reciever|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\reciever|r_Rx_Byte[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Byte[0]~0 .lut_mask = 16'h33F0;
defparam \reciever|r_Rx_Byte[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N25
dffeas \reciever|r_Rx_Byte[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Byte[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Byte[0] .is_wysiwyg = "true";
defparam \reciever|r_Rx_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N18
cycloneive_lcell_comb \writer|Dout[0]~0 (
// Equation(s):
// \writer|Dout[0]~0_combout  = (!\writer|STATE.STORING~q ) # (!\reciever|r_Rx_DV~q )

	.dataa(\reciever|r_Rx_DV~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\writer|STATE.STORING~q ),
	.cin(gnd),
	.combout(\writer|Dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Dout[0]~0 .lut_mask = 16'h55FF;
defparam \writer|Dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N8
cycloneive_lcell_comb \writer|Dout[0]~1 (
// Equation(s):
// \writer|Dout[0]~1_combout  = (\writer|Selector1~1_combout ) # ((!\writer|Equal1~5_combout  & (!\writer|Dout[0]~0_combout  & !\writer|always0~5_combout )))

	.dataa(\writer|Equal1~5_combout ),
	.datab(\writer|Dout[0]~0_combout ),
	.datac(\writer|always0~5_combout ),
	.datad(\writer|Selector1~1_combout ),
	.cin(gnd),
	.combout(\writer|Dout[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Dout[0]~1 .lut_mask = 16'hFF01;
defparam \writer|Dout[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N1
dffeas \writer|Dout[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reciever|r_Rx_Byte [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writer|Dout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Dout[0] .is_wysiwyg = "true";
defparam \writer|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \dram_addr[0]~input (
	.i(dram_addr[0]),
	.ibar(gnd),
	.o(\dram_addr[0]~input_o ));
// synopsys translate_off
defparam \dram_addr[0]~input .bus_hold = "false";
defparam \dram_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N0
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\STATE.IDLE~q  & ((\dram_addr[0]~input_o ))) # (!\STATE.IDLE~q  & (\writer|Addr [0]))

	.dataa(\writer|Addr [0]),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\dram_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hEE22;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N1
dffeas \mux_out[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(\retriever|addr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[0] .is_wysiwyg = "true";
defparam \mux_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \dram_addr[1]~input (
	.i(dram_addr[1]),
	.ibar(gnd),
	.o(\dram_addr[1]~input_o ));
// synopsys translate_off
defparam \dram_addr[1]~input .bus_hold = "false";
defparam \dram_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N20
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\STATE.IDLE~q  & ((\dram_addr[1]~input_o ))) # (!\STATE.IDLE~q  & (\writer|Addr [1]))

	.dataa(\writer|Addr [1]),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\dram_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hEE22;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N21
dffeas \mux_out[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(\retriever|addr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[1] .is_wysiwyg = "true";
defparam \mux_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \dram_addr[2]~input (
	.i(dram_addr[2]),
	.ibar(gnd),
	.o(\dram_addr[2]~input_o ));
// synopsys translate_off
defparam \dram_addr[2]~input .bus_hold = "false";
defparam \dram_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N18
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\STATE.IDLE~q  & (\dram_addr[2]~input_o )) # (!\STATE.IDLE~q  & ((\writer|Addr [2])))

	.dataa(\dram_addr[2]~input_o ),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\writer|Addr [2]),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hBB88;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N19
dffeas \mux_out[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(\retriever|addr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[2] .is_wysiwyg = "true";
defparam \mux_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \dram_addr[3]~input (
	.i(dram_addr[3]),
	.ibar(gnd),
	.o(\dram_addr[3]~input_o ));
// synopsys translate_off
defparam \dram_addr[3]~input .bus_hold = "false";
defparam \dram_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N4
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\STATE.IDLE~q  & ((\dram_addr[3]~input_o ))) # (!\STATE.IDLE~q  & (\writer|Addr [3]))

	.dataa(\writer|Addr [3]),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\dram_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hEE22;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N5
dffeas \mux_out[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(\retriever|addr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[3] .is_wysiwyg = "true";
defparam \mux_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \dram_addr[4]~input (
	.i(dram_addr[4]),
	.ibar(gnd),
	.o(\dram_addr[4]~input_o ));
// synopsys translate_off
defparam \dram_addr[4]~input .bus_hold = "false";
defparam \dram_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N22
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\STATE.IDLE~q  & ((\dram_addr[4]~input_o ))) # (!\STATE.IDLE~q  & (\writer|Addr [4]))

	.dataa(\writer|Addr [4]),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\dram_addr[4]~input_o ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hEE22;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N23
dffeas \mux_out[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(\retriever|addr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[4] .is_wysiwyg = "true";
defparam \mux_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \dram_addr[5]~input (
	.i(dram_addr[5]),
	.ibar(gnd),
	.o(\dram_addr[5]~input_o ));
// synopsys translate_off
defparam \dram_addr[5]~input .bus_hold = "false";
defparam \dram_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N8
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\STATE.IDLE~q  & (\dram_addr[5]~input_o )) # (!\STATE.IDLE~q  & ((\writer|Addr [5])))

	.dataa(\dram_addr[5]~input_o ),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\writer|Addr [5]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hBB88;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N9
dffeas \mux_out[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(\retriever|addr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[5] .is_wysiwyg = "true";
defparam \mux_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \dram_addr[6]~input (
	.i(dram_addr[6]),
	.ibar(gnd),
	.o(\dram_addr[6]~input_o ));
// synopsys translate_off
defparam \dram_addr[6]~input .bus_hold = "false";
defparam \dram_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N8
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\STATE.IDLE~q  & (\dram_addr[6]~input_o )) # (!\STATE.IDLE~q  & ((\writer|Addr [6])))

	.dataa(\STATE.IDLE~q ),
	.datab(\dram_addr[6]~input_o ),
	.datac(gnd),
	.datad(\writer|Addr [6]),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hDD88;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N9
dffeas \mux_out[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(\retriever|addr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[6] .is_wysiwyg = "true";
defparam \mux_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \dram_addr[7]~input (
	.i(dram_addr[7]),
	.ibar(gnd),
	.o(\dram_addr[7]~input_o ));
// synopsys translate_off
defparam \dram_addr[7]~input .bus_hold = "false";
defparam \dram_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N30
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\STATE.IDLE~q  & (\dram_addr[7]~input_o )) # (!\STATE.IDLE~q  & ((\writer|Addr [7])))

	.dataa(\dram_addr[7]~input_o ),
	.datab(\writer|Addr [7]),
	.datac(gnd),
	.datad(\STATE.IDLE~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hAACC;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N31
dffeas \mux_out[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(\retriever|addr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[7] .is_wysiwyg = "true";
defparam \mux_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \dram_addr[8]~input (
	.i(dram_addr[8]),
	.ibar(gnd),
	.o(\dram_addr[8]~input_o ));
// synopsys translate_off
defparam \dram_addr[8]~input .bus_hold = "false";
defparam \dram_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N28
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\STATE.IDLE~q  & (\dram_addr[8]~input_o )) # (!\STATE.IDLE~q  & ((\writer|Addr [8])))

	.dataa(\dram_addr[8]~input_o ),
	.datab(\writer|Addr [8]),
	.datac(gnd),
	.datad(\STATE.IDLE~q ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hAACC;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N29
dffeas \mux_out[8] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(\retriever|addr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[8] .is_wysiwyg = "true";
defparam \mux_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \dram_addr[9]~input (
	.i(dram_addr[9]),
	.ibar(gnd),
	.o(\dram_addr[9]~input_o ));
// synopsys translate_off
defparam \dram_addr[9]~input .bus_hold = "false";
defparam \dram_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N26
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\STATE.IDLE~q  & (\dram_addr[9]~input_o )) # (!\STATE.IDLE~q  & ((\writer|Addr [9])))

	.dataa(\dram_addr[9]~input_o ),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\writer|Addr [9]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hBB88;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N27
dffeas \mux_out[9] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(\retriever|addr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[9] .is_wysiwyg = "true";
defparam \mux_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \dram_addr[10]~input (
	.i(dram_addr[10]),
	.ibar(gnd),
	.o(\dram_addr[10]~input_o ));
// synopsys translate_off
defparam \dram_addr[10]~input .bus_hold = "false";
defparam \dram_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N6
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\STATE.IDLE~q  & ((\dram_addr[10]~input_o ))) # (!\STATE.IDLE~q  & (\writer|Addr [10]))

	.dataa(\writer|Addr [10]),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\dram_addr[10]~input_o ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hEE22;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N7
dffeas \mux_out[10] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(\retriever|addr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[10]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[10] .is_wysiwyg = "true";
defparam \mux_out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \dram_addr[11]~input (
	.i(dram_addr[11]),
	.ibar(gnd),
	.o(\dram_addr[11]~input_o ));
// synopsys translate_off
defparam \dram_addr[11]~input .bus_hold = "false";
defparam \dram_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N12
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\STATE.IDLE~q  & ((\dram_addr[11]~input_o ))) # (!\STATE.IDLE~q  & (\writer|Addr [11]))

	.dataa(\writer|Addr [11]),
	.datab(\STATE.IDLE~q ),
	.datac(gnd),
	.datad(\dram_addr[11]~input_o ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hEE22;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N13
dffeas \mux_out[11] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(\retriever|addr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[11]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[11] .is_wysiwyg = "true";
defparam \mux_out[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \dram_addr[12]~input (
	.i(dram_addr[12]),
	.ibar(gnd),
	.o(\dram_addr[12]~input_o ));
// synopsys translate_off
defparam \dram_addr[12]~input .bus_hold = "false";
defparam \dram_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N16
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\STATE.IDLE~q  & (\dram_addr[12]~input_o )) # (!\STATE.IDLE~q  & ((\writer|Addr [12])))

	.dataa(\dram_addr[12]~input_o ),
	.datab(\writer|Addr [12]),
	.datac(gnd),
	.datad(\STATE.IDLE~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hAACC;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N17
dffeas \mux_out[12] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(\retriever|addr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\STATE.TX_MODE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mux_out[12]),
	.prn(vcc));
// synopsys translate_off
defparam \mux_out[12] .is_wysiwyg = "true";
defparam \mux_out[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = mux_out[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N1
dffeas \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y44_N1
dffeas \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N22
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4 (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout  = (mux_out[14] & (mux_out[15] & mux_out[13]))

	.dataa(gnd),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4 .lut_mask = 16'hC000;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w[3] (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3] = (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout  & (mux_out[17] & (\writer|Wen~q  & !mux_out[16])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w[3] .lut_mask = 16'h0080;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N16
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4 (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout  = (mux_out[14] & (mux_out[15] & !mux_out[13]))

	.dataa(gnd),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4 .lut_mask = 16'h00C0;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N10
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w[3] (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3] = (mux_out[17] & (!mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w[3] .lut_mask = 16'h2000;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(mux_out[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N15
dffeas \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data_ram|d4|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N14
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4 (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout  = (!mux_out[14] & (mux_out[15] & !mux_out[13]))

	.dataa(gnd),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4 .lut_mask = 16'h0030;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w[3] (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3] = (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout  & (mux_out[17] & (\writer|Wen~q  & !mux_out[16])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w[3] .lut_mask = 16'h0080;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17 .lut_mask = 16'hE3E0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N28
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~18 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout  & 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~18 .lut_mask = 16'hF388;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N26
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0 (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout  = (!mux_out[14] & (!mux_out[15] & mux_out[13]))

	.dataa(gnd),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0 .lut_mask = 16'h0300;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3] (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3] = (\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout  & (mux_out[17] & (\writer|Wen~q  & !mux_out[16])))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3] .lut_mask = 16'h0080;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N28
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4 (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout  = (!mux_out[14] & (!mux_out[15] & !mux_out[13]))

	.dataa(gnd),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4 .lut_mask = 16'h0003;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w[3] (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3] = (!mux_out[16] & (mux_out[17] & (\writer|Wen~q  & \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout )))

	.dataa(mux_out[16]),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w[3] .lut_mask = 16'h4000;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~12 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a8~portadataout ) # 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~12 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N2
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4 (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout  = (mux_out[14] & (!mux_out[15] & mux_out[13]))

	.dataa(gnd),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4 .lut_mask = 16'h0C00;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N4
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w[3] (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3] = (mux_out[17] & (!mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w[3] .lut_mask = 16'h2000;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N12
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4 (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout  = (mux_out[14] & (!mux_out[15] & !mux_out[13]))

	.dataa(gnd),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4 .lut_mask = 16'h000C;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N2
cycloneive_lcell_comb \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w[3] (
// Equation(s):
// \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3] = (mux_out[17] & (!mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w[3] .lut_mask = 16'h2000;
defparam \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~13 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout  & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout  & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout ),
	.datab(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~13 .lut_mask = 16'hDA8A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N6
cycloneive_lcell_comb \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w[3] (
// Equation(s):
// \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3] = (!mux_out[17] & (!mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w[3] .lut_mask = 16'h1000;
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w[3] (
// Equation(s):
// \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3] = (\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout  & (!mux_out[17] & (\writer|Wen~q  & !mux_out[16])))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w[3] .lut_mask = 16'h0020;
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w[3] (
// Equation(s):
// \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3] = (!mux_out[16] & (!mux_out[17] & (\writer|Wen~q  & \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout )))

	.dataa(mux_out[16]),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.cin(gnd),
	.combout(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w[3] .lut_mask = 16'h1000;
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N22
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N16
cycloneive_lcell_comb \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w[3] (
// Equation(s):
// \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3] = (!mux_out[17] & (!mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w[3] .lut_mask = 16'h1000;
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~15 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout  & 
// ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout  & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~15 .lut_mask = 16'hF858;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (mux_out[17])) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((mux_out[17] 
// & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout )) # (!mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(mux_out[17]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w[3] (
// Equation(s):
// \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3] = (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout  & (!mux_out[17] & (\writer|Wen~q  & !mux_out[16])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w[3] .lut_mask = 16'h0020;
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N8
cycloneive_lcell_comb \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w[3] (
// Equation(s):
// \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3] = (!mux_out[17] & (!mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w[3] .lut_mask = 16'h1000;
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w[3] (
// Equation(s):
// \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3] = (\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout  & (!mux_out[17] & (\writer|Wen~q  & !mux_out[16])))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w[3] .lut_mask = 16'h0020;
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w[3] (
// Equation(s):
// \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3] = (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout  & (!mux_out[17] & (\writer|Wen~q  & !mux_out[16])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w[3] .lut_mask = 16'h0020;
defparam \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a40~portadataout ) # 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~11 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout  & 
// (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout  & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~11 .lut_mask = 16'hAFC0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N22
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~19 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout  & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout  & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~19 .lut_mask = 16'hDAD0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N0
cycloneive_lcell_comb \data_ram|wren2~0 (
// Equation(s):
// \data_ram|wren2~0_combout  = (!mux_out[17] & (\writer|Wen~q  & mux_out[16]))

	.dataa(gnd),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|wren2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|wren2~0 .lut_mask = 16'h3000;
defparam \data_ram|wren2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N24
cycloneive_lcell_comb \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w[3] (
// Equation(s):
// \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3] = (\data_ram|wren2~0_combout  & (!mux_out[14] & (mux_out[15] & mux_out[13])))

	.dataa(\data_ram|wren2~0_combout ),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w[3] .lut_mask = 16'h2000;
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N10
cycloneive_lcell_comb \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w[3] (
// Equation(s):
// \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3] = (\data_ram|wren2~0_combout  & (!mux_out[14] & (mux_out[15] & !mux_out[13])))

	.dataa(\data_ram|wren2~0_combout ),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w[3] .lut_mask = 16'h0020;
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N18
cycloneive_lcell_comb \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w[3] (
// Equation(s):
// \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3] = (mux_out[13] & (!mux_out[15] & (!mux_out[14] & \data_ram|wren2~0_combout )))

	.dataa(mux_out[13]),
	.datab(mux_out[15]),
	.datac(mux_out[14]),
	.datad(\data_ram|wren2~0_combout ),
	.cin(gnd),
	.combout(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w[3] .lut_mask = 16'h0200;
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N4
cycloneive_lcell_comb \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w[3] (
// Equation(s):
// \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3] = (\data_ram|wren2~0_combout  & (!mux_out[14] & (!mux_out[15] & !mux_out[13])))

	.dataa(\data_ram|wren2~0_combout ),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w[3] .lut_mask = 16'h0002;
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4 .lut_mask = 16'hEE30;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N28
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~5 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout  & 
// (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout  & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~5 .lut_mask = 16'hBBC0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N26
cycloneive_lcell_comb \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w[3] (
// Equation(s):
// \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3] = (!mux_out[17] & (mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w[3] .lut_mask = 16'h4000;
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N28
cycloneive_lcell_comb \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w[3] (
// Equation(s):
// \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3] = (!mux_out[17] & (mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w[3] .lut_mask = 16'h4000;
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~2 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~2 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N24
cycloneive_lcell_comb \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w[3] (
// Equation(s):
// \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3] = (!mux_out[17] & (mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w[3] .lut_mask = 16'h4000;
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N14
cycloneive_lcell_comb \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w[3] (
// Equation(s):
// \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3] = (!mux_out[17] & (mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w[3] .lut_mask = 16'h4000;
defparam \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~3 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout  & (((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout  & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a48~portadataout )))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~3 .lut_mask = 16'hEA62;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~6 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((mux_out[17]) # (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout  & (!mux_out[17])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout ),
	.datac(mux_out[17]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~6 .lut_mask = 16'hAEA4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N0
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3] (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3] = (mux_out[17] & (mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3] .lut_mask = 16'h8000;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N18
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3] (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3] = (mux_out[17] & (mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3] .lut_mask = 16'h8000;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3] (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3] = (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout  & (mux_out[17] & (\writer|Wen~q  & mux_out[16])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3] .lut_mask = 16'h8000;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~7 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~7 .lut_mask = 16'hCEC2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3] (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3] = (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout  & (mux_out[17] & (\writer|Wen~q  & mux_out[16])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3] .lut_mask = 16'h8000;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~8 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout  & (((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a48~portadataout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~8 .lut_mask = 16'hEC2C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N30
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3] (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3] = (mux_out[17] & (mux_out[16] & (\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout  & \writer|Wen~q )))

	.dataa(mux_out[17]),
	.datab(mux_out[16]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.datad(\writer|Wen~q ),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3] .lut_mask = 16'h8000;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N12
cycloneive_lcell_comb \data_ram|wren4~0 (
// Equation(s):
// \data_ram|wren4~0_combout  = (mux_out[17] & (\writer|Wen~q  & mux_out[16]))

	.dataa(gnd),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(mux_out[16]),
	.cin(gnd),
	.combout(\data_ram|wren4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|wren4~0 .lut_mask = 16'hC000;
defparam \data_ram|wren4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N22
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w[3] (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3] = (mux_out[13] & (mux_out[15] & (!mux_out[14] & \data_ram|wren4~0_combout )))

	.dataa(mux_out[13]),
	.datab(mux_out[15]),
	.datac(mux_out[14]),
	.datad(\data_ram|wren4~0_combout ),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w[3] .lut_mask = 16'h0800;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3] (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3] = (mux_out[16] & (mux_out[17] & (\writer|Wen~q  & \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout )))

	.dataa(mux_out[16]),
	.datab(mux_out[17]),
	.datac(\writer|Wen~q ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3] .lut_mask = 16'h8000;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N0
cycloneive_lcell_comb \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w[3] (
// Equation(s):
// \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3] = (\data_ram|wren4~0_combout  & (!mux_out[14] & (!mux_out[15] & mux_out[13])))

	.dataa(\data_ram|wren4~0_combout ),
	.datab(mux_out[14]),
	.datac(mux_out[15]),
	.datad(mux_out[13]),
	.cin(gnd),
	.combout(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w[3] .lut_mask = 16'h0200;
defparam \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [0]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = 16'hCEC2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~1 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~1 .lut_mask = 16'hCFA0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~9 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout  & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout ) # ((!mux_out[17])))) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout  & (((mux_out[17] & \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout ),
	.datac(mux_out[17]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~9 .lut_mask = 16'hDA8A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~20 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~20_combout  = (mux_out[16] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout ))) # (!mux_out[16] & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout ))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout ),
	.datac(mux_out[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~20 .lut_mask = 16'hCACA;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N2
cycloneive_lcell_comb \reciever|Decoder0~2 (
// Equation(s):
// \reciever|Decoder0~2_combout  = (!\reciever|r_Bit_Index [2] & (\reciever|r_Bit_Index [0] & (\reciever|Decoder0~0_combout  & !\reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_Bit_Index [2]),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|Decoder0~0_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Decoder0~2 .lut_mask = 16'h0040;
defparam \reciever|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
cycloneive_lcell_comb \reciever|r_Rx_Byte[1]~1 (
// Equation(s):
// \reciever|r_Rx_Byte[1]~1_combout  = (\reciever|Decoder0~2_combout  & (!\reciever|r_Rx_Data~q )) # (!\reciever|Decoder0~2_combout  & ((\reciever|r_Rx_Byte [1])))

	.dataa(gnd),
	.datab(\reciever|r_Rx_Data~q ),
	.datac(\reciever|r_Rx_Byte [1]),
	.datad(\reciever|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\reciever|r_Rx_Byte[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Byte[1]~1 .lut_mask = 16'h33F0;
defparam \reciever|r_Rx_Byte[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N19
dffeas \reciever|r_Rx_Byte[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Byte[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Byte[1] .is_wysiwyg = "true";
defparam \reciever|r_Rx_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N18
cycloneive_lcell_comb \writer|Dout[1]~feeder (
// Equation(s):
// \writer|Dout[1]~feeder_combout  = \reciever|r_Rx_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reciever|r_Rx_Byte [1]),
	.cin(gnd),
	.combout(\writer|Dout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Dout[1]~feeder .lut_mask = 16'hFF00;
defparam \writer|Dout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N19
dffeas \writer|Dout[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Dout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writer|Dout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Dout[1] .is_wysiwyg = "true";
defparam \writer|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout  = (mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])) # (!mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21 .lut_mask = 16'hDC98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~22 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))) # (!mux_out[17] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout 
// ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~22 .lut_mask = 16'hDAD0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # ((mux_out[17])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a49~portadataout  & !mux_out[17]))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(mux_out[17]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28 .lut_mask = 16'hAAD8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~29 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (!mux_out[17] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout 
// ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~29 .lut_mask = 16'hF588;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~23 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout  = (mux_out[17] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a33~portadataout )))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~23 .lut_mask = 16'hEE50;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N28
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~24 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout  & (((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a41~portadataout ) # (!mux_out[17])))) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ((mux_out[17]))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(mux_out[17]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~24 .lut_mask = 16'hE2CC;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # ((mux_out[17])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & !mux_out[17]))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(mux_out[17]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25 .lut_mask = 16'hAAD8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~26 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))) # (!mux_out[17] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout 
// ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~26 .lut_mask = 16'hDDA0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout ) # 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout  & 
// !\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27 .lut_mask = 16'hAAD8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~30 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout  & 
// ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~30 .lut_mask = 16'hF588;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33 .lut_mask = 16'hB9A8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~34 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout  & 
// (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout  & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a41~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~34 .lut_mask = 16'hBBC0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~35 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~35 .lut_mask = 16'hF0CA;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~36 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout  & (((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a49~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout  & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout ),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~36 .lut_mask = 16'hE2CC;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout ) # ((mux_out[17])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout  & !mux_out[17]))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout ),
	.datad(mux_out[17]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37 .lut_mask = 16'hAAD8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~38 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~38 .lut_mask = 16'hDC98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N14
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~39 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout  & (((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~39 .lut_mask = 16'hEC2C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~31 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~31 .lut_mask = 16'hF4A4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [1]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~32 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout  & (((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a49~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.datab(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~32 .lut_mask = 16'hE4AA;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~40 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout  & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout ))))) # (!mux_out[17] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout ))

	.dataa(mux_out[17]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~40 .lut_mask = 16'hE6C4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~41 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~41_combout  = (mux_out[16] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout )) # (!mux_out[16] & 
// ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout )))

	.dataa(mux_out[16]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout ),
	.datac(gnd),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~41 .lut_mask = 16'hDD88;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N4
cycloneive_lcell_comb \reciever|Decoder0~3 (
// Equation(s):
// \reciever|Decoder0~3_combout  = (!\reciever|r_Bit_Index [2] & (!\reciever|r_Bit_Index [0] & (\reciever|Decoder0~0_combout  & \reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_Bit_Index [2]),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|Decoder0~0_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Decoder0~3 .lut_mask = 16'h1000;
defparam \reciever|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N24
cycloneive_lcell_comb \reciever|r_Rx_Byte[2]~2 (
// Equation(s):
// \reciever|r_Rx_Byte[2]~2_combout  = (\reciever|Decoder0~3_combout  & (!\reciever|r_Rx_Data~q )) # (!\reciever|Decoder0~3_combout  & ((\reciever|r_Rx_Byte [2])))

	.dataa(\reciever|r_Rx_Data~q ),
	.datab(\reciever|Decoder0~3_combout ),
	.datac(\reciever|r_Rx_Byte [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reciever|r_Rx_Byte[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Byte[2]~2 .lut_mask = 16'h7474;
defparam \reciever|r_Rx_Byte[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N25
dffeas \reciever|r_Rx_Byte[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Byte[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Byte[2] .is_wysiwyg = "true";
defparam \reciever|r_Rx_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N28
cycloneive_lcell_comb \writer|Dout[2]~feeder (
// Equation(s):
// \writer|Dout[2]~feeder_combout  = \reciever|r_Rx_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reciever|r_Rx_Byte [2]),
	.cin(gnd),
	.combout(\writer|Dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Dout[2]~feeder .lut_mask = 16'hFF00;
defparam \writer|Dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N29
dffeas \writer|Dout[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writer|Dout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Dout[2] .is_wysiwyg = "true";
defparam \writer|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~54 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~54 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~55 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout  & (((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout  & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout ),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~55 .lut_mask = 16'hE4AA;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~57 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout  & 
// ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout  & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~57 .lut_mask = 16'hF388;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout  = (mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])) # (!mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout )) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout )))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~59 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~59 .lut_mask = 16'hFC0A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~60 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout  & (((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a42~portadataout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout ),
	.datab(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~60 .lut_mask = 16'hEA4A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~52 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~52 .lut_mask = 16'hEE30;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~53 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout  & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # 
// ((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout  & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~53 .lut_mask = 16'hBC8C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~61 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout  & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout ))))) # (!mux_out[17] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout ))

	.dataa(mux_out[17]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~61 .lut_mask = 16'hE6C4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout  = (mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (!mux_out[17] & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42 .lut_mask = 16'hB9A8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~43 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout  & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~43 .lut_mask = 16'hF388;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a42~portadataout ) # ((mux_out[17])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!mux_out[17] & \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(mux_out[17]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~45 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (!mux_out[17] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout 
// ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~45 .lut_mask = 16'hF588;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout  = (mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])) # (!mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~47 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))) # (!mux_out[17] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout 
// ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~47 .lut_mask = 16'hDDA0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~48 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout ) # 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout  & 
// !\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~48 .lut_mask = 16'hCCB8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [2]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout  = (mux_out[17] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a50~portadataout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(mux_out[17]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49 .lut_mask = 16'hF2C2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~50 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a50~portadataout ))))) # (!mux_out[17] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout 
// ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~50 .lut_mask = 16'hDDA0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~51 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout  & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~51 .lut_mask = 16'hE2CC;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~62 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~62_combout  = (mux_out[16] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout ))) # (!mux_out[16] & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout ))

	.dataa(gnd),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout ),
	.datac(mux_out[16]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~62 .lut_mask = 16'hFC0C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N6
cycloneive_lcell_comb \reciever|Decoder0~4 (
// Equation(s):
// \reciever|Decoder0~4_combout  = (!\reciever|r_Bit_Index [2] & (\reciever|r_Bit_Index [0] & (\reciever|Decoder0~0_combout  & \reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_Bit_Index [2]),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|Decoder0~0_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Decoder0~4 .lut_mask = 16'h4000;
defparam \reciever|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N10
cycloneive_lcell_comb \reciever|r_Rx_Byte[3]~3 (
// Equation(s):
// \reciever|r_Rx_Byte[3]~3_combout  = (\reciever|Decoder0~4_combout  & (!\reciever|r_Rx_Data~q )) # (!\reciever|Decoder0~4_combout  & ((\reciever|r_Rx_Byte [3])))

	.dataa(\reciever|r_Rx_Data~q ),
	.datab(gnd),
	.datac(\reciever|r_Rx_Byte [3]),
	.datad(\reciever|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\reciever|r_Rx_Byte[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Byte[3]~3 .lut_mask = 16'h55F0;
defparam \reciever|r_Rx_Byte[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N11
dffeas \reciever|r_Rx_Byte[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Byte[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Byte[3] .is_wysiwyg = "true";
defparam \reciever|r_Rx_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N22
cycloneive_lcell_comb \writer|Dout[3]~feeder (
// Equation(s):
// \writer|Dout[3]~feeder_combout  = \reciever|r_Rx_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reciever|r_Rx_Byte [3]),
	.cin(gnd),
	.combout(\writer|Dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Dout[3]~feeder .lut_mask = 16'hFF00;
defparam \writer|Dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N23
dffeas \writer|Dout[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writer|Dout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Dout[3] .is_wysiwyg = "true";
defparam \writer|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~73 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~73 .lut_mask = 16'hB9A8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~74 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout  & (((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout  & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a43~portadataout )))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~74 .lut_mask = 16'hEA62;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75 .lut_mask = 16'hB9A8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout  & 
// (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout  & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76 .lut_mask = 16'hBBC0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77 .lut_mask = 16'hF4A4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout  & 
// (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout  & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78 .lut_mask = 16'hDAD0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout ) # ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!mux_out[17] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout ),
	.datab(mux_out[17]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a11~portadataout )))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80 .lut_mask = 16'hBA98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout  & (((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81 .lut_mask = 16'hEC2C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N14
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout  & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82 .lut_mask = 16'hEC2C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~70 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((mux_out[17])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (!mux_out[17] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(mux_out[17]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~70 .lut_mask = 16'hEE30;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~71 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout  & (((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout  & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a59~portadataout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~71 .lut_mask = 16'hEC2C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout  = (mux_out[17] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67 .lut_mask = 16'hE5E0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~68 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))) # (!mux_out[17] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout ))

	.dataa(mux_out[17]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~68 .lut_mask = 16'hE6C4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout  = (mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a35~portadataout ) # ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!mux_out[17] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65 .lut_mask = 16'hADA8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~66 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout  & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~66 .lut_mask = 16'hF388;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69 .lut_mask = 16'hF4A4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y51_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [3]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout  = (mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])) # (!mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63 .lut_mask = 16'hDC98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~64 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (!mux_out[17] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout 
// ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~64 .lut_mask = 16'hF588;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~72 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout  & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout  & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~72 .lut_mask = 16'hBCB0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83_combout  = (mux_out[16] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout ))) # (!mux_out[16] & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout ))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout ),
	.datab(mux_out[16]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83 .lut_mask = 16'hE2E2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
cycloneive_lcell_comb \reciever|Decoder0~5 (
// Equation(s):
// \reciever|Decoder0~5_combout  = (\reciever|r_Bit_Index [2] & (!\reciever|r_Bit_Index [0] & (\reciever|Decoder0~0_combout  & !\reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_Bit_Index [2]),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|Decoder0~0_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Decoder0~5 .lut_mask = 16'h0020;
defparam \reciever|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N20
cycloneive_lcell_comb \reciever|r_Rx_Byte[4]~4 (
// Equation(s):
// \reciever|r_Rx_Byte[4]~4_combout  = (\reciever|Decoder0~5_combout  & (!\reciever|r_Rx_Data~q )) # (!\reciever|Decoder0~5_combout  & ((\reciever|r_Rx_Byte [4])))

	.dataa(\reciever|r_Rx_Data~q ),
	.datab(\reciever|Decoder0~5_combout ),
	.datac(\reciever|r_Rx_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reciever|r_Rx_Byte[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Byte[4]~4 .lut_mask = 16'h7474;
defparam \reciever|r_Rx_Byte[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N21
dffeas \reciever|r_Rx_Byte[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Byte[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Byte[4] .is_wysiwyg = "true";
defparam \reciever|r_Rx_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N8
cycloneive_lcell_comb \writer|Dout[4]~feeder (
// Equation(s):
// \writer|Dout[4]~feeder_combout  = \reciever|r_Rx_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reciever|r_Rx_Byte [4]),
	.cin(gnd),
	.combout(\writer|Dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Dout[4]~feeder .lut_mask = 16'hFF00;
defparam \writer|Dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N9
dffeas \writer|Dout[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writer|Dout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Dout[4] .is_wysiwyg = "true";
defparam \writer|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~98 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~98 .lut_mask = 16'hF2C2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~99 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout  & (((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a52~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout  & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a36~portadataout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout ),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~99 .lut_mask = 16'hEA4A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~96 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a44~portadataout ) # 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~96 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~97 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout  & (((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout  & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout ),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~97 .lut_mask = 16'hEA4A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~100 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout  = (mux_out[17] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!mux_out[17] & 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout ))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout ),
	.datab(mux_out[17]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~100 .lut_mask = 16'hFC22;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~94 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~94 .lut_mask = 16'hBA98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~95 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout  & (((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a52~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a36~portadataout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout ),
	.datab(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~95 .lut_mask = 16'hE4AA;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~101 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~101 .lut_mask = 16'hF2C2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~102 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout  & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// ((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout  & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~102 .lut_mask = 16'hBC8C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~103 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout  & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout ) # (!mux_out[17])))) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout  & (mux_out[17])))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout ),
	.datac(mux_out[17]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~103 .lut_mask = 16'hEA4A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout  = (mux_out[17] & (((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!mux_out[17] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(mux_out[17]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84 .lut_mask = 16'hCCE2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~85 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout  & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~85 .lut_mask = 16'hF388;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((mux_out[17]) # ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!mux_out[17] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a52~portadataout )))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(mux_out[17]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91 .lut_mask = 16'hBA98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~92 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # (!mux_out[17] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout 
// ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(mux_out[17]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~92 .lut_mask = 16'hF838;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~86 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a44~portadataout ) # ((mux_out[17])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!mux_out[17] & \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(mux_out[17]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~86 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~87 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a44~portadataout ) # ((!mux_out[17])))) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout  & (((mux_out[17] & \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout ),
	.datac(mux_out[17]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~87 .lut_mask = 16'hBC8C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~88 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((mux_out[17])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (!mux_out[17] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(mux_out[17]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~88 .lut_mask = 16'hF2C2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [4]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~89 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout  & (((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout  & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~89 .lut_mask = 16'hE6A2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout ) # 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~93 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout  & 
// ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~93 .lut_mask = 16'hCFA0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N14
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~104 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~104_combout  = (mux_out[16] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout ))) # (!mux_out[16] & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout ))

	.dataa(mux_out[16]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~104 .lut_mask = 16'hE4E4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N26
cycloneive_lcell_comb \reciever|Decoder0~6 (
// Equation(s):
// \reciever|Decoder0~6_combout  = (\reciever|r_Bit_Index [2] & (\reciever|r_Bit_Index [0] & (\reciever|Decoder0~0_combout  & !\reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_Bit_Index [2]),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|Decoder0~0_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Decoder0~6 .lut_mask = 16'h0080;
defparam \reciever|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N6
cycloneive_lcell_comb \reciever|r_Rx_Byte[5]~5 (
// Equation(s):
// \reciever|r_Rx_Byte[5]~5_combout  = (\reciever|Decoder0~6_combout  & (!\reciever|r_Rx_Data~q )) # (!\reciever|Decoder0~6_combout  & ((\reciever|r_Rx_Byte [5])))

	.dataa(\reciever|r_Rx_Data~q ),
	.datab(gnd),
	.datac(\reciever|r_Rx_Byte [5]),
	.datad(\reciever|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\reciever|r_Rx_Byte[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Byte[5]~5 .lut_mask = 16'h55F0;
defparam \reciever|r_Rx_Byte[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N7
dffeas \reciever|r_Rx_Byte[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Byte[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Byte[5] .is_wysiwyg = "true";
defparam \reciever|r_Rx_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N26
cycloneive_lcell_comb \writer|Dout[5]~feeder (
// Equation(s):
// \writer|Dout[5]~feeder_combout  = \reciever|r_Rx_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reciever|r_Rx_Byte [5]),
	.cin(gnd),
	.combout(\writer|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Dout[5]~feeder .lut_mask = 16'hFF00;
defparam \writer|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N27
dffeas \writer|Dout[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writer|Dout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Dout[5] .is_wysiwyg = "true";
defparam \writer|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~115 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~115 .lut_mask = 16'hCBC8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~116 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout  & (((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a61~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout  & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~116 .lut_mask = 16'hEC2C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~122 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~122 .lut_mask = 16'hDC98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~123 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout  & (((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a61~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout ),
	.datab(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~123 .lut_mask = 16'hE4AA;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117 .lut_mask = 16'hF2C2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N14
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~118 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout  & 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~118 .lut_mask = 16'hF388;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119 .lut_mask = 16'hDC98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~120 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout  & 
// (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout  & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~120 .lut_mask = 16'hDDA0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N28
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout ) # ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!mux_out[17] & (((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121 .lut_mask = 16'hADA8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N22
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~124 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout  & 
// ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~124 .lut_mask = 16'hF388;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y26_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((mux_out[17]) # ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!mux_out[17] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a21~portadataout )))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(mux_out[17]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105 .lut_mask = 16'hBA98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~106 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))) # (!mux_out[17] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout 
// ))

	.dataa(mux_out[17]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~106 .lut_mask = 16'hE6C4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((mux_out[17])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # (!mux_out[17] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a53~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(mux_out[17]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112 .lut_mask = 16'hEE30;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~113 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout  & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~113 .lut_mask = 16'hAFC0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout  = (mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])) # (!mux_out[17] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~110 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))) # (!mux_out[17] & 
// (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~110 .lut_mask = 16'hDDA0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~107 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (mux_out[17])) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (!mux_out[17] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(mux_out[17]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~107 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [5]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~108 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a45~portadataout ) # 
// ((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout  & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~108 .lut_mask = 16'hBC8C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111 .lut_mask = 16'hF2C2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~114 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout  & 
// ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~114 .lut_mask = 16'hF588;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N22
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~125 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~125_combout  = (mux_out[16] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout ))) # (!mux_out[16] & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout ))

	.dataa(mux_out[16]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout ),
	.datac(gnd),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~125 .lut_mask = 16'hEE44;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
cycloneive_lcell_comb \reciever|Decoder0~7 (
// Equation(s):
// \reciever|Decoder0~7_combout  = (\reciever|r_Bit_Index [2] & (!\reciever|r_Bit_Index [0] & (\reciever|Decoder0~0_combout  & \reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_Bit_Index [2]),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|Decoder0~0_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Decoder0~7 .lut_mask = 16'h2000;
defparam \reciever|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N16
cycloneive_lcell_comb \reciever|r_Rx_Byte[6]~6 (
// Equation(s):
// \reciever|r_Rx_Byte[6]~6_combout  = (\reciever|Decoder0~7_combout  & (!\reciever|r_Rx_Data~q )) # (!\reciever|Decoder0~7_combout  & ((\reciever|r_Rx_Byte [6])))

	.dataa(\reciever|r_Rx_Data~q ),
	.datab(gnd),
	.datac(\reciever|r_Rx_Byte [6]),
	.datad(\reciever|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\reciever|r_Rx_Byte[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Byte[6]~6 .lut_mask = 16'h55F0;
defparam \reciever|r_Rx_Byte[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N17
dffeas \reciever|r_Rx_Byte[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Byte[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Byte[6] .is_wysiwyg = "true";
defparam \reciever|r_Rx_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N4
cycloneive_lcell_comb \writer|Dout[6]~feeder (
// Equation(s):
// \writer|Dout[6]~feeder_combout  = \reciever|r_Rx_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reciever|r_Rx_Byte [6]),
	.cin(gnd),
	.combout(\writer|Dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Dout[6]~feeder .lut_mask = 16'hFF00;
defparam \writer|Dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N5
dffeas \writer|Dout[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writer|Dout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Dout[6] .is_wysiwyg = "true";
defparam \writer|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136 .lut_mask = 16'hB9A8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~137 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout  & 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~137 .lut_mask = 16'hF838;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a14~portadataout )))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143 .lut_mask = 16'hBA98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~144 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout  & 
// ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout ))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~144 .lut_mask = 16'hF838;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140 .lut_mask = 16'hBA98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~141 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout  & 
// (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout  & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~141 .lut_mask = 16'hBCB0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~139 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout  & 
// (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout  & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout ))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout ),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~139 .lut_mask = 16'hE6C4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout  = (mux_out[17] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!mux_out[17] & 
// ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout ))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142 .lut_mask = 16'hF4A4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~145 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout  & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout ))) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout  & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout )))) # (!mux_out[17] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout 
// ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~145 .lut_mask = 16'hF588;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((mux_out[17])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (!mux_out[17] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(mux_out[17]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130 .lut_mask = 16'hE5E0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~131 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout  & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~131 .lut_mask = 16'hF858;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y22_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((mux_out[17]) # ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!mux_out[17] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a38~portadataout )))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(mux_out[17]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128 .lut_mask = 16'hBA98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~129 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout  = (mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout  & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # (!mux_out[17] & 
// (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout ))))

	.dataa(mux_out[17]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~129 .lut_mask = 16'hDDA0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132 .lut_mask = 16'hDC98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~133 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((mux_out[17]) # ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!mux_out[17] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(mux_out[17]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~133 .lut_mask = 16'hB9A8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~134 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # ((!mux_out[17])))) 
// # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout  & (((mux_out[17] & \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(mux_out[17]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~134 .lut_mask = 16'hDA8A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y24_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y28_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~126 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((mux_out[17])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (!mux_out[17] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(mux_out[17]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~126 .lut_mask = 16'hE5E0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [6]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~127 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # 
// ((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout  & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~127 .lut_mask = 16'hDA8A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~135 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout  & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout  & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout ))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~135 .lut_mask = 16'hE6C4;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~146 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~146_combout  = (mux_out[16] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout ))) # (!mux_out[16] & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout ))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout ),
	.datab(mux_out[16]),
	.datac(gnd),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~146 .lut_mask = 16'hEE22;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N14
cycloneive_lcell_comb \reciever|Decoder0~8 (
// Equation(s):
// \reciever|Decoder0~8_combout  = (\reciever|r_Bit_Index [2] & (\reciever|r_Bit_Index [0] & (\reciever|Decoder0~0_combout  & \reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_Bit_Index [2]),
	.datab(\reciever|r_Bit_Index [0]),
	.datac(\reciever|Decoder0~0_combout ),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Decoder0~8 .lut_mask = 16'h8000;
defparam \reciever|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N2
cycloneive_lcell_comb \reciever|r_Rx_Byte[7]~7 (
// Equation(s):
// \reciever|r_Rx_Byte[7]~7_combout  = (\reciever|Decoder0~8_combout  & (!\reciever|r_Rx_Data~q )) # (!\reciever|Decoder0~8_combout  & ((\reciever|r_Rx_Byte [7])))

	.dataa(\reciever|r_Rx_Data~q ),
	.datab(gnd),
	.datac(\reciever|r_Rx_Byte [7]),
	.datad(\reciever|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\reciever|r_Rx_Byte[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Byte[7]~7 .lut_mask = 16'h55F0;
defparam \reciever|r_Rx_Byte[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N3
dffeas \reciever|r_Rx_Byte[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Byte[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Byte[7] .is_wysiwyg = "true";
defparam \reciever|r_Rx_Byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N30
cycloneive_lcell_comb \writer|Dout[7]~feeder (
// Equation(s):
// \writer|Dout[7]~feeder_combout  = \reciever|r_Rx_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reciever|r_Rx_Byte [7]),
	.cin(gnd),
	.combout(\writer|Dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Dout[7]~feeder .lut_mask = 16'hFF00;
defparam \writer|Dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N31
dffeas \writer|Dout[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writer|Dout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Dout[7] .is_wysiwyg = "true";
defparam \writer|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~164 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~164 .lut_mask = 16'hFA44;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~165 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout  & (((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout  & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a31~portadataout  & 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~165 .lut_mask = 16'hEC2C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157 .lut_mask = 16'hE3E0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~158 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout  & 
// ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout  & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~158 .lut_mask = 16'hF388;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~159 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|d3|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~159 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~160 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout  & ((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a55~portadataout ) # 
// ((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout  & (((\data_ram|d3|altsyncram_component|auto_generated|ram_block1a23~portadataout  & 
// \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\data_ram|d3|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~160 .lut_mask = 16'hACF0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # 
// (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// ((!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161 .lut_mask = 16'hF0CA;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~162 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout  & 
// (\data_ram|d1|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout  & ((\data_ram|d1|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout ))))

	.dataa(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\data_ram|d1|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~162 .lut_mask = 16'hBBC0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((mux_out[17])))) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((mux_out[17] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout )) # (!mux_out[17] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout )))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(mux_out[17]),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163 .lut_mask = 16'hE3E0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~166 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout  & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout )) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout  & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout ))))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~166 .lut_mask = 16'hBBC0;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~151 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((mux_out[17]) # ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!mux_out[17] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(mux_out[17]),
	.datac(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~151 .lut_mask = 16'hBA98;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~152 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # ((!mux_out[17])))) 
// # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout  & (((mux_out[17] & \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout ),
	.datac(mux_out[17]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~152 .lut_mask = 16'hBC8C;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N20
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (mux_out[17])) # (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((mux_out[17] & (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (!mux_out[17] & ((\data_ram|d2|altsyncram_component|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(mux_out[17]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149 .lut_mask = 16'hD9C8;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~150 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout  & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout ))))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~150 .lut_mask = 16'hF838;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~153 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout ))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2] & (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~153 .lut_mask = 16'hFC22;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N8
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout  = (mux_out[17] & (((\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\data_ram|d4|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (!mux_out[17] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(mux_out[17]),
	.datac(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154 .lut_mask = 16'hCEC2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~155 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout  & 
// ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout  & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout ))))

	.dataa(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout ),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~155 .lut_mask = 16'hF858;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~147 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout  = (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((mux_out[17]) # (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\data_ram|d2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & (!mux_out[17])))

	.dataa(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(mux_out[17]),
	.datad(\data_ram|d2|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~147 .lut_mask = 16'hCEC2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writer|Dout [7]}),
	.portaaddr({mux_out[12],mux_out[11],mux_out[10],mux_out[9],mux_out[8],mux_out[7],mux_out[6],mux_out[5],mux_out[4],mux_out[3],mux_out[2],mux_out[1],mux_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~148 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout  & ((\data_ram|d4|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # ((!mux_out[17])))) 
// # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout  & (((mux_out[17] & \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(mux_out[17]),
	.datad(\data_ram|d4|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~148 .lut_mask = 16'hDA8A;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~156 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout  = (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout  & (((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout )) # 
// (!\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout  & (\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout ))))

	.dataa(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout ),
	.datab(\data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout ),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~156 .lut_mask = 16'hE6A2;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~167 (
// Equation(s):
// \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~167_combout  = (mux_out[16] & ((\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout ))) # (!mux_out[16] & 
// (\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout ))

	.dataa(mux_out[16]),
	.datab(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout ),
	.datac(gnd),
	.datad(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout ),
	.cin(gnd),
	.combout(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~167_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~167 .lut_mask = 16'hEE44;
defparam \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \transmitter|Selector15~2 (
// Equation(s):
// \transmitter|Selector15~2_combout  = (!\transmitter|r_SM_Main.000~q  & \retriever|wen~q )

	.dataa(\transmitter|r_SM_Main.000~q ),
	.datab(gnd),
	.datac(\retriever|wen~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\transmitter|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector15~2 .lut_mask = 16'h5050;
defparam \transmitter|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N23
dffeas \transmitter|r_Tx_Data[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transmitter|Selector15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Data[5] .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \transmitter|r_Tx_Data[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transmitter|Selector15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Data[6] .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N15
dffeas \transmitter|r_Tx_Data[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transmitter|Selector15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Data[4] .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \transmitter|Mux0~0 (
// Equation(s):
// \transmitter|Mux0~0_combout  = (\transmitter|r_Bit_Index [1] & ((\transmitter|r_Bit_Index [0]) # ((\transmitter|r_Tx_Data [6])))) # (!\transmitter|r_Bit_Index [1] & (!\transmitter|r_Bit_Index [0] & ((\transmitter|r_Tx_Data [4]))))

	.dataa(\transmitter|r_Bit_Index [1]),
	.datab(\transmitter|r_Bit_Index [0]),
	.datac(\transmitter|r_Tx_Data [6]),
	.datad(\transmitter|r_Tx_Data [4]),
	.cin(gnd),
	.combout(\transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Mux0~0 .lut_mask = 16'hB9A8;
defparam \transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \transmitter|r_Tx_Data[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transmitter|Selector15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Data[7] .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \transmitter|Mux0~1 (
// Equation(s):
// \transmitter|Mux0~1_combout  = (\transmitter|Mux0~0_combout  & (((\transmitter|r_Tx_Data [7]) # (!\transmitter|r_Bit_Index [0])))) # (!\transmitter|Mux0~0_combout  & (\transmitter|r_Tx_Data [5] & ((\transmitter|r_Bit_Index [0]))))

	.dataa(\transmitter|r_Tx_Data [5]),
	.datab(\transmitter|Mux0~0_combout ),
	.datac(\transmitter|r_Tx_Data [7]),
	.datad(\transmitter|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Mux0~1 .lut_mask = 16'hE2CC;
defparam \transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \transmitter|Selector0~0 (
// Equation(s):
// \transmitter|Selector0~0_combout  = ((\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & (\transmitter|r_Bit_Index [2] & \transmitter|Mux0~1_combout ))) # (!\transmitter|r_SM_Main.000~q )

	.dataa(\transmitter|r_SM_Main.000~q ),
	.datab(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datac(\transmitter|r_Bit_Index [2]),
	.datad(\transmitter|Mux0~1_combout ),
	.cin(gnd),
	.combout(\transmitter|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector0~0 .lut_mask = 16'hD555;
defparam \transmitter|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N21
dffeas \transmitter|r_Tx_Data[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transmitter|Selector15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Data[3] .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N5
dffeas \transmitter|r_Tx_Data[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transmitter|Selector15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Data[2] .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y44_N27
dffeas \transmitter|r_Tx_Data[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transmitter|Selector15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Data[0] .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N5
dffeas \transmitter|r_Tx_Data[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transmitter|Selector15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Data[1] .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \transmitter|Mux0~2 (
// Equation(s):
// \transmitter|Mux0~2_combout  = (\transmitter|r_Bit_Index [1] & (\transmitter|r_Bit_Index [0])) # (!\transmitter|r_Bit_Index [1] & ((\transmitter|r_Bit_Index [0] & ((\transmitter|r_Tx_Data [1]))) # (!\transmitter|r_Bit_Index [0] & (\transmitter|r_Tx_Data 
// [0]))))

	.dataa(\transmitter|r_Bit_Index [1]),
	.datab(\transmitter|r_Bit_Index [0]),
	.datac(\transmitter|r_Tx_Data [0]),
	.datad(\transmitter|r_Tx_Data [1]),
	.cin(gnd),
	.combout(\transmitter|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Mux0~2 .lut_mask = 16'hDC98;
defparam \transmitter|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \transmitter|Mux0~3 (
// Equation(s):
// \transmitter|Mux0~3_combout  = (\transmitter|r_Bit_Index [1] & ((\transmitter|Mux0~2_combout  & (\transmitter|r_Tx_Data [3])) # (!\transmitter|Mux0~2_combout  & ((\transmitter|r_Tx_Data [2]))))) # (!\transmitter|r_Bit_Index [1] & 
// (((\transmitter|Mux0~2_combout ))))

	.dataa(\transmitter|r_Bit_Index [1]),
	.datab(\transmitter|r_Tx_Data [3]),
	.datac(\transmitter|r_Tx_Data [2]),
	.datad(\transmitter|Mux0~2_combout ),
	.cin(gnd),
	.combout(\transmitter|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Mux0~3 .lut_mask = 16'hDDA0;
defparam \transmitter|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \transmitter|Selector0~1 (
// Equation(s):
// \transmitter|Selector0~1_combout  = (\transmitter|r_SM_Main.s_TX_STOP_BIT~q ) # ((\transmitter|Mux0~3_combout  & (!\transmitter|r_Bit_Index [2] & \transmitter|r_SM_Main.s_TX_DATA_BITS~q )))

	.dataa(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.datab(\transmitter|Mux0~3_combout ),
	.datac(\transmitter|r_Bit_Index [2]),
	.datad(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\transmitter|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector0~1 .lut_mask = 16'hAEAA;
defparam \transmitter|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \transmitter|Selector0~2 (
// Equation(s):
// \transmitter|Selector0~2_combout  = (\transmitter|Selector0~0_combout ) # ((\transmitter|Selector0~1_combout ) # ((\transmitter|o_Tx_Serial~q  & \transmitter|r_SM_Main.s_CLEANUP~q )))

	.dataa(\transmitter|Selector0~0_combout ),
	.datab(\transmitter|Selector0~1_combout ),
	.datac(\transmitter|o_Tx_Serial~q ),
	.datad(\transmitter|r_SM_Main.s_CLEANUP~q ),
	.cin(gnd),
	.combout(\transmitter|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector0~2 .lut_mask = 16'hFEEE;
defparam \transmitter|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \transmitter|o_Tx_Serial (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|o_Tx_Serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|o_Tx_Serial .is_wysiwyg = "true";
defparam \transmitter|o_Tx_Serial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N12
cycloneive_lcell_comb \retriever|fin~2 (
// Equation(s):
// \retriever|fin~2_combout  = (\retriever|fin~q  & ((\retriever|STATE.DONE~q ) # ((\retrieve_image~input_o ) # (\retriever|STATE.TRANSMITTING~q ))))

	.dataa(\retriever|STATE.DONE~q ),
	.datab(\retrieve_image~input_o ),
	.datac(\retriever|fin~q ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|fin~2_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|fin~2 .lut_mask = 16'hF0E0;
defparam \retriever|fin~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N0
cycloneive_lcell_comb \retriever|fin~3 (
// Equation(s):
// \retriever|fin~3_combout  = (\retriever|fin~2_combout ) # ((\retriever|flag~q  & (\transmitter|r_Tx_Done~q  & \retriever|STATE.DONE~q )))

	.dataa(\retriever|fin~2_combout ),
	.datab(\retriever|flag~q ),
	.datac(\transmitter|r_Tx_Done~q ),
	.datad(\retriever|STATE.DONE~q ),
	.cin(gnd),
	.combout(\retriever|fin~3_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|fin~3 .lut_mask = 16'hEAAA;
defparam \retriever|fin~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N1
dffeas \retriever|fin (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|fin~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|fin .is_wysiwyg = "true";
defparam \retriever|fin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \transmitter|r_Tx_Active~2 (
// Equation(s):
// \transmitter|r_Tx_Active~2_combout  = (\transmitter|r_Tx_Active~q  & (((!\transmitter|r_SM_Main.000~q )) # (!\transmitter|Selector13~0_combout ))) # (!\transmitter|r_Tx_Active~q  & (((\retriever|wen~q  & !\transmitter|r_SM_Main.000~q ))))

	.dataa(\transmitter|Selector13~0_combout ),
	.datab(\retriever|wen~q ),
	.datac(\transmitter|r_Tx_Active~q ),
	.datad(\transmitter|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\transmitter|r_Tx_Active~2_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_Tx_Active~2 .lut_mask = 16'h50FC;
defparam \transmitter|r_Tx_Active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \transmitter|r_Tx_Active (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Tx_Active~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Active .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Active .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N15
cycloneive_io_ibuf \ram_mode~input (
	.i(ram_mode),
	.ibar(gnd),
	.o(\ram_mode~input_o ));
// synopsys translate_off
defparam \ram_mode~input .bus_hold = "false";
defparam \ram_mode~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
