{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699885480773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699885480774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 19:54:40 2023 " "Processing started: Mon Nov 13 19:54:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699885480774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885480774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcDes -c ProcDes " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcDes -c ProcDes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885480774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699885481219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699885481219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory_VHDL-Behavioral " "Found design unit 1: Data_Memory_VHDL-Behavioral" {  } { { "Data_Memory_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/Data_Memory_VHDL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493328 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory_VHDL " "Found entity 1: Data_Memory_VHDL" {  } { { "Data_Memory_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/Data_Memory_VHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885493328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_VHDL-Behavioral " "Found design unit 1: ALU_VHDL-Behavioral" {  } { { "ALU_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/ALU_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493330 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_VHDL " "Found entity 1: ALU_VHDL" {  } { { "ALU_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/ALU_VHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885493330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control_VHDL-Behavioral " "Found design unit 1: ALU_Control_VHDL-Behavioral" {  } { { "ALU_Control_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/ALU_Control_VHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493332 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control_VHDL " "Found entity 1: ALU_Control_VHDL" {  } { { "ALU_Control_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/ALU_Control_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885493332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_VHDL-Behavioral " "Found design unit 1: register_file_VHDL-Behavioral" {  } { { "register_file_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/register_file_VHDL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493334 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_VHDL " "Found entity 1: register_file_VHDL" {  } { { "register_file_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/register_file_VHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885493334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_VHDL-Behavioral " "Found design unit 1: control_unit_VHDL-Behavioral" {  } { { "control_unit_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/control_unit_VHDL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493335 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_VHDL " "Found entity 1: control_unit_VHDL" {  } { { "control_unit_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/control_unit_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885493335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory_VHDL-Behavioral " "Found design unit 1: Instruction_Memory_VHDL-Behavioral" {  } { { "Instruction_Memory_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/Instruction_Memory_VHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory_VHDL " "Found entity 1: Instruction_Memory_VHDL" {  } { { "Instruction_Memory_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/Instruction_Memory_VHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885493337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_VHDL-Behavioral " "Found design unit 1: MIPS_VHDL-Behavioral" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493339 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_VHDL " "Found entity 1: MIPS_VHDL" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885493339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mips_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MIPS_VHDL-behavior " "Found design unit 1: tb_MIPS_VHDL-behavior" {  } { { "tb_MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/tb_MIPS_VHDL.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493341 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MIPS_VHDL " "Found entity 1: tb_MIPS_VHDL" {  } { { "tb_MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/tb_MIPS_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885493341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block4 " "Found entity 1: block4" {  } { { "block4.bdf" "" { Schematic "D:/Quartus/ProcDes/block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699885493342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885493342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_VHDL " "Elaborating entity \"MIPS_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699885493382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory_VHDL Instruction_Memory_VHDL:Instruction_Memory " "Elaborating entity \"Instruction_Memory_VHDL\" for hierarchy \"Instruction_Memory_VHDL:Instruction_Memory\"" {  } { { "MIPS_VHDL.vhd" "Instruction_Memory" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699885493385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_VHDL control_unit_VHDL:control " "Elaborating entity \"control_unit_VHDL\" for hierarchy \"control_unit_VHDL:control\"" {  } { { "MIPS_VHDL.vhd" "control" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699885493387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_VHDL register_file_VHDL:register_file " "Elaborating entity \"register_file_VHDL\" for hierarchy \"register_file_VHDL:register_file\"" {  } { { "MIPS_VHDL.vhd" "register_file" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699885493388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control_VHDL ALU_Control_VHDL:ALUControl " "Elaborating entity \"ALU_Control_VHDL\" for hierarchy \"ALU_Control_VHDL:ALUControl\"" {  } { { "MIPS_VHDL.vhd" "ALUControl" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699885493392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_VHDL ALU_VHDL:alu " "Elaborating entity \"ALU_VHDL\" for hierarchy \"ALU_VHDL:alu\"" {  } { { "MIPS_VHDL.vhd" "alu" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699885493394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory_VHDL Data_Memory_VHDL:data_memory " "Elaborating entity \"Data_Memory_VHDL\" for hierarchy \"Data_Memory_VHDL:data_memory\"" {  } { { "MIPS_VHDL.vhd" "data_memory" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699885493397 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory_VHDL:data_memory\|RAM " "RAM logic \"Data_Memory_VHDL:data_memory\|RAM\" is uninferred due to asynchronous read logic" {  } { { "Data_Memory_VHDL.vhd" "RAM" { Text "D:/Quartus/ProcDes/Data_Memory_VHDL.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1699885493800 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699885493800 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_file_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/register_file_VHDL.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699885497801 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699885497801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699885503206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699885513492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699885513492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7691 " "Implemented 7691 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699885514195 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699885514195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7657 " "Implemented 7657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699885514195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699885514195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699885514225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 19:55:14 2023 " "Processing ended: Mon Nov 13 19:55:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699885514225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699885514225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699885514225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699885514225 ""}
