#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri May 24 12:07:22 2024
# Process ID: 4663
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 463.814 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/home/vanloi/.Xilinx/Vivado/Vivado_init.tcl'
open_project /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:01:04 ; elapsed = 00:00:18 . Memory (MB): peak = 8106.738 ; gain = 604.375 ; free physical = 6764 ; free virtual = 13770
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram_wrapper.sv]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram_wrapper.sv]
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd}
Reading block design file </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:fibonacci_bram_wrapper:1.0 - fibonacci_bram_wrapp_0
Successfully read diagram <pynqz2_example> from block design file </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd>
update_module_reference pynqz2_example_fibonacci_bram_wrapp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'BRAM_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'BRAM_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'BRAM_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'BRAM_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'BRAM_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'BRAM_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd'
INFO: [IP_Flow 19-3420] Updated pynqz2_example_fibonacci_bram_wrapp_0_0 to use current project options
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd> 
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/ui/bd_94771fef.ui> 
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
set_property file_type Verilog [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv]
set_property file_type Verilog [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:78]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:86]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:101]
CRITICAL WARNING: [HDL 9-3116] 'address' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:78]
CRITICAL WARNING: [HDL 9-3116] 'address' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:81]
CRITICAL WARNING: [HDL 9-3116] 'counter' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:95]
CRITICAL WARNING: [HDL 9-3116] 'counter' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:78]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:86]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:101]
CRITICAL WARNING: [HDL 9-3116] 'address' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:78]
CRITICAL WARNING: [HDL 9-3116] 'address' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:81]
CRITICAL WARNING: [HDL 9-3116] 'counter' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:95]
CRITICAL WARNING: [HDL 9-3116] 'counter' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:48]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:51]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:63]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:51]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:52]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:56]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:58]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:59]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:78]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:86]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:101]
CRITICAL WARNING: [HDL 9-3116] 'address' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:78]
CRITICAL WARNING: [HDL 9-3116] 'address' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:81]
CRITICAL WARNING: [HDL 9-3116] 'counter' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:95]
CRITICAL WARNING: [HDL 9-3116] 'counter' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:48]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:51]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:63]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:51]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:52]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:56]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:58]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:59]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:78]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:86]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:101]
CRITICAL WARNING: [HDL 9-3116] 'address' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:78]
CRITICAL WARNING: [HDL 9-3116] 'address' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:81]
CRITICAL WARNING: [HDL 9-3116] 'counter' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:95]
CRITICAL WARNING: [HDL 9-3116] 'counter' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:48]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:51]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:63]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:51]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:52]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:56]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:58]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:59]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '@' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:48]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:51]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:63]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:51]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:52]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:56]
CRITICAL WARNING: [HDL 9-3116] 'seq_valid_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:58]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:59]
CRITICAL WARNING: [HDL 9-3116] 'seq_i' is not a type [/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv:60]
update_module_reference pynqz2_example_fibonacci_bram_wrapp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'BRAM_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'BRAM_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'BRAM_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'BRAM_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'BRAM_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'BRAM_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd'
INFO: [IP_Flow 19-3420] Updated pynqz2_example_fibonacci_bram_wrapp_0_0 to use current project options
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd> 
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/ui/bd_94771fef.ui> 
update_module_reference pynqz2_example_fibonacci_bram_wrapp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd'
INFO: [IP_Flow 19-3420] Updated pynqz2_example_fibonacci_bram_wrapp_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'BRAM_clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'BRAM_clk_1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'pynqz2_example_fibonacci_bram_wrapp_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'BRAM_clk' is not found on the upgraded version of the cell '/fibonacci_bram_wrapp_0'. Its connection to the net 'fibonacci_bram_wrapp_0_BRAM_clk' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'pynqz2_example_fibonacci_bram_wrapp_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <fibonacci_bram_wrapp_0_BRAM_clk> has no source
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd> 
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/ui/bd_94771fef.ui> 
connect_bd_net [get_bd_pins fibonacci_bram_wrapp_0/BRAM_clk_1] [get_bd_pins blk_mem_gen_0/clkb]
save_bd_design
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd> 
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/ui/bd_94771fef.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
save_bd_design
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd> 
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/ui/bd_94771fef.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/utils_1/imports/synth_1/pynqz2_example_wrapper.dcp with file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/synth_1/pynqz2_example_top.dcp
reset_run pynqz2_example_axi_bram_ctrl_0_0_synth_1
reset_run pynqz2_example_proc_sys_reset_0_0_synth_1
reset_run pynqz2_example_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'pynqz2_example.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/synth/pynqz2_example.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/sim/pynqz2_example.v
Verilog Output written to : /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/hdl/pynqz2_example_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fibonacci_bram_wrapp_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/hw_handoff/pynqz2_example.hwh
Generated Hardware Definition File /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/synth/pynqz2_example.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_fibonacci_bram_wrapp_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_fibonacci_bram_wrapp_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_xbar_0
[Fri May 24 12:56:16 2024] Launched pynqz2_example_axi_bram_ctrl_0_0_synth_1, pynqz2_example_proc_sys_reset_0_0_synth_1, pynqz2_example_xbar_0_synth_1, pynqz2_example_fibonacci_bram_wrapp_0_0_synth_1, pynqz2_example_auto_pc_0_synth_1, pynqz2_example_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
pynqz2_example_axi_bram_ctrl_0_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_axi_bram_ctrl_0_0_synth_1/runme.log
pynqz2_example_proc_sys_reset_0_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_proc_sys_reset_0_0_synth_1/runme.log
pynqz2_example_xbar_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_xbar_0_synth_1/runme.log
pynqz2_example_fibonacci_bram_wrapp_0_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_fibonacci_bram_wrapp_0_0_synth_1/runme.log
pynqz2_example_auto_pc_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_auto_pc_0_synth_1/runme.log
pynqz2_example_auto_pc_1_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_auto_pc_1_synth_1/runme.log
synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/synth_1/runme.log
[Fri May 24 12:56:16 2024] Launched impl_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9230.969 ; gain = 240.668 ; free physical = 867 ; free virtual = 10536
set_property is_enabled false [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd] -top
update_module_reference pynqz2_example_fibonacci_bram_wrapp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd'
INFO: [IP_Flow 19-3420] Updated pynqz2_example_fibonacci_bram_wrapp_0_0 to use current project options
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd> 
make_wrapper -files [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/synth/pynqz2_example.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/sim/pynqz2_example.v
Verilog Output written to : /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/hdl/pynqz2_example_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'pynqz2_example.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/synth/pynqz2_example.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/sim/pynqz2_example.v
Verilog Output written to : /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/hdl/pynqz2_example_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fibonacci_bram_wrapp_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/hw_handoff/pynqz2_example.hwh
Generated Hardware Definition File /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/synth/pynqz2_example.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_fibonacci_bram_wrapp_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fe70819953d43fe9 to dir: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/f/e/fe70819953d43fe9/pynqz2_example_auto_pc_0_sim_netlist.vhdl to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/f/e/fe70819953d43fe9/pynqz2_example_auto_pc_0_stub.v to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/f/e/fe70819953d43fe9/pynqz2_example_auto_pc_0_stub.vhdl to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/f/e/fe70819953d43fe9/pynqz2_example_auto_pc_0.dcp to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/f/e/fe70819953d43fe9/pynqz2_example_auto_pc_0_sim_netlist.v to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pynqz2_example_auto_pc_0, cache-ID = fe70819953d43fe9; cache size = 8.564 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0c6b2cc288d88a8d to dir: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/0/c/0c6b2cc288d88a8d/pynqz2_example_auto_pc_1_sim_netlist.vhdl to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/0/c/0c6b2cc288d88a8d/pynqz2_example_auto_pc_1_sim_netlist.v to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/0/c/0c6b2cc288d88a8d/pynqz2_example_auto_pc_1_stub.v to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/0/c/0c6b2cc288d88a8d/pynqz2_example_auto_pc_1.dcp to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.cache/ip/2023.1/0/c/0c6b2cc288d88a8d/pynqz2_example_auto_pc_1_stub.vhdl to /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pynqz2_example_auto_pc_1, cache-ID = 0c6b2cc288d88a8d; cache size = 8.564 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_fibonacci_bram_wrapp_0_0
[Fri May 24 13:06:38 2024] Launched pynqz2_example_fibonacci_bram_wrapp_0_0_synth_1, synth_1...
Run output will be captured here:
pynqz2_example_fibonacci_bram_wrapp_0_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_fibonacci_bram_wrapp_0_0_synth_1/runme.log
synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/synth_1/runme.log
[Fri May 24 13:06:38 2024] Launched impl_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9624.789 ; gain = 161.938 ; free physical = 7919 ; free virtual = 10682
write_hw_platform -fixed -include_bit -force -file /home/vanloi/Documents/Loi_study/DSP/pynqz2/part3_pynqz2_example_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/vanloi/Documents/Loi_study/DSP/pynqz2/part3_pynqz2_example_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/vanloi/Documents/Loi_study/DSP/pynqz2/part3_pynqz2_example_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/embeddedsw) loading 0 seconds
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 24 13:24:26 2024...
