#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Dec 11 22:48:38 2017
# Process ID: 17256
# Current directory: D:/projects/itmo/io_lab2/io_lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12876 D:\projects\itmo\io_lab2\io_lab2\io_lab2.xpr
# Log file: D:/projects/itmo/io_lab2/io_lab2/vivado.log
# Journal file: D:/projects/itmo/io_lab2/io_lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/projects/itmo/io_lab2/io_lab2/io_lab2.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test_mb/Debug/test_mb.elf'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 722.656 ; gain = 95.184
update_compile_order -fileset sources_1
launch_sdk -workspace D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk -hwspec D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk -hwspec D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_core
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <uc_system> from BD file <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 819.754 ; gain = 89.457
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L microblaze_v10_0_3 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 11 22:54:57 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 11 22:54:57 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 848.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 848.008 ; gain = 0.000
run 10 ns
run 10 us
run 15 us
file mkdir D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new
close [ open D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v w ]
add_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v
update_compile_order -fileset sources_1
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
create_bd_cell -type module -reference Timer Timer_0
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
ERROR: [IP_Flow 19-748] Component Definition 'xilinx.com:module_ref:Timer:1.0 (Timer_v1_0)': No ports found. There must be an interface when the IP has at least one source file group.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Timer'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'Timer'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference Timer -name Timer_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference Timer Timer_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 530 520} [get_bd_cells Timer_0]
undo
INFO: [Common 17-17] undo 'set_property location {2 530 520} [get_bd_cells Timer_0]'
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference Timer Timer_0'
set_property location {3 1037 -287} [get_bd_cells microblaze_core_local_memory]
set_property location {2 1016 -16} [get_bd_cells axi_timer]
set_property location {2 1050 154} [get_bd_cells axi_gpio]
set_property location {62 -308} [get_bd_ports reset_rtl]
close [ open D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v w ]
add_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] uc_system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] uc_system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_M01_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axi_interconnect]
endgroup
connect_bd_net [get_bd_pins axi_interconnect/M02_ARESETN] [get_bd_pins rst_clk_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect/M03_ARESETN] [get_bd_pins rst_clk_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect/M03_ACLK] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect/M02_ACLK] [get_bd_pins clk_wiz/clk_out1]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins clk_wiz/clk_out1]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_clk_100M/peripheral_aresetn]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
set_property location {2 1086 226} [get_bd_cells axi_gpio]
set_property location {2 1084 64} [get_bd_cells axi_timer]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {2 1079 -140} [get_bd_cells axi_timer]
set_property location {2 1085 57} [get_bd_cells axi_uartlite_0]
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect/M01_AXI]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins rst_clk_100M/peripheral_aresetn]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
create_bd_port -dir O uart_rtl
set_property location {1243 51} [get_bd_ports uart_rtl]
set_property location {1167 53} [get_bd_ports uart_rtl]
set_property location {1284 37} [get_bd_ports uart_rtl]
set_property location {1232 49} [get_bd_ports uart_rtl]
delete_bd_objs [get_bd_ports uart_rtl]
create_bd_port -dir O uart_rtl
set_property location {1265 43} [get_bd_ports uart_rtl]
delete_bd_objs [get_bd_ports uart_rtl]
create_bd_port -dir O -type data uart_rtl
set_property location {1282 37} [get_bd_ports uart_rtl]
delete_bd_objs [get_bd_ports uart_rtl]
create_bd_port -dir O -from 2 -to 0 uart_rtl
set_property location {1256 70} [get_bd_ports uart_rtl]
set_property location {1235 50} [get_bd_ports uart_rtl]
delete_bd_objs [get_bd_ports uart_rtl]
set_property location {1198 219} [get_bd_intf_ports gpio_rtl]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/UART] [get_bd_intf_ports uart_rtl]
endgroup
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
create_bd_cell -type module -reference BRAM_Interconnect BRAM_Interconnect_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 1074 589} [get_bd_cells BRAM_Interconnect_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] uc_system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] uc_system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] uc_system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] uc_system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] uc_system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] uc_system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] uc_system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] uc_system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] uc_system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] uc_system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] uc_system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] uc_system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] uc_system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] uc_system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] uc_system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] uc_system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins BRAM_Interconnect_0/addr_bi]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_addr_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins BRAM_Interconnect_0/addr_bi]'
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_we_a] [get_bd_pins BRAM_Interconnect_0/we_bi]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_we_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_rst_a] [get_bd_pins BRAM_Interconnect_0/rst_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_rst_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /BRAM_Interconnect_0/rst_i(undef)
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_clk_a] [get_bd_pins BRAM_Interconnect_0/clk_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_clk_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /BRAM_Interconnect_0/clk_i(undef)
set_property location {2 1101 622} [get_bd_cells BRAM_Interconnect_0]
create_bd_cell -type module -reference Timer Timer_0
set_property location {4 1620 576} [get_bd_cells Timer_0]
create_bd_cell -type module -reference Timer Timer_1
set_property location {2 1079 568} [get_bd_cells BRAM_Interconnect_0]
set_property location {3 1464 -58} [get_bd_cells axi_uartlite_0]
set_property location {3 1463 62} [get_bd_cells axi_gpio]
set_property location {2069 -80} [get_bd_intf_ports uart_rtl]
set_property location {1989 66} [get_bd_intf_ports gpio_rtl]
set_property location {4 1833 468} [get_bd_cells Timer_0]
set_property location {4 1788 619} [get_bd_cells Timer_1]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_clk_a] [get_bd_pins Timer_0/clk_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_0/clk_i(undef)
connect_bd_net [get_bd_pins Timer_1/clk_i] [get_bd_pins axi_bram_ctrl_0/bram_clk_a]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_1/clk_i(undef)
connect_bd_net [get_bd_pins Timer_0/rst_i] [get_bd_pins axi_bram_ctrl_0/bram_rst_a]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_0/rst_i(undef)
connect_bd_net [get_bd_pins Timer_1/rst_i] [get_bd_pins axi_bram_ctrl_0/bram_rst_a]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_1/rst_i(undef)
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_wrdata_a] [get_bd_pins BRAM_Interconnect_0/wrdata_bi]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_wrdata_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_en_a] [get_bd_pins BRAM_Interconnect_0/en_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_en_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins BRAM_Interconnect_0/addr_bi]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_addr_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
set_property location {4 1738 755} [get_bd_cells Timer_1]
set_property location {4 1762 579} [get_bd_cells Timer_0]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
close [ open D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v w ]
add_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Output_Compare Output_Compare_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {4 1771 305} [get_bd_cells Output_Compare_0]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins Output_Compare_0/clk_i] [get_bd_pins axi_bram_ctrl_0/bram_clk_a]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Output_Compare_0/clk_i(undef)
connect_bd_net [get_bd_pins Output_Compare_0/rst_i] [get_bd_pins axi_bram_ctrl_0/bram_rst_a]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Output_Compare_0/rst_i(undef)
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s1_addr_bo] [get_bd_pins Output_Compare_0/addr_bi]
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s1_wrdata_bo] [get_bd_pins Output_Compare_0/wrdata_bi]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s1_en_o] [get_bd_pins Output_Compare_0/en_i]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s2_addr_bo] [get_bd_pins Timer_0/addr_bi]
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s2_wrdata_bo] [get_bd_pins Timer_0/wrdata_bi]
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s2_en_o] [get_bd_pins Timer_0/en_i]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s3_addr_bo] [get_bd_pins Timer_1/addr_bi]
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s3_wrdata_bo] [get_bd_pins Timer_1/wrdata_bi]
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s3_en_o] [get_bd_pins Timer_1/en_i]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
set_property location {4 1768 556} [get_bd_cells Timer_0]
set_property location {4 1768 756} [get_bd_cells Timer_1]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s1_we_bo] [get_bd_pins Output_Compare_0/we_bi]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s2_we_bo] [get_bd_pins Timer_0/we_bi]
connect_bd_net [get_bd_pins BRAM_Interconnect_0/s3_we_bo] [get_bd_pins Timer_1/we_bi]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins BRAM_Interconnect_0/rddara_bo] [get_bd_pins axi_bram_ctrl_0/bram_rddata_a]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_rddata_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins Output_Compare_0/rddata_bo] [get_bd_pins BRAM_Interconnect_0/s1_rddata_bi]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins Timer_0/rddata_bo] [get_bd_pins BRAM_Interconnect_0/s2_rddata_bi]
connect_bd_net [get_bd_pins Timer_1/rddata_bo] [get_bd_pins BRAM_Interconnect_0/s3_rddata_bi]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins Timer_0/timer_val_bo] [get_bd_pins Output_Compare_0/timer1_val_bi]
connect_bd_net [get_bd_pins Timer_1/timer_val_bo] [get_bd_pins Output_Compare_0/timer2_val_bi]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect/M02_AXI] [get_bd_intf_pins axi_gpio/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect/M03_AXI] [get_bd_intf_pins axi_timer/S_AXI]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
set_property location {2089 -288} [get_bd_ports generateout0]
set_property location {2106 -253} [get_bd_ports pwm0]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
set_property location {2081 54} [get_bd_intf_ports gpio_rtl]
set_property location {2082 56} [get_bd_intf_ports gpio_rtl]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.891 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 00:04:08 2017...
