<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='82' ll='124'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='305' c='_ZNK4llvm12CallLowering17resultsCompatibleERNS0_16CallLoweringInfoERNS_15MachineFunctionERNS_15SmallVectorImplINS0_7ArgInfoEEERFbjNS_3MVTES9_NS_11CCVa13214657'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='347' c='_ZNK4llvm12CallLowering26insertSRetOutgoingArgumentERNS_16MachineIRBuilderERKNS_8CallBaseERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='427' c='_ZNK4llvm12CallLowering9lowerCallERNS_16MachineIRBuilderERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='83' c='_ZNK4llvm12CallLowering9lowerCallERNS_16MachineIRBuilderERKNS_8CallBaseENS_8ArrayRefINS_8RegisterEEENS6_IS8_EES7_St8functionIFjvEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='533' c='_ZNK4llvm12CallLowering26insertSRetOutgoingArgumentERNS_16MachineIRBuilderERKNS_8CallBaseERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='666' c='_ZNK4llvm12CallLowering17resultsCompatibleERNS0_16CallLoweringInfoERNS_15MachineFunctionERNS_15SmallVectorImplINS0_7ArgInfoEEERFbjNS_3MVTES9_NS_11CCVa13214657'/>
<size>1312</size>
<mbr r='llvm::CallLowering::CallLoweringInfo::CallConv' o='0' t='CallingConv::ID'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::Callee' o='64' t='llvm::MachineOperand'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::OrigRet' o='320' t='llvm::CallLowering::ArgInfo'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::OrigArgs' o='1408' t='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::SwiftErrorVReg' o='10240' t='llvm::Register'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::KnownCallees' o='10304' t='llvm::MDNode *'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::IsMustTailCall' o='10368' t='bool'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::IsTailCall' o='10376' t='bool'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::LoweredTailCall' o='10384' t='bool'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::IsVarArg' o='10392' t='bool'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::CanLowerReturn' o='10400' t='bool'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::DemoteRegister' o='10432' t='llvm::Register'/>
<mbr r='llvm::CallLowering::CallLoweringInfo::DemoteStackIndex' o='10464' t='int'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='528' c='_ZN4llvm13createLibcallERNS_16MachineIRBuilderEPKcRKNS_12CallLowering7ArgInfoENS_8ArrayRefIS5_EEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='600' c='_ZN4llvm16createMemLibcallERNS_16MachineIRBuilderERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<size>1312</size>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.h' l='47' c='_ZNK4llvm19AArch64CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.h' l='52' c='_ZNK4llvm19AArch64CallLowering33isEligibleForTailCallOptimizationERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoERNS_15SmallVectorImplINS3_7ArgInfoEEES9_'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.h' l='70' c='_ZNK4llvm19AArch64CallLowering13lowerTailCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoERNS_15SmallVectorImplINS3_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.h' l='74' c='_ZNK4llvm19AArch64CallLowering35doCallerAndCalleePassArgsTheSameWayERNS_12CallLowering16CallLoweringInfoERNS_15MachineFunctionERNS_15SmallVectorImplINS1_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.h' l='79' c='_ZNK4llvm19AArch64CallLowering33areCalleeOutgoingArgsTailCallableERNS_12CallLowering16CallLoweringInfoERNS_15MachineFunctionERNS_15SmallVectorImplINS1_7ArgInfoEEE'/>
<size>1312</size>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='548' c='_ZNK4llvm19AArch64CallLowering35doCallerAndCalleePassArgsTheSameWayERNS_12CallLowering16CallLoweringInfoERNS_15MachineFunctionERNS_15SmallVectorImplINS1_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='588' c='_ZNK4llvm19AArch64CallLowering33areCalleeOutgoingArgsTailCallableERNS_12CallLowering16CallLoweringInfoERNS_15MachineFunctionERNS_15SmallVectorImplINS1_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='648' c='_ZNK4llvm19AArch64CallLowering33isEligibleForTailCallOptimizationERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoERNS_15SmallVectorImplINS3_7ArgInfoEEES9_'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='766' c='_ZNK4llvm19AArch64CallLowering13lowerTailCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoERNS_15SmallVectorImplINS3_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='907' c='_ZNK4llvm19AArch64CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>1312</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h' l='69' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h' l='72' c='_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>1312</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1034' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1193' c='_ZL21addCallTargetOperandsRN4llvm19MachineInstrBuilderERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1212' c='_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>1312</size>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.h' l='44' c='_ZNK4llvm15ARMCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='502' c='_ZNK4llvm15ARMCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>1312</size>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.h' l='75' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='501' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>1312</size>
<use f='llvm/llvm/lib/Target/PowerPC/GISel/PPCCallLowering.h' l='36' c='_ZNK4llvm15PPCCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/GISel/PPCCallLowering.cpp' l='51' c='_ZNK4llvm15PPCCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>1312</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVCallLowering.h' l='39' c='_ZNK4llvm17RISCVCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVCallLowering.cpp' l='49' c='_ZNK4llvm17RISCVCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>1312</size>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.h' l='40' c='_ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='377' c='_ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>1312</size>
