// Seed: 3081034392
module module_0 (
    output tri1 id_0,
    output wand id_1
);
  logic id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    inout supply1 id_3,
    input wor id_4,
    output supply0 id_5,
    output logic id_6
);
  generate
    if (-1) begin : LABEL_0
      assign id_6 = id_2 ? (-1) : "" ? id_2 : id_1;
      for (id_8 = 1; id_8; id_8 = ~id_1 == 1 * id_0++ - 1) begin : LABEL_1
        assign id_6 = 1;
      end
    end else begin : LABEL_2
      for (id_9 = -1; id_9 / id_9; id_6 = id_1) begin : LABEL_3
        assign id_3 = !id_1;
      end
    end
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
