Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 28 20:29:57 2019
| Host         : quinteros running 64-bit Linux Mint 19 Tara
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: u_bip/u_bip_program_memory/data_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_bip/u_bip_program_memory/data_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_bip/u_bip_program_memory/data_reg[13]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.270        0.000                      0                   25        0.197        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.270        0.000                      0                   25        0.197        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_program_memory/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.751ns  (logic 1.002ns (36.428%)  route 1.749ns (63.572%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630    10.151    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.524    10.675 f  u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/Q
                         net (fo=8, routed)           1.185    11.860    u_bip/u_bip_cpu/u_bip_control/addr_instr[2]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.152    12.012 f  u_bip/u_bip_cpu/u_bip_control/data[11]_i_2/O
                         net (fo=1, routed)           0.564    12.576    u_bip/u_bip_cpu/u_bip_control/data[11]_i_2_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.326    12.902 r  u_bip/u_bip_cpu/u_bip_control/data[11]_i_1/O
                         net (fo=1, routed)           0.000    12.902    u_bip/u_bip_program_memory/data_reg[11]_1
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.852    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.081    15.172    u_bip/u_bip_program_memory/data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_program_memory/data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.623ns  (logic 1.139ns (43.428%)  route 1.484ns (56.572%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630    10.151    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.484    10.635 f  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/Q
                         net (fo=7, routed)           0.825    11.460    u_bip/u_bip_cpu/u_bip_control/addr_instr[3]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.323    11.783 f  u_bip/u_bip_cpu/u_bip_control/data[13]_i_4/O
                         net (fo=1, routed)           0.659    12.442    u_bip/u_bip_cpu/u_bip_control/data[13]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.332    12.774 r  u_bip/u_bip_cpu/u_bip_control/data[13]_i_1/O
                         net (fo=1, routed)           0.000    12.774    u_bip/u_bip_program_memory/data_reg[13]_2
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.852    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[13]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.077    15.168    u_bip/u_bip_program_memory/data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.675ns (33.737%)  route 1.326ns (66.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.853 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  u_bip/u_bip_program_memory/data_reg[12]/Q
                         net (fo=3, routed)           0.680     6.348    u_bip/u_bip_program_memory/data_reg_n_0_[12]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.157     6.505 r  u_bip/u_bip_program_memory/pc[10]_i_1/O
                         net (fo=11, routed)          0.646     7.151    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]_0[0]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512     9.853    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.127    
                         clock uncertainty           -0.035    10.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.395     9.697    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.675ns (33.737%)  route 1.326ns (66.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.853 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  u_bip/u_bip_program_memory/data_reg[12]/Q
                         net (fo=3, routed)           0.680     6.348    u_bip/u_bip_program_memory/data_reg_n_0_[12]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.157     6.505 r  u_bip/u_bip_program_memory/pc[10]_i_1/O
                         net (fo=11, routed)          0.646     7.151    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]_0[0]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512     9.853    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.127    
                         clock uncertainty           -0.035    10.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.395     9.697    u_bip/u_bip_cpu/u_bip_control/pc_reg[10]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.675ns (33.737%)  route 1.326ns (66.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.853 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  u_bip/u_bip_program_memory/data_reg[12]/Q
                         net (fo=3, routed)           0.680     6.348    u_bip/u_bip_program_memory/data_reg_n_0_[12]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.157     6.505 r  u_bip/u_bip_program_memory/pc[10]_i_1/O
                         net (fo=11, routed)          0.646     7.151    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]_0[0]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512     9.853    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.127    
                         clock uncertainty           -0.035    10.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.395     9.697    u_bip/u_bip_cpu/u_bip_control/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.675ns (33.737%)  route 1.326ns (66.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.853 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  u_bip/u_bip_program_memory/data_reg[12]/Q
                         net (fo=3, routed)           0.680     6.348    u_bip/u_bip_program_memory/data_reg_n_0_[12]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.157     6.505 r  u_bip/u_bip_program_memory/pc[10]_i_1/O
                         net (fo=11, routed)          0.646     7.151    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]_0[0]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512     9.853    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.127    
                         clock uncertainty           -0.035    10.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.395     9.697    u_bip/u_bip_cpu/u_bip_control/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.675ns (33.737%)  route 1.326ns (66.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.853 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  u_bip/u_bip_program_memory/data_reg[12]/Q
                         net (fo=3, routed)           0.680     6.348    u_bip/u_bip_program_memory/data_reg_n_0_[12]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.157     6.505 r  u_bip/u_bip_program_memory/pc[10]_i_1/O
                         net (fo=11, routed)          0.646     7.151    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]_0[0]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512     9.853    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.127    
                         clock uncertainty           -0.035    10.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.395     9.697    u_bip/u_bip_cpu/u_bip_control/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.675ns (33.737%)  route 1.326ns (66.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.853 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  u_bip/u_bip_program_memory/data_reg[12]/Q
                         net (fo=3, routed)           0.680     6.348    u_bip/u_bip_program_memory/data_reg_n_0_[12]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.157     6.505 r  u_bip/u_bip_program_memory/pc[10]_i_1/O
                         net (fo=11, routed)          0.646     7.151    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]_0[0]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512     9.853    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.127    
                         clock uncertainty           -0.035    10.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.395     9.697    u_bip/u_bip_cpu/u_bip_control/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.675ns (33.737%)  route 1.326ns (66.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.853 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  u_bip/u_bip_program_memory/data_reg[12]/Q
                         net (fo=3, routed)           0.680     6.348    u_bip/u_bip_program_memory/data_reg_n_0_[12]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.157     6.505 r  u_bip/u_bip_program_memory/pc[10]_i_1/O
                         net (fo=11, routed)          0.646     7.151    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]_0[0]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512     9.853    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.127    
                         clock uncertainty           -0.035    10.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.395     9.697    u_bip/u_bip_cpu/u_bip_control/pc_reg[5]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.675ns (39.498%)  route 1.034ns (60.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  u_bip/u_bip_program_memory/data_reg[12]/Q
                         net (fo=3, routed)           0.680     6.348    u_bip/u_bip_program_memory/data_reg_n_0_[12]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.157     6.505 r  u_bip/u_bip_program_memory/pc[10]_i_1/O
                         net (fo=11, routed)          0.354     6.859    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]_0[0]
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513     9.854    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.128    
                         clock uncertainty           -0.035    10.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_CE)      -0.395     9.698    u_bip/u_bip_cpu/u_bip_control/pc_reg[6]
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  2.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.322ns  (logic 0.249ns (77.369%)  route 0.073ns (22.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     6.473    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.151     6.624 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/Q
                         net (fo=7, routed)           0.073     6.697    u_bip/u_bip_cpu/u_bip_control/addr_instr[3]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.098     6.795 r  u_bip/u_bip_cpu/u_bip_control/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     6.795    u_bip/u_bip_cpu/u_bip_control/p_0_in[5]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     6.986    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.125     6.598    u_bip/u_bip_cpu/u_bip_control/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.598    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.687%)  route 0.149ns (41.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     6.473    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.167     6.640 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/Q
                         net (fo=3, routed)           0.149     6.789    u_bip/u_bip_cpu/u_bip_control/addr_instr[10]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     6.834 r  u_bip/u_bip_cpu/u_bip_control/pc[10]_i_2/O
                         net (fo=1, routed)           0.000     6.834    u_bip/u_bip_cpu/u_bip_control/p_0_in[10]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     6.986    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.125     6.598    u_bip/u_bip_cpu/u_bip_control/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.598    
                         arrival time                           6.834    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.440ns  (logic 0.252ns (57.297%)  route 0.188ns (42.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     6.474    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.151     6.625 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/Q
                         net (fo=6, routed)           0.188     6.813    u_bip/u_bip_cpu/u_bip_control/addr_instr[7]
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.101     6.914 r  u_bip/u_bip_cpu/u_bip_control/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     6.914    u_bip/u_bip_cpu/u_bip_control/p_0_in[7]
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     6.987    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.135     6.609    u_bip/u_bip_cpu/u_bip_control/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.609    
                         arrival time                           6.914    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.444ns  (logic 0.252ns (56.780%)  route 0.192ns (43.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     6.474    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.151     6.625 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/Q
                         net (fo=6, routed)           0.192     6.817    u_bip/u_bip_cpu/u_bip_control/addr_instr[7]
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.101     6.918 r  u_bip/u_bip_cpu/u_bip_control/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     6.918    u_bip/u_bip_cpu/u_bip_control/p_0_in[9]
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     6.987    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.135     6.609    u_bip/u_bip_cpu/u_bip_control/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.609    
                         arrival time                           6.918    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.441ns  (logic 0.249ns (56.486%)  route 0.192ns (43.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     6.474    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.151     6.625 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/Q
                         net (fo=6, routed)           0.192     6.817    u_bip/u_bip_cpu/u_bip_control/addr_instr[7]
    SLICE_X2Y15          LUT4 (Prop_lut4_I2_O)        0.098     6.915 r  u_bip/u_bip_cpu/u_bip_control/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     6.915    u_bip/u_bip_cpu/u_bip_control/p_0_in[8]
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     6.987    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.125     6.599    u_bip/u_bip_cpu/u_bip_control/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.599    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_bip/u_bip_program_memory/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_program_memory/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  u_bip/u_bip_program_memory/data_reg[12]/Q
                         net (fo=3, routed)           0.232     1.868    u_bip/u_bip_program_memory/data_reg_n_0_[12]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.913 r  u_bip/u_bip_program_memory/data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.913    u_bip/u_bip_program_memory/data[12]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.593    u_bip/u_bip_program_memory/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_bip/u_bip_program_memory/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_program_memory/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  u_bip/u_bip_program_memory/data_reg[11]/Q
                         net (fo=3, routed)           0.233     1.869    u_bip/u_bip_cpu/u_bip_control/data_reg[11]_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.045     1.914 r  u_bip/u_bip_cpu/u_bip_control/data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.914    u_bip/u_bip_program_memory/data_reg[11]_1
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.593    u_bip/u_bip_program_memory/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.468ns  (logic 0.212ns (45.273%)  route 0.256ns (54.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     6.473    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.167     6.640 f  u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/Q
                         net (fo=10, routed)          0.256     6.896    u_bip/u_bip_cpu/u_bip_control/addr_instr[0]
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.045     6.941 r  u_bip/u_bip_cpu/u_bip_control/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     6.941    u_bip/u_bip_cpu/u_bip_control/p_0_in[0]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     6.986    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.125     6.598    u_bip/u_bip_cpu/u_bip_control/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.598    
                         arrival time                           6.941    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.527ns  (logic 0.249ns (47.234%)  route 0.278ns (52.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     6.473    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.151     6.624 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/Q
                         net (fo=10, routed)          0.278     6.902    u_bip/u_bip_cpu/u_bip_control/addr_instr[1]
    SLICE_X2Y16          LUT4 (Prop_lut4_I0_O)        0.098     7.000 r  u_bip/u_bip_cpu/u_bip_control/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     7.000    u_bip/u_bip_cpu/u_bip_control/p_0_in[3]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     6.986    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.135     6.608    u_bip/u_bip_cpu/u_bip_control/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           7.000    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.528ns  (logic 0.250ns (47.334%)  route 0.278ns (52.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     6.473    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.151     6.624 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/Q
                         net (fo=10, routed)          0.278     6.902    u_bip/u_bip_cpu/u_bip_control/addr_instr[1]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.099     7.001 r  u_bip/u_bip_cpu/u_bip_control/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     7.001    u_bip/u_bip_cpu/u_bip_control/p_0_in[2]
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     6.986    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.124     6.597    u_bip/u_bip_cpu/u_bip_control/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.597    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.404    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    led_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    led_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    led_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    led_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    led_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    led_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    led_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    led_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    led_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    led_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    led_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    led_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    led_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    led_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_reg[3]/C



