# system info qlab5_sys_tb on 2020.03.08.17:33:46
system_info:
name,value
DEVICE,EP2C5Q208C8
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1583678010
#
#
# Files generated for qlab5_sys_tb on 2020.03.08.17:33:46
files:
filepath,kind,attributes,module,is_top
qlab5_sys/testbench/qlab5_sys_tb/simulation/qlab5_sys_tb.v,VERILOG,,qlab5_sys_tb,true
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys.v,VERILOG,,qlab5_sys,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_onchip_memory2_0.hex,HEX,,qlab5_sys_onchip_memory2_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_onchip_memory2_0.v,VERILOG,,qlab5_sys_onchip_memory2_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_pio_0.v,VERILOG,,qlab5_sys_pio_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cpu_0.do,OTHER,,qlab5_sys_cpu_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cpu_0.v,VERILOG,,qlab5_sys_cpu_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cpu_0_rf_ram_a.dat,DAT,,qlab5_sys_cpu_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cpu_0_rf_ram_a.hex,HEX,,qlab5_sys_cpu_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cpu_0_rf_ram_a.mif,MIF,,qlab5_sys_cpu_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cpu_0_rf_ram_b.dat,DAT,,qlab5_sys_cpu_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cpu_0_rf_ram_b.hex,HEX,,qlab5_sys_cpu_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cpu_0_rf_ram_b.mif,MIF,,qlab5_sys_cpu_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cpu_0_test_bench.v,VERILOG,,qlab5_sys_cpu_0,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_addr_router.sv,SYSTEM_VERILOG,,qlab5_sys_addr_router,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_addr_router_001.sv,SYSTEM_VERILOG,,qlab5_sys_addr_router_001,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_id_router.sv,SYSTEM_VERILOG,,qlab5_sys_id_router,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_id_router_001.sv,SYSTEM_VERILOG,,qlab5_sys_id_router_001,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cmd_xbar_demux.sv,SYSTEM_VERILOG,,qlab5_sys_cmd_xbar_demux,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,qlab5_sys_cmd_xbar_demux_001,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qlab5_sys_cmd_xbar_mux,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_cmd_xbar_mux.sv,SYSTEM_VERILOG,,qlab5_sys_cmd_xbar_mux,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qlab5_sys_rsp_xbar_mux_001,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,qlab5_sys_rsp_xbar_mux_001,false
qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/qlab5_sys_irq_mapper.sv,SYSTEM_VERILOG,,qlab5_sys_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qlab5_sys_tb.qlab5_sys_inst,qlab5_sys
qlab5_sys_tb.qlab5_sys_inst.onchip_memory2_0,qlab5_sys_onchip_memory2_0
qlab5_sys_tb.qlab5_sys_inst.pio_0,qlab5_sys_pio_0
qlab5_sys_tb.qlab5_sys_inst.cpu_0,qlab5_sys_cpu_0
qlab5_sys_tb.qlab5_sys_inst.cpu_0_instruction_master_translator,altera_merlin_master_translator
qlab5_sys_tb.qlab5_sys_inst.cpu_0_data_master_translator,altera_merlin_master_translator
qlab5_sys_tb.qlab5_sys_inst.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
qlab5_sys_tb.qlab5_sys_inst.pio_0_s1_translator,altera_merlin_slave_translator
qlab5_sys_tb.qlab5_sys_inst.cpu_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
qlab5_sys_tb.qlab5_sys_inst.cpu_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
qlab5_sys_tb.qlab5_sys_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
qlab5_sys_tb.qlab5_sys_inst.pio_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
qlab5_sys_tb.qlab5_sys_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
qlab5_sys_tb.qlab5_sys_inst.pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
qlab5_sys_tb.qlab5_sys_inst.addr_router,qlab5_sys_addr_router
qlab5_sys_tb.qlab5_sys_inst.addr_router_001,qlab5_sys_addr_router_001
qlab5_sys_tb.qlab5_sys_inst.id_router,qlab5_sys_id_router
qlab5_sys_tb.qlab5_sys_inst.id_router_001,qlab5_sys_id_router_001
qlab5_sys_tb.qlab5_sys_inst.rst_controller,altera_reset_controller
qlab5_sys_tb.qlab5_sys_inst.cmd_xbar_demux,qlab5_sys_cmd_xbar_demux
qlab5_sys_tb.qlab5_sys_inst.rsp_xbar_demux_001,qlab5_sys_cmd_xbar_demux
qlab5_sys_tb.qlab5_sys_inst.cmd_xbar_demux_001,qlab5_sys_cmd_xbar_demux_001
qlab5_sys_tb.qlab5_sys_inst.rsp_xbar_demux,qlab5_sys_cmd_xbar_demux_001
qlab5_sys_tb.qlab5_sys_inst.cmd_xbar_mux,qlab5_sys_cmd_xbar_mux
qlab5_sys_tb.qlab5_sys_inst.rsp_xbar_mux_001,qlab5_sys_rsp_xbar_mux_001
qlab5_sys_tb.qlab5_sys_inst.irq_mapper,qlab5_sys_irq_mapper
qlab5_sys_tb.qlab5_sys_inst_clk_0_clk_in_bfm,altera_avalon_clock_source
qlab5_sys_tb.qlab5_sys_inst_clk_0_clk_in_reset_bfm,altera_avalon_reset_source
