Loading plugins phase: Elapsed time ==> 0s.200ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\DC-Motor-PWM.cyprj -d CY8C5888LTI-LP097 -s C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.935ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.124ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DC-Motor-PWM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\DC-Motor-PWM.cyprj -dcpsoc3 DC-Motor-PWM.v -verilog
======================================================================

======================================================================
Compiling:  DC-Motor-PWM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\DC-Motor-PWM.cyprj -dcpsoc3 DC-Motor-PWM.v -verilog
======================================================================

======================================================================
Compiling:  DC-Motor-PWM.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\DC-Motor-PWM.cyprj -dcpsoc3 -verilog DC-Motor-PWM.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 14 13:40:31 2017


======================================================================
Compiling:  DC-Motor-PWM.v
Program  :   vpp
Options  :    -yv2 -q10 DC-Motor-PWM.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 14 13:40:31 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DC-Motor-PWM.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DC-Motor-PWM.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\DC-Motor-PWM.cyprj -dcpsoc3 -verilog DC-Motor-PWM.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 14 13:40:32 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\codegentemp\DC-Motor-PWM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\codegentemp\DC-Motor-PWM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  DC-Motor-PWM.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\DC-Motor-PWM.cyprj -dcpsoc3 -verilog DC-Motor-PWM.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 14 13:40:35 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\codegentemp\DC-Motor-PWM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\codegentemp\DC-Motor-PWM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_8
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\PWM_M1:PWMUDB:km_run\
	\PWM_M1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M1:PWMUDB:capt_rising\
	\PWM_M1:PWMUDB:capt_falling\
	\PWM_M1:PWMUDB:trig_rise\
	\PWM_M1:PWMUDB:trig_fall\
	\PWM_M1:PWMUDB:sc_kill\
	\PWM_M1:PWMUDB:min_kill\
	\PWM_M1:PWMUDB:km_tc\
	\PWM_M1:PWMUDB:db_tc\
	\PWM_M1:PWMUDB:dith_sel\
	\PWM_M1:PWMUDB:compare2\
	\PWM_M1:Net_101\
	Net_89
	Net_90
	\PWM_M1:PWMUDB:MODULE_6:b_31\
	\PWM_M1:PWMUDB:MODULE_6:b_30\
	\PWM_M1:PWMUDB:MODULE_6:b_29\
	\PWM_M1:PWMUDB:MODULE_6:b_28\
	\PWM_M1:PWMUDB:MODULE_6:b_27\
	\PWM_M1:PWMUDB:MODULE_6:b_26\
	\PWM_M1:PWMUDB:MODULE_6:b_25\
	\PWM_M1:PWMUDB:MODULE_6:b_24\
	\PWM_M1:PWMUDB:MODULE_6:b_23\
	\PWM_M1:PWMUDB:MODULE_6:b_22\
	\PWM_M1:PWMUDB:MODULE_6:b_21\
	\PWM_M1:PWMUDB:MODULE_6:b_20\
	\PWM_M1:PWMUDB:MODULE_6:b_19\
	\PWM_M1:PWMUDB:MODULE_6:b_18\
	\PWM_M1:PWMUDB:MODULE_6:b_17\
	\PWM_M1:PWMUDB:MODULE_6:b_16\
	\PWM_M1:PWMUDB:MODULE_6:b_15\
	\PWM_M1:PWMUDB:MODULE_6:b_14\
	\PWM_M1:PWMUDB:MODULE_6:b_13\
	\PWM_M1:PWMUDB:MODULE_6:b_12\
	\PWM_M1:PWMUDB:MODULE_6:b_11\
	\PWM_M1:PWMUDB:MODULE_6:b_10\
	\PWM_M1:PWMUDB:MODULE_6:b_9\
	\PWM_M1:PWMUDB:MODULE_6:b_8\
	\PWM_M1:PWMUDB:MODULE_6:b_7\
	\PWM_M1:PWMUDB:MODULE_6:b_6\
	\PWM_M1:PWMUDB:MODULE_6:b_5\
	\PWM_M1:PWMUDB:MODULE_6:b_4\
	\PWM_M1:PWMUDB:MODULE_6:b_3\
	\PWM_M1:PWMUDB:MODULE_6:b_2\
	\PWM_M1:PWMUDB:MODULE_6:b_1\
	\PWM_M1:PWMUDB:MODULE_6:b_0\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_91
	Net_88
	\PWM_M1:Net_113\
	\PWM_M1:Net_107\
	\PWM_M1:Net_114\
	\PWM_M2:PWMUDB:km_run\
	\PWM_M2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M2:PWMUDB:capt_rising\
	\PWM_M2:PWMUDB:capt_falling\
	\PWM_M2:PWMUDB:trig_rise\
	\PWM_M2:PWMUDB:trig_fall\
	\PWM_M2:PWMUDB:sc_kill\
	\PWM_M2:PWMUDB:min_kill\
	\PWM_M2:PWMUDB:km_tc\
	\PWM_M2:PWMUDB:db_tc\
	\PWM_M2:PWMUDB:dith_sel\
	\PWM_M2:PWMUDB:compare2\
	\PWM_M2:Net_101\
	Net_182
	Net_183
	\PWM_M2:PWMUDB:MODULE_7:b_31\
	\PWM_M2:PWMUDB:MODULE_7:b_30\
	\PWM_M2:PWMUDB:MODULE_7:b_29\
	\PWM_M2:PWMUDB:MODULE_7:b_28\
	\PWM_M2:PWMUDB:MODULE_7:b_27\
	\PWM_M2:PWMUDB:MODULE_7:b_26\
	\PWM_M2:PWMUDB:MODULE_7:b_25\
	\PWM_M2:PWMUDB:MODULE_7:b_24\
	\PWM_M2:PWMUDB:MODULE_7:b_23\
	\PWM_M2:PWMUDB:MODULE_7:b_22\
	\PWM_M2:PWMUDB:MODULE_7:b_21\
	\PWM_M2:PWMUDB:MODULE_7:b_20\
	\PWM_M2:PWMUDB:MODULE_7:b_19\
	\PWM_M2:PWMUDB:MODULE_7:b_18\
	\PWM_M2:PWMUDB:MODULE_7:b_17\
	\PWM_M2:PWMUDB:MODULE_7:b_16\
	\PWM_M2:PWMUDB:MODULE_7:b_15\
	\PWM_M2:PWMUDB:MODULE_7:b_14\
	\PWM_M2:PWMUDB:MODULE_7:b_13\
	\PWM_M2:PWMUDB:MODULE_7:b_12\
	\PWM_M2:PWMUDB:MODULE_7:b_11\
	\PWM_M2:PWMUDB:MODULE_7:b_10\
	\PWM_M2:PWMUDB:MODULE_7:b_9\
	\PWM_M2:PWMUDB:MODULE_7:b_8\
	\PWM_M2:PWMUDB:MODULE_7:b_7\
	\PWM_M2:PWMUDB:MODULE_7:b_6\
	\PWM_M2:PWMUDB:MODULE_7:b_5\
	\PWM_M2:PWMUDB:MODULE_7:b_4\
	\PWM_M2:PWMUDB:MODULE_7:b_3\
	\PWM_M2:PWMUDB:MODULE_7:b_2\
	\PWM_M2:PWMUDB:MODULE_7:b_1\
	\PWM_M2:PWMUDB:MODULE_7:b_0\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_184
	Net_181
	\PWM_M2:Net_113\
	\PWM_M2:Net_107\
	\PWM_M2:Net_114\
	\PWM_M3:PWMUDB:km_run\
	\PWM_M3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M3:PWMUDB:capt_rising\
	\PWM_M3:PWMUDB:capt_falling\
	\PWM_M3:PWMUDB:trig_rise\
	\PWM_M3:PWMUDB:trig_fall\
	\PWM_M3:PWMUDB:sc_kill\
	\PWM_M3:PWMUDB:min_kill\
	\PWM_M3:PWMUDB:km_tc\
	\PWM_M3:PWMUDB:db_tc\
	\PWM_M3:PWMUDB:dith_sel\
	\PWM_M3:PWMUDB:compare2\
	\PWM_M3:Net_101\
	Net_210
	Net_211
	\PWM_M3:PWMUDB:MODULE_8:b_31\
	\PWM_M3:PWMUDB:MODULE_8:b_30\
	\PWM_M3:PWMUDB:MODULE_8:b_29\
	\PWM_M3:PWMUDB:MODULE_8:b_28\
	\PWM_M3:PWMUDB:MODULE_8:b_27\
	\PWM_M3:PWMUDB:MODULE_8:b_26\
	\PWM_M3:PWMUDB:MODULE_8:b_25\
	\PWM_M3:PWMUDB:MODULE_8:b_24\
	\PWM_M3:PWMUDB:MODULE_8:b_23\
	\PWM_M3:PWMUDB:MODULE_8:b_22\
	\PWM_M3:PWMUDB:MODULE_8:b_21\
	\PWM_M3:PWMUDB:MODULE_8:b_20\
	\PWM_M3:PWMUDB:MODULE_8:b_19\
	\PWM_M3:PWMUDB:MODULE_8:b_18\
	\PWM_M3:PWMUDB:MODULE_8:b_17\
	\PWM_M3:PWMUDB:MODULE_8:b_16\
	\PWM_M3:PWMUDB:MODULE_8:b_15\
	\PWM_M3:PWMUDB:MODULE_8:b_14\
	\PWM_M3:PWMUDB:MODULE_8:b_13\
	\PWM_M3:PWMUDB:MODULE_8:b_12\
	\PWM_M3:PWMUDB:MODULE_8:b_11\
	\PWM_M3:PWMUDB:MODULE_8:b_10\
	\PWM_M3:PWMUDB:MODULE_8:b_9\
	\PWM_M3:PWMUDB:MODULE_8:b_8\
	\PWM_M3:PWMUDB:MODULE_8:b_7\
	\PWM_M3:PWMUDB:MODULE_8:b_6\
	\PWM_M3:PWMUDB:MODULE_8:b_5\
	\PWM_M3:PWMUDB:MODULE_8:b_4\
	\PWM_M3:PWMUDB:MODULE_8:b_3\
	\PWM_M3:PWMUDB:MODULE_8:b_2\
	\PWM_M3:PWMUDB:MODULE_8:b_1\
	\PWM_M3:PWMUDB:MODULE_8:b_0\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_212
	Net_209
	\PWM_M3:Net_113\
	\PWM_M3:Net_107\
	\PWM_M3:Net_114\
	\PWM_M4:PWMUDB:km_run\
	\PWM_M4:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M4:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M4:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M4:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M4:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M4:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M4:PWMUDB:capt_rising\
	\PWM_M4:PWMUDB:capt_falling\
	\PWM_M4:PWMUDB:trig_rise\
	\PWM_M4:PWMUDB:trig_fall\
	\PWM_M4:PWMUDB:sc_kill\
	\PWM_M4:PWMUDB:min_kill\
	\PWM_M4:PWMUDB:km_tc\
	\PWM_M4:PWMUDB:db_tc\
	\PWM_M4:PWMUDB:dith_sel\
	\PWM_M4:PWMUDB:compare2\
	\PWM_M4:Net_101\
	Net_281
	Net_282
	\PWM_M4:PWMUDB:MODULE_9:b_31\
	\PWM_M4:PWMUDB:MODULE_9:b_30\
	\PWM_M4:PWMUDB:MODULE_9:b_29\
	\PWM_M4:PWMUDB:MODULE_9:b_28\
	\PWM_M4:PWMUDB:MODULE_9:b_27\
	\PWM_M4:PWMUDB:MODULE_9:b_26\
	\PWM_M4:PWMUDB:MODULE_9:b_25\
	\PWM_M4:PWMUDB:MODULE_9:b_24\
	\PWM_M4:PWMUDB:MODULE_9:b_23\
	\PWM_M4:PWMUDB:MODULE_9:b_22\
	\PWM_M4:PWMUDB:MODULE_9:b_21\
	\PWM_M4:PWMUDB:MODULE_9:b_20\
	\PWM_M4:PWMUDB:MODULE_9:b_19\
	\PWM_M4:PWMUDB:MODULE_9:b_18\
	\PWM_M4:PWMUDB:MODULE_9:b_17\
	\PWM_M4:PWMUDB:MODULE_9:b_16\
	\PWM_M4:PWMUDB:MODULE_9:b_15\
	\PWM_M4:PWMUDB:MODULE_9:b_14\
	\PWM_M4:PWMUDB:MODULE_9:b_13\
	\PWM_M4:PWMUDB:MODULE_9:b_12\
	\PWM_M4:PWMUDB:MODULE_9:b_11\
	\PWM_M4:PWMUDB:MODULE_9:b_10\
	\PWM_M4:PWMUDB:MODULE_9:b_9\
	\PWM_M4:PWMUDB:MODULE_9:b_8\
	\PWM_M4:PWMUDB:MODULE_9:b_7\
	\PWM_M4:PWMUDB:MODULE_9:b_6\
	\PWM_M4:PWMUDB:MODULE_9:b_5\
	\PWM_M4:PWMUDB:MODULE_9:b_4\
	\PWM_M4:PWMUDB:MODULE_9:b_3\
	\PWM_M4:PWMUDB:MODULE_9:b_2\
	\PWM_M4:PWMUDB:MODULE_9:b_1\
	\PWM_M4:PWMUDB:MODULE_9:b_0\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_283
	Net_280
	\PWM_M4:Net_113\
	\PWM_M4:Net_107\
	\PWM_M4:Net_114\
	\SPI_Slave:BSPIS:dpMISO_fifo_not_empty\
	\SPI_Slave:BSPIS:control_7\
	\SPI_Slave:BSPIS:control_6\
	\SPI_Slave:BSPIS:control_5\
	\SPI_Slave:BSPIS:control_4\
	\SPI_Slave:BSPIS:control_3\
	\SPI_Slave:BSPIS:control_2\
	\SPI_Slave:BSPIS:control_1\
	\SPI_Slave:BSPIS:control_0\
	\SPI_Slave:Net_182\
	Net_301
	\PWM_P:PWMUDB:km_run\
	\PWM_P:PWMUDB:ctrl_cmpmode2_2\
	\PWM_P:PWMUDB:ctrl_cmpmode2_1\
	\PWM_P:PWMUDB:ctrl_cmpmode2_0\
	\PWM_P:PWMUDB:ctrl_cmpmode1_2\
	\PWM_P:PWMUDB:ctrl_cmpmode1_1\
	\PWM_P:PWMUDB:ctrl_cmpmode1_0\
	\PWM_P:PWMUDB:capt_rising\
	\PWM_P:PWMUDB:capt_falling\
	\PWM_P:PWMUDB:trig_rise\
	\PWM_P:PWMUDB:trig_fall\
	\PWM_P:PWMUDB:sc_kill\
	\PWM_P:PWMUDB:min_kill\
	\PWM_P:PWMUDB:km_tc\
	\PWM_P:PWMUDB:db_tc\
	\PWM_P:PWMUDB:dith_sel\
	\PWM_P:PWMUDB:compare2\
	\PWM_P:Net_101\
	Net_385
	Net_386
	\PWM_P:PWMUDB:MODULE_10:b_31\
	\PWM_P:PWMUDB:MODULE_10:b_30\
	\PWM_P:PWMUDB:MODULE_10:b_29\
	\PWM_P:PWMUDB:MODULE_10:b_28\
	\PWM_P:PWMUDB:MODULE_10:b_27\
	\PWM_P:PWMUDB:MODULE_10:b_26\
	\PWM_P:PWMUDB:MODULE_10:b_25\
	\PWM_P:PWMUDB:MODULE_10:b_24\
	\PWM_P:PWMUDB:MODULE_10:b_23\
	\PWM_P:PWMUDB:MODULE_10:b_22\
	\PWM_P:PWMUDB:MODULE_10:b_21\
	\PWM_P:PWMUDB:MODULE_10:b_20\
	\PWM_P:PWMUDB:MODULE_10:b_19\
	\PWM_P:PWMUDB:MODULE_10:b_18\
	\PWM_P:PWMUDB:MODULE_10:b_17\
	\PWM_P:PWMUDB:MODULE_10:b_16\
	\PWM_P:PWMUDB:MODULE_10:b_15\
	\PWM_P:PWMUDB:MODULE_10:b_14\
	\PWM_P:PWMUDB:MODULE_10:b_13\
	\PWM_P:PWMUDB:MODULE_10:b_12\
	\PWM_P:PWMUDB:MODULE_10:b_11\
	\PWM_P:PWMUDB:MODULE_10:b_10\
	\PWM_P:PWMUDB:MODULE_10:b_9\
	\PWM_P:PWMUDB:MODULE_10:b_8\
	\PWM_P:PWMUDB:MODULE_10:b_7\
	\PWM_P:PWMUDB:MODULE_10:b_6\
	\PWM_P:PWMUDB:MODULE_10:b_5\
	\PWM_P:PWMUDB:MODULE_10:b_4\
	\PWM_P:PWMUDB:MODULE_10:b_3\
	\PWM_P:PWMUDB:MODULE_10:b_2\
	\PWM_P:PWMUDB:MODULE_10:b_1\
	\PWM_P:PWMUDB:MODULE_10:b_0\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_387
	Net_384
	\PWM_P:Net_113\
	\PWM_P:Net_107\
	\PWM_P:Net_114\

    Synthesized names
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_P:PWMUDB:add_vi_vv_MODGEN_10_2\

Deleted 707 User equations/components.
Deleted 150 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \UART_1:BUART:tx_hd_send_break\
Aliasing zero to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \PWM_M1:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:trig_out\ to one
Aliasing \PWM_M1:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:final_kill\ to one
Aliasing \PWM_M1:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWM1_net_0 to one
Aliasing tmpOE__Pin_1_net_1 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \ADC_SAR_2:vp_ctl_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_2:vp_ctl_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_2:vn_ctl_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_2:vn_ctl_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_2:vp_ctl_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_2:vp_ctl_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_2:vn_ctl_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_2:vn_ctl_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_2:soc\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_2:tmpOE__ExtVref_net_0\ to one
Aliasing \ADC_SAR_2:Net_381\ to \UART_1:BUART:tx_hd_send_break\
Aliasing tmpOE__Pin_PWM2_net_0 to one
Aliasing \PWM_M2:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:trig_out\ to one
Aliasing \PWM_M2:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:final_kill\ to one
Aliasing \PWM_M2:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_M3:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:trig_out\ to one
Aliasing \PWM_M3:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:final_kill\ to one
Aliasing \PWM_M3:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_ADC_in_1_net_0 to one
Aliasing tmpOE__Pin_PWM3_net_0 to one
Aliasing \PWM_M4:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:trig_out\ to one
Aliasing \PWM_M4:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:final_kill\ to one
Aliasing \PWM_M4:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWM4_net_0 to one
Aliasing \SPI_Slave:BSPIS:load\ to \SPI_Slave:BSPIS:tx_load\
Aliasing \SPI_Slave:BSPIS:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPI_Slave:BSPIS:tx_status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPI_Slave:BSPIS:tx_status_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPI_Slave:BSPIS:rx_status_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPI_Slave:BSPIS:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPI_Slave:BSPIS:rx_status_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPI_Slave:BSPIS:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPI_Slave:BSPIS:sR8:Dp:cs_addr_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing tmpOE__MOSI_net_0 to one
Aliasing tmpOE__SCLK_net_0 to one
Aliasing tmpOE__SS_net_0 to one
Aliasing tmpOE__MISO_net_0 to one
Aliasing \ADC_SAR_1:vp_ctl_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_1:vp_ctl_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_1:vn_ctl_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_1:vn_ctl_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_1:vp_ctl_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_1:vp_ctl_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_1:vn_ctl_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_1:vn_ctl_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_1:soc\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_1:tmpOE__ExtVref_net_0\ to one
Aliasing \ADC_SAR_1:Net_381\ to \UART_1:BUART:tx_hd_send_break\
Aliasing tmpOE__Pin_ADC_in_net_0 to one
Aliasing \PWM_P:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:trig_out\ to one
Aliasing \PWM_P:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:final_kill\ to one
Aliasing \PWM_P:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWM_P_net_0 to one
Aliasing \UART_1:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_M1:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_M1:PWMUDB:prevCompare1\\D\ to \PWM_M1:PWMUDB:pwm_temp\
Aliasing \PWM_M1:PWMUDB:tc_i_reg\\D\ to \PWM_M1:PWMUDB:status_2\
Aliasing \PWM_M2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_M2:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_M2:PWMUDB:prevCompare1\\D\ to \PWM_M2:PWMUDB:pwm_temp\
Aliasing \PWM_M2:PWMUDB:tc_i_reg\\D\ to \PWM_M2:PWMUDB:status_2\
Aliasing \PWM_M3:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_M3:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M3:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_M3:PWMUDB:prevCompare1\\D\ to \PWM_M3:PWMUDB:pwm_temp\
Aliasing \PWM_M3:PWMUDB:tc_i_reg\\D\ to \PWM_M3:PWMUDB:status_2\
Aliasing \PWM_M4:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_M4:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_M4:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_M4:PWMUDB:prevCompare1\\D\ to \PWM_M4:PWMUDB:pwm_temp\
Aliasing \PWM_M4:PWMUDB:tc_i_reg\\D\ to \PWM_M4:PWMUDB:status_2\
Aliasing \PWM_P:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_P:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_P:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_P:PWMUDB:prevCompare1\\D\ to \PWM_P:PWMUDB:pwm_temp\
Aliasing \PWM_P:PWMUDB:tc_i_reg\\D\ to \PWM_P:PWMUDB:status_2\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[8] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[9] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[10] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[11] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[12] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[13] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[14] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_14[21] = \UART_1:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[26] = \UART_1:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[73] = \UART_1:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[78] = \UART_1:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[80] = \UART_1:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[148] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[150] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[165] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[167] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[195] = \UART_1:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[197] = \UART_1:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[208] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[212] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = \UART_1:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[217] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = \UART_1:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[219] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = \UART_1:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[221] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = \UART_1:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[223] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_1_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[295] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:ctrl_enable\[315] = \PWM_M1:PWMUDB:control_7\[307]
Removing Lhs of wire \PWM_M1:PWMUDB:hwCapture\[325] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:hwEnable\[326] = \PWM_M1:PWMUDB:control_7\[307]
Removing Lhs of wire \PWM_M1:PWMUDB:trig_out\[330] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:runmode_enable\\R\[332] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:runmode_enable\\S\[333] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:final_enable\[334] = \PWM_M1:PWMUDB:runmode_enable\[331]
Removing Lhs of wire \PWM_M1:PWMUDB:ltch_kill_reg\\R\[338] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:ltch_kill_reg\\S\[339] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:min_kill_reg\\R\[340] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:min_kill_reg\\S\[341] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill\[344] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_1\[348] = \PWM_M1:PWMUDB:MODULE_6:g2:a0:s_1\[588]
Removing Lhs of wire \PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_0\[350] = \PWM_M1:PWMUDB:MODULE_6:g2:a0:s_0\[589]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_1\\R\[351] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_1\\S\[352] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_0\\R\[353] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_0\\S\[354] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:reset\[357] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:status_6\[358] = zero[27]
Removing Rhs of wire \PWM_M1:PWMUDB:status_5\[359] = \PWM_M1:PWMUDB:final_kill_reg\[373]
Removing Lhs of wire \PWM_M1:PWMUDB:status_4\[360] = zero[27]
Removing Rhs of wire \PWM_M1:PWMUDB:status_3\[361] = \PWM_M1:PWMUDB:fifo_full\[380]
Removing Rhs of wire \PWM_M1:PWMUDB:status_1\[363] = \PWM_M1:PWMUDB:cmp2_status_reg\[372]
Removing Rhs of wire \PWM_M1:PWMUDB:status_0\[364] = \PWM_M1:PWMUDB:cmp1_status_reg\[371]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status\[369] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2\[370] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp1_status_reg\\R\[374] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp1_status_reg\\S\[375] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status_reg\\R\[376] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status_reg\\S\[377] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill_reg\\R\[378] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill_reg\\S\[379] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:cs_addr_2\[381] = \PWM_M1:PWMUDB:tc_i\[336]
Removing Lhs of wire \PWM_M1:PWMUDB:cs_addr_1\[382] = \PWM_M1:PWMUDB:runmode_enable\[331]
Removing Lhs of wire \PWM_M1:PWMUDB:cs_addr_0\[383] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:compare1\[416] = \PWM_M1:PWMUDB:cmp1_less\[387]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm1_i\[421] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm2_i\[423] = zero[27]
Removing Rhs of wire \PWM_M1:Net_96\[426] = \PWM_M1:PWMUDB:pwm_i_reg\[418]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm_temp\[429] = \PWM_M1:PWMUDB:cmp1\[367]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_23\[470] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_22\[471] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_21\[472] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_20\[473] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_19\[474] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_18\[475] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_17\[476] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_16\[477] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_15\[478] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_14\[479] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_13\[480] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_12\[481] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_11\[482] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_10\[483] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_9\[484] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_8\[485] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_7\[486] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_6\[487] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_5\[488] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_4\[489] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_3\[490] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_2\[491] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_1\[492] = \PWM_M1:PWMUDB:MODIN5_1\[493]
Removing Lhs of wire \PWM_M1:PWMUDB:MODIN5_1\[493] = \PWM_M1:PWMUDB:dith_count_1\[347]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_0\[494] = \PWM_M1:PWMUDB:MODIN5_0\[495]
Removing Lhs of wire \PWM_M1:PWMUDB:MODIN5_0\[495] = \PWM_M1:PWMUDB:dith_count_0\[349]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[627] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[628] = one[4]
Removing Rhs of wire Net_100[629] = \PWM_M1:Net_96\[426]
Removing Lhs of wire tmpOE__Pin_PWM1_net_0[637] = one[4]
Removing Lhs of wire tmpOE__Pin_1_net_1[645] = one[4]
Removing Lhs of wire tmpOE__Pin_1_net_0[646] = one[4]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_0\[657] = zero[27]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_2\[658] = zero[27]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_1\[659] = zero[27]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_3\[660] = zero[27]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_1\[661] = zero[27]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_3\[662] = zero[27]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_0\[663] = zero[27]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_2\[664] = zero[27]
Removing Rhs of wire \ADC_SAR_2:Net_188\[667] = \ADC_SAR_2:Net_221\[668]
Removing Lhs of wire \ADC_SAR_2:soc\[674] = zero[27]
Removing Lhs of wire \ADC_SAR_2:tmpOE__ExtVref_net_0\[699] = one[4]
Removing Lhs of wire \ADC_SAR_2:Net_381\[705] = zero[27]
Removing Lhs of wire tmpOE__Pin_PWM2_net_0[707] = one[4]
Removing Rhs of wire Net_137[708] = \PWM_M2:Net_96\[837]
Removing Rhs of wire Net_137[708] = \PWM_M2:PWMUDB:pwm_i_reg\[829]
Removing Lhs of wire \PWM_M2:PWMUDB:ctrl_enable\[726] = \PWM_M2:PWMUDB:control_7\[718]
Removing Lhs of wire \PWM_M2:PWMUDB:hwCapture\[736] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:hwEnable\[737] = \PWM_M2:PWMUDB:control_7\[718]
Removing Lhs of wire \PWM_M2:PWMUDB:trig_out\[741] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:runmode_enable\\R\[743] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:runmode_enable\\S\[744] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:final_enable\[745] = \PWM_M2:PWMUDB:runmode_enable\[742]
Removing Lhs of wire \PWM_M2:PWMUDB:ltch_kill_reg\\R\[749] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:ltch_kill_reg\\S\[750] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:min_kill_reg\\R\[751] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:min_kill_reg\\S\[752] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill\[755] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_1\[759] = \PWM_M2:PWMUDB:MODULE_7:g2:a0:s_1\[999]
Removing Lhs of wire \PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_0\[761] = \PWM_M2:PWMUDB:MODULE_7:g2:a0:s_0\[1000]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_1\\R\[762] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_1\\S\[763] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_0\\R\[764] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_0\\S\[765] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:reset\[768] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:status_6\[769] = zero[27]
Removing Rhs of wire \PWM_M2:PWMUDB:status_5\[770] = \PWM_M2:PWMUDB:final_kill_reg\[784]
Removing Lhs of wire \PWM_M2:PWMUDB:status_4\[771] = zero[27]
Removing Rhs of wire \PWM_M2:PWMUDB:status_3\[772] = \PWM_M2:PWMUDB:fifo_full\[791]
Removing Rhs of wire \PWM_M2:PWMUDB:status_1\[774] = \PWM_M2:PWMUDB:cmp2_status_reg\[783]
Removing Rhs of wire \PWM_M2:PWMUDB:status_0\[775] = \PWM_M2:PWMUDB:cmp1_status_reg\[782]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status\[780] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2\[781] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp1_status_reg\\R\[785] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp1_status_reg\\S\[786] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status_reg\\R\[787] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status_reg\\S\[788] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill_reg\\R\[789] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill_reg\\S\[790] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:cs_addr_2\[792] = \PWM_M2:PWMUDB:tc_i\[747]
Removing Lhs of wire \PWM_M2:PWMUDB:cs_addr_1\[793] = \PWM_M2:PWMUDB:runmode_enable\[742]
Removing Lhs of wire \PWM_M2:PWMUDB:cs_addr_0\[794] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:compare1\[827] = \PWM_M2:PWMUDB:cmp1_less\[798]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm1_i\[832] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm2_i\[834] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm_temp\[840] = \PWM_M2:PWMUDB:cmp1\[778]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_23\[881] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_22\[882] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_21\[883] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_20\[884] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_19\[885] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_18\[886] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_17\[887] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_16\[888] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_15\[889] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_14\[890] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_13\[891] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_12\[892] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_11\[893] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_10\[894] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_9\[895] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_8\[896] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_7\[897] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_6\[898] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_5\[899] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_4\[900] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_3\[901] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_2\[902] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_1\[903] = \PWM_M2:PWMUDB:MODIN6_1\[904]
Removing Lhs of wire \PWM_M2:PWMUDB:MODIN6_1\[904] = \PWM_M2:PWMUDB:dith_count_1\[758]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_0\[905] = \PWM_M2:PWMUDB:MODIN6_0\[906]
Removing Lhs of wire \PWM_M2:PWMUDB:MODIN6_0\[906] = \PWM_M2:PWMUDB:dith_count_0\[760]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1038] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1039] = one[4]
Removing Lhs of wire \PWM_M3:PWMUDB:ctrl_enable\[1058] = \PWM_M3:PWMUDB:control_7\[1050]
Removing Lhs of wire \PWM_M3:PWMUDB:hwCapture\[1068] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:hwEnable\[1069] = \PWM_M3:PWMUDB:control_7\[1050]
Removing Lhs of wire \PWM_M3:PWMUDB:trig_out\[1073] = one[4]
Removing Lhs of wire \PWM_M3:PWMUDB:runmode_enable\\R\[1075] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:runmode_enable\\S\[1076] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:final_enable\[1077] = \PWM_M3:PWMUDB:runmode_enable\[1074]
Removing Lhs of wire \PWM_M3:PWMUDB:ltch_kill_reg\\R\[1081] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:ltch_kill_reg\\S\[1082] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:min_kill_reg\\R\[1083] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:min_kill_reg\\S\[1084] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:final_kill\[1087] = one[4]
Removing Lhs of wire \PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_1\[1091] = \PWM_M3:PWMUDB:MODULE_8:g2:a0:s_1\[1331]
Removing Lhs of wire \PWM_M3:PWMUDB:add_vi_vv_MODGEN_8_0\[1093] = \PWM_M3:PWMUDB:MODULE_8:g2:a0:s_0\[1332]
Removing Lhs of wire \PWM_M3:PWMUDB:dith_count_1\\R\[1094] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:dith_count_1\\S\[1095] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:dith_count_0\\R\[1096] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:dith_count_0\\S\[1097] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:reset\[1100] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:status_6\[1101] = zero[27]
Removing Rhs of wire \PWM_M3:PWMUDB:status_5\[1102] = \PWM_M3:PWMUDB:final_kill_reg\[1116]
Removing Lhs of wire \PWM_M3:PWMUDB:status_4\[1103] = zero[27]
Removing Rhs of wire \PWM_M3:PWMUDB:status_3\[1104] = \PWM_M3:PWMUDB:fifo_full\[1123]
Removing Rhs of wire \PWM_M3:PWMUDB:status_1\[1106] = \PWM_M3:PWMUDB:cmp2_status_reg\[1115]
Removing Rhs of wire \PWM_M3:PWMUDB:status_0\[1107] = \PWM_M3:PWMUDB:cmp1_status_reg\[1114]
Removing Lhs of wire \PWM_M3:PWMUDB:cmp2_status\[1112] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:cmp2\[1113] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:cmp1_status_reg\\R\[1117] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:cmp1_status_reg\\S\[1118] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:cmp2_status_reg\\R\[1119] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:cmp2_status_reg\\S\[1120] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:final_kill_reg\\R\[1121] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:final_kill_reg\\S\[1122] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:cs_addr_2\[1124] = \PWM_M3:PWMUDB:tc_i\[1079]
Removing Lhs of wire \PWM_M3:PWMUDB:cs_addr_1\[1125] = \PWM_M3:PWMUDB:runmode_enable\[1074]
Removing Lhs of wire \PWM_M3:PWMUDB:cs_addr_0\[1126] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:compare1\[1159] = \PWM_M3:PWMUDB:cmp1_less\[1130]
Removing Lhs of wire \PWM_M3:PWMUDB:pwm1_i\[1164] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:pwm2_i\[1166] = zero[27]
Removing Rhs of wire \PWM_M3:Net_96\[1169] = \PWM_M3:PWMUDB:pwm_i_reg\[1161]
Removing Lhs of wire \PWM_M3:PWMUDB:pwm_temp\[1172] = \PWM_M3:PWMUDB:cmp1\[1110]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_23\[1213] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_22\[1214] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_21\[1215] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_20\[1216] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_19\[1217] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_18\[1218] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_17\[1219] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_16\[1220] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_15\[1221] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_14\[1222] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_13\[1223] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_12\[1224] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_11\[1225] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_10\[1226] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_9\[1227] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_8\[1228] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_7\[1229] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_6\[1230] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_5\[1231] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_4\[1232] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_3\[1233] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_2\[1234] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_1\[1235] = \PWM_M3:PWMUDB:MODIN7_1\[1236]
Removing Lhs of wire \PWM_M3:PWMUDB:MODIN7_1\[1236] = \PWM_M3:PWMUDB:dith_count_1\[1090]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:a_0\[1237] = \PWM_M3:PWMUDB:MODIN7_0\[1238]
Removing Lhs of wire \PWM_M3:PWMUDB:MODIN7_0\[1238] = \PWM_M3:PWMUDB:dith_count_0\[1092]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1370] = one[4]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1371] = one[4]
Removing Rhs of wire Net_218[1372] = \PWM_M3:Net_96\[1169]
Removing Lhs of wire tmpOE__Pin_ADC_in_1_net_0[1379] = one[4]
Removing Lhs of wire tmpOE__Pin_PWM3_net_0[1385] = one[4]
Removing Lhs of wire \PWM_M4:PWMUDB:ctrl_enable\[1403] = \PWM_M4:PWMUDB:control_7\[1395]
Removing Lhs of wire \PWM_M4:PWMUDB:hwCapture\[1413] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:hwEnable\[1414] = \PWM_M4:PWMUDB:control_7\[1395]
Removing Lhs of wire \PWM_M4:PWMUDB:trig_out\[1418] = one[4]
Removing Lhs of wire \PWM_M4:PWMUDB:runmode_enable\\R\[1420] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:runmode_enable\\S\[1421] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:final_enable\[1422] = \PWM_M4:PWMUDB:runmode_enable\[1419]
Removing Lhs of wire \PWM_M4:PWMUDB:ltch_kill_reg\\R\[1426] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:ltch_kill_reg\\S\[1427] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:min_kill_reg\\R\[1428] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:min_kill_reg\\S\[1429] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:final_kill\[1432] = one[4]
Removing Lhs of wire \PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_1\[1436] = \PWM_M4:PWMUDB:MODULE_9:g2:a0:s_1\[1676]
Removing Lhs of wire \PWM_M4:PWMUDB:add_vi_vv_MODGEN_9_0\[1438] = \PWM_M4:PWMUDB:MODULE_9:g2:a0:s_0\[1677]
Removing Lhs of wire \PWM_M4:PWMUDB:dith_count_1\\R\[1439] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:dith_count_1\\S\[1440] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:dith_count_0\\R\[1441] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:dith_count_0\\S\[1442] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:reset\[1445] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:status_6\[1446] = zero[27]
Removing Rhs of wire \PWM_M4:PWMUDB:status_5\[1447] = \PWM_M4:PWMUDB:final_kill_reg\[1461]
Removing Lhs of wire \PWM_M4:PWMUDB:status_4\[1448] = zero[27]
Removing Rhs of wire \PWM_M4:PWMUDB:status_3\[1449] = \PWM_M4:PWMUDB:fifo_full\[1468]
Removing Rhs of wire \PWM_M4:PWMUDB:status_1\[1451] = \PWM_M4:PWMUDB:cmp2_status_reg\[1460]
Removing Rhs of wire \PWM_M4:PWMUDB:status_0\[1452] = \PWM_M4:PWMUDB:cmp1_status_reg\[1459]
Removing Lhs of wire \PWM_M4:PWMUDB:cmp2_status\[1457] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:cmp2\[1458] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:cmp1_status_reg\\R\[1462] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:cmp1_status_reg\\S\[1463] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:cmp2_status_reg\\R\[1464] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:cmp2_status_reg\\S\[1465] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:final_kill_reg\\R\[1466] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:final_kill_reg\\S\[1467] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:cs_addr_2\[1469] = \PWM_M4:PWMUDB:tc_i\[1424]
Removing Lhs of wire \PWM_M4:PWMUDB:cs_addr_1\[1470] = \PWM_M4:PWMUDB:runmode_enable\[1419]
Removing Lhs of wire \PWM_M4:PWMUDB:cs_addr_0\[1471] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:compare1\[1504] = \PWM_M4:PWMUDB:cmp1_less\[1475]
Removing Lhs of wire \PWM_M4:PWMUDB:pwm1_i\[1509] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:pwm2_i\[1511] = zero[27]
Removing Rhs of wire \PWM_M4:Net_96\[1514] = \PWM_M4:PWMUDB:pwm_i_reg\[1506]
Removing Lhs of wire \PWM_M4:PWMUDB:pwm_temp\[1517] = \PWM_M4:PWMUDB:cmp1\[1455]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_23\[1558] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_22\[1559] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_21\[1560] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_20\[1561] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_19\[1562] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_18\[1563] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_17\[1564] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_16\[1565] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_15\[1566] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_14\[1567] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_13\[1568] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_12\[1569] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_11\[1570] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_10\[1571] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_9\[1572] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_8\[1573] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_7\[1574] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_6\[1575] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_5\[1576] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_4\[1577] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_3\[1578] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_2\[1579] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_1\[1580] = \PWM_M4:PWMUDB:MODIN8_1\[1581]
Removing Lhs of wire \PWM_M4:PWMUDB:MODIN8_1\[1581] = \PWM_M4:PWMUDB:dith_count_1\[1435]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:a_0\[1582] = \PWM_M4:PWMUDB:MODIN8_0\[1583]
Removing Lhs of wire \PWM_M4:PWMUDB:MODIN8_0\[1583] = \PWM_M4:PWMUDB:dith_count_0\[1437]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1715] = one[4]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1716] = one[4]
Removing Rhs of wire Net_263[1717] = \PWM_M4:Net_96\[1514]
Removing Lhs of wire tmpOE__Pin_PWM4_net_0[1724] = one[4]
Removing Lhs of wire \SPI_Slave:BSPIS:cnt_reset\[1729] = Net_295[1730]
Removing Rhs of wire \SPI_Slave:BSPIS:tx_load\[1732] = \SPI_Slave:BSPIS:dpcounter_zero\[1733]
Removing Lhs of wire \SPI_Slave:BSPIS:dp_clk_src\[1742] = Net_294[1741]
Removing Rhs of wire \SPI_Slave:Net_81\[1744] = \SPI_Slave:Net_176\[1837]
Removing Lhs of wire \SPI_Slave:BSPIS:load\[1763] = \SPI_Slave:BSPIS:tx_load\[1732]
Removing Lhs of wire \SPI_Slave:BSPIS:tx_status_2\[1765] = \SPI_Slave:BSPIS:miso_tx_empty_reg_fin\[1754]
Removing Rhs of wire \SPI_Slave:BSPIS:tx_status_1\[1766] = \SPI_Slave:BSPIS:dpMISO_fifo_not_full\[1767]
Removing Lhs of wire \SPI_Slave:BSPIS:tx_status_6\[1768] = \SPI_Slave:BSPIS:byte_complete\[1734]
Removing Lhs of wire \SPI_Slave:BSPIS:rx_status_3\[1771] = \SPI_Slave:BSPIS:dpMOSI_fifo_not_empty\[1770]
Removing Lhs of wire \SPI_Slave:BSPIS:rx_status_5\[1772] = \SPI_Slave:BSPIS:rx_buf_overrun\[1737]
Removing Lhs of wire \SPI_Slave:BSPIS:rx_status_6\[1773] = \SPI_Slave:BSPIS:dpMOSI_fifo_full_reg\[1759]
Removing Lhs of wire \SPI_Slave:BSPIS:tx_status_5\[1774] = zero[27]
Removing Lhs of wire \SPI_Slave:BSPIS:tx_status_4\[1775] = zero[27]
Removing Lhs of wire \SPI_Slave:BSPIS:tx_status_3\[1776] = zero[27]
Removing Lhs of wire \SPI_Slave:BSPIS:rx_status_2\[1777] = zero[27]
Removing Lhs of wire \SPI_Slave:BSPIS:rx_status_1\[1778] = zero[27]
Removing Lhs of wire \SPI_Slave:BSPIS:rx_status_0\[1779] = zero[27]
Removing Lhs of wire \SPI_Slave:BSPIS:mosi_fin\[1780] = \SPI_Slave:Net_75\[1781]
Removing Lhs of wire \SPI_Slave:Net_75\[1781] = Net_293[1836]
Removing Lhs of wire \SPI_Slave:BSPIS:reset\[1806] = zero[27]
Removing Lhs of wire \SPI_Slave:BSPIS:sR8:Dp:cs_addr_1\[1807] = zero[27]
Removing Lhs of wire tmpOE__MOSI_net_0[1841] = one[4]
Removing Lhs of wire tmpOE__SCLK_net_0[1846] = one[4]
Removing Lhs of wire tmpOE__SS_net_0[1851] = one[4]
Removing Lhs of wire tmpOE__MISO_net_0[1856] = one[4]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[1867] = zero[27]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[1868] = zero[27]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[1869] = zero[27]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[1870] = zero[27]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[1871] = zero[27]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[1872] = zero[27]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[1873] = zero[27]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[1874] = zero[27]
Removing Rhs of wire \ADC_SAR_1:Net_188\[1877] = \ADC_SAR_1:Net_221\[1878]
Removing Lhs of wire \ADC_SAR_1:soc\[1884] = zero[27]
Removing Lhs of wire \ADC_SAR_1:tmpOE__ExtVref_net_0\[1909] = one[4]
Removing Lhs of wire \ADC_SAR_1:Net_381\[1915] = zero[27]
Removing Lhs of wire tmpOE__Pin_ADC_in_net_0[1917] = one[4]
Removing Lhs of wire \PWM_P:PWMUDB:ctrl_enable\[1936] = \PWM_P:PWMUDB:control_7\[1928]
Removing Lhs of wire \PWM_P:PWMUDB:hwCapture\[1946] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:hwEnable\[1947] = \PWM_P:PWMUDB:control_7\[1928]
Removing Lhs of wire \PWM_P:PWMUDB:trig_out\[1951] = one[4]
Removing Lhs of wire \PWM_P:PWMUDB:runmode_enable\\R\[1953] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:runmode_enable\\S\[1954] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:final_enable\[1955] = \PWM_P:PWMUDB:runmode_enable\[1952]
Removing Lhs of wire \PWM_P:PWMUDB:ltch_kill_reg\\R\[1959] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:ltch_kill_reg\\S\[1960] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:min_kill_reg\\R\[1961] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:min_kill_reg\\S\[1962] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:final_kill\[1965] = one[4]
Removing Lhs of wire \PWM_P:PWMUDB:add_vi_vv_MODGEN_10_1\[1969] = \PWM_P:PWMUDB:MODULE_10:g2:a0:s_1\[2209]
Removing Lhs of wire \PWM_P:PWMUDB:add_vi_vv_MODGEN_10_0\[1971] = \PWM_P:PWMUDB:MODULE_10:g2:a0:s_0\[2210]
Removing Lhs of wire \PWM_P:PWMUDB:dith_count_1\\R\[1972] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:dith_count_1\\S\[1973] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:dith_count_0\\R\[1974] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:dith_count_0\\S\[1975] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:reset\[1978] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:status_6\[1979] = zero[27]
Removing Rhs of wire \PWM_P:PWMUDB:status_5\[1980] = \PWM_P:PWMUDB:final_kill_reg\[1994]
Removing Lhs of wire \PWM_P:PWMUDB:status_4\[1981] = zero[27]
Removing Rhs of wire \PWM_P:PWMUDB:status_3\[1982] = \PWM_P:PWMUDB:fifo_full\[2001]
Removing Rhs of wire \PWM_P:PWMUDB:status_1\[1984] = \PWM_P:PWMUDB:cmp2_status_reg\[1993]
Removing Rhs of wire \PWM_P:PWMUDB:status_0\[1985] = \PWM_P:PWMUDB:cmp1_status_reg\[1992]
Removing Lhs of wire \PWM_P:PWMUDB:cmp2_status\[1990] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:cmp2\[1991] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:cmp1_status_reg\\R\[1995] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:cmp1_status_reg\\S\[1996] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:cmp2_status_reg\\R\[1997] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:cmp2_status_reg\\S\[1998] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:final_kill_reg\\R\[1999] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:final_kill_reg\\S\[2000] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:cs_addr_2\[2002] = \PWM_P:PWMUDB:tc_i\[1957]
Removing Lhs of wire \PWM_P:PWMUDB:cs_addr_1\[2003] = \PWM_P:PWMUDB:runmode_enable\[1952]
Removing Lhs of wire \PWM_P:PWMUDB:cs_addr_0\[2004] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:compare1\[2037] = \PWM_P:PWMUDB:cmp1_less\[2008]
Removing Lhs of wire \PWM_P:PWMUDB:pwm1_i\[2042] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:pwm2_i\[2044] = zero[27]
Removing Rhs of wire \PWM_P:Net_96\[2047] = \PWM_P:PWMUDB:pwm_i_reg\[2039]
Removing Lhs of wire \PWM_P:PWMUDB:pwm_temp\[2050] = \PWM_P:PWMUDB:cmp1\[1988]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_23\[2091] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_22\[2092] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_21\[2093] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_20\[2094] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_19\[2095] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_18\[2096] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_17\[2097] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_16\[2098] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_15\[2099] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_14\[2100] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_13\[2101] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_12\[2102] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_11\[2103] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_10\[2104] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_9\[2105] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_8\[2106] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_7\[2107] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_6\[2108] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_5\[2109] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_4\[2110] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_3\[2111] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_2\[2112] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_1\[2113] = \PWM_P:PWMUDB:MODIN9_1\[2114]
Removing Lhs of wire \PWM_P:PWMUDB:MODIN9_1\[2114] = \PWM_P:PWMUDB:dith_count_1\[1968]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:a_0\[2115] = \PWM_P:PWMUDB:MODIN9_0\[2116]
Removing Lhs of wire \PWM_P:PWMUDB:MODIN9_0\[2116] = \PWM_P:PWMUDB:dith_count_0\[1970]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2248] = one[4]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2249] = one[4]
Removing Rhs of wire Net_393[2250] = \PWM_P:Net_96\[2047]
Removing Lhs of wire tmpOE__Pin_PWM_P_net_0[2258] = one[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2263] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2278] = \UART_1:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2287] = \UART_1:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2288] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:min_kill_reg\\D\[2292] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:prevCapture\\D\[2293] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:trig_last\\D\[2294] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:ltch_kill_reg\\D\[2297] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:prevCompare1\\D\[2300] = \PWM_M1:PWMUDB:cmp1\[367]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp1_status_reg\\D\[2301] = \PWM_M1:PWMUDB:cmp1_status\[368]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status_reg\\D\[2302] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm_i_reg\\D\[2304] = \PWM_M1:PWMUDB:pwm_i\[419]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm1_i_reg\\D\[2305] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm2_i_reg\\D\[2306] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:tc_i_reg\\D\[2307] = \PWM_M1:PWMUDB:status_2\[362]
Removing Lhs of wire \PWM_M2:PWMUDB:min_kill_reg\\D\[2308] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:prevCapture\\D\[2309] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:trig_last\\D\[2310] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:ltch_kill_reg\\D\[2313] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:prevCompare1\\D\[2316] = \PWM_M2:PWMUDB:cmp1\[778]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp1_status_reg\\D\[2317] = \PWM_M2:PWMUDB:cmp1_status\[779]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status_reg\\D\[2318] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm_i_reg\\D\[2320] = \PWM_M2:PWMUDB:pwm_i\[830]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm1_i_reg\\D\[2321] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm2_i_reg\\D\[2322] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:tc_i_reg\\D\[2323] = \PWM_M2:PWMUDB:status_2\[773]
Removing Lhs of wire \PWM_M3:PWMUDB:min_kill_reg\\D\[2324] = one[4]
Removing Lhs of wire \PWM_M3:PWMUDB:prevCapture\\D\[2325] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:trig_last\\D\[2326] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:ltch_kill_reg\\D\[2329] = one[4]
Removing Lhs of wire \PWM_M3:PWMUDB:prevCompare1\\D\[2332] = \PWM_M3:PWMUDB:cmp1\[1110]
Removing Lhs of wire \PWM_M3:PWMUDB:cmp1_status_reg\\D\[2333] = \PWM_M3:PWMUDB:cmp1_status\[1111]
Removing Lhs of wire \PWM_M3:PWMUDB:cmp2_status_reg\\D\[2334] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:pwm_i_reg\\D\[2336] = \PWM_M3:PWMUDB:pwm_i\[1162]
Removing Lhs of wire \PWM_M3:PWMUDB:pwm1_i_reg\\D\[2337] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:pwm2_i_reg\\D\[2338] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:tc_i_reg\\D\[2339] = \PWM_M3:PWMUDB:status_2\[1105]
Removing Lhs of wire \PWM_M4:PWMUDB:min_kill_reg\\D\[2340] = one[4]
Removing Lhs of wire \PWM_M4:PWMUDB:prevCapture\\D\[2341] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:trig_last\\D\[2342] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:ltch_kill_reg\\D\[2345] = one[4]
Removing Lhs of wire \PWM_M4:PWMUDB:prevCompare1\\D\[2348] = \PWM_M4:PWMUDB:cmp1\[1455]
Removing Lhs of wire \PWM_M4:PWMUDB:cmp1_status_reg\\D\[2349] = \PWM_M4:PWMUDB:cmp1_status\[1456]
Removing Lhs of wire \PWM_M4:PWMUDB:cmp2_status_reg\\D\[2350] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:pwm_i_reg\\D\[2352] = \PWM_M4:PWMUDB:pwm_i\[1507]
Removing Lhs of wire \PWM_M4:PWMUDB:pwm1_i_reg\\D\[2353] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:pwm2_i_reg\\D\[2354] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:tc_i_reg\\D\[2355] = \PWM_M4:PWMUDB:status_2\[1450]
Removing Lhs of wire \SPI_Slave:BSPIS:dpcounter_one_reg\\D\[2356] = \SPI_Slave:BSPIS:dpcounter_one_fin\[1735]
Removing Lhs of wire \SPI_Slave:BSPIS:mosi_buf_overrun_fin\\D\[2357] = \SPI_Slave:BSPIS:mosi_buf_overrun_reg\[1738]
Removing Lhs of wire \SPI_Slave:BSPIS:mosi_tmp\\D\[2358] = Net_293[1836]
Removing Lhs of wire \PWM_P:PWMUDB:min_kill_reg\\D\[2359] = one[4]
Removing Lhs of wire \PWM_P:PWMUDB:prevCapture\\D\[2360] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:trig_last\\D\[2361] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:ltch_kill_reg\\D\[2364] = one[4]
Removing Lhs of wire \PWM_P:PWMUDB:prevCompare1\\D\[2367] = \PWM_P:PWMUDB:cmp1\[1988]
Removing Lhs of wire \PWM_P:PWMUDB:cmp1_status_reg\\D\[2368] = \PWM_P:PWMUDB:cmp1_status\[1989]
Removing Lhs of wire \PWM_P:PWMUDB:cmp2_status_reg\\D\[2369] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:pwm_i_reg\\D\[2371] = \PWM_P:PWMUDB:pwm_i\[2040]
Removing Lhs of wire \PWM_P:PWMUDB:pwm1_i_reg\\D\[2372] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:pwm2_i_reg\\D\[2373] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:tc_i_reg\\D\[2374] = \PWM_P:PWMUDB:status_2\[1983]

------------------------------------------------------
Aliased 0 equations, 566 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:cmp1\' (cost = 0):
\PWM_M1:PWMUDB:cmp1\ <= (\PWM_M1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_M1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M1:PWMUDB:dith_count_1\ and \PWM_M1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:cmp1\' (cost = 0):
\PWM_M2:PWMUDB:cmp1\ <= (\PWM_M2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_M2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M2:PWMUDB:dith_count_1\ and \PWM_M2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:cmp1\' (cost = 0):
\PWM_M3:PWMUDB:cmp1\ <= (\PWM_M3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_M3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M3:PWMUDB:dith_count_1\ and \PWM_M3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:cmp1\' (cost = 0):
\PWM_M4:PWMUDB:cmp1\ <= (\PWM_M4:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_M4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M4:PWMUDB:dith_count_1\ and \PWM_M4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SPI_Slave:BSPIS:tx_load\' (cost = 6):
\SPI_Slave:BSPIS:tx_load\ <= ((not \SPI_Slave:BSPIS:count_3\ and not \SPI_Slave:BSPIS:count_2\ and not \SPI_Slave:BSPIS:count_1\ and not \SPI_Slave:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPI_Slave:BSPIS:byte_complete\' (cost = 1):
\SPI_Slave:BSPIS:byte_complete\ <= ((not \SPI_Slave:BSPIS:dpcounter_one_reg\ and \SPI_Slave:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:cmp1\' (cost = 0):
\PWM_P:PWMUDB:cmp1\ <= (\PWM_P:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_P:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_P:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_P:PWMUDB:dith_count_1\ and \PWM_P:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_M1:PWMUDB:dith_count_0\ and \PWM_M1:PWMUDB:dith_count_1\)
	OR (not \PWM_M1:PWMUDB:dith_count_1\ and \PWM_M1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_M2:PWMUDB:dith_count_0\ and \PWM_M2:PWMUDB:dith_count_1\)
	OR (not \PWM_M2:PWMUDB:dith_count_1\ and \PWM_M2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_M3:PWMUDB:dith_count_0\ and \PWM_M3:PWMUDB:dith_count_1\)
	OR (not \PWM_M3:PWMUDB:dith_count_1\ and \PWM_M3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_M4:PWMUDB:dith_count_0\ and \PWM_M4:PWMUDB:dith_count_1\)
	OR (not \PWM_M4:PWMUDB:dith_count_1\ and \PWM_M4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_P:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_P:PWMUDB:dith_count_0\ and \PWM_P:PWMUDB:dith_count_1\)
	OR (not \PWM_P:PWMUDB:dith_count_1\ and \PWM_P:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_7 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_7 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_7 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 155 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_M1:PWMUDB:final_capture\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_M2:PWMUDB:final_capture\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_M3:PWMUDB:final_capture\ to zero
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_M4:PWMUDB:final_capture\ to zero
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_P:PWMUDB:final_capture\ to zero
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_M1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_M2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_M3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_M4:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_P:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[93] = \UART_1:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:final_capture\[385] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[598] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[608] = zero[27]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[618] = zero[27]
Removing Lhs of wire \ADC_SAR_2:Net_188\[667] = \ADC_SAR_2:Net_376\[666]
Removing Lhs of wire \PWM_M2:PWMUDB:final_capture\[796] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1009] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1019] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1029] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:final_capture\[1128] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1341] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1351] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1361] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:final_capture\[1473] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1686] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1696] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1706] = zero[27]
Removing Lhs of wire \ADC_SAR_1:Net_188\[1877] = \ADC_SAR_1:Net_376\[1876]
Removing Lhs of wire \PWM_P:PWMUDB:final_capture\[2006] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2219] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2229] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2239] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2270] = \UART_1:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2282] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2283] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2285] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2286] = \UART_1:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2291] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \PWM_M1:PWMUDB:runmode_enable\\D\[2295] = \PWM_M1:PWMUDB:control_7\[307]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill_reg\\D\[2303] = zero[27]
Removing Lhs of wire \PWM_M2:PWMUDB:runmode_enable\\D\[2311] = \PWM_M2:PWMUDB:control_7\[718]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill_reg\\D\[2319] = zero[27]
Removing Lhs of wire \PWM_M3:PWMUDB:runmode_enable\\D\[2327] = \PWM_M3:PWMUDB:control_7\[1050]
Removing Lhs of wire \PWM_M3:PWMUDB:final_kill_reg\\D\[2335] = zero[27]
Removing Lhs of wire \PWM_M4:PWMUDB:runmode_enable\\D\[2343] = \PWM_M4:PWMUDB:control_7\[1395]
Removing Lhs of wire \PWM_M4:PWMUDB:final_kill_reg\\D\[2351] = zero[27]
Removing Lhs of wire \PWM_P:PWMUDB:runmode_enable\\D\[2362] = \PWM_P:PWMUDB:control_7\[1928]
Removing Lhs of wire \PWM_P:PWMUDB:final_kill_reg\\D\[2370] = zero[27]

------------------------------------------------------
Aliased 0 equations, 41 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_7 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_7 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\DC-Motor-PWM.cyprj" -dcpsoc3 DC-Motor-PWM.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.184ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Thursday, 14 December 2017 13:40:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\larsholm92\Documents\IKT\3. Semester\Projektgruppe16\I3PRJ\PSoC_SW_NOT_TESTED\DC-Motor-PWM.cydsn\DC-Motor-PWM.cyprj -d CY8C5888LTI-LP097 DC-Motor-PWM.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_M3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_M4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_P:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M4:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M4:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M4:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M4:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M4:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M4:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_P:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_P:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_P:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_P:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_P:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_P:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=1, Signal=\ADC_SAR_1:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'ADC_SAR_2_theACLK'. Fanout=1, Signal=\ADC_SAR_2:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'SPI_Slave_IntClock'. Fanout=1, Signal=\SPI_Slave:Net_81\
    Digital Clock 4: Automatic-assigning  clock 'Clock_PWM'. Fanout=4, Signal=Net_135
    Digital Clock 5: Automatic-assigning  clock 'Clock_PWM_4'. Fanout=1, Signal=Net_383
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_M1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_M2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_M3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_M4:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \SPI_Slave:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_Slave_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_Slave_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPI_Slave:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPI_Slave:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \PWM_P:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_4, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \ADC_SAR_2:ExtVref(0)\, Pin_ADC_in_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM1(0)__PA ,
            pin_input => Net_100 ,
            pad => Pin_PWM1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(1)__PA ,
            pad => Pin_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_2:ExtVref(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_2:ExtVref(0)\__PA ,
            analog_term => \ADC_SAR_2:Net_215\ ,
            pad => \ADC_SAR_2:ExtVref(0)_PAD\ );

    Pin : Name = Pin_PWM2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM2(0)__PA ,
            pin_input => Net_137 ,
            pad => Pin_PWM2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ADC_in_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ADC_in_1(0)__PA ,
            analog_term => Net_398 ,
            pad => Pin_ADC_in_1(0)_PAD );

    Pin : Name = Pin_PWM3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM3(0)__PA ,
            pin_input => Net_218 ,
            pad => Pin_PWM3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM4(0)__PA ,
            pin_input => Net_263 ,
            pad => Pin_PWM4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            fb => Net_293 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            fb => Net_294 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            fb => Net_295 ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            pin_input => Net_296 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:ExtVref(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:ExtVref(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_215\ ,
            pad => \ADC_SAR_1:ExtVref(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_ADC_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ADC_in(0)__PA ,
            analog_term => Net_101 ,
            pad => Pin_ADC_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_P(0)__PA ,
            pin_input => Net_393 ,
            pad => Pin_PWM_P(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_7 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_M1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:tc_i\
        );
        Output = \PWM_M1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_M2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:tc_i\
        );
        Output = \PWM_M2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_M3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M3:PWMUDB:runmode_enable\ * \PWM_M3:PWMUDB:tc_i\
        );
        Output = \PWM_M3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_M4:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M4:PWMUDB:runmode_enable\ * \PWM_M4:PWMUDB:tc_i\
        );
        Output = \PWM_M4:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\SPI_Slave:BSPIS:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_295
        );
        Output = \SPI_Slave:BSPIS:inv_ss\ (fanout=2)

    MacroCell: Name=\SPI_Slave:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Slave:BSPIS:count_3\ * !\SPI_Slave:BSPIS:count_2\ * 
              !\SPI_Slave:BSPIS:count_1\ * !\SPI_Slave:BSPIS:count_0\
        );
        Output = \SPI_Slave:BSPIS:tx_load\ (fanout=2)

    MacroCell: Name=\SPI_Slave:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:dpcounter_one_fin\ * 
              !\SPI_Slave:BSPIS:dpcounter_one_reg\
        );
        Output = \SPI_Slave:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPI_Slave:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPI_Slave:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPI_Slave:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_296, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_295 * \SPI_Slave:BSPIS:miso_from_dp\
        );
        Output = Net_296 (fanout=1)

    MacroCell: Name=\SPI_Slave:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:dpMOSI_fifo_full\ * !\SPI_Slave:BSPIS:count_3\ * 
              !\SPI_Slave:BSPIS:count_2\ * !\SPI_Slave:BSPIS:count_1\ * 
              !\SPI_Slave:BSPIS:count_0\
        );
        Output = \SPI_Slave:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPI_Slave:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:dpcounter_one_fin\ * 
              !\SPI_Slave:BSPIS:dpcounter_one_reg\ * 
              \SPI_Slave:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPI_Slave:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_Slave:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Slave:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPI_Slave:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_Slave:BSPIS:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Slave:BSPIS:count_3\ * !\SPI_Slave:BSPIS:count_2\ * 
              !\SPI_Slave:BSPIS:count_1\ * \SPI_Slave:BSPIS:count_0\
        );
        Output = \SPI_Slave:BSPIS:dpcounter_one\ (fanout=1)

    MacroCell: Name=\SPI_Slave:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_Slave:BSPIS:count_3\ * !\SPI_Slave:BSPIS:count_2\ * 
              !\SPI_Slave:BSPIS:count_1\ * !\SPI_Slave:BSPIS:count_0\ * 
              Net_293
            + \SPI_Slave:BSPIS:count_3\ * \SPI_Slave:BSPIS:mosi_tmp\
            + \SPI_Slave:BSPIS:count_2\ * \SPI_Slave:BSPIS:mosi_tmp\
            + \SPI_Slave:BSPIS:count_1\ * \SPI_Slave:BSPIS:mosi_tmp\
            + \SPI_Slave:BSPIS:count_0\ * \SPI_Slave:BSPIS:mosi_tmp\
        );
        Output = \SPI_Slave:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=\PWM_P:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_P:PWMUDB:runmode_enable\ * \PWM_P:PWMUDB:tc_i\
        );
        Output = \PWM_P:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_7 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_7 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_7
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_M1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:control_7\
        );
        Output = \PWM_M1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_M1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_M1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M1:PWMUDB:prevCompare1\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_100, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = Net_100 (fanout=1)

    MacroCell: Name=\PWM_M2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:control_7\
        );
        Output = \PWM_M2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_M2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_M2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M2:PWMUDB:prevCompare1\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_137, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = Net_137 (fanout=1)

    MacroCell: Name=\PWM_M3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M3:PWMUDB:control_7\
        );
        Output = \PWM_M3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_M3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M3:PWMUDB:cmp1_less\
        );
        Output = \PWM_M3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_M3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M3:PWMUDB:prevCompare1\ * \PWM_M3:PWMUDB:cmp1_less\
        );
        Output = \PWM_M3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_218, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M3:PWMUDB:runmode_enable\ * \PWM_M3:PWMUDB:cmp1_less\
        );
        Output = Net_218 (fanout=1)

    MacroCell: Name=\PWM_M4:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M4:PWMUDB:control_7\
        );
        Output = \PWM_M4:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_M4:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M4:PWMUDB:cmp1_less\
        );
        Output = \PWM_M4:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_M4:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M4:PWMUDB:prevCompare1\ * \PWM_M4:PWMUDB:cmp1_less\
        );
        Output = \PWM_M4:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_263, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M4:PWMUDB:runmode_enable\ * \PWM_M4:PWMUDB:cmp1_less\
        );
        Output = Net_263 (fanout=1)

    MacroCell: Name=\SPI_Slave:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_Slave:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:dpcounter_one_fin\
        );
        Output = \SPI_Slave:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPI_Slave:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_Slave:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPI_Slave:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPI_Slave:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_294)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_293
        );
        Output = \SPI_Slave:BSPIS:mosi_tmp\ (fanout=1)

    MacroCell: Name=\PWM_P:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_383) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_P:PWMUDB:control_7\
        );
        Output = \PWM_P:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_P:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_383) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_P:PWMUDB:cmp1_less\
        );
        Output = \PWM_P:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_P:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_383) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_P:PWMUDB:prevCompare1\ * \PWM_P:PWMUDB:cmp1_less\
        );
        Output = \PWM_P:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_393, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_383) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_P:PWMUDB:runmode_enable\ * \PWM_P:PWMUDB:cmp1_less\
        );
        Output = Net_393 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_M1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_135 ,
            cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_M1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_M1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_M1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_M2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_135 ,
            cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_M2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_M2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_M2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_M3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_135 ,
            cs_addr_2 => \PWM_M3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_M3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_M3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_M3:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_M4:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_135 ,
            cs_addr_2 => \PWM_M4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M4:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_M4:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_M4:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_M4:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPI_Slave:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_294 ,
            cs_addr_2 => \SPI_Slave:BSPIS:inv_ss\ ,
            cs_addr_0 => \SPI_Slave:BSPIS:tx_load\ ,
            route_si => \SPI_Slave:BSPIS:mosi_to_dp\ ,
            f1_load => \SPI_Slave:BSPIS:tx_load\ ,
            so_comb => \SPI_Slave:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPI_Slave:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPI_Slave:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPI_Slave:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPI_Slave:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_P:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_383 ,
            cs_addr_2 => \PWM_P:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_P:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_P:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_P:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_P:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_14 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_M1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_135 ,
            status_3 => \PWM_M1:PWMUDB:status_3\ ,
            status_2 => \PWM_M1:PWMUDB:status_2\ ,
            status_0 => \PWM_M1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_M2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_135 ,
            status_3 => \PWM_M2:PWMUDB:status_3\ ,
            status_2 => \PWM_M2:PWMUDB:status_2\ ,
            status_0 => \PWM_M2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_M3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_135 ,
            status_3 => \PWM_M3:PWMUDB:status_3\ ,
            status_2 => \PWM_M3:PWMUDB:status_2\ ,
            status_0 => \PWM_M3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_M4:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_135 ,
            status_3 => \PWM_M4:PWMUDB:status_3\ ,
            status_2 => \PWM_M4:PWMUDB:status_2\ ,
            status_0 => \PWM_M4:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_Slave:BSPIS:TxStsReg\
        PORT MAP (
            clock => \SPI_Slave:Net_81\ ,
            status_6 => \SPI_Slave:BSPIS:byte_complete\ ,
            status_2 => \SPI_Slave:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPI_Slave:BSPIS:tx_status_1\ ,
            status_0 => \SPI_Slave:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_Slave:BSPIS:RxStsReg\
        PORT MAP (
            clock => \SPI_Slave:Net_81\ ,
            status_6 => \SPI_Slave:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPI_Slave:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPI_Slave:BSPIS:rx_status_4\ ,
            status_3 => \SPI_Slave:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_300 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_P:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_383 ,
            status_3 => \PWM_P:PWMUDB:status_3\ ,
            status_2 => \PWM_P:PWMUDB:status_2\ ,
            status_0 => \PWM_P:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPI_Slave:BSPIS:sync_1\
        PORT MAP (
            clock => \SPI_Slave:Net_81\ ,
            in => \SPI_Slave:BSPIS:dpcounter_one\ ,
            out => \SPI_Slave:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPI_Slave:BSPIS:sync_2\
        PORT MAP (
            clock => \SPI_Slave:Net_81\ ,
            in => \SPI_Slave:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPI_Slave:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPI_Slave:BSPIS:sync_3\
        PORT MAP (
            clock => \SPI_Slave:Net_81\ ,
            in => \SPI_Slave:BSPIS:mosi_buf_overrun\ ,
            out => \SPI_Slave:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPI_Slave:BSPIS:sync_4\
        PORT MAP (
            clock => \SPI_Slave:Net_81\ ,
            in => \SPI_Slave:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPI_Slave:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_M1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_135 ,
            control_7 => \PWM_M1:PWMUDB:control_7\ ,
            control_6 => \PWM_M1:PWMUDB:control_6\ ,
            control_5 => \PWM_M1:PWMUDB:control_5\ ,
            control_4 => \PWM_M1:PWMUDB:control_4\ ,
            control_3 => \PWM_M1:PWMUDB:control_3\ ,
            control_2 => \PWM_M1:PWMUDB:control_2\ ,
            control_1 => \PWM_M1:PWMUDB:control_1\ ,
            control_0 => \PWM_M1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_M2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_135 ,
            control_7 => \PWM_M2:PWMUDB:control_7\ ,
            control_6 => \PWM_M2:PWMUDB:control_6\ ,
            control_5 => \PWM_M2:PWMUDB:control_5\ ,
            control_4 => \PWM_M2:PWMUDB:control_4\ ,
            control_3 => \PWM_M2:PWMUDB:control_3\ ,
            control_2 => \PWM_M2:PWMUDB:control_2\ ,
            control_1 => \PWM_M2:PWMUDB:control_1\ ,
            control_0 => \PWM_M2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_M3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_135 ,
            control_7 => \PWM_M3:PWMUDB:control_7\ ,
            control_6 => \PWM_M3:PWMUDB:control_6\ ,
            control_5 => \PWM_M3:PWMUDB:control_5\ ,
            control_4 => \PWM_M3:PWMUDB:control_4\ ,
            control_3 => \PWM_M3:PWMUDB:control_3\ ,
            control_2 => \PWM_M3:PWMUDB:control_2\ ,
            control_1 => \PWM_M3:PWMUDB:control_1\ ,
            control_0 => \PWM_M3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_M4:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_135 ,
            control_7 => \PWM_M4:PWMUDB:control_7\ ,
            control_6 => \PWM_M4:PWMUDB:control_6\ ,
            control_5 => \PWM_M4:PWMUDB:control_5\ ,
            control_4 => \PWM_M4:PWMUDB:control_4\ ,
            control_3 => \PWM_M4:PWMUDB:control_3\ ,
            control_2 => \PWM_M4:PWMUDB:control_2\ ,
            control_1 => \PWM_M4:PWMUDB:control_1\ ,
            control_0 => \PWM_M4:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_P:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_383 ,
            control_7 => \PWM_P:PWMUDB:control_7\ ,
            control_6 => \PWM_P:PWMUDB:control_6\ ,
            control_5 => \PWM_P:PWMUDB:control_5\ ,
            control_4 => \PWM_P:PWMUDB:control_4\ ,
            control_3 => \PWM_P:PWMUDB:control_3\ ,
            control_2 => \PWM_P:PWMUDB:control_2\ ,
            control_1 => \PWM_P:PWMUDB:control_1\ ,
            control_0 => \PWM_P:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPI_Slave:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_294 ,
            reset => Net_295 ,
            enable => \SPI_Slave:BSPIS:inv_ss\ ,
            count_6 => \SPI_Slave:BSPIS:count_6\ ,
            count_5 => \SPI_Slave:BSPIS:count_5\ ,
            count_4 => \SPI_Slave:BSPIS:count_4\ ,
            count_3 => \SPI_Slave:BSPIS:count_3\ ,
            count_2 => \SPI_Slave:BSPIS:count_2\ ,
            count_1 => \SPI_Slave:BSPIS:count_1\ ,
            count_0 => \SPI_Slave:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_131 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_401 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPI_Slave:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_SPI
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_308 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   62 :  130 :  192 : 32.29 %
  Unique P-terms              :   86 :  298 :  384 : 22.40 %
  Total P-terms               :   95 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    StatusI Registers         :    9 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.240ms
Tech Mapping phase: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(1)][IoId=(5)] : MISO(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOSI(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_1(1) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Pin_ADC_in(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_PWM1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_PWM2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_PWM3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_PWM4(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Pin_PWM_P(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SCLK(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:ExtVref(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_2:ExtVref(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_2:ADC_SAR\ (fixed, SAR-ExtVref)
IO_7@[IOP=(2)][IoId=(7)] : Pin_ADC_in_1(0)
Log: apr.M0058: The analog placement iterative improvement is 54% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(1)][IoId=(5)] : MISO(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOSI(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_1(1) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Pin_ADC_in(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_PWM1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_PWM2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_PWM3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_PWM4(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Pin_PWM_P(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SCLK(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:ExtVref(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_2:ExtVref(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_2:ADC_SAR\ (fixed, SAR-ExtVref)
IO_6@[IOP=(0)][IoId=(6)] : Pin_ADC_in_1(0)

Analog Placement phase: Elapsed time ==> 0s.882ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_101 {
    sar_1_vplus
    agr2_x_sar_1_vplus
    agr2
    agr2_x_p1_2
    p1_2
  }
  Net: Net_398 {
    sar_0_vplus
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_6
    p0_6
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_215\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_SAR_1:Net_248\ {
  }
  Net: \ADC_SAR_2:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_2:Net_215\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_2:Net_248\ {
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_101
  agr2_x_sar_1_vplus                               -> Net_101
  agr2                                             -> Net_101
  agr2_x_p1_2                                      -> Net_101
  p1_2                                             -> Net_101
  sar_0_vplus                                      -> Net_398
  agl6_x_sar_0_vplus                               -> Net_398
  agl6                                             -> Net_398
  agl6_x_p0_6                                      -> Net_398
  p0_6                                             -> Net_398
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_2                                             -> \ADC_SAR_1:Net_215\
  p0_2_exvref                                      -> \ADC_SAR_1:Net_215\
  sar_0_vrefhi                                     -> \ADC_SAR_2:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_2:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_2:Net_126\
  p0_4                                             -> \ADC_SAR_2:Net_215\
  p0_4_exvref                                      -> \ADC_SAR_2:Net_215\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.08
                   Pterms :            3.71
               Macrocells :            2.58
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       8.33 :       5.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_7 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_7
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_7 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPI_Slave:BSPIS:RxStsReg\
    PORT MAP (
        clock => \SPI_Slave:Net_81\ ,
        status_6 => \SPI_Slave:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPI_Slave:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPI_Slave:BSPIS:rx_status_4\ ,
        status_3 => \SPI_Slave:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_300 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_7 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_296, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_295 * \SPI_Slave:BSPIS:miso_from_dp\
        );
        Output = Net_296 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_Slave:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPI_Slave:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPI_Slave:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Slave:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Slave:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPI_Slave:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_14 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_M1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:control_7\
        );
        Output = \PWM_M1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_M1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M1:PWMUDB:prevCompare1\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_M1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:tc_i\
        );
        Output = \PWM_M1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_M1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_135 ,
        cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_M1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_M1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_M1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_M1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_135 ,
        status_3 => \PWM_M1:PWMUDB:status_3\ ,
        status_2 => \PWM_M1:PWMUDB:status_2\ ,
        status_0 => \PWM_M1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_M1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_135 ,
        control_7 => \PWM_M1:PWMUDB:control_7\ ,
        control_6 => \PWM_M1:PWMUDB:control_6\ ,
        control_5 => \PWM_M1:PWMUDB:control_5\ ,
        control_4 => \PWM_M1:PWMUDB:control_4\ ,
        control_3 => \PWM_M1:PWMUDB:control_3\ ,
        control_2 => \PWM_M1:PWMUDB:control_2\ ,
        control_1 => \PWM_M1:PWMUDB:control_1\ ,
        control_0 => \PWM_M1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M4:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M4:PWMUDB:control_7\
        );
        Output = \PWM_M4:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_137, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = Net_137 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_M4:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M4:PWMUDB:runmode_enable\ * \PWM_M4:PWMUDB:tc_i\
        );
        Output = \PWM_M4:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_M4:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M4:PWMUDB:cmp1_less\
        );
        Output = \PWM_M4:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M4:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M4:PWMUDB:prevCompare1\ * \PWM_M4:PWMUDB:cmp1_less\
        );
        Output = \PWM_M4:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_100, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = Net_100 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_M4:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_135 ,
        cs_addr_2 => \PWM_M4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M4:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_M4:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_M4:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_M4:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_M4:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_135 ,
        status_3 => \PWM_M4:PWMUDB:status_3\ ,
        status_2 => \PWM_M4:PWMUDB:status_2\ ,
        status_0 => \PWM_M4:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_M4:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_135 ,
        control_7 => \PWM_M4:PWMUDB:control_7\ ,
        control_6 => \PWM_M4:PWMUDB:control_6\ ,
        control_5 => \PWM_M4:PWMUDB:control_5\ ,
        control_4 => \PWM_M4:PWMUDB:control_4\ ,
        control_3 => \PWM_M4:PWMUDB:control_3\ ,
        control_2 => \PWM_M4:PWMUDB:control_2\ ,
        control_1 => \PWM_M4:PWMUDB:control_1\ ,
        control_0 => \PWM_M4:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_Slave:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:dpMOSI_fifo_full\ * !\SPI_Slave:BSPIS:count_3\ * 
              !\SPI_Slave:BSPIS:count_2\ * !\SPI_Slave:BSPIS:count_1\ * 
              !\SPI_Slave:BSPIS:count_0\
        );
        Output = \SPI_Slave:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_Slave:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Slave:BSPIS:count_3\ * !\SPI_Slave:BSPIS:count_2\ * 
              !\SPI_Slave:BSPIS:count_1\ * !\SPI_Slave:BSPIS:count_0\
        );
        Output = \SPI_Slave:BSPIS:tx_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_Slave:BSPIS:sync_2\
    PORT MAP (
        clock => \SPI_Slave:Net_81\ ,
        in => \SPI_Slave:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPI_Slave:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_Slave:BSPIS:sync_1\
    PORT MAP (
        clock => \SPI_Slave:Net_81\ ,
        in => \SPI_Slave:BSPIS:dpcounter_one\ ,
        out => \SPI_Slave:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_Slave:BSPIS:sync_4\
    PORT MAP (
        clock => \SPI_Slave:Net_81\ ,
        in => \SPI_Slave:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPI_Slave:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_Slave:BSPIS:sync_3\
    PORT MAP (
        clock => \SPI_Slave:Net_81\ ,
        in => \SPI_Slave:BSPIS:mosi_buf_overrun\ ,
        out => \SPI_Slave:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI_Slave:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_294)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_293
        );
        Output = \SPI_Slave:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_Slave:BSPIS:inv_ss\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_295
        );
        Output = \SPI_Slave:BSPIS:inv_ss\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Slave:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_Slave:BSPIS:count_3\ * !\SPI_Slave:BSPIS:count_2\ * 
              !\SPI_Slave:BSPIS:count_1\ * !\SPI_Slave:BSPIS:count_0\ * 
              Net_293
            + \SPI_Slave:BSPIS:count_3\ * \SPI_Slave:BSPIS:mosi_tmp\
            + \SPI_Slave:BSPIS:count_2\ * \SPI_Slave:BSPIS:mosi_tmp\
            + \SPI_Slave:BSPIS:count_1\ * \SPI_Slave:BSPIS:mosi_tmp\
            + \SPI_Slave:BSPIS:count_0\ * \SPI_Slave:BSPIS:mosi_tmp\
        );
        Output = \SPI_Slave:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_Slave:BSPIS:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Slave:BSPIS:count_3\ * !\SPI_Slave:BSPIS:count_2\ * 
              !\SPI_Slave:BSPIS:count_1\ * \SPI_Slave:BSPIS:count_0\
        );
        Output = \SPI_Slave:BSPIS:dpcounter_one\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SPI_Slave:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_294 ,
        reset => Net_295 ,
        enable => \SPI_Slave:BSPIS:inv_ss\ ,
        count_6 => \SPI_Slave:BSPIS:count_6\ ,
        count_5 => \SPI_Slave:BSPIS:count_5\ ,
        count_4 => \SPI_Slave:BSPIS:count_4\ ,
        count_3 => \SPI_Slave:BSPIS:count_3\ ,
        count_2 => \SPI_Slave:BSPIS:count_2\ ,
        count_1 => \SPI_Slave:BSPIS:count_1\ ,
        count_0 => \SPI_Slave:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Slave:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_Slave:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPI_Slave:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_Slave:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_Slave:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:dpcounter_one_fin\
        );
        Output = \SPI_Slave:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_Slave:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:dpcounter_one_fin\ * 
              !\SPI_Slave:BSPIS:dpcounter_one_reg\ * 
              \SPI_Slave:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPI_Slave:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPI_Slave:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_294 ,
        cs_addr_2 => \SPI_Slave:BSPIS:inv_ss\ ,
        cs_addr_0 => \SPI_Slave:BSPIS:tx_load\ ,
        route_si => \SPI_Slave:BSPIS:mosi_to_dp\ ,
        f1_load => \SPI_Slave:BSPIS:tx_load\ ,
        so_comb => \SPI_Slave:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPI_Slave:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPI_Slave:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPI_Slave:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPI_Slave:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPI_Slave:BSPIS:TxStsReg\
    PORT MAP (
        clock => \SPI_Slave:Net_81\ ,
        status_6 => \SPI_Slave:BSPIS:byte_complete\ ,
        status_2 => \SPI_Slave:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPI_Slave:BSPIS:tx_status_1\ ,
        status_0 => \SPI_Slave:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Slave:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Slave:BSPIS:dpcounter_one_fin\ * 
              !\SPI_Slave:BSPIS:dpcounter_one_reg\
        );
        Output = \SPI_Slave:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_263, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M4:PWMUDB:runmode_enable\ * \PWM_M4:PWMUDB:cmp1_less\
        );
        Output = Net_263 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_M2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:control_7\
        );
        Output = \PWM_M2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_M2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:tc_i\
        );
        Output = \PWM_M2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_M2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M2:PWMUDB:prevCompare1\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_M2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_135 ,
        cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_M2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_M2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_M2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_M2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_135 ,
        status_3 => \PWM_M2:PWMUDB:status_3\ ,
        status_2 => \PWM_M2:PWMUDB:status_2\ ,
        status_0 => \PWM_M2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_M2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_135 ,
        control_7 => \PWM_M2:PWMUDB:control_7\ ,
        control_6 => \PWM_M2:PWMUDB:control_6\ ,
        control_5 => \PWM_M2:PWMUDB:control_5\ ,
        control_4 => \PWM_M2:PWMUDB:control_4\ ,
        control_3 => \PWM_M2:PWMUDB:control_3\ ,
        control_2 => \PWM_M2:PWMUDB:control_2\ ,
        control_1 => \PWM_M2:PWMUDB:control_1\ ,
        control_0 => \PWM_M2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_M3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M3:PWMUDB:control_7\
        );
        Output = \PWM_M3:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_M3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M3:PWMUDB:runmode_enable\ * \PWM_M3:PWMUDB:tc_i\
        );
        Output = \PWM_M3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_M3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M3:PWMUDB:cmp1_less\
        );
        Output = \PWM_M3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M3:PWMUDB:prevCompare1\ * \PWM_M3:PWMUDB:cmp1_less\
        );
        Output = \PWM_M3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_218, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M3:PWMUDB:runmode_enable\ * \PWM_M3:PWMUDB:cmp1_less\
        );
        Output = Net_218 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_M3:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_135 ,
        cs_addr_2 => \PWM_M3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_M3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_M3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_M3:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_M3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_135 ,
        status_3 => \PWM_M3:PWMUDB:status_3\ ,
        status_2 => \PWM_M3:PWMUDB:status_2\ ,
        status_0 => \PWM_M3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_M3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_135 ,
        control_7 => \PWM_M3:PWMUDB:control_7\ ,
        control_6 => \PWM_M3:PWMUDB:control_6\ ,
        control_5 => \PWM_M3:PWMUDB:control_5\ ,
        control_4 => \PWM_M3:PWMUDB:control_4\ ,
        control_3 => \PWM_M3:PWMUDB:control_3\ ,
        control_2 => \PWM_M3:PWMUDB:control_2\ ,
        control_1 => \PWM_M3:PWMUDB:control_1\ ,
        control_0 => \PWM_M3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_393, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_383) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_P:PWMUDB:runmode_enable\ * \PWM_P:PWMUDB:cmp1_less\
        );
        Output = Net_393 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_P:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_383) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_P:PWMUDB:control_7\
        );
        Output = \PWM_P:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_P:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_P:PWMUDB:runmode_enable\ * \PWM_P:PWMUDB:tc_i\
        );
        Output = \PWM_P:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_P:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_383) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_P:PWMUDB:cmp1_less\
        );
        Output = \PWM_P:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_P:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_383) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_P:PWMUDB:prevCompare1\ * \PWM_P:PWMUDB:cmp1_less\
        );
        Output = \PWM_P:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_P:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_383 ,
        cs_addr_2 => \PWM_P:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_P:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_P:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_P:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_P:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_P:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_383 ,
        status_3 => \PWM_P:PWMUDB:status_3\ ,
        status_2 => \PWM_P:PWMUDB:status_2\ ,
        status_0 => \PWM_P:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_P:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_383 ,
        control_7 => \PWM_P:PWMUDB:control_7\ ,
        control_6 => \PWM_P:PWMUDB:control_6\ ,
        control_5 => \PWM_P:PWMUDB:control_5\ ,
        control_4 => \PWM_P:PWMUDB:control_4\ ,
        control_3 => \PWM_P:PWMUDB:control_3\ ,
        control_2 => \PWM_P:PWMUDB:control_2\ ,
        control_1 => \PWM_P:PWMUDB:control_1\ ,
        control_0 => \PWM_P:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_SPI
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_308 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_401 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\SPI_Slave:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_131 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =Pin_1
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_131 );
        Properties:
        {
            drive_mode = "010010"
            ibuf_enabled = "11"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "00"
            input_buffer_sel = "0000"
            input_clk_en = 0
            input_sync = "00"
            input_sync_mode = "00"
            intr_mode = "0101"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ","
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            ovt_hyst_trim = "00"
            ovt_needed = "00"
            ovt_slew_control = "0000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ","
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "11"
            sio_ibuf = "00000000"
            sio_info = "0000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(1)__PA ,
        pad => Pin_1(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_1:ExtVref(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:ExtVref(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_215\ ,
        pad => \ADC_SAR_1:ExtVref(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_PWM_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_P(0)__PA ,
        pin_input => Net_393 ,
        pad => Pin_PWM_P(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_2:ExtVref(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_2:ExtVref(0)\__PA ,
        analog_term => \ADC_SAR_2:Net_215\ ,
        pad => \ADC_SAR_2:ExtVref(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_ADC_in_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ADC_in_1(0)__PA ,
        analog_term => Net_398 ,
        pad => Pin_ADC_in_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_ADC_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ADC_in(0)__PA ,
        analog_term => Net_101 ,
        pad => Pin_ADC_in(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        fb => Net_294 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        pin_input => Net_296 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        fb => Net_293 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        fb => Net_295 ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_PWM1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM1(0)__PA ,
        pin_input => Net_100 ,
        pad => Pin_PWM1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_PWM2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM2(0)__PA ,
        pin_input => Net_137 ,
        pad => Pin_PWM2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_PWM3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM3(0)__PA ,
        pin_input => Net_218 ,
        pad => Pin_PWM3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_PWM4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM4(0)__PA ,
        pin_input => Net_263 ,
        pad => Pin_PWM4(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_SAR_1:Net_376\ ,
            dclk_0 => \ADC_SAR_1:Net_376_local\ ,
            dclk_glb_1 => \ADC_SAR_2:Net_376\ ,
            dclk_1 => \ADC_SAR_2:Net_376_local\ ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ ,
            dclk_glb_3 => \SPI_Slave:Net_81\ ,
            dclk_3 => \SPI_Slave:Net_81_local\ ,
            dclk_glb_4 => Net_135 ,
            dclk_4 => Net_135_local ,
            dclk_glb_5 => Net_383 ,
            dclk_5 => Net_383_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_2:ADC_SAR\
        PORT MAP (
            vplus => Net_398 ,
            vminus => \ADC_SAR_2:Net_126\ ,
            ext_pin => \ADC_SAR_2:Net_215\ ,
            vrefhi_out => \ADC_SAR_2:Net_126\ ,
            vref => \ADC_SAR_2:Net_248\ ,
            clk_udb => \ADC_SAR_2:Net_376_local\ ,
            irq => \ADC_SAR_2:Net_252\ ,
            next => Net_404 ,
            data_out_udb_11 => \ADC_SAR_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_2:Net_207_0\ ,
            eof_udb => Net_401 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_101 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_215\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clk_udb => \ADC_SAR_1:Net_376_local\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_311 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_308 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+----------------------------
   0 |   0 |     * |    RISING |      RES_PULL_UP |               Pin_1(0) | 
     |   1 |     * |    RISING |      RES_PULL_UP |               Pin_1(1) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:ExtVref(0)\ | Analog(\ADC_SAR_1:Net_215\)
     |   3 |     * |      NONE |         CMOS_OUT |           Pin_PWM_P(0) | In(Net_393)
     |   4 |       |      NONE |      HI_Z_ANALOG | \ADC_SAR_2:ExtVref(0)\ | Analog(\ADC_SAR_2:Net_215\)
     |   6 |       |      NONE |      HI_Z_ANALOG |        Pin_ADC_in_1(0) | Analog(Net_398)
-----+-----+-------+-----------+------------------+------------------------+----------------------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |          Pin_ADC_in(0) | Analog(Net_101)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                SCLK(0) | FB(Net_294)
     |   5 |     * |      NONE |         CMOS_OUT |                MISO(0) | In(Net_296)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                MOSI(0) | FB(Net_293)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |                  SS(0) | FB(Net_295)
-----+-----+-------+-----------+------------------+------------------------+----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |            Pin_PWM1(0) | In(Net_100)
     |   1 |     * |      NONE |         CMOS_OUT |            Pin_PWM2(0) | In(Net_137)
     |   2 |     * |      NONE |         CMOS_OUT |            Pin_PWM3(0) | In(Net_218)
     |   3 |     * |      NONE |         CMOS_OUT |            Pin_PWM4(0) | In(Net_263)
-----+-----+-------+-----------+------------------+------------------------+----------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |                Rx_1(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |                Tx_1(0) | In(Net_2)
--------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.092ms
Digital Placement phase: Elapsed time ==> 2s.516ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "DC-Motor-PWM_r.vh2" --pcf-path "DC-Motor-PWM.pco" --des-name "DC-Motor-PWM" --dsf-path "DC-Motor-PWM.dsf" --sdc-path "DC-Motor-PWM.sdc" --lib-path "DC-Motor-PWM_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.941ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.466ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DC-Motor-PWM_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.937ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.418ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.063ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.064ms
API generation phase: Elapsed time ==> 4s.773ms
Dependency generation phase: Elapsed time ==> 0s.032ms
Cleanup phase: Elapsed time ==> 0s.001ms
