{
  "module_name": "dcn20_hwseq.h",
  "hash_id": "7b70aa22d0c1cb39ece4ba80a36b389c8f971dd9320a40b55a9a359884507ace",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.h",
  "human_readable_source": " \n\n#ifndef __DC_HWSS_DCN20_H__\n#define __DC_HWSS_DCN20_H__\n\n#include \"hw_sequencer_private.h\"\n\nbool dcn20_set_blend_lut(\n\tstruct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state);\nbool dcn20_set_shaper_3dlut(\n\tstruct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state);\nvoid dcn20_program_front_end_for_ctx(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn20_post_unlock_program_front_end(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn20_update_plane_addr(const struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn20_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx);\nbool dcn20_set_input_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx,\n\t\t\tconst struct dc_plane_state *plane_state);\nbool dcn20_set_output_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx,\n\t\t\tconst struct dc_stream_state *stream);\nvoid dcn20_program_output_csc(struct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tenum dc_color_space colorspace,\n\t\tuint16_t *matrix,\n\t\tint opp_id);\nvoid dcn20_enable_stream(struct pipe_ctx *pipe_ctx);\nvoid dcn20_unblank_stream(struct pipe_ctx *pipe_ctx,\n\t\tstruct dc_link_settings *link_settings);\nvoid dcn20_disable_plane(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn20_disable_pixel_data(\n\t\tstruct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tbool blank);\nvoid dcn20_blank_pixel_data(\n\t\tstruct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tbool blank);\nvoid dcn20_pipe_control_lock(\n\tstruct dc *dc,\n\tstruct pipe_ctx *pipe,\n\tbool lock);\nvoid dcn20_prepare_bandwidth(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn20_optimize_bandwidth(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nbool dcn20_update_bandwidth(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn20_reset_hw_ctx_wrap(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nenum dc_status dcn20_enable_stream_timing(\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tstruct dc_state *context,\n\t\tstruct dc *dc);\nvoid dcn20_disable_stream_gating(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn20_enable_stream_gating(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn20_setup_vupdate_interrupt(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn20_init_blank(\n\t\tstruct dc *dc,\n\t\tstruct timing_generator *tg);\nvoid dcn20_disable_vga(\n\tstruct dce_hwseq *hws);\nvoid dcn20_plane_atomic_disable(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn20_enable_power_gating_plane(\n\tstruct dce_hwseq *hws,\n\tbool enable);\nvoid dcn20_dpp_pg_control(\n\t\tstruct dce_hwseq *hws,\n\t\tunsigned int dpp_inst,\n\t\tbool power_on);\nvoid dcn20_hubp_pg_control(\n\t\tstruct dce_hwseq *hws,\n\t\tunsigned int hubp_inst,\n\t\tbool power_on);\nvoid dcn20_program_triple_buffer(\n\tconst struct dc *dc,\n\tstruct pipe_ctx *pipe_ctx,\n\tbool enable_triple_buffer);\nvoid dcn20_enable_writeback(\n\t\tstruct dc *dc,\n\t\tstruct dc_writeback_info *wb_info,\n\t\tstruct dc_state *context);\nvoid dcn20_disable_writeback(\n\t\tstruct dc *dc,\n\t\tunsigned int dwb_pipe_inst);\nvoid dcn20_update_odm(struct dc *dc, struct dc_state *context, struct pipe_ctx *pipe_ctx);\nbool dcn20_dmdata_status_done(struct pipe_ctx *pipe_ctx);\nvoid dcn20_program_dmdata_engine(struct pipe_ctx *pipe_ctx);\nvoid dcn20_set_dmdata_attributes(struct pipe_ctx *pipe_ctx);\nvoid dcn20_init_vm_ctx(\n\t\tstruct dce_hwseq *hws,\n\t\tstruct dc *dc,\n\t\tstruct dc_virtual_addr_space_config *va_config,\n\t\tint vmid);\nvoid dcn20_set_flip_control_gsl(\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tbool flip_immediate);\nvoid dcn20_dsc_pg_control(\n\t\tstruct dce_hwseq *hws,\n\t\tunsigned int dsc_inst,\n\t\tbool power_on);\nvoid dcn20_fpga_init_hw(struct dc *dc);\nbool dcn20_wait_for_blank_complete(\n\t\tstruct output_pixel_processor *opp);\nvoid dcn20_dccg_init(struct dce_hwseq *hws);\nint dcn20_init_sys_ctx(struct dce_hwseq *hws,\n\t\tstruct dc *dc,\n\t\tstruct dc_phy_addr_space_config *pa_config);\n\n#ifndef TRIM_FSFT\nbool dcn20_optimize_timing_for_fsft(struct dc *dc,\n\t\tstruct dc_crtc_timing *timing,\n\t\tunsigned int max_input_rate_in_khz);\n#endif\n\nvoid dcn20_set_disp_pattern_generator(const struct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tenum controller_dp_test_pattern test_pattern,\n\t\tenum controller_dp_color_space color_space,\n\t\tenum dc_color_depth color_depth,\n\t\tconst struct tg_color *solid_color,\n\t\tint width, int height, int offset);\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}