{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 01 21:00:23 2023 " "Info: Processing started: Tue Aug 01 21:00:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mux4to1ifelse -c mux4to1ifelse " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux4to1ifelse -c mux4to1ifelse" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "w\[15\] f 23.900 ns Longest " "Info: Longest tpd from source pin \"w\[15\]\" to destination pin \"f\" is 23.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns w\[15\] 1 PIN PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'w\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[15] } "NODE_NAME" } } { "mux16to1.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux16to1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.900 ns) 7.400 ns mux4to1ifelse:Mux4\|out~159 2 COMB LC6_A2 1 " "Info: 2: + IC(2.400 ns) + CELL(1.900 ns) = 7.400 ns; Loc. = LC6_A2; Fanout = 1; COMB Node = 'mux4to1ifelse:Mux4\|out~159'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { w[15] mux4to1ifelse:Mux4|out~159 } "NODE_NAME" } } { "mux4to1ifelse.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux4to1ifelse.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 9.900 ns mux4to1ifelse:Mux4\|out~160 3 COMB LC7_A2 1 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 9.900 ns; Loc. = LC7_A2; Fanout = 1; COMB Node = 'mux4to1ifelse:Mux4\|out~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { mux4to1ifelse:Mux4|out~159 mux4to1ifelse:Mux4|out~160 } "NODE_NAME" } } { "mux4to1ifelse.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux4to1ifelse.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 11.900 ns mux4to1ifelse:Mux5\|out~92 4 COMB LC8_A2 1 " "Info: 4: + IC(0.600 ns) + CELL(1.400 ns) = 11.900 ns; Loc. = LC8_A2; Fanout = 1; COMB Node = 'mux4to1ifelse:Mux5\|out~92'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { mux4to1ifelse:Mux4|out~160 mux4to1ifelse:Mux5|out~92 } "NODE_NAME" } } { "mux4to1ifelse.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux4to1ifelse.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 14.400 ns mux4to1ifelse:Mux5\|out~93 5 COMB LC1_A2 1 " "Info: 5: + IC(0.600 ns) + CELL(1.900 ns) = 14.400 ns; Loc. = LC1_A2; Fanout = 1; COMB Node = 'mux4to1ifelse:Mux5\|out~93'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { mux4to1ifelse:Mux5|out~92 mux4to1ifelse:Mux5|out~93 } "NODE_NAME" } } { "mux4to1ifelse.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux4to1ifelse.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.900 ns) 18.800 ns mux4to1ifelse:Mux5\|out~95 6 COMB LC4_B5 1 " "Info: 6: + IC(2.500 ns) + CELL(1.900 ns) = 18.800 ns; Loc. = LC4_B5; Fanout = 1; COMB Node = 'mux4to1ifelse:Mux5\|out~95'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { mux4to1ifelse:Mux5|out~93 mux4to1ifelse:Mux5|out~95 } "NODE_NAME" } } { "mux4to1ifelse.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux4to1ifelse.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(3.900 ns) 23.900 ns f 7 PIN PIN_90 0 " "Info: 7: + IC(1.200 ns) + CELL(3.900 ns) = 23.900 ns; Loc. = PIN_90; Fanout = 0; PIN Node = 'f'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { mux4to1ifelse:Mux5|out~95 f } "NODE_NAME" } } { "mux16to1.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux16to1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 66.95 % ) " "Info: Total cell delay = 16.000 ns ( 66.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 33.05 % ) " "Info: Total interconnect delay = 7.900 ns ( 33.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.900 ns" { w[15] mux4to1ifelse:Mux4|out~159 mux4to1ifelse:Mux4|out~160 mux4to1ifelse:Mux5|out~92 mux4to1ifelse:Mux5|out~93 mux4to1ifelse:Mux5|out~95 f } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.900 ns" { w[15] {} w[15]~out {} mux4to1ifelse:Mux4|out~159 {} mux4to1ifelse:Mux4|out~160 {} mux4to1ifelse:Mux5|out~92 {} mux4to1ifelse:Mux5|out~93 {} mux4to1ifelse:Mux5|out~95 {} f {} } { 0.000ns 0.000ns 2.400ns 0.600ns 0.600ns 0.600ns 2.500ns 1.200ns } { 0.000ns 3.100ns 1.900ns 1.900ns 1.400ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 01 21:00:24 2023 " "Info: Processing ended: Tue Aug 01 21:00:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
