
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.6 Build EDK_P.68d
# Thu Jul 31 11:32:54 2014
# Target Board:  xilinx.com kc705 Rev C
# Family:    kintex7
# Device:    xc7k325t
# Package:   ffg900
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT p_in_irq = EXT_IRQ, DIR = I
 PORT p_in_rst = RESET_IN, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT p_out_gpio0 = axi_gpio0_out, DIR = O, VEC = [7:0]
 PORT p_in_clk = CLK_IN, DIR = I, SIGIS = CLK, CLK_FREQ = 20000000
 PORT p_in_axi2vout_vclk = net_axi2vout_0_video_out_clk_pin, DIR = I, SIGIS = CLK
 PORT p_out_axi2vout_de = axi2vout_0_video_de, DIR = O
 PORT p_out_axi2vout_vsync = axi2vout_0_video_vsync, DIR = O
 PORT p_out_axi2vout_hsync = axi2vout_0_video_hsync, DIR = O
 PORT p_out_axi2vout_vdata = axi2vout_0_video_data, DIR = O, VEC = [29:0]
 PORT p_out_axi2vout_vblank = axi2vout_0_video_vblank, DIR = O
 PORT p_out_axi2vout_hblank = axi2vout_0_video_hblank, DIR = O
 PORT p_in_vin2axi_vclk = net_vin2axi_0_vid_in_clk_pin, DIR = I, SIGIS = CLK
 PORT p_in_vin2axi_de = net_vin2axi_0_vid_de_pin, DIR = I
 PORT p_in_vin2axi_vblank = net_vin2axi_0_vid_vblank_pin, DIR = I
 PORT p_in_vin2axi_hblank = net_vin2axi_0_vid_hblank_pin, DIR = I
 PORT p_in_vin2axi_vsync = net_vin2axi_0_vid_vsync_pin, DIR = I
 PORT p_in_vin2axi_hsync = net_vin2axi_0_vid_hsync_pin, DIR = I
 PORT p_in_vin2axi_vdata = net_vin2axi_0_vid_data_pin, DIR = I, VEC = [29:0]
 PORT axi2vout_0_locked_pin = axi2vout_0_locked, DIR = O


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHz
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET_IN
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT Peripheral_Reset = proc_sys_reset_0_Peripheral_Reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = mb_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = mb_0_bram_ctrl_instruc
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = mb_0_ilmb
 BUS_INTERFACE BRAM_PORT = mb_0_bram_ctrl_i
END

BEGIN lmb_v10
 PARAMETER INSTANCE = mb_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = mb_0_bram_ctrl_data
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = mb_0_dlmb
 BUS_INTERFACE BRAM_PORT = mb_0_bram_ctrl_d
END

BEGIN bram_block
 PARAMETER INSTANCE = mb_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = mb_0_bram_ctrl_i
 BUS_INTERFACE PORTB = mb_0_bram_ctrl_d
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0X00000000
 PARAMETER C_ICACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_ICACHE = 0
 PARAMETER C_ICACHE_ALWAYS_USED = 0
 PARAMETER C_DCACHE_BASEADDR = 0X00000000
 PARAMETER C_DCACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_ALWAYS_USED = 0
 BUS_INTERFACE ILMB = mb_0_ilmb
 BUS_INTERFACE DLMB = mb_0_dlmb
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE DEBUG = mb_0_debug
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHz
END

BEGIN mdm
 PARAMETER INSTANCE = dbg_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = mb_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHz
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 20000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHz
 PORT RST = RESET_IN
 PORT CLKIN = CLK_IN
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = clk_100_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_gpio
 PARAMETER INSTANCE = gpio_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO_O = axi_gpio0_out
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Intr = axi_timer_0_Interrupt
END

BEGIN v_axi4s_vid_out
 PARAMETER INSTANCE = axi2vout_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_S_AXIS_VIDEO_DATA_WIDTH = 10
 PARAMETER VTG_MASTER_SLAVE = 1
 BUS_INTERFACE S_AXIS_VIDEO = osd_0_M_AXIS_VIDEO
 BUS_INTERFACE VTIMING_IN = vin2axi_0_VTIMING_OUT
 PORT video_out_clk = net_axi2vout_0_video_out_clk_pin
 PORT video_de = axi2vout_0_video_de
 PORT video_vsync = axi2vout_0_video_vsync
 PORT video_hsync = axi2vout_0_video_hsync
 PORT video_data = axi2vout_0_video_data
 PORT video_vblank = axi2vout_0_video_vblank
 PORT video_hblank = axi2vout_0_video_hblank
 PORT aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT aclken = net_vcc
 PORT aclk = clk_100_0000MHz
 PORT rst = proc_sys_reset_0_Peripheral_Reset
 PORT locked = axi2vout_0_locked
END

BEGIN v_vid_in_axi4s
 PARAMETER INSTANCE = vin2axi_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_M_AXIS_VIDEO_DATA_WIDTH = 10
 BUS_INTERFACE M_AXIS_VIDEO = vin2axi_0_M_AXIS_VIDEO
 BUS_INTERFACE VTIMING_OUT = vin2axi_0_VTIMING_OUT
 PORT vid_in_clk = net_vin2axi_0_vid_in_clk_pin
 PORT vid_de = net_vin2axi_0_vid_de_pin
 PORT vid_vblank = net_vin2axi_0_vid_vblank_pin
 PORT vid_hblank = net_vin2axi_0_vid_hblank_pin
 PORT vid_vsync = net_vin2axi_0_vid_vsync_pin
 PORT vid_hsync = net_vin2axi_0_vid_hsync_pin
 PORT vid_data = net_vin2axi_0_vid_data_pin
 PORT aclken = net_vcc
 PORT aclk = clk_100_0000MHz
 PORT aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT axis_enable = net_vcc
 PORT rst = proc_sys_reset_0_Peripheral_Reset
END

BEGIN v_osd
 PARAMETER INSTANCE = osd_0
 PARAMETER HW_VER = 5.01.a
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 2
 PARAMETER C_S_AXIS_VIDEO_DATA_WIDTH = 10
 PARAMETER C_SCREEN_WIDTH = 640
 PARAMETER C_LAYER0_TYPE = 1
 PARAMETER C_BASEADDR = 0x7a000000
 PARAMETER C_HIGHADDR = 0x7a00ffff
 PARAMETER C_LAYER0_FONT_NUM_CHARS = 96
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE S_AXIS_VIDEO1 = vin2axi_0_M_AXIS_VIDEO
 BUS_INTERFACE M_AXIS_VIDEO = osd_0_M_AXIS_VIDEO
 PORT s_axi_aclk = clk_100_0000MHz
 PORT aclk = clk_100_0000MHz
END

