# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../EE216BClass.srcs/sources_1/new/EntityLib.v" \
"../../../../EE216BClass.srcs/sources_1/new/ArrayTop.v" \
"../../../../EE216BClass.srcs/sources_1/new/output_mapper.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_ArrayTop_0_0/sim/Project_Design_ArrayTop_0_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_LaneSplit_0_0/sim/Project_Design_CADA_LaneSplit_0_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_0_0/sim/Project_Design_CADA_MEMControl_0_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_0_0/sim/Project_Design_blk_mem_gen_0_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_0_1/sim/Project_Design_CADA_MEMControl_0_1.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_1_0/sim/Project_Design_CADA_MEMControl_1_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_0_1/sim/Project_Design_blk_mem_gen_0_1.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_3_0/sim/Project_Design_blk_mem_gen_3_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_output_mapper_0_0/sim/Project_Design_output_mapper_0_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_DataIn_MEMControl_0/sim/Project_Design_DataIn_MEMControl_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_4_0/sim/Project_Design_blk_mem_gen_4_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_HA_1BM_0_0/sim/Project_Design_HA_1BM_0_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_HA_1BM_1_0/sim/Project_Design_HA_1BM_1_0.v" \
"../../../../EE216BClass.ip_user_files/bd/Project_Design/sim/Project_Design.v" \
"../../../../EE216BClass.gen/sources_1/bd/Project_Design/hdl/Project_Design_wrapper.v" \
"../../../../EE216BClass.srcs/sim_1/new/proj_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
