

================================================================
== Vitis HLS Report for 'traitCoul'
================================================================
* Date:           Fri Mar 28 16:56:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        tp3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.722 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_detectCoul_fu_81  |detectCoul  |        1|        1|  15.000 ns|  15.000 ns|    1|    1|      yes|
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.0>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%pixIn_read = read i96 @_ssdm_op_Read.ap_auto.i96P0A, i96 %pixIn" [seuilCout.c:3->seuilCout.c:133]   --->   Operation 3 'read' 'pixIn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%valR = trunc i96 %pixIn_read" [seuilCout.c:3->seuilCout.c:133]   --->   Operation 4 'trunc' 'valR' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%valG = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %pixIn_read, i32 32, i32 63" [seuilCout.c:3->seuilCout.c:133]   --->   Operation 5 'partselect' 'valG' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%valB = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %pixIn_read, i32 64, i32 95" [seuilCout.c:3->seuilCout.c:133]   --->   Operation 6 'partselect' 'valB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (10.0ns)   --->   "%call_ret = call i16 @detectCoul, i96 %pixIn_read, i32 %cptR, i32 %cptG, i32 %cptB, i32 %cptPix" [seuilCout.c:135]   --->   Operation 7 'call' 'call_ret' <Predicate = true> <Delay = 10.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 10.7>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/etudiants/master1/adrien.failler/FPGA/tp3/tp3/solution1/directives.tcl:9]   --->   Operation 8 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln131 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [seuilCout.c:131]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %pixIn"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %pixIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %pixOut"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %pixOut, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %resultats"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %resultats, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %valid"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln15 = icmp_slt  i32 %valR, i32 %valG" [seuilCout.c:15->seuilCout.c:133]   --->   Operation 18 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%icmp_ln15_1 = icmp_slt  i32 %valR, i32 %valB" [seuilCout.c:15->seuilCout.c:133]   --->   Operation 19 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node resR)   --->   "%or_ln15 = or i1 %icmp_ln15, i1 %icmp_ln15_1" [seuilCout.c:15->seuilCout.c:133]   --->   Operation 20 'or' 'or_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.97ns) (out node of the LUT)   --->   "%resR = select i1 %or_ln15, i32 0, i32 %valR" [seuilCout.c:15->seuilCout.c:133]   --->   Operation 21 'select' 'resR' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln16 = icmp_slt  i32 %valG, i32 %valR" [seuilCout.c:16->seuilCout.c:133]   --->   Operation 22 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln16_1 = icmp_slt  i32 %valG, i32 %valB" [seuilCout.c:16->seuilCout.c:133]   --->   Operation 23 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node resG)   --->   "%or_ln16 = or i1 %icmp_ln16, i1 %icmp_ln16_1" [seuilCout.c:16->seuilCout.c:133]   --->   Operation 24 'or' 'or_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.97ns) (out node of the LUT)   --->   "%resG = select i1 %or_ln16, i32 0, i32 %valG" [seuilCout.c:16->seuilCout.c:133]   --->   Operation 25 'select' 'resG' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%icmp_ln17 = icmp_slt  i32 %valB, i32 %valR" [seuilCout.c:17->seuilCout.c:133]   --->   Operation 26 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln17_1 = icmp_slt  i32 %valB, i32 %valG" [seuilCout.c:17->seuilCout.c:133]   --->   Operation 27 'icmp' 'icmp_ln17_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node resB)   --->   "%or_ln17 = or i1 %icmp_ln17, i1 %icmp_ln17_1" [seuilCout.c:17->seuilCout.c:133]   --->   Operation 28 'or' 'or_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%resB = select i1 %or_ln17, i32 0, i32 %valB" [seuilCout.c:17->seuilCout.c:133]   --->   Operation 29 'select' 'resB' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln21_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32, i32 %resB, i32 %resG, i32 %resR" [seuilCout.c:21->seuilCout.c:133]   --->   Operation 30 'bitconcatenate' 'or_ln21_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i96P0A, i96 %pixOut, i96 %or_ln21_1" [seuilCout.c:21->seuilCout.c:133]   --->   Operation 31 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (10.7ns)   --->   "%call_ret = call i16 @detectCoul, i96 %pixIn_read, i32 %cptR, i32 %cptG, i32 %cptB, i32 %cptPix" [seuilCout.c:135]   --->   Operation 32 'call' 'call_ret' <Predicate = true> <Delay = 10.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%resultats_ret = extractvalue i16 %call_ret" [seuilCout.c:135]   --->   Operation 33 'extractvalue' 'resultats_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %resultats, i8 %resultats_ret" [seuilCout.c:135]   --->   Operation 34 'write' 'write_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%valid_ret = extractvalue i16 %call_ret" [seuilCout.c:135]   --->   Operation 35 'extractvalue' 'valid_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %valid, i8 %valid_ret" [seuilCout.c:135]   --->   Operation 36 'write' 'write_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [seuilCout.c:136]   --->   Operation 37 'ret' 'ret_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ resultats]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cptR]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ cptG]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ cptB]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ cptPix]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pixIn_read          (read          ) [ 000]
valR                (trunc         ) [ 011]
valG                (partselect    ) [ 011]
valB                (partselect    ) [ 011]
specpipeline_ln9    (specpipeline  ) [ 000]
spectopmodule_ln131 (spectopmodule ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
icmp_ln15           (icmp          ) [ 000]
icmp_ln15_1         (icmp          ) [ 000]
or_ln15             (or            ) [ 000]
resR                (select        ) [ 000]
icmp_ln16           (icmp          ) [ 000]
icmp_ln16_1         (icmp          ) [ 000]
or_ln16             (or            ) [ 000]
resG                (select        ) [ 000]
icmp_ln17           (icmp          ) [ 000]
icmp_ln17_1         (icmp          ) [ 000]
or_ln17             (or            ) [ 000]
resB                (select        ) [ 000]
or_ln21_1           (bitconcatenate) [ 000]
write_ln21          (write         ) [ 000]
call_ret            (call          ) [ 000]
resultats_ret       (extractvalue  ) [ 000]
write_ln135         (write         ) [ 000]
valid_ret           (extractvalue  ) [ 000]
write_ln135         (write         ) [ 000]
ret_ln136           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pixOut">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="resultats">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultats"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="valid">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valid"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cptR">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptR"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cptG">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptG"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cptB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cptPix">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptPix"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detectCoul"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="pixIn_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="96" slack="0"/>
<pin id="56" dir="0" index="1" bw="96" slack="0"/>
<pin id="57" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixIn_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln21_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="96" slack="0"/>
<pin id="63" dir="0" index="2" bw="96" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_ln135_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="0"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln135/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln135_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln135/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_detectCoul_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="96" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="0" index="3" bw="32" slack="0"/>
<pin id="86" dir="0" index="4" bw="32" slack="0"/>
<pin id="87" dir="0" index="5" bw="32" slack="0"/>
<pin id="88" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="valR_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="96" slack="0"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valR/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="valG_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="96" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="0" index="3" bw="7" slack="0"/>
<pin id="104" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="valG/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="valB_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="96" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="0" index="3" bw="8" slack="0"/>
<pin id="114" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="valB/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln15_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln15_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="or_ln15_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="resR_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="1"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resR/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln16_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln16_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="or_ln16_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="resG_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resG/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln17_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln17_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="or_ln17_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="resB_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="1"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resB/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="or_ln21_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="96" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="0" index="3" bw="32" slack="0"/>
<pin id="187" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln21_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="resultats_ret_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="resultats_ret/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="valid_ret_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="valid_ret/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="valR_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valR "/>
</bind>
</comp>

<comp id="212" class="1005" name="valG_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valG "/>
</bind>
</comp>

<comp id="221" class="1005" name="valB_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valB "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="50" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="52" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="52" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="54" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="81" pin=4"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="81" pin=5"/></net>

<net id="98"><net_src comp="54" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="54" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="54" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="131"><net_src comp="119" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="123" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="152"><net_src comp="140" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="173"><net_src comp="161" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="175" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="154" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="133" pin="3"/><net_sink comp="182" pin=3"/></net>

<net id="192"><net_src comp="182" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="196"><net_src comp="81" pin="6"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="201"><net_src comp="81" pin="6"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="206"><net_src comp="95" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="215"><net_src comp="99" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="224"><net_src comp="109" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="175" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pixOut | {2 }
	Port: resultats | {2 }
	Port: valid | {2 }
	Port: cptR | {1 }
	Port: cptG | {1 }
	Port: cptB | {2 }
	Port: cptPix | {1 }
 - Input state : 
	Port: traitCoul : pixIn | {1 }
	Port: traitCoul : cptR | {1 }
	Port: traitCoul : cptG | {1 }
	Port: traitCoul : cptB | {2 }
	Port: traitCoul : cptPix | {1 }
  - Chain level:
	State 1
	State 2
		or_ln15 : 1
		resR : 1
		or_ln16 : 1
		resG : 1
		or_ln17 : 1
		resB : 1
		or_ln21_1 : 2
		write_ln21 : 3
		resultats_ret : 1
		write_ln135 : 2
		valid_ret : 1
		write_ln135 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   call   |   grp_detectCoul_fu_81  |    67   |   1463  |
|----------|-------------------------|---------|---------|
|          |     icmp_ln15_fu_119    |    0    |    39   |
|          |    icmp_ln15_1_fu_123   |    0    |    39   |
|   icmp   |     icmp_ln16_fu_140    |    0    |    39   |
|          |    icmp_ln16_1_fu_144   |    0    |    39   |
|          |     icmp_ln17_fu_161    |    0    |    39   |
|          |    icmp_ln17_1_fu_165   |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |       resR_fu_133       |    0    |    32   |
|  select  |       resG_fu_154       |    0    |    32   |
|          |       resB_fu_175       |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |      or_ln15_fu_127     |    0    |    2    |
|    or    |      or_ln16_fu_148     |    0    |    2    |
|          |      or_ln17_fu_169     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |  pixIn_read_read_fu_54  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |  write_ln21_write_fu_60 |    0    |    0    |
|   write  | write_ln135_write_fu_67 |    0    |    0    |
|          | write_ln135_write_fu_74 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |        valR_fu_95       |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        valG_fu_99       |    0    |    0    |
|          |       valB_fu_109       |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|     or_ln21_1_fu_182    |    0    |    0    |
|----------|-------------------------|---------|---------|
|extractvalue|   resultats_ret_fu_193  |    0    |    0    |
|          |     valid_ret_fu_198    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    67   |   1799  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|valB_reg_221|   32   |
|valG_reg_212|   32   |
|valR_reg_203|   32   |
+------------+--------+
|    Total   |   96   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   67   |  1799  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   96   |    -   |
+-----------+--------+--------+
|   Total   |   163  |  1799  |
+-----------+--------+--------+
