
C:/Users/m250174/Documents/Classes/EC463/EC463-Final/video_in_digit_classification.axf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__cs3_interrupt_vector>:
       0:	18 f0 9f e5 18 f0 9f e5 18 f0 9f e5 18 f0 9f e5     ................
      10:	18 f0 9f e5 18 f0 9f e5 18 f0 9f e5 18 f0 9f e5     ................
      20:	40 00 00 00 70 18 00 00 74 18 00 00 78 18 00 00     @...p...t...x...
      30:	7c 18 00 00 6c 18 00 00 80 18 00 00 84 18 00 00     |...l...........

00000040 <__cs3_reset>:
      40:	ea000026 	b	e0 <__cs3_start_asm_sim>

00000044 <__cs3_start_c>:
      44:	e59f608c 	ldr	r6, [pc, #140]	; d8 <__cs3_start_c+0x94>
      48:	e3560000 	cmp	r6, #0
      4c:	e92d4080 	push	{r7, lr}
      50:	e2466001 	sub	r6, r6, #1
      54:	0a00001e 	beq	d4 <__cs3_start_c+0x90>
      58:	e59f507c 	ldr	r5, [pc, #124]	; dc <__cs3_start_c+0x98>
      5c:	e3a00000 	mov	r0, #0
      60:	e3a01000 	mov	r1, #0
      64:	e515200c 	ldr	r2, [r5, #-12]
      68:	e515e010 	ldr	lr, [r5, #-16]
      6c:	e5154008 	ldr	r4, [r5, #-8]
      70:	e15e0002 	cmp	lr, r2
      74:	00822004 	addeq	r2, r2, r4
      78:	0a000009 	beq	a4 <__cs3_start_c+0x60>
      7c:	e3540000 	cmp	r4, #0
      80:	0a000007 	beq	a4 <__cs3_start_c+0x60>
      84:	e1a07002 	mov	r7, r2
      88:	e1a0c002 	mov	r12, r2
      8c:	e8be000c 	ldm	lr!, {r2, r3}
      90:	e8ac000c 	stmia	r12!, {r2, r3}
      94:	e067300c 	rsb	r3, r7, r12
      98:	e1540003 	cmp	r4, r3
      9c:	e1a0200c 	mov	r2, r12
      a0:	1afffff9 	bne	8c <__cs3_start_c+0x48>
      a4:	e515e004 	ldr	lr, [r5, #-4]
      a8:	e35e0000 	cmp	lr, #0
      ac:	11a03002 	movne	r3, r2
      b0:	0a000003 	beq	c4 <__cs3_start_c+0x80>
      b4:	e8a30003 	stmia	r3!, {r0, r1}
      b8:	e062c003 	rsb	r12, r2, r3
      bc:	e15e000c 	cmp	lr, r12
      c0:	1afffffb 	bne	b4 <__cs3_start_c+0x70>
      c4:	e2466001 	sub	r6, r6, #1
      c8:	e3760001 	cmn	r6, #1
      cc:	e2855014 	add	r5, r5, #20
      d0:	1affffe3 	bne	64 <__cs3_start_c+0x20>
      d4:	eb0005cb 	bl	1808 <__cs3_premain>
      d8:	00000001 	.word	0x00000001
      dc:	00001a0c 	.word	0x00001a0c

000000e0 <__cs3_start_asm_sim>:
      e0:	e28f103c 	add	r1, pc, #60	; 0x3c
      e4:	e3a00016 	mov	r0, #22
      e8:	ef123456 	svc	0x00123456
      ec:	e3500000 	cmp	r0, #0
      f0:	ba000008 	blt	118 <__cs3_start_asm_sim+0x38>
      f4:	e59f2028 	ldr	r2, [pc, #40]	; 124 <__cs3_heap_start_ptr>
      f8:	e59fd01c 	ldr	sp, [pc, #28]	; 11c <__cs3_start_asm_sim+0x3c>
      fc:	e5920008 	ldr	r0, [r2, #8]
     100:	e3500000 	cmp	r0, #0
     104:	11a0d000 	movne	sp, r0
     108:	e59f1010 	ldr	r1, [pc, #16]	; 120 <__cs3_start_asm_sim+0x40>
     10c:	e5920004 	ldr	r0, [r2, #4]
     110:	e3500000 	cmp	r0, #0
     114:	15810000 	strne	r0, [r1]
     118:	eaffffc9 	b	44 <__cs3_start_c>
     11c:	3ffffff8 	.word	0x3ffffff8
     120:	00111f68 	.word	0x00111f68

00000124 <__cs3_heap_start_ptr>:
     124:	00111f90 	.word	0x00111f90

00000128 <_start>:
     128:	e51fd000 	ldr	sp, [pc, #-0]	; 130 <_start+0x8>
     12c:	eaffffc4 	b	44 <__cs3_start_c>
     130:	3ffffff8 	.word	0x3ffffff8

00000134 <deregister_tm_clones>:
     134:	e92d4008 	push	{r3, lr}
     138:	e59f002c 	ldr	r0, [pc, #44]	; 16c <deregister_tm_clones+0x38>
     13c:	e59f302c 	ldr	r3, [pc, #44]	; 170 <deregister_tm_clones+0x3c>
     140:	e0603003 	rsb	r3, r0, r3
     144:	e3530006 	cmp	r3, #6
     148:	8a000001 	bhi	154 <deregister_tm_clones+0x20>
     14c:	e8bd4008 	pop	{r3, lr}
     150:	e12fff1e 	bx	lr
     154:	e59f3018 	ldr	r3, [pc, #24]	; 174 <deregister_tm_clones+0x40>
     158:	e3530000 	cmp	r3, #0
     15c:	0afffffa 	beq	14c <deregister_tm_clones+0x18>
     160:	e1a0e00f 	mov	lr, pc
     164:	e12fff13 	bx	r3
     168:	eafffff7 	b	14c <deregister_tm_clones+0x18>
     16c:	00111f70 	.word	0x00111f70
     170:	00111f73 	.word	0x00111f73
     174:	00000000 	.word	0x00000000

00000178 <register_tm_clones>:
     178:	e92d4008 	push	{r3, lr}
     17c:	e59f0034 	ldr	r0, [pc, #52]	; 1b8 <register_tm_clones+0x40>
     180:	e59f3034 	ldr	r3, [pc, #52]	; 1bc <register_tm_clones+0x44>
     184:	e0603003 	rsb	r3, r0, r3
     188:	e1a03143 	asr	r3, r3, #2
     18c:	e0833fa3 	add	r3, r3, r3, lsr #31
     190:	e1b010c3 	asrs	r1, r3, #1
     194:	1a000001 	bne	1a0 <register_tm_clones+0x28>
     198:	e8bd4008 	pop	{r3, lr}
     19c:	e12fff1e 	bx	lr
     1a0:	e59f2018 	ldr	r2, [pc, #24]	; 1c0 <register_tm_clones+0x48>
     1a4:	e3520000 	cmp	r2, #0
     1a8:	0afffffa 	beq	198 <register_tm_clones+0x20>
     1ac:	e1a0e00f 	mov	lr, pc
     1b0:	e12fff12 	bx	r2
     1b4:	eafffff7 	b	198 <register_tm_clones+0x20>
     1b8:	00111f70 	.word	0x00111f70
     1bc:	00111f70 	.word	0x00111f70
     1c0:	00000000 	.word	0x00000000

000001c4 <__do_global_dtors_aux>:
     1c4:	e92d4010 	push	{r4, lr}
     1c8:	e59f402c 	ldr	r4, [pc, #44]	; 1fc <__do_global_dtors_aux+0x38>
     1cc:	e5d43000 	ldrb	r3, [r4]
     1d0:	e3530000 	cmp	r3, #0
     1d4:	1a000006 	bne	1f4 <__do_global_dtors_aux+0x30>
     1d8:	ebffffd5 	bl	134 <deregister_tm_clones>
     1dc:	e59f301c 	ldr	r3, [pc, #28]	; 200 <__do_global_dtors_aux+0x3c>
     1e0:	e3530000 	cmp	r3, #0
     1e4:	159f0018 	ldrne	r0, [pc, #24]	; 204 <__do_global_dtors_aux+0x40>
     1e8:	1320f000 	nopne	{0}
     1ec:	e3a03001 	mov	r3, #1
     1f0:	e5c43000 	strb	r3, [r4]
     1f4:	e8bd4010 	pop	{r4, lr}
     1f8:	e12fff1e 	bx	lr
     1fc:	00111f70 	.word	0x00111f70
     200:	00000000 	.word	0x00000000
     204:	00001910 	.word	0x00001910

00000208 <frame_dummy>:
     208:	e92d4008 	push	{r3, lr}
     20c:	e59f3034 	ldr	r3, [pc, #52]	; 248 <frame_dummy+0x40>
     210:	e3530000 	cmp	r3, #0
     214:	159f0030 	ldrne	r0, [pc, #48]	; 24c <frame_dummy+0x44>
     218:	159f1030 	ldrne	r1, [pc, #48]	; 250 <frame_dummy+0x48>
     21c:	1320f000 	nopne	{0}
     220:	e59f002c 	ldr	r0, [pc, #44]	; 254 <frame_dummy+0x4c>
     224:	e5903000 	ldr	r3, [r0]
     228:	e3530000 	cmp	r3, #0
     22c:	0a000003 	beq	240 <frame_dummy+0x38>
     230:	e59f3020 	ldr	r3, [pc, #32]	; 258 <frame_dummy+0x50>
     234:	e3530000 	cmp	r3, #0
     238:	11a0e00f 	movne	lr, pc
     23c:	112fff13 	bxne	r3
     240:	e8bd4008 	pop	{r3, lr}
     244:	eaffffcb 	b	178 <register_tm_clones>
     248:	00000000 	.word	0x00000000
     24c:	00001910 	.word	0x00001910
     250:	00111f74 	.word	0x00111f74
     254:	00001a10 	.word	0x00001a10
     258:	00000000 	.word	0x00000000

0000025c <max>:
  return digit;
}

//Return the index of the maximum array value
int max(int* arr, int len)
{
     25c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
  int max = arr[0],   // max value
     260:	e5904000 	ldr	r4, [r0]
      ret = 0;        // index of max value
  int i;
  for(i = 1; i < len; i++)
     264:	e3510001 	cmp	r1, #1
     268:	da00000a 	ble	298 <max+0x3c>
     26c:	e1a0c000 	mov	r12, r0
     270:	e3a03001 	mov	r3, #1

//Return the index of the maximum array value
int max(int* arr, int len)
{
  int max = arr[0],   // max value
      ret = 0;        // index of max value
     274:	e3a00000 	mov	r0, #0
  int i;
  for(i = 1; i < len; i++)
  {
    if(arr[i] > max)
     278:	e5bc2004 	ldr	r2, [r12, #4]!
     27c:	e1520004 	cmp	r2, r4
     280:	c1a00003 	movgt	r0, r3
    {
      max = arr[i];
     284:	c1a04002 	movgt	r4, r2
int max(int* arr, int len)
{
  int max = arr[0],   // max value
      ret = 0;        // index of max value
  int i;
  for(i = 1; i < len; i++)
     288:	e2833001 	add	r3, r3, #1
     28c:	e1530001 	cmp	r3, r1
     290:	1afffff8 	bne	278 <max+0x1c>
     294:	ea000000 	b	29c <max+0x40>

//Return the index of the maximum array value
int max(int* arr, int len)
{
  int max = arr[0],   // max value
      ret = 0;        // index of max value
     298:	e3a00000 	mov	r0, #0
      max = arr[i];
      ret = i;
    }
  }
  return ret;
}
     29c:	e8bd0010 	ldmfd	sp!, {r4}
     2a0:	e12fff1e 	bx	lr

000002a4 <classify>:

int max(int*, int); //parameters are array of ints and length of array


int classify(img_type image)
{
     2a4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
     2a8:	e24dd05c 	sub	sp, sp, #92	; 0x5c
     2ac:	e1a0b000 	mov	r11, r0
  //Create array of 10 potential digits
  int output[10];
  //Initialize weights
  weight weights[10] = {weights0, weights1, weights2, weights3, weights4, weights5, weights6, weights7, weights8, weights9};
     2b0:	e28de008 	add	lr, sp, #8
     2b4:	e301c914 	movw	r12, #6420	; 0x1914
     2b8:	e340c000 	movt	r12, #0
     2bc:	e8bc000f 	ldm	r12!, {r0, r1, r2, r3}
     2c0:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
     2c4:	e8bc000f 	ldm	r12!, {r0, r1, r2, r3}
     2c8:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
     2cc:	e89c0003 	ldm	r12, {r0, r1}
     2d0:	e88e0003 	stm	lr, {r0, r1}
     2d4:	e3a02000 	mov	r2, #0
     2d8:	e58d2004 	str	r2, [sp, #4]
	float sum = 0;
    for(j = 0; j < 28; j++)
    {
      for(k = 0; k < 28; k++)
      {
        sum += weights[i][j][k]*(float)image[j][k];
     2dc:	e1a09002 	mov	r9, r2
     2e0:	ea00001a 	b	350 <classify+0xac>
     2e4:	e7d70004 	ldrb	r0, [r7, r4]
     2e8:	eb0002ea 	bl	e98 <__aeabi_ui2f>
     2ec:	e5b51004 	ldr	r1, [r5, #4]!
     2f0:	eb000321 	bl	f7c <__aeabi_fmul>
     2f4:	e1a01000 	mov	r1, r0
     2f8:	e1a00006 	mov	r0, r6
     2fc:	eb000276 	bl	cdc <__addsf3>
     300:	e1a06000 	mov	r6, r0
  {
    //int sum = 0;
	float sum = 0;
    for(j = 0; j < 28; j++)
    {
      for(k = 0; k < 28; k++)
     304:	e2844001 	add	r4, r4, #1
     308:	e354001c 	cmp	r4, #28
     30c:	1afffff4 	bne	2e4 <classify+0x40>
     310:	e28aa070 	add	r10, r10, #112	; 0x70
     314:	e288801c 	add	r8, r8, #28
  //Perform linear classification and populate array
  for(i = 0; i < 10; i++)
  {
    //int sum = 0;
	float sum = 0;
    for(j = 0; j < 28; j++)
     318:	e3580e31 	cmp	r8, #784	; 0x310
     31c:	0a000003 	beq	330 <classify+0x8c>
typedef char  (*img_type)[28];

int max(int*, int); //parameters are array of ints and length of array


int classify(img_type image)
     320:	e08b7008 	add	r7, r11, r8
     324:	e24a5004 	sub	r5, r10, #4
     328:	e1a04009 	mov	r4, r9
     32c:	eaffffec 	b	2e4 <classify+0x40>
        sum += weights[i][j][k]*(float)image[j][k];
        //printf("%d ", (int) image[j][k]);
      }
      //printf("\n");
    }
    output[i] = (int)sum;
     330:	eb0003cf 	bl	1274 <__aeabi_f2iz>
     334:	e28d3030 	add	r3, sp, #48	; 0x30
     338:	e59d2004 	ldr	r2, [sp, #4]
     33c:	e7830002 	str	r0, [r3, r2]
     340:	e2822004 	add	r2, r2, #4
     344:	e58d2004 	str	r2, [sp, #4]
  int output[10];
  //Initialize weights
  weight weights[10] = {weights0, weights1, weights2, weights3, weights4, weights5, weights6, weights7, weights8, weights9};
  int i, j, k;
  //Perform linear classification and populate array
  for(i = 0; i < 10; i++)
     348:	e3520028 	cmp	r2, #40	; 0x28
     34c:	0a000005 	beq	368 <classify+0xc4>
     350:	e28d2008 	add	r2, sp, #8
     354:	e59d3004 	ldr	r3, [sp, #4]
     358:	e793a002 	ldr	r10, [r3, r2]
	float sum = 0;
    for(j = 0; j < 28; j++)
    {
      for(k = 0; k < 28; k++)
      {
        sum += weights[i][j][k]*(float)image[j][k];
     35c:	e1a08009 	mov	r8, r9
     360:	e3a06000 	mov	r6, #0
     364:	eaffffed 	b	320 <classify+0x7c>
      }
      //printf("\n");
    }
    output[i] = (int)sum;
  }
  int digit = max(output,10);
     368:	e28d0030 	add	r0, sp, #48	; 0x30
     36c:	e3a0100a 	mov	r1, #10
     370:	ebffffb9 	bl	25c <max>
  return digit;
}
     374:	e28dd05c 	add	sp, sp, #92	; 0x5c
     378:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, r10, r11, pc}

0000037c <Write_small_img>:
	(x1, y1): coordinate of the top left corner on the screen
	image[][28]: pointer to the current image
	base_address: base address of the buffer (SDRAM_BASE or FPGA_ONCHIP_BASE)
****************************************************************************/
void Write_small_img(int x1, int y1, char image[][28], int base_address)
{
     37c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, r10}
     380:	e24dd00c 	sub	sp, sp, #12
	volatile short* pixel_buffer = (short*) base_address;
	volatile short pixel;

	/* assume that the box coordinates are valid */
	y = 0;
	for (row = y1; row < (y1+28); row++)
     384:	e281801c 	add	r8, r1, #28
     388:	e1510008 	cmp	r1, r8
     38c:	ba00000d 	blt	3c8 <Write_small_img+0x4c>
     390:	ea000018 	b	3f8 <Write_small_img+0x7c>
	{
		x = 0;
		for (col = x1; col < (x1+28); col++)
		{
			offset = (row << 9) + col;
			if (image[x][y] != 0)
     394:	e7d4c002 	ldrb	r12, [r4, r2]
     398:	e35c0000 	cmp	r12, #0
				pixel = 0xFFFF;
     39c:	11cd60b6 	strhne	r6, [sp, #6]
			else
				pixel = 0x0000;  // can display any color for digit background
     3a0:	01cd50b6 	strheq	r5, [sp, #6]
			*(pixel_buffer + offset) = (short)pixel;
     3a4:	e1ddc0b6 	ldrh	r12, [sp, #6]
     3a8:	e0c1c0b2 	strh	r12, [r1], #2
     3ac:	e282201c 	add	r2, r2, #28
	/* assume that the box coordinates are valid */
	y = 0;
	for (row = y1; row < (y1+28); row++)
	{
		x = 0;
		for (col = x1; col < (x1+28); col++)
     3b0:	e3520e31 	cmp	r2, #784	; 0x310
     3b4:	1afffff6 	bne	394 <Write_small_img+0x18>
	volatile short* pixel_buffer = (short*) base_address;
	volatile short pixel;

	/* assume that the box coordinates are valid */
	y = 0;
	for (row = y1; row < (y1+28); row++)
     3b8:	e2877001 	add	r7, r7, #1
     3bc:	e1570008 	cmp	r7, r8
     3c0:	1a000005 	bne	3dc <Write_small_img+0x60>
     3c4:	ea00000b 	b	3f8 <Write_small_img+0x7c>
     3c8:	e1a07001 	mov	r7, r1
	{
		x = 0;
		for (col = x1; col < (x1+28); col++)
     3cc:	e280a01c 	add	r10, r0, #28
	Function to draw a filled rectangle on the VGA monitor with an image
	(x1, y1): coordinate of the top left corner on the screen
	image[][28]: pointer to the current image
	base_address: base address of the buffer (SDRAM_BASE or FPGA_ONCHIP_BASE)
****************************************************************************/
void Write_small_img(int x1, int y1, char image[][28], int base_address)
     3d0:	e3a05000 	mov	r5, #0
     3d4:	e0619002 	rsb	r9, r1, r2
		x = 0;
		for (col = x1; col < (x1+28); col++)
		{
			offset = (row << 9) + col;
			if (image[x][y] != 0)
				pixel = 0xFFFF;
     3d8:	e3e06000 	mvn	r6, #0
	/* assume that the box coordinates are valid */
	y = 0;
	for (row = y1; row < (y1+28); row++)
	{
		x = 0;
		for (col = x1; col < (x1+28); col++)
     3dc:	e150000a 	cmp	r0, r10
     3e0:	aafffff4 	bge	3b8 <Write_small_img+0x3c>
	Function to draw a filled rectangle on the VGA monitor with an image
	(x1, y1): coordinate of the top left corner on the screen
	image[][28]: pointer to the current image
	base_address: base address of the buffer (SDRAM_BASE or FPGA_ONCHIP_BASE)
****************************************************************************/
void Write_small_img(int x1, int y1, char image[][28], int base_address)
     3e4:	e0801487 	add	r1, r0, r7, lsl #9
     3e8:	e0831081 	add	r1, r3, r1, lsl #1
     3ec:	e1a02005 	mov	r2, r5
     3f0:	e0894007 	add	r4, r9, r7
     3f4:	eaffffe6 	b	394 <Write_small_img+0x18>
			*(pixel_buffer + offset) = (short)pixel;
			x++;
		}
		y++;
	}
}
     3f8:	e28dd00c 	add	sp, sp, #12
     3fc:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, r10}
     400:	e12fff1e 	bx	lr

00000404 <CopyInput>:
/**
 * Copy a 28x28 box that goes from (106,146) to (133,173) to global array initIMG[28][28] 
 */
void CopyInput(short int img[][28]){
     404:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	volatile int * VIDEO_IN_CONTROL_ptr  = (int *) VIDEO_IN_BASE;
	*(VIDEO_IN_CONTROL_ptr + 3)  &= ~(1<<2);	// disable video_in
     408:	e3033fff 	movw	r3, #16383	; 0x3fff
     40c:	e34f3f20 	movt	r3, #65312	; 0xff20
     410:	e5132f93 	ldr	r2, [r3, #-3987]	; 0xfffff06d
     414:	e3c22004 	bic	r2, r2, #4
     418:	e5032f93 	str	r2, [r3, #-3987]	; 0xfffff06d
	int o_set = 0, row, col;
	int i = 0, j = 0;
	volatile short * fpga_chip = (short *) FPGA_ONCHIP_BASE;	//  on-chip buffer
	//106+27, 146+27
	for (row = 106; row <= 133; row++){
     41c:	e3a0c06a 	mov	r12, #106	; 0x6a
	}
}
/**
 * Copy a 28x28 box that goes from (106,146) to (133,173) to global array initIMG[28][28] 
 */
void CopyInput(short int img[][28]){
     420:	e3a04000 	mov	r4, #0
     424:	ea000008 	b	44c <CopyInput+0x48>
	//106+27, 146+27
	for (row = 106; row <= 133; row++){
		i=0;
		for (col = 146; col <= 173; col++){
			o_set = (row << 9) + col;						// compute offset
			img[i][j] = *(fpga_chip+o_set);
     428:	e0d210b2 	ldrh	r1, [r2], #2
     42c:	e18010b3 	strh	r1, [r0, r3]
     430:	e2833038 	add	r3, r3, #56	; 0x38
	int i = 0, j = 0;
	volatile short * fpga_chip = (short *) FPGA_ONCHIP_BASE;	//  on-chip buffer
	//106+27, 146+27
	for (row = 106; row <= 133; row++){
		i=0;
		for (col = 146; col <= 173; col++){
     434:	e3530e62 	cmp	r3, #1568	; 0x620
     438:	1afffffa 	bne	428 <CopyInput+0x24>
	*(VIDEO_IN_CONTROL_ptr + 3)  &= ~(1<<2);	// disable video_in
	int o_set = 0, row, col;
	int i = 0, j = 0;
	volatile short * fpga_chip = (short *) FPGA_ONCHIP_BASE;	//  on-chip buffer
	//106+27, 146+27
	for (row = 106; row <= 133; row++){
     43c:	e28cc001 	add	r12, r12, #1
     440:	e2800002 	add	r0, r0, #2
     444:	e35c0086 	cmp	r12, #134	; 0x86
     448:	0a000004 	beq	460 <CopyInput+0x5c>
	}
}
/**
 * Copy a 28x28 box that goes from (106,146) to (133,173) to global array initIMG[28][28] 
 */
void CopyInput(short int img[][28]){
     44c:	e1a0250c 	lsl	r2, r12, #10
     450:	e2822f49 	add	r2, r2, #292	; 0x124
     454:	e2822332 	add	r2, r2, #-939524096	; 0xc8000000
     458:	e1a03004 	mov	r3, r4
     45c:	eafffff1 	b	428 <CopyInput+0x24>
			i++;
		}
		//i++;
		j++;
	}
	*(VIDEO_IN_CONTROL_ptr + 3)  |= (1<<2);	// disable video_in
     460:	e3033fff 	movw	r3, #16383	; 0x3fff
     464:	e34f3f20 	movt	r3, #65312	; 0xff20
     468:	e5132f93 	ldr	r2, [r3, #-3987]	; 0xfffff06d
     46c:	e3822004 	orr	r2, r2, #4
     470:	e5032f93 	str	r2, [r3, #-3987]	; 0xfffff06d
}
     474:	e8bd0010 	ldmfd	sp!, {r4}
     478:	e12fff1e 	bx	lr

0000047c <VGA_loadInit>:
//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x, int top_y, short int img[][28]){
     47c:	e92d00f0 	push	{r4, r5, r6, r7}
	int offset, row, col;
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	//for (row = top_x; row < (top_x+28); row++)
	for (row = top_y; row < (top_y+28); row++)
     480:	e281301c 	add	r3, r1, #28
     484:	e1510003 	cmp	r1, r3
     488:	aa000015 	bge	4e4 <VGA_loadInit+0x68>
     48c:	e1a04002 	mov	r4, r2
	*(VIDEO_IN_CONTROL_ptr + 3)  |= (1<<2);	// disable video_in
}
//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x, int top_y, short int img[][28]){
	int offset, row, col;
	int i = 0, j = 0;
     490:	e3a05000 	mov	r5, #0
	//for (row = top_x; row < (top_x+28); row++)
	for (row = top_y; row < (top_y+28); row++)
	{
		i=0;
		//for (col = top_y; col < (top_y+28); col++)
		for (col = top_x; col < (top_x+28); col++)
     494:	e280601c 	add	r6, r0, #28
		j++;
	}
	*(VIDEO_IN_CONTROL_ptr + 3)  |= (1<<2);	// disable video_in
}
//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x, int top_y, short int img[][28]){
     498:	e1a07005 	mov	r7, r5
     49c:	ea000008 	b	4c4 <VGA_loadInit+0x48>
		i=0;
		//for (col = top_y; col < (top_y+28); col++)
		for (col = top_x; col < (top_x+28); col++)
		{
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = (short)img[i][j];		// set pixel value
     4a0:	e194c0b3 	ldrh	r12, [r4, r3]
     4a4:	e0c2c0b2 	strh	r12, [r2], #2
     4a8:	e2833038 	add	r3, r3, #56	; 0x38
	//for (row = top_x; row < (top_x+28); row++)
	for (row = top_y; row < (top_y+28); row++)
	{
		i=0;
		//for (col = top_y; col < (top_y+28); col++)
		for (col = top_x; col < (top_x+28); col++)
     4ac:	e3530e62 	cmp	r3, #1568	; 0x620
     4b0:	1afffffa 	bne	4a0 <VGA_loadInit+0x24>
			*(pixel_buffer + offset) = (short)img[i][j];		// set pixel value
			//j++;
			i++;
		}
		//i++;
		j++;
     4b4:	e2855001 	add	r5, r5, #1
     4b8:	e2844002 	add	r4, r4, #2
	int offset, row, col;
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	//for (row = top_x; row < (top_x+28); row++)
	for (row = top_y; row < (top_y+28); row++)
     4bc:	e355001c 	cmp	r5, #28
     4c0:	0a000007 	beq	4e4 <VGA_loadInit+0x68>
		j++;
	}
	*(VIDEO_IN_CONTROL_ptr + 3)  |= (1<<2);	// disable video_in
}
//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x, int top_y, short int img[][28]){
     4c4:	e0853001 	add	r3, r5, r1
	//for (row = top_x; row < (top_x+28); row++)
	for (row = top_y; row < (top_y+28); row++)
	{
		i=0;
		//for (col = top_y; col < (top_y+28); col++)
		for (col = top_x; col < (top_x+28); col++)
     4c8:	e1500006 	cmp	r0, r6
     4cc:	aafffff8 	bge	4b4 <VGA_loadInit+0x38>
		j++;
	}
	*(VIDEO_IN_CONTROL_ptr + 3)  |= (1<<2);	// disable video_in
}
//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x, int top_y, short int img[][28]){
     4d0:	e0802483 	add	r2, r0, r3, lsl #9
     4d4:	e1a02082 	lsl	r2, r2, #1
     4d8:	e2822103 	add	r2, r2, #-1073741824	; 0xc0000000
     4dc:	e1a03007 	mov	r3, r7
     4e0:	eaffffee 	b	4a0 <VGA_loadInit+0x24>
			i++;
		}
		//i++;
		j++;
	}
}
     4e4:	e8bd00f0 	pop	{r4, r5, r6, r7}
     4e8:	e12fff1e 	bx	lr

000004ec <findAverage>:
int findAverage(short int img[][28]){
     4ec:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
     4f0:	e24dd024 	sub	sp, sp, #36	; 0x24
	
	volatile int row, col, R, G, B, gray, sum, avg;
	
	/* assume that the box coordinates are valid */
	sum = 0;
     4f4:	e3a03000 	mov	r3, #0
     4f8:	e58d3004 	str	r3, [sp, #4]
	for (row = 0; row < 28; row++)
     4fc:	e58d301c 	str	r3, [sp, #28]
     500:	e59d301c 	ldr	r3, [sp, #28]
     504:	e353001b 	cmp	r3, #27
     508:	ca000036 	bgt	5e8 <findAverage+0xfc>
	{
		for (col = 0; col < 28; col++)
     50c:	e3a0c000 	mov	r12, #0
		{
			R = (img[col][row] >> 11) & 0x1F;
			G = (img[col][row] >> 5) & 0x3F;
			B = (img[col][row]) & 0x1F;
			gray = (R + G + B) / 3;
     510:	e3051556 	movw	r1, #21846	; 0x5556
     514:	e3451555 	movt	r1, #21845	; 0x5555
	
	/* assume that the box coordinates are valid */
	sum = 0;
	for (row = 0; row < 28; row++)
	{
		for (col = 0; col < 28; col++)
     518:	e58dc018 	str	r12, [sp, #24]
     51c:	e59d3018 	ldr	r3, [sp, #24]
     520:	e353001b 	cmp	r3, #27
     524:	ca000029 	bgt	5d0 <findAverage+0xe4>
		{
			R = (img[col][row] >> 11) & 0x1F;
     528:	e59d3018 	ldr	r3, [sp, #24]
     52c:	e59d201c 	ldr	r2, [sp, #28]
     530:	e0633183 	rsb	r3, r3, r3, lsl #3
     534:	e0803183 	add	r3, r0, r3, lsl #3
     538:	e1a02082 	lsl	r2, r2, #1
     53c:	e19330f2 	ldrsh	r3, [r3, r2]
     540:	e7e435d3 	ubfx	r3, r3, #11, #5
     544:	e58d3014 	str	r3, [sp, #20]
			G = (img[col][row] >> 5) & 0x3F;
     548:	e59d3018 	ldr	r3, [sp, #24]
     54c:	e59d201c 	ldr	r2, [sp, #28]
     550:	e0633183 	rsb	r3, r3, r3, lsl #3
     554:	e0803183 	add	r3, r0, r3, lsl #3
     558:	e1a02082 	lsl	r2, r2, #1
     55c:	e19330f2 	ldrsh	r3, [r3, r2]
     560:	e7e532d3 	ubfx	r3, r3, #5, #6
     564:	e58d3010 	str	r3, [sp, #16]
			B = (img[col][row]) & 0x1F;
     568:	e59d3018 	ldr	r3, [sp, #24]
     56c:	e59d201c 	ldr	r2, [sp, #28]
     570:	e0633183 	rsb	r3, r3, r3, lsl #3
     574:	e0803183 	add	r3, r0, r3, lsl #3
     578:	e1a02082 	lsl	r2, r2, #1
     57c:	e19330b2 	ldrh	r3, [r3, r2]
     580:	e203301f 	and	r3, r3, #31
     584:	e58d300c 	str	r3, [sp, #12]
			gray = (R + G + B) / 3;
     588:	e59d4014 	ldr	r4, [sp, #20]
     58c:	e59d3010 	ldr	r3, [sp, #16]
     590:	e59d200c 	ldr	r2, [sp, #12]
     594:	e0843003 	add	r3, r4, r3
     598:	e0833002 	add	r3, r3, r2
     59c:	e0c24391 	smull	r4, r2, r1, r3
     5a0:	e0423fc3 	sub	r3, r2, r3, asr #31
     5a4:	e58d3008 	str	r3, [sp, #8]
			sum += gray;
     5a8:	e59d2004 	ldr	r2, [sp, #4]
     5ac:	e59d3008 	ldr	r3, [sp, #8]
     5b0:	e0823003 	add	r3, r2, r3
     5b4:	e58d3004 	str	r3, [sp, #4]
	
	/* assume that the box coordinates are valid */
	sum = 0;
	for (row = 0; row < 28; row++)
	{
		for (col = 0; col < 28; col++)
     5b8:	e59d3018 	ldr	r3, [sp, #24]
     5bc:	e2833001 	add	r3, r3, #1
     5c0:	e58d3018 	str	r3, [sp, #24]
     5c4:	e59d3018 	ldr	r3, [sp, #24]
     5c8:	e353001b 	cmp	r3, #27
     5cc:	daffffd5 	ble	528 <findAverage+0x3c>
	
	volatile int row, col, R, G, B, gray, sum, avg;
	
	/* assume that the box coordinates are valid */
	sum = 0;
	for (row = 0; row < 28; row++)
     5d0:	e59d301c 	ldr	r3, [sp, #28]
     5d4:	e2833001 	add	r3, r3, #1
     5d8:	e58d301c 	str	r3, [sp, #28]
     5dc:	e59d301c 	ldr	r3, [sp, #28]
     5e0:	e353001b 	cmp	r3, #27
     5e4:	daffffcb 	ble	518 <findAverage+0x2c>
			gray = (R + G + B) / 3;
			sum += gray;
		}
	}
	
	avg = sum/784;
     5e8:	e59d3004 	ldr	r3, [sp, #4]
     5ec:	e308229d 	movw	r2, #33437	; 0x829d
     5f0:	e3452397 	movt	r2, #21399	; 0x5397
     5f4:	e0c21392 	smull	r1, r2, r2, r3
     5f8:	e1a03fc3 	asr	r3, r3, #31
     5fc:	e0633442 	rsb	r3, r3, r2, asr #8
     600:	e58d3000 	str	r3, [sp]
	
	return avg;
     604:	e59d0000 	ldr	r0, [sp]
	
}
     608:	e28dd024 	add	sp, sp, #36	; 0x24
     60c:	e8bd0010 	ldmfd	sp!, {r4}
     610:	e12fff1e 	bx	lr

00000614 <findBinIMG>:


/***************************************************************
	Calculate binary image based on threshold value
*************************************************************/
void findBinIMG(short src_img[][28], int threshold, char dst_img[][28]) {
     614:	e92d05f0 	push	{r4, r5, r6, r7, r8, r10}
     618:	e24dd020 	sub	sp, sp, #32
	volatile  int row, col, R, G, B, RGB, gray, invertValues;
	volatile int * SW_ptr 				= (int *) SW_BASE ;	
	int i = 0, j = 0;
	invertValues = (*SW_ptr) & (1<<8);	// 8-bit threshold value
     61c:	e3a03000 	mov	r3, #0
     620:	e34f3f20 	movt	r3, #65312	; 0xff20
     624:	e5933040 	ldr	r3, [r3, #64]	; 0x40
     628:	e2033c01 	and	r3, r3, #256	; 0x100
     62c:	e58d3004 	str	r3, [sp, #4]
	
	j = 0;
	for (row = 0; row < 28; row++)
     630:	e3a03000 	mov	r3, #0
     634:	e58d301c 	str	r3, [sp, #28]
     638:	e59d301c 	ldr	r3, [sp, #28]
     63c:	e353001b 	cmp	r3, #27
     640:	ca000045 	bgt	75c <findBinIMG+0x148>
	volatile  int row, col, R, G, B, RGB, gray, invertValues;
	volatile int * SW_ptr 				= (int *) SW_BASE ;	
	int i = 0, j = 0;
	invertValues = (*SW_ptr) & (1<<8);	// 8-bit threshold value
	
	j = 0;
     644:	e3a07000 	mov	r7, #0
	for (row = 0; row < 28; row++)
	{
		i=0;
		for (col = 0; col < 28; col++)
     648:	e1a04007 	mov	r4, r7
		{
			R = (src_img[col][row] >> 11) & 0x1F;
			G = (src_img[col][row] >> 5) & 0x3F;
			B = (src_img[col][row]) & 0x1F;
			gray = (R + G + B) / 3;
     64c:	e3055556 	movw	r5, #21846	; 0x5556
     650:	e3455555 	movt	r5, #21845	; 0x5555
				}
			}
			else
			{
				if(invertValues){
					dst_img [i][j]		= (char)0xFF;
     654:	e3e06000 	mvn	r6, #0
	
	j = 0;
	for (row = 0; row < 28; row++)
	{
		i=0;
		for (col = 0; col < 28; col++)
     658:	e58d4018 	str	r4, [sp, #24]
     65c:	e59d3018 	ldr	r3, [sp, #24]
     660:	e353001b 	cmp	r3, #27
     664:	ca000035 	bgt	740 <findBinIMG+0x12c>


/***************************************************************
	Calculate binary image based on threshold value
*************************************************************/
void findBinIMG(short src_img[][28], int threshold, char dst_img[][28]) {
     668:	e0823007 	add	r3, r2, r7
	for (row = 0; row < 28; row++)
	{
		i=0;
		for (col = 0; col < 28; col++)
		{
			R = (src_img[col][row] >> 11) & 0x1F;
     66c:	e59dc018 	ldr	r12, [sp, #24]
     670:	e59d801c 	ldr	r8, [sp, #28]
     674:	e06cc18c 	rsb	r12, r12, r12, lsl #3
     678:	e080c18c 	add	r12, r0, r12, lsl #3
     67c:	e1a08088 	lsl	r8, r8, #1
     680:	e19cc0f8 	ldrsh	r12, [r12, r8]
     684:	e7e4c5dc 	ubfx	r12, r12, #11, #5
     688:	e58dc014 	str	r12, [sp, #20]
			G = (src_img[col][row] >> 5) & 0x3F;
     68c:	e59dc018 	ldr	r12, [sp, #24]
     690:	e59d801c 	ldr	r8, [sp, #28]
     694:	e06cc18c 	rsb	r12, r12, r12, lsl #3
     698:	e080c18c 	add	r12, r0, r12, lsl #3
     69c:	e1a08088 	lsl	r8, r8, #1
     6a0:	e19cc0f8 	ldrsh	r12, [r12, r8]
     6a4:	e7e5c2dc 	ubfx	r12, r12, #5, #6
     6a8:	e58dc010 	str	r12, [sp, #16]
			B = (src_img[col][row]) & 0x1F;
     6ac:	e59dc018 	ldr	r12, [sp, #24]
     6b0:	e59d801c 	ldr	r8, [sp, #28]
     6b4:	e06cc18c 	rsb	r12, r12, r12, lsl #3
     6b8:	e080c18c 	add	r12, r0, r12, lsl #3
     6bc:	e1a08088 	lsl	r8, r8, #1
     6c0:	e19cc0b8 	ldrh	r12, [r12, r8]
     6c4:	e20cc01f 	and	r12, r12, #31
     6c8:	e58dc00c 	str	r12, [sp, #12]
			gray = (R + G + B) / 3;
     6cc:	e59da014 	ldr	r10, [sp, #20]
     6d0:	e59dc010 	ldr	r12, [sp, #16]
     6d4:	e59d800c 	ldr	r8, [sp, #12]
     6d8:	e08ac00c 	add	r12, r10, r12
     6dc:	e08cc008 	add	r12, r12, r8
     6e0:	e0c8ac95 	smull	r10, r8, r5, r12
     6e4:	e048cfcc 	sub	r12, r8, r12, asr #31
     6e8:	e58dc008 	str	r12, [sp, #8]
			
			if (gray > threshold)
     6ec:	e59dc008 	ldr	r12, [sp, #8]
     6f0:	e15c0001 	cmp	r12, r1
     6f4:	da000005 	ble	710 <findBinIMG+0xfc>
			{
				if(invertValues){
     6f8:	e59dc004 	ldr	r12, [sp, #4]
     6fc:	e35c0000 	cmp	r12, #0
					dst_img [i][j]		= (char)0x00;
     700:	01a0c006 	moveq	r12, r6
     704:	11a0c004 	movne	r12, r4
     708:	e5c3c000 	strb	r12, [r3]
     70c:	ea000004 	b	724 <findBinIMG+0x110>
					dst_img [i][j]		= (char)0xFF;
				}
			}
			else
			{
				if(invertValues){
     710:	e59dc004 	ldr	r12, [sp, #4]
     714:	e35c0000 	cmp	r12, #0
					dst_img [i][j]		= (char)0xFF;
     718:	01a0c004 	moveq	r12, r4
     71c:	11a0c006 	movne	r12, r6
     720:	e5c3c000 	strb	r12, [r3]
	
	j = 0;
	for (row = 0; row < 28; row++)
	{
		i=0;
		for (col = 0; col < 28; col++)
     724:	e59dc018 	ldr	r12, [sp, #24]
     728:	e28cc001 	add	r12, r12, #1
     72c:	e58dc018 	str	r12, [sp, #24]
     730:	e59dc018 	ldr	r12, [sp, #24]
     734:	e283301c 	add	r3, r3, #28
     738:	e35c001b 	cmp	r12, #27
     73c:	daffffca 	ble	66c <findBinIMG+0x58>
				}
			}
			
			i++;
		}
		j++;
     740:	e2877001 	add	r7, r7, #1
	volatile int * SW_ptr 				= (int *) SW_BASE ;	
	int i = 0, j = 0;
	invertValues = (*SW_ptr) & (1<<8);	// 8-bit threshold value
	
	j = 0;
	for (row = 0; row < 28; row++)
     744:	e59d301c 	ldr	r3, [sp, #28]
     748:	e2833001 	add	r3, r3, #1
     74c:	e58d301c 	str	r3, [sp, #28]
     750:	e59d301c 	ldr	r3, [sp, #28]
     754:	e353001b 	cmp	r3, #27
     758:	daffffbe 	ble	658 <findBinIMG+0x44>
			i++;
		}
		j++;
	}
	
}
     75c:	e28dd020 	add	sp, sp, #32
     760:	e8bd05f0 	pop	{r4, r5, r6, r7, r8, r10}
     764:	e12fff1e 	bx	lr

00000768 <VGA_outline_x>:
void VGA_outline_x(int x1, int y1, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	col = y1;
	for (row = x1; row <= x1+29; row++){
     768:	e280c01d 	add	r12, r0, #29
     76c:	e150000c 	cmp	r0, r12
     770:	c12fff1e 	bxgt	lr
		offset = (row << 9) + col;
		*(pixel_buffer + offset) = (short)pixel_color;
     774:	e0813480 	add	r3, r1, r0, lsl #9
     778:	e1a03083 	lsl	r3, r3, #1
     77c:	e2833332 	add	r3, r3, #-939524096	; 0xc8000000
     780:	e1c320b0 	strh	r2, [r3]
void VGA_outline_x(int x1, int y1, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	col = y1;
	for (row = x1; row <= x1+29; row++){
     784:	e2800001 	add	r0, r0, #1
     788:	e150000c 	cmp	r0, r12
     78c:	dafffff8 	ble	774 <VGA_outline_x+0xc>
     790:	e12fff1e 	bx	lr

00000794 <VGA_outline_y>:
void VGA_outline_y(int x1, int y1, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	row = x1;
	for (col = y1; col <= y1+29; col++){
     794:	e281c01d 	add	r12, r1, #29
     798:	e151000c 	cmp	r1, r12
     79c:	c12fff1e 	bxgt	lr
	}
}
/*
 * (row, col, color) for a 29 pixel long horizontal line
 */
void VGA_outline_y(int x1, int y1, short pixel_color){
     7a0:	e0813480 	add	r3, r1, r0, lsl #9
     7a4:	e1a03083 	lsl	r3, r3, #1
     7a8:	e243338e 	sub	r3, r3, #939524098	; 0x38000002
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	row = x1;
	for (col = y1; col <= y1+29; col++){
		offset = (row << 9) + col;
		*(pixel_buffer + offset) = (short)pixel_color;
     7ac:	e1e320b2 	strh	r2, [r3, #2]!
void VGA_outline_y(int x1, int y1, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	row = x1;
	for (col = y1; col <= y1+29; col++){
     7b0:	e2811001 	add	r1, r1, #1
     7b4:	e151000c 	cmp	r1, r12
     7b8:	dafffffb 	ble	7ac <VGA_outline_y+0x18>
     7bc:	e12fff1e 	bx	lr

000007c0 <VGA_text>:
{
	int offset;
	char * character_buffer = (char *)FPGA_CHAR_BASE;	// VGA character buffer

	/* compute offset and set character */
	offset = (y << 7) + x;
     7c0:	e0801381 	add	r1, r0, r1, lsl #7
	while (*(text_ptr))	// NULL character = end of array
     7c4:	e5d23000 	ldrb	r3, [r2]
     7c8:	e3530000 	cmp	r3, #0
     7cc:	012fff1e 	bxeq	lr
/***************************************************************
	Function to draw a a string of text (NULL terminated)
	(x, y): coordinate of first character in the character buffer
	resolution of character buffer = 80x60
*************************************************************/
void VGA_text(int x, int y, char * text_ptr)
     7d0:	e28114c9 	add	r1, r1, #-922746880	; 0xc9000000

	/* compute offset and set character */
	offset = (y << 7) + x;
	while (*(text_ptr))	// NULL character = end of array
	{
		*(character_buffer + offset) = *(text_ptr);
     7d4:	e4c13001 	strb	r3, [r1], #1
	int offset;
	char * character_buffer = (char *)FPGA_CHAR_BASE;	// VGA character buffer

	/* compute offset and set character */
	offset = (y << 7) + x;
	while (*(text_ptr))	// NULL character = end of array
     7d8:	e5f23001 	ldrb	r3, [r2, #1]!
     7dc:	e3530000 	cmp	r3, #0
     7e0:	1afffffb 	bne	7d4 <VGA_text+0x14>
     7e4:	e12fff1e 	bx	lr

000007e8 <VGA_load_image_sdram>:
		++text_ptr;
		++offset;
	}
}
void VGA_load_image_sdram(short int image[][320])
{
     7e8:	e92d0030 	push	{r4, r5}
	int offset, row, col;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 0; row <= 239; row++)
     7ec:	e3a04000 	mov	r4, #0
		*(character_buffer + offset) = *(text_ptr);
		++text_ptr;
		++offset;
	}
}
void VGA_load_image_sdram(short int image[][320])
     7f0:	e1a05004 	mov	r5, r4
     7f4:	ea000008 	b	81c <VGA_load_image_sdram+0x34>
	for (row = 0; row <= 239; row++)
	{
		for (col = 0; col <= 319; col++)
		{
			offset = (row << 9) + col;						// compute offset 
			*(pixel_buffer + offset) = (short)(image[row][col]);		// set pixel value
     7f8:	e19c20b3 	ldrh	r2, [r12, r3]
     7fc:	e18120b3 	strh	r2, [r1, r3]
     800:	e2833002 	add	r3, r3, #2
	int offset, row, col;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 0; row <= 239; row++)
	{
		for (col = 0; col <= 319; col++)
     804:	e3530d0a 	cmp	r3, #640	; 0x280
     808:	1afffffa 	bne	7f8 <VGA_load_image_sdram+0x10>
void VGA_load_image_sdram(short int image[][320])
{
	int offset, row, col;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 0; row <= 239; row++)
     80c:	e2844001 	add	r4, r4, #1
     810:	e2800d0a 	add	r0, r0, #640	; 0x280
     814:	e35400f0 	cmp	r4, #240	; 0xf0
     818:	0a000004 	beq	830 <VGA_load_image_sdram+0x48>
	{
		for (col = 0; col <= 319; col++)
		{
			offset = (row << 9) + col;						// compute offset 
			*(pixel_buffer + offset) = (short)(image[row][col]);		// set pixel value
     81c:	e1a0c000 	mov	r12, r0
		*(character_buffer + offset) = *(text_ptr);
		++text_ptr;
		++offset;
	}
}
void VGA_load_image_sdram(short int image[][320])
     820:	e1a01504 	lsl	r1, r4, #10
     824:	e1a03005 	mov	r3, r5
     828:	e2811103 	add	r1, r1, #-1073741824	; 0xc0000000
     82c:	eafffff1 	b	7f8 <VGA_load_image_sdram+0x10>
		{
			offset = (row << 9) + col;						// compute offset 
			*(pixel_buffer + offset) = (short)(image[row][col]);		// set pixel value
		}
	}
}
     830:	e8bd0030 	pop	{r4, r5}
     834:	e12fff1e 	bx	lr

00000838 <main>:
int findAverage(short int img[][28]);
void findBinIMG(short src_img[][28], int threshold, char dst_img[][28]);
void Write_small_img(int x1, int y1, char image[][28], int base_address);

int main(void)
{
     838:	e92d45f0 	push	{r4, r5, r6, r7, r8, r10, lr}
     83c:	e24dda26 	sub	sp, sp, #155648	; 0x26000
     840:	e24ddf71 	sub	sp, sp, #452	; 0x1c4
	volatile int show_live_video;
	volatile int * LEDR_ptr 		= (int *) LEDR_BASE;
	volatile int * SW_ptr 				= (int *) SW_BASE ;	
	volatile int *HEX3_HEX0_ptr = (int *)HEX3_HEX0_BASE;
	
	int ssd[] = { 0xbf, 0x86, 0xdb, 0xcf, 0xe6, 0xed, 0xfd, 0x87,
     844:	e3014914 	movw	r4, #6420	; 0x1914
     848:	e3404000 	movt	r4, #0
     84c:	e28d0a26 	add	r0, sp, #155648	; 0x26000
     850:	e2800f59 	add	r0, r0, #356	; 0x164
     854:	e2841028 	add	r1, r4, #40	; 0x28
     858:	e3a02044 	mov	r2, #68	; 0x44
     85c:	eb0002b0 	bl	1324 <memcpy>
				  0xff, 0xef, 0xf7, 0xfc, 0xb9, 0xde, 0xf9, 0xf1, 0x00 }; // patterns for ssd
	
	char text[] = "USNA EC463 MICROCOMPUTER INTERFACING FINAL PROJECT\0";
     860:	e28dca26 	add	r12, sp, #155648	; 0x26000
     864:	e28cce13 	add	r12, r12, #304	; 0x130
     868:	e284e06c 	add	lr, r4, #108	; 0x6c
     86c:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
     870:	e8ac000f 	stmia	r12!, {r0, r1, r2, r3}
     874:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
     878:	e8ac000f 	stmia	r12!, {r0, r1, r2, r3}
     87c:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
     880:	e8ac000f 	stmia	r12!, {r0, r1, r2, r3}
     884:	e59e3000 	ldr	r3, [lr]
     888:	e58c3000 	str	r3, [r12]
	/* Write a text string to VGA */
	VGA_text(20, 0, text);
     88c:	e3a00014 	mov	r0, #20
     890:	e3a01000 	mov	r1, #0
     894:	e28d2a26 	add	r2, sp, #155648	; 0x26000
     898:	e2822e13 	add	r2, r2, #304	; 0x130
     89c:	ebffffc7 	bl	7c0 <VGA_text>
	short blue[240][320];
	short int initIMG[28][28]; //Holds the value pulled from the yellow box of the ON_CHIP buffer (Where the number will be)
	short int binIMG[28][28]; //Holds the value for the binarya image based on thresholding value from SW
	char  networkInput[28][28]; //Converted equiv of initIMG to pass to the classifier

	for (row = 0; row <= 239; row++)
     8a0:	e3a03000 	mov	r3, #0
     8a4:	e28d1a26 	add	r1, sp, #155648	; 0x26000
     8a8:	e58131bc 	str	r3, [r1, #444]	; 0x1bc
     8ac:	e59131bc 	ldr	r3, [r1, #444]	; 0x1bc
     8b0:	e35300ef 	cmp	r3, #239	; 0xef
     8b4:	ca00001f 	bgt	938 <main+0x100>
	{
		for (col = 0; col <= 319; col++)
     8b8:	e3a0e000 	mov	lr, #0
     8bc:	e300013f 	movw	r0, #319	; 0x13f
		{
			blue[row][col] = 0x001F;
     8c0:	e30a1770 	movw	r1, #42864	; 0xa770
     8c4:	e34f1ffd 	movt	r1, #65533	; 0xfffd
     8c8:	e3a0c01f 	mov	r12, #31
	short int binIMG[28][28]; //Holds the value for the binarya image based on thresholding value from SW
	char  networkInput[28][28]; //Converted equiv of initIMG to pass to the classifier

	for (row = 0; row <= 239; row++)
	{
		for (col = 0; col <= 319; col++)
     8cc:	e28d2a26 	add	r2, sp, #155648	; 0x26000
     8d0:	e582e1b8 	str	lr, [r2, #440]	; 0x1b8
     8d4:	e59231b8 	ldr	r3, [r2, #440]	; 0x1b8
     8d8:	e1530000 	cmp	r3, r0
     8dc:	ca00000e 	bgt	91c <main+0xe4>
		{
			blue[row][col] = 0x001F;
     8e0:	e28d4a26 	add	r4, sp, #155648	; 0x26000
     8e4:	e59431bc 	ldr	r3, [r4, #444]	; 0x1bc
     8e8:	e59421b8 	ldr	r2, [r4, #440]	; 0x1b8
     8ec:	e0833103 	add	r3, r3, r3, lsl #2
     8f0:	e0823303 	add	r3, r2, r3, lsl #6
     8f4:	e28d2a26 	add	r2, sp, #155648	; 0x26000
     8f8:	e2822d07 	add	r2, r2, #448	; 0x1c0
     8fc:	e0823083 	add	r3, r2, r3, lsl #1
     900:	e183c0b1 	strh	r12, [r3, r1]
	short int binIMG[28][28]; //Holds the value for the binarya image based on thresholding value from SW
	char  networkInput[28][28]; //Converted equiv of initIMG to pass to the classifier

	for (row = 0; row <= 239; row++)
	{
		for (col = 0; col <= 319; col++)
     904:	e59431b8 	ldr	r3, [r4, #440]	; 0x1b8
     908:	e2833001 	add	r3, r3, #1
     90c:	e58431b8 	str	r3, [r4, #440]	; 0x1b8
     910:	e59431b8 	ldr	r3, [r4, #440]	; 0x1b8
     914:	e1530000 	cmp	r3, r0
     918:	dafffff0 	ble	8e0 <main+0xa8>
	short blue[240][320];
	short int initIMG[28][28]; //Holds the value pulled from the yellow box of the ON_CHIP buffer (Where the number will be)
	short int binIMG[28][28]; //Holds the value for the binarya image based on thresholding value from SW
	char  networkInput[28][28]; //Converted equiv of initIMG to pass to the classifier

	for (row = 0; row <= 239; row++)
     91c:	e28d4a26 	add	r4, sp, #155648	; 0x26000
     920:	e59431bc 	ldr	r3, [r4, #444]	; 0x1bc
     924:	e2833001 	add	r3, r3, #1
     928:	e58431bc 	str	r3, [r4, #444]	; 0x1bc
     92c:	e59431bc 	ldr	r3, [r4, #444]	; 0x1bc
     930:	e35300ef 	cmp	r3, #239	; 0xef
     934:	daffffe4 	ble	8cc <main+0x94>
		for (col = 0; col <= 319; col++)
		{
			blue[row][col] = 0x001F;
		}
	}
	row = 0;
     938:	e3a03000 	mov	r3, #0
     93c:	e28d1a26 	add	r1, sp, #155648	; 0x26000
     940:	e58131bc 	str	r3, [r1, #444]	; 0x1bc
	col = 0;
     944:	e58131b8 	str	r3, [r1, #440]	; 0x1b8
	
	// Intialize SDRAM buffer to a blue image
	VGA_load_image_sdram(Initial_Screen);
     948:	e3010a18 	movw	r0, #6680	; 0x1a18
     94c:	e3400000 	movt	r0, #0
     950:	ebffffa4 	bl	7e8 <VGA_load_image_sdram>
	
	// Initialize Video in and VGA interfaces	
	*(VIDEO_IN_CONTROL_ptr + 3)  = (1<<2);			// enable live video --> frame = on-chip buffer by default
     954:	e3033fff 	movw	r3, #16383	; 0x3fff
     958:	e34f3f20 	movt	r3, #65312	; 0xff20
     95c:	e3a02004 	mov	r2, #4
     960:	e5032f93 	str	r2, [r3, #-3987]	; 0xfffff06d
	*(VGA_DMA_CONTROL_ptr + 1) = FPGA_ONCHIP_BASE; 	// live video input will be shown on VGA
     964:	e3a02332 	mov	r2, #-939524096	; 0xc8000000
     968:	e5032fdb 	str	r2, [r3, #-4059]	; 0xfffff025
	*(VGA_DMA_CONTROL_ptr + 0) = 1;
     96c:	e3a02001 	mov	r2, #1
     970:	e5032fdf 	str	r2, [r3, #-4063]	; 0xfffff021
	show_live_video = 1;
     974:	e28d3a26 	add	r3, sp, #155648	; 0x26000
     978:	e58321a8 	str	r2, [r3, #424]	; 0x1a8

				findBinIMG( initIMG, threshold, networkInput);	// find binary (8-bit and 16-bit) images
				Write_small_img(150, 140, networkInput, SDRAM_BASE);
				VGA_loadInit(150,100,initIMG);
			} else {
				VGA_load_image_sdram(Finished);
     97c:	e3096978 	movw	r6, #39288	; 0x9978
     980:	e3406002 	movt	r6, #2
     984:	e2468d23 	sub	r8, r6, #2240	; 0x8c0
		// if KEY(1) is detected, swap buffers for VGA display
		else if (*(KEY_ptr + 3) & 0x02)	{	// if KEY(1) is detected
			threshold  = (*SW_ptr) & 0x7F;	// 8-bit threshold value
			if((*SW_ptr) & (1<<9)){
				VGA_load_image_sdram(blue);
				Write_small_img(0, 10, Image1, FPGA_ONCHIP_BASE);
     988:	e3074980 	movw	r4, #31104	; 0x7980
     98c:	e3404002 	movt	r4, #2
     990:	e2447e76 	sub	r7, r4, #1888	; 0x760
     994:	e2477008 	sub	r7, r7, #8
				*(VGA_DMA_CONTROL_ptr + 1) = (int)FPGA_ONCHIP_BASE;
			}
			*(VGA_DMA_CONTROL_ptr + 0) = 1;
			
			CopyInput(initIMG);				// copy current box to internal image initIMG
			VGA_load_image_sdram(Initial_Screen);
     998:	e3015a18 	movw	r5, #6680	; 0x1a18
     99c:	e3405000 	movt	r5, #0
	show_live_video = 1;
	
	while(1)
	{	
		// if KEY(3) is detected, enable or disable (toggle) the video in interface
		if (*(KEY_ptr + 3) & 0x08){					// if KEY(3) is detected
     9a0:	e3a03000 	mov	r3, #0
     9a4:	e34f3f20 	movt	r3, #65312	; 0xff20
     9a8:	e593305c 	ldr	r3, [r3, #92]	; 0x5c
     9ac:	e3130008 	tst	r3, #8
     9b0:	0a00001b 	beq	a24 <main+0x1ec>
		
			*(VIDEO_IN_CONTROL_ptr + 3)  ^= (1<<2);	// toggle (enable/disable) video_in
     9b4:	e3033fff 	movw	r3, #16383	; 0x3fff
     9b8:	e34f3f20 	movt	r3, #65312	; 0xff20
     9bc:	e5132f93 	ldr	r2, [r3, #-3987]	; 0xfffff06d
     9c0:	e2222004 	eor	r2, r2, #4
     9c4:	e5032f93 	str	r2, [r3, #-3987]	; 0xfffff06d
			
			//Create an outline around an area when you disable the camera. Used to convert camera into NN input
			//YELLOW in 24 bit RGB is 225, 231, 16 -> weights of 0.87890625,0.90234375,0.0625 -> 28,58,2 -> 0xE742
			VGA_outline_x(105,145,0xe742); //Left side of the square
     9c8:	e30ea742 	movw	r10, #59202	; 0xe742
     9cc:	e34fafff 	movt	r10, #65535	; 0xffff
     9d0:	e3a00069 	mov	r0, #105	; 0x69
     9d4:	e3a01091 	mov	r1, #145	; 0x91
     9d8:	e1a0200a 	mov	r2, r10
     9dc:	ebffff61 	bl	768 <VGA_outline_x>
			VGA_outline_y(105,146,0xe742); //Top of the square
     9e0:	e3a00069 	mov	r0, #105	; 0x69
     9e4:	e3a01092 	mov	r1, #146	; 0x92
     9e8:	e1a0200a 	mov	r2, r10
     9ec:	ebffff68 	bl	794 <VGA_outline_y>
			VGA_outline_y(135,146,0xe742);
     9f0:	e3a00087 	mov	r0, #135	; 0x87
     9f4:	e3a01092 	mov	r1, #146	; 0x92
     9f8:	e1a0200a 	mov	r2, r10
     9fc:	ebffff64 	bl	794 <VGA_outline_y>
			VGA_outline_x(106,174,0xe742);
     a00:	e3a0006a 	mov	r0, #106	; 0x6a
     a04:	e3a010ae 	mov	r1, #174	; 0xae
     a08:	e1a0200a 	mov	r2, r10
     a0c:	ebffff55 	bl	768 <VGA_outline_x>
			
			
			*(KEY_ptr + 3) = (1 << 3); 				// clear flag for KEY(3)
     a10:	e3a03000 	mov	r3, #0
     a14:	e34f3f20 	movt	r3, #65312	; 0xff20
     a18:	e3a02008 	mov	r2, #8
     a1c:	e583205c 	str	r2, [r3, #92]	; 0x5c
     a20:	eaffffde 	b	9a0 <main+0x168>
		}
		
		// if KEY(2) is detected, swap buffers for VGA display
		else if (*(KEY_ptr + 3) & 0x04)	{	// if KEY(2) is detected
     a24:	e3a03000 	mov	r3, #0
     a28:	e34f3f20 	movt	r3, #65312	; 0xff20
     a2c:	e593305c 	ldr	r3, [r3, #92]	; 0x5c
     a30:	e3130004 	tst	r3, #4
     a34:	0a00002c 	beq	aec <main+0x2b4>
			show_live_video ^= 1;
     a38:	e28d1a26 	add	r1, sp, #155648	; 0x26000
     a3c:	e59131a8 	ldr	r3, [r1, #424]	; 0x1a8
     a40:	e2233001 	eor	r3, r3, #1
     a44:	e58131a8 	str	r3, [r1, #424]	; 0x1a8
			if (((*SW_ptr) & (1<<9)))
     a48:	e3a03000 	mov	r3, #0
     a4c:	e34f3f20 	movt	r3, #65312	; 0xff20
     a50:	e5933040 	ldr	r3, [r3, #64]	; 0x40
     a54:	e3130c02 	tst	r3, #512	; 0x200
     a58:	0a000004 	beq	a70 <main+0x238>
			{
				*(VGA_DMA_CONTROL_ptr + 1) = (int)FPGA_ONCHIP_BASE;
     a5c:	e3033fff 	movw	r3, #16383	; 0x3fff
     a60:	e34f3f20 	movt	r3, #65312	; 0xff20
     a64:	e3a02332 	mov	r2, #-939524096	; 0xc8000000
     a68:	e5032fdb 	str	r2, [r3, #-4059]	; 0xfffff025
     a6c:	ea000007 	b	a90 <main+0x258>
			}
			else if(show_live_video)
     a70:	e28d2a26 	add	r2, sp, #155648	; 0x26000
     a74:	e59231a8 	ldr	r3, [r2, #424]	; 0x1a8
     a78:	e3530000 	cmp	r3, #0
			{
				*(VGA_DMA_CONTROL_ptr + 1) = (int)SDRAM_BASE;
     a7c:	e3033fff 	movw	r3, #16383	; 0x3fff
     a80:	e34f3f20 	movt	r3, #65312	; 0xff20
     a84:	13a02103 	movne	r2, #-1073741824	; 0xc0000000
			} else {
				*(VGA_DMA_CONTROL_ptr + 1) = (int)FPGA_ONCHIP_BASE;
     a88:	03a02332 	moveq	r2, #-939524096	; 0xc8000000
     a8c:	e5032fdb 	str	r2, [r3, #-4059]	; 0xfffff025
			}
			*(VGA_DMA_CONTROL_ptr + 0) = 1;
     a90:	e3033fff 	movw	r3, #16383	; 0x3fff
     a94:	e34f3f20 	movt	r3, #65312	; 0xff20
     a98:	e3a02001 	mov	r2, #1
     a9c:	e5032fdf 	str	r2, [r3, #-4063]	; 0xfffff021
			
			CopyInput(initIMG);				// copy current box to internal image initIMG
     aa0:	e28d0e31 	add	r0, sp, #784	; 0x310
     aa4:	ebfffe56 	bl	404 <CopyInput>
			VGA_load_image_sdram(Initial_Screen);
     aa8:	e1a00005 	mov	r0, r5
     aac:	ebffff4d 	bl	7e8 <VGA_load_image_sdram>
			VGA_loadInit(140,117,initIMG);
     ab0:	e3a0008c 	mov	r0, #140	; 0x8c
     ab4:	e3a01075 	mov	r1, #117	; 0x75
     ab8:	e28d2e31 	add	r2, sp, #784	; 0x310
     abc:	ebfffe6e 	bl	47c <VGA_loadInit>

			
			avg = findAverage(initIMG);		// find average intensity of the internal image
     ac0:	e28d0e31 	add	r0, sp, #784	; 0x310
     ac4:	ebfffe88 	bl	4ec <findAverage>
     ac8:	e28d3a26 	add	r3, sp, #155648	; 0x26000
     acc:	e58301b4 	str	r0, [r3, #436]	; 0x1b4
			*LEDR_ptr   = avg;				// show avg value on red LEDs
     ad0:	e59321b4 	ldr	r2, [r3, #436]	; 0x1b4
     ad4:	e3a03000 	mov	r3, #0
     ad8:	e34f3f20 	movt	r3, #65312	; 0xff20
     adc:	e5832000 	str	r2, [r3]
			
			*(KEY_ptr + 3) = (1 << 2);  // clear flag for KEY(2)
     ae0:	e3a02004 	mov	r2, #4
     ae4:	e583205c 	str	r2, [r3, #92]	; 0x5c
     ae8:	eaffffac 	b	9a0 <main+0x168>
		}
		
		// if KEY(1) is detected, swap buffers for VGA display
		else if (*(KEY_ptr + 3) & 0x02)	{	// if KEY(1) is detected
     aec:	e3a03000 	mov	r3, #0
     af0:	e34f3f20 	movt	r3, #65312	; 0xff20
     af4:	e593305c 	ldr	r3, [r3, #92]	; 0x5c
     af8:	e3130002 	tst	r3, #2
     afc:	0affffa7 	beq	9a0 <main+0x168>
			threshold  = (*SW_ptr) & 0x7F;	// 8-bit threshold value
     b00:	e3a03000 	mov	r3, #0
     b04:	e34f3f20 	movt	r3, #65312	; 0xff20
     b08:	e5932040 	ldr	r2, [r3, #64]	; 0x40
     b0c:	e202207f 	and	r2, r2, #127	; 0x7f
     b10:	e28d1a26 	add	r1, sp, #155648	; 0x26000
     b14:	e58121b0 	str	r2, [r1, #432]	; 0x1b0
			if((*SW_ptr) & (1<<9)){
     b18:	e5933040 	ldr	r3, [r3, #64]	; 0x40
     b1c:	e3130c02 	tst	r3, #512	; 0x200
     b20:	0a00004c 	beq	c58 <main+0x420>
				VGA_load_image_sdram(blue);
     b24:	e28d0e93 	add	r0, sp, #2352	; 0x930
     b28:	ebffff2e 	bl	7e8 <VGA_load_image_sdram>
				Write_small_img(0, 10, Image1, FPGA_ONCHIP_BASE);
     b2c:	e3a00000 	mov	r0, #0
     b30:	e3a0100a 	mov	r1, #10
     b34:	e1a02007 	mov	r2, r7
     b38:	e3a03332 	mov	r3, #-939524096	; 0xc8000000
     b3c:	ebfffe0e 	bl	37c <Write_small_img>
				Write_small_img(0, 10, Image1, SDRAM_BASE);
     b40:	e3a00000 	mov	r0, #0
     b44:	e3a0100a 	mov	r1, #10
     b48:	e1a02007 	mov	r2, r7
     b4c:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     b50:	ebfffe09 	bl	37c <Write_small_img>
				Write_small_img(30, 10, Image2, SDRAM_BASE);
     b54:	e2442e45 	sub	r2, r4, #1104	; 0x450
     b58:	e3a0001e 	mov	r0, #30
     b5c:	e3a0100a 	mov	r1, #10
     b60:	e2422008 	sub	r2, r2, #8
     b64:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     b68:	ebfffe03 	bl	37c <Write_small_img>
				Write_small_img(60, 10, Image3, SDRAM_BASE);
     b6c:	e3a0003c 	mov	r0, #60	; 0x3c
     b70:	e3a0100a 	mov	r1, #10
     b74:	e2442f52 	sub	r2, r4, #328	; 0x148
     b78:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     b7c:	ebfffdfe 	bl	37c <Write_small_img>
				Write_small_img(90, 10, Image4, SDRAM_BASE);
     b80:	e3a0005a 	mov	r0, #90	; 0x5a
     b84:	e3a0100a 	mov	r1, #10
     b88:	e2842f72 	add	r2, r4, #456	; 0x1c8
     b8c:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     b90:	ebfffdf9 	bl	37c <Write_small_img>
				Write_small_img(120, 10, Image5, SDRAM_BASE);
     b94:	e3a00078 	mov	r0, #120	; 0x78
     b98:	e3a0100a 	mov	r1, #10
     b9c:	e2842e4d 	add	r2, r4, #1232	; 0x4d0
     ba0:	e2822008 	add	r2, r2, #8
     ba4:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     ba8:	ebfffdf3 	bl	37c <Write_small_img>
				Write_small_img(150, 10, Image6, SDRAM_BASE);
     bac:	e3a00096 	mov	r0, #150	; 0x96
     bb0:	e3a0100a 	mov	r1, #10
     bb4:	e2842e7e 	add	r2, r4, #2016	; 0x7e0
     bb8:	e2822008 	add	r2, r2, #8
     bbc:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     bc0:	ebfffded 	bl	37c <Write_small_img>
				Write_small_img(180, 10, Image7, SDRAM_BASE);
     bc4:	e3a000b4 	mov	r0, #180	; 0xb4
     bc8:	e3a0100a 	mov	r1, #10
     bcc:	e2842eaf 	add	r2, r4, #2800	; 0xaf0
     bd0:	e2822008 	add	r2, r2, #8
     bd4:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     bd8:	ebfffde7 	bl	37c <Write_small_img>
				Write_small_img(210, 10, Image8, SDRAM_BASE);
     bdc:	e3a000d2 	mov	r0, #210	; 0xd2
     be0:	e3a0100a 	mov	r1, #10
     be4:	e2842c0e 	add	r2, r4, #3584	; 0xe00
     be8:	e2822008 	add	r2, r2, #8
     bec:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     bf0:	ebfffde1 	bl	37c <Write_small_img>
				Write_small_img(240, 10, Image9, SDRAM_BASE);
     bf4:	e3a000f0 	mov	r0, #240	; 0xf0
     bf8:	e3a0100a 	mov	r1, #10
     bfc:	e2462eee 	sub	r2, r6, #3808	; 0xee0
     c00:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     c04:	ebfffddc 	bl	37c <Write_small_img>
				Write_small_img(270, 10, Image10, SDRAM_BASE);
     c08:	e300010e 	movw	r0, #270	; 0x10e
     c0c:	e3a0100a 	mov	r1, #10
     c10:	e2462ebd 	sub	r2, r6, #3024	; 0xbd0
     c14:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     c18:	ebfffdd7 	bl	37c <Write_small_img>

				findBinIMG( initIMG, threshold, networkInput);	// find binary (8-bit and 16-bit) images
     c1c:	e28d3a26 	add	r3, sp, #155648	; 0x26000
     c20:	e59311b0 	ldr	r1, [r3, #432]	; 0x1b0
     c24:	e28d0e31 	add	r0, sp, #784	; 0x310
     c28:	e1a0200d 	mov	r2, sp
     c2c:	ebfffe78 	bl	614 <findBinIMG>
				Write_small_img(150, 140, networkInput, SDRAM_BASE);
     c30:	e3a00096 	mov	r0, #150	; 0x96
     c34:	e3a0108c 	mov	r1, #140	; 0x8c
     c38:	e1a0200d 	mov	r2, sp
     c3c:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     c40:	ebfffdcd 	bl	37c <Write_small_img>
				VGA_loadInit(150,100,initIMG);
     c44:	e3a00096 	mov	r0, #150	; 0x96
     c48:	e3a01064 	mov	r1, #100	; 0x64
     c4c:	e28d2e31 	add	r2, sp, #784	; 0x310
     c50:	ebfffe09 	bl	47c <VGA_loadInit>
     c54:	ea000009 	b	c80 <main+0x448>
			} else {
				VGA_load_image_sdram(Finished);
     c58:	e1a00008 	mov	r0, r8
     c5c:	ebfffee1 	bl	7e8 <VGA_load_image_sdram>
				VGA_loadInit(50,137,initIMG);
     c60:	e3a00032 	mov	r0, #50	; 0x32
     c64:	e3a01089 	mov	r1, #137	; 0x89
     c68:	e28d2e31 	add	r2, sp, #784	; 0x310
     c6c:	ebfffe02 	bl	47c <VGA_loadInit>
				VGA_loadInit(207,137,initIMG);
     c70:	e3a000cf 	mov	r0, #207	; 0xcf
     c74:	e3a01089 	mov	r1, #137	; 0x89
     c78:	e28d2e31 	add	r2, sp, #784	; 0x310
     c7c:	ebfffdfe 	bl	47c <VGA_loadInit>
			}
			num = classify(networkInput);
     c80:	e1a0000d 	mov	r0, sp
     c84:	ebfffd86 	bl	2a4 <classify>
     c88:	e28d2a26 	add	r2, sp, #155648	; 0x26000
     c8c:	e58201ac 	str	r0, [r2, #428]	; 0x1ac
			*HEX3_HEX0_ptr = (ssd[16] << 24) + (ssd[16] << 16)+ (ssd[16] << 8) + (ssd[num]);
     c90:	e59231a4 	ldr	r3, [r2, #420]	; 0x1a4
     c94:	e59221ac 	ldr	r2, [r2, #428]	; 0x1ac
     c98:	e1a01803 	lsl	r1, r3, #16
     c9c:	e0811c03 	add	r1, r1, r3, lsl #24
     ca0:	e0813403 	add	r3, r1, r3, lsl #8
     ca4:	e28d1a26 	add	r1, sp, #155648	; 0x26000
     ca8:	e2811d07 	add	r1, r1, #448	; 0x1c0
     cac:	e0812102 	add	r2, r1, r2, lsl #2
     cb0:	e512105c 	ldr	r1, [r2, #-92]	; 0xffffffa4
     cb4:	e0832001 	add	r2, r3, r1
     cb8:	e3a03000 	mov	r3, #0
     cbc:	e34f3f20 	movt	r3, #65312	; 0xff20
     cc0:	e5832020 	str	r2, [r3, #32]
			*(KEY_ptr + 3) = (1 << 1);		// clear flag for KEY(1)
     cc4:	e3a02002 	mov	r2, #2
     cc8:	e583205c 	str	r2, [r3, #92]	; 0x5c
     ccc:	eaffff33 	b	9a0 <main+0x168>

00000cd0 <__aeabi_frsub>:
     cd0:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
     cd4:	ea000000 	b	cdc <__addsf3>

00000cd8 <__aeabi_fsub>:
     cd8:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

00000cdc <__addsf3>:
     cdc:	e1b02080 	lsls	r2, r0, #1
     ce0:	11b03081 	lslsne	r3, r1, #1
     ce4:	11320003 	teqne	r2, r3
     ce8:	11f0cc42 	mvnsne	r12, r2, asr #24
     cec:	11f0cc43 	mvnsne	r12, r3, asr #24
     cf0:	0a000047 	beq	e14 <__addsf3+0x138>
     cf4:	e1a02c22 	lsr	r2, r2, #24
     cf8:	e0723c23 	rsbs	r3, r2, r3, lsr #24
     cfc:	c0822003 	addgt	r2, r2, r3
     d00:	c0201001 	eorgt	r1, r0, r1
     d04:	c0210000 	eorgt	r0, r1, r0
     d08:	c0201001 	eorgt	r1, r0, r1
     d0c:	b2633000 	rsblt	r3, r3, #0
     d10:	e3530019 	cmp	r3, #25
     d14:	812fff1e 	bxhi	lr
     d18:	e3100102 	tst	r0, #-2147483648	; 0x80000000
     d1c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
     d20:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
     d24:	12600000 	rsbne	r0, r0, #0
     d28:	e3110102 	tst	r1, #-2147483648	; 0x80000000
     d2c:	e3811502 	orr	r1, r1, #8388608	; 0x800000
     d30:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
     d34:	12611000 	rsbne	r1, r1, #0
     d38:	e1320003 	teq	r2, r3
     d3c:	0a00002e 	beq	dfc <__addsf3+0x120>
     d40:	e2422001 	sub	r2, r2, #1
     d44:	e0900351 	adds	r0, r0, r1, asr r3
     d48:	e2633020 	rsb	r3, r3, #32
     d4c:	e1a01311 	lsl	r1, r1, r3
     d50:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
     d54:	5a000001 	bpl	d60 <__addsf3+0x84>
     d58:	e2711000 	rsbs	r1, r1, #0
     d5c:	e2e00000 	rsc	r0, r0, #0
     d60:	e3500502 	cmp	r0, #8388608	; 0x800000
     d64:	3a00000b 	bcc	d98 <__addsf3+0xbc>
     d68:	e3500401 	cmp	r0, #16777216	; 0x1000000
     d6c:	3a000004 	bcc	d84 <__addsf3+0xa8>
     d70:	e1b000a0 	lsrs	r0, r0, #1
     d74:	e1a01061 	rrx	r1, r1
     d78:	e2822001 	add	r2, r2, #1
     d7c:	e35200fe 	cmp	r2, #254	; 0xfe
     d80:	2a000038 	bcs	e68 <__addsf3+0x18c>
     d84:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
     d88:	e0a00b82 	adc	r0, r0, r2, lsl #23
     d8c:	03c00001 	biceq	r0, r0, #1
     d90:	e1800003 	orr	r0, r0, r3
     d94:	e12fff1e 	bx	lr
     d98:	e1b01081 	lsls	r1, r1, #1
     d9c:	e0a00000 	adc	r0, r0, r0
     da0:	e3100502 	tst	r0, #8388608	; 0x800000
     da4:	e2422001 	sub	r2, r2, #1
     da8:	1afffff5 	bne	d84 <__addsf3+0xa8>
     dac:	e1b0c620 	lsrs	r12, r0, #12
     db0:	01a00600 	lsleq	r0, r0, #12
     db4:	0242200c 	subeq	r2, r2, #12
     db8:	e31008ff 	tst	r0, #16711680	; 0xff0000
     dbc:	01a00400 	lsleq	r0, r0, #8
     dc0:	02422008 	subeq	r2, r2, #8
     dc4:	e310060f 	tst	r0, #15728640	; 0xf00000
     dc8:	01a00200 	lsleq	r0, r0, #4
     dcc:	02422004 	subeq	r2, r2, #4
     dd0:	e3100503 	tst	r0, #12582912	; 0xc00000
     dd4:	01a00100 	lsleq	r0, r0, #2
     dd8:	02422002 	subeq	r2, r2, #2
     ddc:	e3500502 	cmp	r0, #8388608	; 0x800000
     de0:	31a00080 	lslcc	r0, r0, #1
     de4:	e2d22000 	sbcs	r2, r2, #0
     de8:	a0800b82 	addge	r0, r0, r2, lsl #23
     dec:	b2622000 	rsblt	r2, r2, #0
     df0:	a1800003 	orrge	r0, r0, r3
     df4:	b1830230 	orrlt	r0, r3, r0, lsr r2
     df8:	e12fff1e 	bx	lr
     dfc:	e3320000 	teq	r2, #0
     e00:	e2211502 	eor	r1, r1, #8388608	; 0x800000
     e04:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
     e08:	02822001 	addeq	r2, r2, #1
     e0c:	12433001 	subne	r3, r3, #1
     e10:	eaffffca 	b	d40 <__addsf3+0x64>
     e14:	e1a03081 	lsl	r3, r1, #1
     e18:	e1f0cc42 	mvns	r12, r2, asr #24
     e1c:	11f0cc43 	mvnsne	r12, r3, asr #24
     e20:	0a000013 	beq	e74 <__addsf3+0x198>
     e24:	e1320003 	teq	r2, r3
     e28:	0a000002 	beq	e38 <__addsf3+0x15c>
     e2c:	e3320000 	teq	r2, #0
     e30:	01a00001 	moveq	r0, r1
     e34:	e12fff1e 	bx	lr
     e38:	e1300001 	teq	r0, r1
     e3c:	13a00000 	movne	r0, #0
     e40:	112fff1e 	bxne	lr
     e44:	e31204ff 	tst	r2, #-16777216	; 0xff000000
     e48:	1a000002 	bne	e58 <__addsf3+0x17c>
     e4c:	e1b00080 	lsls	r0, r0, #1
     e50:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
     e54:	e12fff1e 	bx	lr
     e58:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
     e5c:	32800502 	addcc	r0, r0, #8388608	; 0x800000
     e60:	312fff1e 	bxcc	lr
     e64:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
     e68:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
     e6c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
     e70:	e12fff1e 	bx	lr
     e74:	e1f02c42 	mvns	r2, r2, asr #24
     e78:	11a00001 	movne	r0, r1
     e7c:	01f03c43 	mvnseq	r3, r3, asr #24
     e80:	11a01000 	movne	r1, r0
     e84:	e1b02480 	lsls	r2, r0, #9
     e88:	01b03481 	lslseq	r3, r1, #9
     e8c:	01300001 	teqeq	r0, r1
     e90:	13800501 	orrne	r0, r0, #4194304	; 0x400000
     e94:	e12fff1e 	bx	lr

00000e98 <__aeabi_ui2f>:
     e98:	e3a03000 	mov	r3, #0
     e9c:	ea000001 	b	ea8 <__aeabi_i2f+0x8>

00000ea0 <__aeabi_i2f>:
     ea0:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
     ea4:	42600000 	rsbmi	r0, r0, #0
     ea8:	e1b0c000 	movs	r12, r0
     eac:	012fff1e 	bxeq	lr
     eb0:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
     eb4:	e1a01000 	mov	r1, r0
     eb8:	e3a00000 	mov	r0, #0
     ebc:	ea00000f 	b	f00 <__aeabi_l2f+0x30>

00000ec0 <__aeabi_ul2f>:
     ec0:	e1902001 	orrs	r2, r0, r1
     ec4:	012fff1e 	bxeq	lr
     ec8:	e3a03000 	mov	r3, #0
     ecc:	ea000005 	b	ee8 <__aeabi_l2f+0x18>

00000ed0 <__aeabi_l2f>:
     ed0:	e1902001 	orrs	r2, r0, r1
     ed4:	012fff1e 	bxeq	lr
     ed8:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
     edc:	5a000001 	bpl	ee8 <__aeabi_l2f+0x18>
     ee0:	e2700000 	rsbs	r0, r0, #0
     ee4:	e2e11000 	rsc	r1, r1, #0
     ee8:	e1b0c001 	movs	r12, r1
     eec:	01a0c000 	moveq	r12, r0
     ef0:	01a01000 	moveq	r1, r0
     ef4:	03a00000 	moveq	r0, #0
     ef8:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
     efc:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
     f00:	e2433502 	sub	r3, r3, #8388608	; 0x800000
     f04:	e3a02017 	mov	r2, #23
     f08:	e35c0801 	cmp	r12, #65536	; 0x10000
     f0c:	21a0c82c 	lsrcs	r12, r12, #16
     f10:	22422010 	subcs	r2, r2, #16
     f14:	e35c0c01 	cmp	r12, #256	; 0x100
     f18:	21a0c42c 	lsrcs	r12, r12, #8
     f1c:	22422008 	subcs	r2, r2, #8
     f20:	e35c0010 	cmp	r12, #16
     f24:	21a0c22c 	lsrcs	r12, r12, #4
     f28:	22422004 	subcs	r2, r2, #4
     f2c:	e35c0004 	cmp	r12, #4
     f30:	22422002 	subcs	r2, r2, #2
     f34:	304220ac 	subcc	r2, r2, r12, lsr #1
     f38:	e05221ac 	subs	r2, r2, r12, lsr #3
     f3c:	e0433b82 	sub	r3, r3, r2, lsl #23
     f40:	ba000006 	blt	f60 <__aeabi_l2f+0x90>
     f44:	e0833211 	add	r3, r3, r1, lsl r2
     f48:	e1a0c210 	lsl	r12, r0, r2
     f4c:	e2622020 	rsb	r2, r2, #32
     f50:	e35c0102 	cmp	r12, #-2147483648	; 0x80000000
     f54:	e0a30230 	adc	r0, r3, r0, lsr r2
     f58:	03c00001 	biceq	r0, r0, #1
     f5c:	e12fff1e 	bx	lr
     f60:	e2822020 	add	r2, r2, #32
     f64:	e1a0c211 	lsl	r12, r1, r2
     f68:	e2622020 	rsb	r2, r2, #32
     f6c:	e190008c 	orrs	r0, r0, r12, lsl #1
     f70:	e0a30231 	adc	r0, r3, r1, lsr r2
     f74:	01c00fac 	biceq	r0, r0, r12, lsr #31
     f78:	e12fff1e 	bx	lr

00000f7c <__aeabi_fmul>:
     f7c:	e3a0c0ff 	mov	r12, #255	; 0xff
     f80:	e01c2ba0 	ands	r2, r12, r0, lsr #23
     f84:	101c3ba1 	andsne	r3, r12, r1, lsr #23
     f88:	1132000c 	teqne	r2, r12
     f8c:	1133000c 	teqne	r3, r12
     f90:	0a00003e 	beq	1090 <__aeabi_fmul+0x114>
     f94:	e0822003 	add	r2, r2, r3
     f98:	e020c001 	eor	r12, r0, r1
     f9c:	e1b00480 	lsls	r0, r0, #9
     fa0:	11b01481 	lslsne	r1, r1, #9
     fa4:	0a000010 	beq	fec <__aeabi_fmul+0x70>
     fa8:	e3a03302 	mov	r3, #134217728	; 0x8000000
     fac:	e18302a0 	orr	r0, r3, r0, lsr #5
     fb0:	e18312a1 	orr	r1, r3, r1, lsr #5
     fb4:	e0813190 	umull	r3, r1, r0, r1
     fb8:	e20c0102 	and	r0, r12, #-2147483648	; 0x80000000
     fbc:	e3510502 	cmp	r1, #8388608	; 0x800000
     fc0:	31a01081 	lslcc	r1, r1, #1
     fc4:	31811fa3 	orrcc	r1, r1, r3, lsr #31
     fc8:	31a03083 	lslcc	r3, r3, #1
     fcc:	e1800001 	orr	r0, r0, r1
     fd0:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
     fd4:	e35200fd 	cmp	r2, #253	; 0xfd
     fd8:	8a00000f 	bhi	101c <__aeabi_fmul+0xa0>
     fdc:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
     fe0:	e0a00b82 	adc	r0, r0, r2, lsl #23
     fe4:	03c00001 	biceq	r0, r0, #1
     fe8:	e12fff1e 	bx	lr
     fec:	e3300000 	teq	r0, #0
     ff0:	e20cc102 	and	r12, r12, #-2147483648	; 0x80000000
     ff4:	01a01481 	lsleq	r1, r1, #9
     ff8:	e18c04a0 	orr	r0, r12, r0, lsr #9
     ffc:	e18004a1 	orr	r0, r0, r1, lsr #9
    1000:	e252207f 	subs	r2, r2, #127	; 0x7f
    1004:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
    1008:	c1800b82 	orrgt	r0, r0, r2, lsl #23
    100c:	c12fff1e 	bxgt	lr
    1010:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    1014:	e3a03000 	mov	r3, #0
    1018:	e2522001 	subs	r2, r2, #1
    101c:	ca000035 	bgt	10f8 <__aeabi_fmul+0x17c>
    1020:	e3720019 	cmn	r2, #25
    1024:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
    1028:	d12fff1e 	bxle	lr
    102c:	e2622000 	rsb	r2, r2, #0
    1030:	e1b01080 	lsls	r1, r0, #1
    1034:	e1a01231 	lsr	r1, r1, r2
    1038:	e2622020 	rsb	r2, r2, #32
    103c:	e1a0c210 	lsl	r12, r0, r2
    1040:	e1b00061 	rrxs	r0, r1
    1044:	e2a00000 	adc	r0, r0, #0
    1048:	e193308c 	orrs	r3, r3, r12, lsl #1
    104c:	01c00fac 	biceq	r0, r0, r12, lsr #31
    1050:	e12fff1e 	bx	lr
    1054:	e3320000 	teq	r2, #0
    1058:	e200c102 	and	r12, r0, #-2147483648	; 0x80000000
    105c:	01a00080 	lsleq	r0, r0, #1
    1060:	03100502 	tsteq	r0, #8388608	; 0x800000
    1064:	02422001 	subeq	r2, r2, #1
    1068:	0afffffb 	beq	105c <__aeabi_fmul+0xe0>
    106c:	e180000c 	orr	r0, r0, r12
    1070:	e3330000 	teq	r3, #0
    1074:	e201c102 	and	r12, r1, #-2147483648	; 0x80000000
    1078:	01a01081 	lsleq	r1, r1, #1
    107c:	03110502 	tsteq	r1, #8388608	; 0x800000
    1080:	02433001 	subeq	r3, r3, #1
    1084:	0afffffb 	beq	1078 <__aeabi_fmul+0xfc>
    1088:	e181100c 	orr	r1, r1, r12
    108c:	eaffffc0 	b	f94 <__aeabi_fmul+0x18>
    1090:	e00c3ba1 	and	r3, r12, r1, lsr #23
    1094:	e132000c 	teq	r2, r12
    1098:	1133000c 	teqne	r3, r12
    109c:	0a000005 	beq	10b8 <__aeabi_fmul+0x13c>
    10a0:	e3d0c102 	bics	r12, r0, #-2147483648	; 0x80000000
    10a4:	13d1c102 	bicsne	r12, r1, #-2147483648	; 0x80000000
    10a8:	1affffe9 	bne	1054 <__aeabi_fmul+0xd8>
    10ac:	e0200001 	eor	r0, r0, r1
    10b0:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    10b4:	e12fff1e 	bx	lr
    10b8:	e3300000 	teq	r0, #0
    10bc:	13300102 	teqne	r0, #-2147483648	; 0x80000000
    10c0:	01a00001 	moveq	r0, r1
    10c4:	13310000 	teqne	r1, #0
    10c8:	13310102 	teqne	r1, #-2147483648	; 0x80000000
    10cc:	0a00000d 	beq	1108 <__aeabi_fmul+0x18c>
    10d0:	e132000c 	teq	r2, r12
    10d4:	1a000001 	bne	10e0 <__aeabi_fmul+0x164>
    10d8:	e1b02480 	lsls	r2, r0, #9
    10dc:	1a000009 	bne	1108 <__aeabi_fmul+0x18c>
    10e0:	e133000c 	teq	r3, r12
    10e4:	1a000002 	bne	10f4 <__aeabi_fmul+0x178>
    10e8:	e1b03481 	lsls	r3, r1, #9
    10ec:	11a00001 	movne	r0, r1
    10f0:	1a000004 	bne	1108 <__aeabi_fmul+0x18c>
    10f4:	e0200001 	eor	r0, r0, r1
    10f8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    10fc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    1100:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    1104:	e12fff1e 	bx	lr
    1108:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    110c:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
    1110:	e12fff1e 	bx	lr

00001114 <__aeabi_fdiv>:
    1114:	e3a0c0ff 	mov	r12, #255	; 0xff
    1118:	e01c2ba0 	ands	r2, r12, r0, lsr #23
    111c:	101c3ba1 	andsne	r3, r12, r1, lsr #23
    1120:	1132000c 	teqne	r2, r12
    1124:	1133000c 	teqne	r3, r12
    1128:	0a00003a 	beq	1218 <__aeabi_fdiv+0x104>
    112c:	e0422003 	sub	r2, r2, r3
    1130:	e020c001 	eor	r12, r0, r1
    1134:	e1b01481 	lsls	r1, r1, #9
    1138:	e1a00480 	lsl	r0, r0, #9
    113c:	0a00001c 	beq	11b4 <__aeabi_fdiv+0xa0>
    1140:	e3a03201 	mov	r3, #268435456	; 0x10000000
    1144:	e1831221 	orr	r1, r3, r1, lsr #4
    1148:	e1833220 	orr	r3, r3, r0, lsr #4
    114c:	e20c0102 	and	r0, r12, #-2147483648	; 0x80000000
    1150:	e1530001 	cmp	r3, r1
    1154:	31a03083 	lslcc	r3, r3, #1
    1158:	e2a2207d 	adc	r2, r2, #125	; 0x7d
    115c:	e3a0c502 	mov	r12, #8388608	; 0x800000
    1160:	e1530001 	cmp	r3, r1
    1164:	20433001 	subcs	r3, r3, r1
    1168:	2180000c 	orrcs	r0, r0, r12
    116c:	e15300a1 	cmp	r3, r1, lsr #1
    1170:	204330a1 	subcs	r3, r3, r1, lsr #1
    1174:	218000ac 	orrcs	r0, r0, r12, lsr #1
    1178:	e1530121 	cmp	r3, r1, lsr #2
    117c:	20433121 	subcs	r3, r3, r1, lsr #2
    1180:	2180012c 	orrcs	r0, r0, r12, lsr #2
    1184:	e15301a1 	cmp	r3, r1, lsr #3
    1188:	204331a1 	subcs	r3, r3, r1, lsr #3
    118c:	218001ac 	orrcs	r0, r0, r12, lsr #3
    1190:	e1b03203 	lsls	r3, r3, #4
    1194:	11b0c22c 	lsrsne	r12, r12, #4
    1198:	1afffff0 	bne	1160 <__aeabi_fdiv+0x4c>
    119c:	e35200fd 	cmp	r2, #253	; 0xfd
    11a0:	8affff9d 	bhi	101c <__aeabi_fmul+0xa0>
    11a4:	e1530001 	cmp	r3, r1
    11a8:	e0a00b82 	adc	r0, r0, r2, lsl #23
    11ac:	03c00001 	biceq	r0, r0, #1
    11b0:	e12fff1e 	bx	lr
    11b4:	e20cc102 	and	r12, r12, #-2147483648	; 0x80000000
    11b8:	e18c04a0 	orr	r0, r12, r0, lsr #9
    11bc:	e292207f 	adds	r2, r2, #127	; 0x7f
    11c0:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
    11c4:	c1800b82 	orrgt	r0, r0, r2, lsl #23
    11c8:	c12fff1e 	bxgt	lr
    11cc:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    11d0:	e3a03000 	mov	r3, #0
    11d4:	e2522001 	subs	r2, r2, #1
    11d8:	eaffff8f 	b	101c <__aeabi_fmul+0xa0>
    11dc:	e3320000 	teq	r2, #0
    11e0:	e200c102 	and	r12, r0, #-2147483648	; 0x80000000
    11e4:	01a00080 	lsleq	r0, r0, #1
    11e8:	03100502 	tsteq	r0, #8388608	; 0x800000
    11ec:	02422001 	subeq	r2, r2, #1
    11f0:	0afffffb 	beq	11e4 <__aeabi_fdiv+0xd0>
    11f4:	e180000c 	orr	r0, r0, r12
    11f8:	e3330000 	teq	r3, #0
    11fc:	e201c102 	and	r12, r1, #-2147483648	; 0x80000000
    1200:	01a01081 	lsleq	r1, r1, #1
    1204:	03110502 	tsteq	r1, #8388608	; 0x800000
    1208:	02433001 	subeq	r3, r3, #1
    120c:	0afffffb 	beq	1200 <__aeabi_fdiv+0xec>
    1210:	e181100c 	orr	r1, r1, r12
    1214:	eaffffc4 	b	112c <__aeabi_fdiv+0x18>
    1218:	e00c3ba1 	and	r3, r12, r1, lsr #23
    121c:	e132000c 	teq	r2, r12
    1220:	1a000005 	bne	123c <__aeabi_fdiv+0x128>
    1224:	e1b02480 	lsls	r2, r0, #9
    1228:	1affffb6 	bne	1108 <__aeabi_fmul+0x18c>
    122c:	e133000c 	teq	r3, r12
    1230:	1affffaf 	bne	10f4 <__aeabi_fmul+0x178>
    1234:	e1a00001 	mov	r0, r1
    1238:	eaffffb2 	b	1108 <__aeabi_fmul+0x18c>
    123c:	e133000c 	teq	r3, r12
    1240:	1a000003 	bne	1254 <__aeabi_fdiv+0x140>
    1244:	e1b03481 	lsls	r3, r1, #9
    1248:	0affff97 	beq	10ac <__aeabi_fmul+0x130>
    124c:	e1a00001 	mov	r0, r1
    1250:	eaffffac 	b	1108 <__aeabi_fmul+0x18c>
    1254:	e3d0c102 	bics	r12, r0, #-2147483648	; 0x80000000
    1258:	13d1c102 	bicsne	r12, r1, #-2147483648	; 0x80000000
    125c:	1affffde 	bne	11dc <__aeabi_fdiv+0xc8>
    1260:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
    1264:	1affffa2 	bne	10f4 <__aeabi_fmul+0x178>
    1268:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
    126c:	1affff8e 	bne	10ac <__aeabi_fmul+0x130>
    1270:	eaffffa4 	b	1108 <__aeabi_fmul+0x18c>

00001274 <__aeabi_f2iz>:
    1274:	e1a02080 	lsl	r2, r0, #1
    1278:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
    127c:	3a000008 	bcc	12a4 <__aeabi_f2iz+0x30>
    1280:	e3a0309e 	mov	r3, #158	; 0x9e
    1284:	e0532c22 	subs	r2, r3, r2, lsr #24
    1288:	9a000007 	bls	12ac <__aeabi_f2iz+0x38>
    128c:	e1a03400 	lsl	r3, r0, #8
    1290:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
    1294:	e3100102 	tst	r0, #-2147483648	; 0x80000000
    1298:	e1a00233 	lsr	r0, r3, r2
    129c:	12600000 	rsbne	r0, r0, #0
    12a0:	e12fff1e 	bx	lr
    12a4:	e3a00000 	mov	r0, #0
    12a8:	e12fff1e 	bx	lr
    12ac:	e3720061 	cmn	r2, #97	; 0x61
    12b0:	1a000001 	bne	12bc <__aeabi_f2iz+0x48>
    12b4:	e1b02480 	lsls	r2, r0, #9
    12b8:	1a000002 	bne	12c8 <__aeabi_f2iz+0x54>
    12bc:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
    12c0:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    12c4:	e12fff1e 	bx	lr
    12c8:	e3a00000 	mov	r0, #0
    12cc:	e12fff1e 	bx	lr

000012d0 <atexit>:
    12d0:	e1a01000 	mov	r1, r0
    12d4:	e3a00000 	mov	r0, #0
    12d8:	e92d4008 	push	{r3, lr}
    12dc:	e1a02000 	mov	r2, r0
    12e0:	e1a03000 	mov	r3, r0
    12e4:	eb000091 	bl	1530 <__register_exitproc>
    12e8:	e8bd4008 	pop	{r3, lr}
    12ec:	e12fff1e 	bx	lr

000012f0 <exit>:
    12f0:	e92d4008 	push	{r3, lr}
    12f4:	e3a01000 	mov	r1, #0
    12f8:	e1a04000 	mov	r4, r0
    12fc:	eb0000c8 	bl	1624 <__call_exitprocs>
    1300:	e59f3018 	ldr	r3, [pc, #24]	; 1320 <exit+0x30>
    1304:	e5930000 	ldr	r0, [r3]
    1308:	e590303c 	ldr	r3, [r0, #60]	; 0x3c
    130c:	e3530000 	cmp	r3, #0
    1310:	11a0e00f 	movne	lr, pc
    1314:	112fff13 	bxne	r3
    1318:	e1a00004 	mov	r0, r4
    131c:	eb00014c 	bl	1854 <_exit>
    1320:	000019b4 	.word	0x000019b4

00001324 <memcpy>:
    1324:	e3520003 	cmp	r2, #3
    1328:	e92d01f0 	push	{r4, r5, r6, r7, r8}
    132c:	8a000009 	bhi	1358 <memcpy+0x34>
    1330:	e3520000 	cmp	r2, #0
    1334:	0a000005 	beq	1350 <memcpy+0x2c>
    1338:	e3a03000 	mov	r3, #0
    133c:	e7d1c003 	ldrb	r12, [r1, r3]
    1340:	e7c0c003 	strb	r12, [r0, r3]
    1344:	e2833001 	add	r3, r3, #1
    1348:	e1530002 	cmp	r3, r2
    134c:	1afffffa 	bne	133c <memcpy+0x18>
    1350:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
    1354:	e12fff1e 	bx	lr
    1358:	e3100003 	tst	r0, #3
    135c:	e0802002 	add	r2, r0, r2
    1360:	0a00000b 	beq	1394 <memcpy+0x70>
    1364:	e280c001 	add	r12, r0, #1
    1368:	e2814001 	add	r4, r1, #1
    136c:	e20c3003 	and	r3, r12, #3
    1370:	e5545001 	ldrb	r5, [r4, #-1]
    1374:	e3530000 	cmp	r3, #0
    1378:	e1a01004 	mov	r1, r4
    137c:	e1a0300c 	mov	r3, r12
    1380:	e54c5001 	strb	r5, [r12, #-1]
    1384:	e2844001 	add	r4, r4, #1
    1388:	e28cc001 	add	r12, r12, #1
    138c:	1afffff6 	bne	136c <memcpy+0x48>
    1390:	ea000000 	b	1398 <memcpy+0x74>
    1394:	e1a03000 	mov	r3, r0
    1398:	e211c003 	ands	r12, r1, #3
    139c:	1a00004f 	bne	14e0 <memcpy+0x1bc>
    13a0:	e063c002 	rsb	r12, r3, r2
    13a4:	e35c003f 	cmp	r12, #63	; 0x3f
    13a8:	da000024 	ble	1440 <memcpy+0x11c>
    13ac:	e591c000 	ldr	r12, [r1]
    13b0:	e583c000 	str	r12, [r3]
    13b4:	e591c004 	ldr	r12, [r1, #4]
    13b8:	e583c004 	str	r12, [r3, #4]
    13bc:	e591c008 	ldr	r12, [r1, #8]
    13c0:	e583c008 	str	r12, [r3, #8]
    13c4:	e591c00c 	ldr	r12, [r1, #12]
    13c8:	e583c00c 	str	r12, [r3, #12]
    13cc:	e591c010 	ldr	r12, [r1, #16]
    13d0:	e583c010 	str	r12, [r3, #16]
    13d4:	e591c014 	ldr	r12, [r1, #20]
    13d8:	e583c014 	str	r12, [r3, #20]
    13dc:	e591c018 	ldr	r12, [r1, #24]
    13e0:	e583c018 	str	r12, [r3, #24]
    13e4:	e591c01c 	ldr	r12, [r1, #28]
    13e8:	e583c01c 	str	r12, [r3, #28]
    13ec:	e591c020 	ldr	r12, [r1, #32]
    13f0:	e583c020 	str	r12, [r3, #32]
    13f4:	e591c024 	ldr	r12, [r1, #36]	; 0x24
    13f8:	e583c024 	str	r12, [r3, #36]	; 0x24
    13fc:	e591c028 	ldr	r12, [r1, #40]	; 0x28
    1400:	e583c028 	str	r12, [r3, #40]	; 0x28
    1404:	e591c02c 	ldr	r12, [r1, #44]	; 0x2c
    1408:	e583c02c 	str	r12, [r3, #44]	; 0x2c
    140c:	e591c030 	ldr	r12, [r1, #48]	; 0x30
    1410:	e583c030 	str	r12, [r3, #48]	; 0x30
    1414:	e591c034 	ldr	r12, [r1, #52]	; 0x34
    1418:	e583c034 	str	r12, [r3, #52]	; 0x34
    141c:	e591c038 	ldr	r12, [r1, #56]	; 0x38
    1420:	e583c038 	str	r12, [r3, #56]	; 0x38
    1424:	e591c03c 	ldr	r12, [r1, #60]	; 0x3c
    1428:	e2833040 	add	r3, r3, #64	; 0x40
    142c:	e503c004 	str	r12, [r3, #-4]
    1430:	e063c002 	rsb	r12, r3, r2
    1434:	e35c003f 	cmp	r12, #63	; 0x3f
    1438:	e2811040 	add	r1, r1, #64	; 0x40
    143c:	caffffda 	bgt	13ac <memcpy+0x88>
    1440:	e35c000f 	cmp	r12, #15
    1444:	da00000c 	ble	147c <memcpy+0x158>
    1448:	e591c000 	ldr	r12, [r1]
    144c:	e583c000 	str	r12, [r3]
    1450:	e591c004 	ldr	r12, [r1, #4]
    1454:	e583c004 	str	r12, [r3, #4]
    1458:	e591c008 	ldr	r12, [r1, #8]
    145c:	e583c008 	str	r12, [r3, #8]
    1460:	e591c00c 	ldr	r12, [r1, #12]
    1464:	e2833010 	add	r3, r3, #16
    1468:	e503c004 	str	r12, [r3, #-4]
    146c:	e063c002 	rsb	r12, r3, r2
    1470:	e35c000f 	cmp	r12, #15
    1474:	e2811010 	add	r1, r1, #16
    1478:	cafffff2 	bgt	1448 <memcpy+0x124>
    147c:	e35c0003 	cmp	r12, #3
    1480:	da00000a 	ble	14b0 <memcpy+0x18c>
    1484:	e283c004 	add	r12, r3, #4
    1488:	e2814004 	add	r4, r1, #4
    148c:	e06c3002 	rsb	r3, r12, r2
    1490:	e5145004 	ldr	r5, [r4, #-4]
    1494:	e3530003 	cmp	r3, #3
    1498:	e1a01004 	mov	r1, r4
    149c:	e1a0300c 	mov	r3, r12
    14a0:	e50c5004 	str	r5, [r12, #-4]
    14a4:	e2844004 	add	r4, r4, #4
    14a8:	e28cc004 	add	r12, r12, #4
    14ac:	cafffff6 	bgt	148c <memcpy+0x168>
    14b0:	e1520003 	cmp	r2, r3
    14b4:	82833001 	addhi	r3, r3, #1
    14b8:	82811001 	addhi	r1, r1, #1
    14bc:	82822001 	addhi	r2, r2, #1
    14c0:	9affffa2 	bls	1350 <memcpy+0x2c>
    14c4:	e551c001 	ldrb	r12, [r1, #-1]
    14c8:	e2833001 	add	r3, r3, #1
    14cc:	e1530002 	cmp	r3, r2
    14d0:	e543c002 	strb	r12, [r3, #-2]
    14d4:	e2811001 	add	r1, r1, #1
    14d8:	1afffff9 	bne	14c4 <memcpy+0x1a0>
    14dc:	eaffff9b 	b	1350 <memcpy+0x2c>
    14e0:	e0635002 	rsb	r5, r3, r2
    14e4:	e06c4001 	rsb	r4, r12, r1
    14e8:	e3550003 	cmp	r5, #3
    14ec:	e5945000 	ldr	r5, [r4]
    14f0:	daffffee 	ble	14b0 <memcpy+0x18c>
    14f4:	e26c6004 	rsb	r6, r12, #4
    14f8:	e1a0718c 	lsl	r7, r12, #3
    14fc:	e1a06186 	lsl	r6, r6, #3
    1500:	e283c004 	add	r12, r3, #4
    1504:	e1a08735 	lsr	r8, r5, r7
    1508:	e5b45004 	ldr	r5, [r4, #4]!
    150c:	e1888615 	orr	r8, r8, r5, lsl r6
    1510:	e06c3002 	rsb	r3, r12, r2
    1514:	e3530003 	cmp	r3, #3
    1518:	e50c8004 	str	r8, [r12, #-4]
    151c:	e1a0300c 	mov	r3, r12
    1520:	e2811004 	add	r1, r1, #4
    1524:	e28cc004 	add	r12, r12, #4
    1528:	cafffff5 	bgt	1504 <memcpy+0x1e0>
    152c:	eaffffdf 	b	14b0 <memcpy+0x18c>

00001530 <__register_exitproc>:
    1530:	e59fc0e4 	ldr	r12, [pc, #228]	; 161c <__register_exitproc+0xec>
    1534:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    1538:	e59c4000 	ldr	r4, [r12]
    153c:	e594c148 	ldr	r12, [r4, #328]	; 0x148
    1540:	e35c0000 	cmp	r12, #0
    1544:	0284cf53 	addeq	r12, r4, #332	; 0x14c
    1548:	e59c5004 	ldr	r5, [r12, #4]
    154c:	0584c148 	streq	r12, [r4, #328]	; 0x148
    1550:	e355001f 	cmp	r5, #31
    1554:	e24dd010 	sub	sp, sp, #16
    1558:	e1a06000 	mov	r6, r0
    155c:	da000015 	ble	15b8 <__register_exitproc+0x88>
    1560:	e59f00b8 	ldr	r0, [pc, #184]	; 1620 <__register_exitproc+0xf0>
    1564:	e3500000 	cmp	r0, #0
    1568:	1a000001 	bne	1574 <__register_exitproc+0x44>
    156c:	e3e00000 	mvn	r0, #0
    1570:	ea000018 	b	15d8 <__register_exitproc+0xa8>
    1574:	e3a00e19 	mov	r0, #400	; 0x190
    1578:	e58d100c 	str	r1, [sp, #12]
    157c:	e58d2008 	str	r2, [sp, #8]
    1580:	e58d3004 	str	r3, [sp, #4]
    1584:	e320f000 	nop	{0}
    1588:	e250c000 	subs	r12, r0, #0
    158c:	e59d100c 	ldr	r1, [sp, #12]
    1590:	e59d2008 	ldr	r2, [sp, #8]
    1594:	e59d3004 	ldr	r3, [sp, #4]
    1598:	0afffff3 	beq	156c <__register_exitproc+0x3c>
    159c:	e5945148 	ldr	r5, [r4, #328]	; 0x148
    15a0:	e3a00000 	mov	r0, #0
    15a4:	e58c0004 	str	r0, [r12, #4]
    15a8:	e58c5000 	str	r5, [r12]
    15ac:	e584c148 	str	r12, [r4, #328]	; 0x148
    15b0:	e58c0188 	str	r0, [r12, #392]	; 0x188
    15b4:	e58c018c 	str	r0, [r12, #396]	; 0x18c
    15b8:	e3560000 	cmp	r6, #0
    15bc:	e59c4004 	ldr	r4, [r12, #4]
    15c0:	1a000007 	bne	15e4 <__register_exitproc+0xb4>
    15c4:	e2843002 	add	r3, r4, #2
    15c8:	e2844001 	add	r4, r4, #1
    15cc:	e78c1103 	str	r1, [r12, r3, lsl #2]
    15d0:	e58c4004 	str	r4, [r12, #4]
    15d4:	e3a00000 	mov	r0, #0
    15d8:	e28dd010 	add	sp, sp, #16
    15dc:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
    15e0:	e12fff1e 	bx	lr
    15e4:	e3a00001 	mov	r0, #1
    15e8:	e1a00410 	lsl	r0, r0, r4
    15ec:	e08c8104 	add	r8, r12, r4, lsl #2
    15f0:	e3560002 	cmp	r6, #2
    15f4:	e59c7188 	ldr	r7, [r12, #392]	; 0x188
    15f8:	e5883108 	str	r3, [r8, #264]	; 0x108
    15fc:	059c318c 	ldreq	r3, [r12, #396]	; 0x18c
    1600:	e1877000 	orr	r7, r7, r0
    1604:	01830000 	orreq	r0, r3, r0
    1608:	e1a05008 	mov	r5, r8
    160c:	e5882088 	str	r2, [r8, #136]	; 0x88
    1610:	e58c7188 	str	r7, [r12, #392]	; 0x188
    1614:	058c018c 	streq	r0, [r12, #396]	; 0x18c
    1618:	eaffffe9 	b	15c4 <__register_exitproc+0x94>
    161c:	000019b4 	.word	0x000019b4
    1620:	00000000 	.word	0x00000000

00001624 <__call_exitprocs>:
    1624:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    1628:	e59f3168 	ldr	r3, [pc, #360]	; 1798 <__call_exitprocs+0x174>
    162c:	e5933000 	ldr	r3, [r3]
    1630:	e24dd014 	sub	sp, sp, #20
    1634:	e58d3004 	str	r3, [sp, #4]
    1638:	e2833f52 	add	r3, r3, #328	; 0x148
    163c:	e58d0008 	str	r0, [sp, #8]
    1640:	e58d300c 	str	r3, [sp, #12]
    1644:	e1a07001 	mov	r7, r1
    1648:	e3a08001 	mov	r8, #1
    164c:	e59d3004 	ldr	r3, [sp, #4]
    1650:	e5936148 	ldr	r6, [r3, #328]	; 0x148
    1654:	e3560000 	cmp	r6, #0
    1658:	e59db00c 	ldr	r11, [sp, #12]
    165c:	0a000033 	beq	1730 <__call_exitprocs+0x10c>
    1660:	e5965004 	ldr	r5, [r6, #4]
    1664:	e2554001 	subs	r4, r5, #1
    1668:	5286a088 	addpl	r10, r6, #136	; 0x88
    166c:	5285501f 	addpl	r5, r5, #31
    1670:	508a5105 	addpl	r5, r10, r5, lsl #2
    1674:	5a000007 	bpl	1698 <__call_exitprocs+0x74>
    1678:	ea000029 	b	1724 <__call_exitprocs+0x100>
    167c:	e5953000 	ldr	r3, [r5]
    1680:	e1530007 	cmp	r3, r7
    1684:	0a000005 	beq	16a0 <__call_exitprocs+0x7c>
    1688:	e2444001 	sub	r4, r4, #1
    168c:	e3740001 	cmn	r4, #1
    1690:	e2455004 	sub	r5, r5, #4
    1694:	0a000022 	beq	1724 <__call_exitprocs+0x100>
    1698:	e3570000 	cmp	r7, #0
    169c:	1afffff6 	bne	167c <__call_exitprocs+0x58>
    16a0:	e5963004 	ldr	r3, [r6, #4]
    16a4:	e06a2005 	rsb	r2, r10, r5
    16a8:	e2433001 	sub	r3, r3, #1
    16ac:	e0862002 	add	r2, r6, r2
    16b0:	e1530004 	cmp	r3, r4
    16b4:	e5123078 	ldr	r3, [r2, #-120]	; 0xffffff88
    16b8:	13a01000 	movne	r1, #0
    16bc:	05864004 	streq	r4, [r6, #4]
    16c0:	15021078 	strne	r1, [r2, #-120]	; 0xffffff88
    16c4:	e3530000 	cmp	r3, #0
    16c8:	0affffee 	beq	1688 <__call_exitprocs+0x64>
    16cc:	e1a02418 	lsl	r2, r8, r4
    16d0:	e5961188 	ldr	r1, [r6, #392]	; 0x188
    16d4:	e1120001 	tst	r2, r1
    16d8:	e5969004 	ldr	r9, [r6, #4]
    16dc:	0a000016 	beq	173c <__call_exitprocs+0x118>
    16e0:	e596118c 	ldr	r1, [r6, #396]	; 0x18c
    16e4:	e1120001 	tst	r2, r1
    16e8:	1a000016 	bne	1748 <__call_exitprocs+0x124>
    16ec:	e59d0008 	ldr	r0, [sp, #8]
    16f0:	e5151080 	ldr	r1, [r5, #-128]	; 0xffffff80
    16f4:	e1a0e00f 	mov	lr, pc
    16f8:	e12fff13 	bx	r3
    16fc:	e5963004 	ldr	r3, [r6, #4]
    1700:	e1530009 	cmp	r3, r9
    1704:	1affffd0 	bne	164c <__call_exitprocs+0x28>
    1708:	e59b3000 	ldr	r3, [r11]
    170c:	e1530006 	cmp	r3, r6
    1710:	1affffcd 	bne	164c <__call_exitprocs+0x28>
    1714:	e2444001 	sub	r4, r4, #1
    1718:	e3740001 	cmn	r4, #1
    171c:	e2455004 	sub	r5, r5, #4
    1720:	1affffdc 	bne	1698 <__call_exitprocs+0x74>
    1724:	e59f1070 	ldr	r1, [pc, #112]	; 179c <__call_exitprocs+0x178>
    1728:	e3510000 	cmp	r1, #0
    172c:	1a000009 	bne	1758 <__call_exitprocs+0x134>
    1730:	e28dd014 	add	sp, sp, #20
    1734:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    1738:	e12fff1e 	bx	lr
    173c:	e1a0e00f 	mov	lr, pc
    1740:	e12fff13 	bx	r3
    1744:	eaffffec 	b	16fc <__call_exitprocs+0xd8>
    1748:	e5150080 	ldr	r0, [r5, #-128]	; 0xffffff80
    174c:	e1a0e00f 	mov	lr, pc
    1750:	e12fff13 	bx	r3
    1754:	eaffffe8 	b	16fc <__call_exitprocs+0xd8>
    1758:	e5963004 	ldr	r3, [r6, #4]
    175c:	e3530000 	cmp	r3, #0
    1760:	e5963000 	ldr	r3, [r6]
    1764:	1a000008 	bne	178c <__call_exitprocs+0x168>
    1768:	e3530000 	cmp	r3, #0
    176c:	0a000006 	beq	178c <__call_exitprocs+0x168>
    1770:	e1a00006 	mov	r0, r6
    1774:	e58b3000 	str	r3, [r11]
    1778:	e320f000 	nop	{0}
    177c:	e59b6000 	ldr	r6, [r11]
    1780:	e3560000 	cmp	r6, #0
    1784:	1affffb5 	bne	1660 <__call_exitprocs+0x3c>
    1788:	eaffffe8 	b	1730 <__call_exitprocs+0x10c>
    178c:	e1a0b006 	mov	r11, r6
    1790:	e1a06003 	mov	r6, r3
    1794:	eafffff9 	b	1780 <__call_exitprocs+0x15c>
    1798:	000019b4 	.word	0x000019b4
    179c:	00000000 	.word	0x00000000

000017a0 <register_fini>:
    17a0:	e92d4008 	push	{r3, lr}
    17a4:	e59f3010 	ldr	r3, [pc, #16]	; 17bc <register_fini+0x1c>
    17a8:	e3530000 	cmp	r3, #0
    17ac:	159f000c 	ldrne	r0, [pc, #12]	; 17c0 <register_fini+0x20>
    17b0:	1bfffec6 	blne	12d0 <atexit>
    17b4:	e8bd4008 	pop	{r3, lr}
    17b8:	e12fff1e 	bx	lr
    17bc:	000019dc 	.word	0x000019dc
    17c0:	000017c4 	.word	0x000017c4

000017c4 <__libc_fini_array>:
    17c4:	e92d4038 	push	{r3, r4, r5, lr}
    17c8:	e59f5030 	ldr	r5, [pc, #48]	; 1800 <__libc_fini_array+0x3c>
    17cc:	e59f4030 	ldr	r4, [pc, #48]	; 1804 <__libc_fini_array+0x40>
    17d0:	e0654004 	rsb	r4, r5, r4
    17d4:	e1b04144 	asrs	r4, r4, #2
    17d8:	10855104 	addne	r5, r5, r4, lsl #2
    17dc:	0a000004 	beq	17f4 <__libc_fini_array+0x30>
    17e0:	e5353004 	ldr	r3, [r5, #-4]!
    17e4:	e1a0e00f 	mov	lr, pc
    17e8:	e12fff13 	bx	r3
    17ec:	e2544001 	subs	r4, r4, #1
    17f0:	1afffffa 	bne	17e0 <__libc_fini_array+0x1c>
    17f4:	eb000078 	bl	19dc <__libc_fini>
    17f8:	e8bd4038 	pop	{r3, r4, r5, lr}
    17fc:	e12fff1e 	bx	lr
    1800:	000019f4 	.word	0x000019f4
    1804:	000019f8 	.word	0x000019f8

00001808 <__cs3_premain>:
    1808:	e92d4008 	push	{r3, lr}
    180c:	eb00001d 	bl	1888 <__libc_init_array>
    1810:	e59f3030 	ldr	r3, [pc, #48]	; 1848 <__cs3_premain+0x40>
    1814:	e3530000 	cmp	r3, #0
    1818:	15930000 	ldrne	r0, [r3]
    181c:	01a00003 	moveq	r0, r3
    1820:	e59f3024 	ldr	r3, [pc, #36]	; 184c <__cs3_premain+0x44>
    1824:	e3530000 	cmp	r3, #0
    1828:	15931000 	ldrne	r1, [r3]
    182c:	01a01003 	moveq	r1, r3
    1830:	e3a02000 	mov	r2, #0
    1834:	ebfffbff 	bl	838 <main>
    1838:	e59f3010 	ldr	r3, [pc, #16]	; 1850 <__cs3_premain+0x48>
    183c:	e3530000 	cmp	r3, #0
    1840:	1bfffeaa 	blne	12f0 <exit>
    1844:	eafffffe 	b	1844 <__cs3_premain+0x3c>
	...
    1850:	000012f0 	.word	0x000012f0

00001854 <_exit>:
    1854:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    1858:	e3a00018 	mov	r0, #24
    185c:	e59f1004 	ldr	r1, [pc, #4]	; 1868 <_exit+0x14>
    1860:	ef123456 	svc	0x00123456
    1864:	eafffffe 	b	1864 <_exit+0x10>
    1868:	00020026 	.word	0x00020026

0000186c <__cs3_isr_interrupt>:
    186c:	eafffffe 	b	186c <__cs3_isr_interrupt>

00001870 <__cs3_isr_undef>:
    1870:	eafffffe 	b	1870 <__cs3_isr_undef>

00001874 <__cs3_isr_swi>:
    1874:	eafffffe 	b	1874 <__cs3_isr_swi>

00001878 <__cs3_isr_pabort>:
    1878:	eafffffe 	b	1878 <__cs3_isr_pabort>

0000187c <__cs3_isr_dabort>:
    187c:	eafffffe 	b	187c <__cs3_isr_dabort>

00001880 <__cs3_isr_irq>:
    1880:	eafffffe 	b	1880 <__cs3_isr_irq>

00001884 <__cs3_isr_fiq>:
    1884:	eafffffe 	b	1884 <__cs3_isr_fiq>

00001888 <__libc_init_array>:
    1888:	e92d4070 	push	{r4, r5, r6, lr}
    188c:	e59f506c 	ldr	r5, [pc, #108]	; 1900 <__libc_init_array+0x78>
    1890:	e59f606c 	ldr	r6, [pc, #108]	; 1904 <__libc_init_array+0x7c>
    1894:	e0656006 	rsb	r6, r5, r6
    1898:	e1b06146 	asrs	r6, r6, #2
    189c:	12455004 	subne	r5, r5, #4
    18a0:	13a04000 	movne	r4, #0
    18a4:	0a000005 	beq	18c0 <__libc_init_array+0x38>
    18a8:	e5b53004 	ldr	r3, [r5, #4]!
    18ac:	e2844001 	add	r4, r4, #1
    18b0:	e1a0e00f 	mov	lr, pc
    18b4:	e12fff13 	bx	r3
    18b8:	e1560004 	cmp	r6, r4
    18bc:	1afffff9 	bne	18a8 <__libc_init_array+0x20>
    18c0:	e59f5040 	ldr	r5, [pc, #64]	; 1908 <__libc_init_array+0x80>
    18c4:	e59f6040 	ldr	r6, [pc, #64]	; 190c <__libc_init_array+0x84>
    18c8:	e0656006 	rsb	r6, r5, r6
    18cc:	eb00003a 	bl	19bc <_init>
    18d0:	e1b06146 	asrs	r6, r6, #2
    18d4:	12455004 	subne	r5, r5, #4
    18d8:	13a04000 	movne	r4, #0
    18dc:	0a000005 	beq	18f8 <__libc_init_array+0x70>
    18e0:	e5b53004 	ldr	r3, [r5, #4]!
    18e4:	e2844001 	add	r4, r4, #1
    18e8:	e1a0e00f 	mov	lr, pc
    18ec:	e12fff13 	bx	r3
    18f0:	e1560004 	cmp	r6, r4
    18f4:	1afffff9 	bne	18e0 <__libc_init_array+0x58>
    18f8:	e8bd4070 	pop	{r4, r5, r6, lr}
    18fc:	e12fff1e 	bx	lr
    1900:	000019d4 	.word	0x000019d4
    1904:	000019d4 	.word	0x000019d4
    1908:	000019d4 	.word	0x000019d4
    190c:	000019dc 	.word	0x000019dc

Disassembly of section .rodata:

00001914 <_global_impure_ptr-0xa0>:
    1914:	00110ef8 	.word	0x00110ef8
    1918:	001102b8 	.word	0x001102b8
    191c:	0010f678 	.word	0x0010f678
    1920:	0010ea38 	.word	0x0010ea38
    1924:	0010ddf8 	.word	0x0010ddf8
    1928:	0010d1b8 	.word	0x0010d1b8
    192c:	0010c578 	.word	0x0010c578
    1930:	0010b938 	.word	0x0010b938
    1934:	0010acf8 	.word	0x0010acf8
    1938:	0010a0b8 	.word	0x0010a0b8
    193c:	000000bf 	.word	0x000000bf
    1940:	00000086 	.word	0x00000086
    1944:	000000db 	.word	0x000000db
    1948:	000000cf 	.word	0x000000cf
    194c:	000000e6 	.word	0x000000e6
    1950:	000000ed 	.word	0x000000ed
    1954:	000000fd 	.word	0x000000fd
    1958:	00000087 	.word	0x00000087
    195c:	000000ff 	.word	0x000000ff
    1960:	000000ef 	.word	0x000000ef
    1964:	000000f7 	.word	0x000000f7
    1968:	000000fc 	.word	0x000000fc
    196c:	000000b9 	.word	0x000000b9
    1970:	000000de 	.word	0x000000de
    1974:	000000f9 	.word	0x000000f9
    1978:	000000f1 	.word	0x000000f1
    197c:	00000000 	.word	0x00000000
    1980:	414e5355 	.word	0x414e5355
    1984:	34434520 	.word	0x34434520
    1988:	4d203336 	.word	0x4d203336
    198c:	4f524349 	.word	0x4f524349
    1990:	504d4f43 	.word	0x504d4f43
    1994:	52455455 	.word	0x52455455
    1998:	544e4920 	.word	0x544e4920
    199c:	41465245 	.word	0x41465245
    19a0:	474e4943 	.word	0x474e4943
    19a4:	4e494620 	.word	0x4e494620
    19a8:	50204c41 	.word	0x50204c41
    19ac:	454a4f52 	.word	0x454a4f52
    19b0:	00005443 	.word	0x00005443

000019b4 <_global_impure_ptr>:
    19b4:	00111b40 00000043                       @...C...

000019bc <_init>:
    19bc:	e1a0c00d 	mov	r12, sp
    19c0:	e92ddff8 	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, lr, pc}
    19c4:	e24cb004 	sub	r11, r12, #4
    19c8:	e24bd028 	sub	sp, r11, #40	; 0x28
    19cc:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, r10, r11, sp, lr}
    19d0:	e12fff1e 	bx	lr

000019d4 <__init_array_start>:
    19d4:	000017a0 	.word	0x000017a0

000019d8 <__frame_dummy_init_array_entry>:
    19d8:	00000208                                ....

000019dc <__libc_fini>:
    19dc:	e1a0c00d 	mov	r12, sp
    19e0:	e92ddff8 	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, lr, pc}
    19e4:	e24cb004 	sub	r11, r12, #4
    19e8:	e24bd028 	sub	sp, r11, #40	; 0x28
    19ec:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, r10, r11, sp, lr}
    19f0:	e12fff1e 	bx	lr

000019f4 <__fini_array_start>:
    19f4:	000001c4 	.word	0x000001c4

000019f8 <__cs3_regions>:
	...
    1a04:	00111f70 	.word	0x00111f70
    1a08:	00000020 	.word	0x00000020

00001a0c <__cs3_regions_end>:
    1a0c:	00000000 	.word	0x00000000
