\doxysubsubsubsection{APB1 Peripheral Clock Enabled or Disabled Status}
\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status}\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}


Check whether the APB1 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN})   != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM6\+EN)   != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM7\+EN)   != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN}) != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN})   != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN})   != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN}) != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART3\+EN) != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART4\+EN) != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN})   != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN})   != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN})    != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN})    != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN})   == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM6\+EN)   == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM7\+EN)   == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN}) == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN})   == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN})   == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN}) == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART3\+EN) == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART4\+EN) == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN})   == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN})   == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN})    == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN})    == 0U)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the APB1 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gaa14919a8c412f7cd388bbb44800ba5d7} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN})    == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gac4db3ae01be60abc0952bfe78b52d9e4} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN})    != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga8868ab331b4bb14a1d5cc55c9133e4de} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN})   == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga7570e5654fd61b44dabe0546e524c906} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN})   != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gae051ecb26de5c5b44f1827923c9837a5} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN})   == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga2ae540056d72f4230da38c082b6c34c1} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN})   != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga1019fdeb30eb4bcb23a0bea2278a94a2} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN})    == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga850f4fd113303ed7322577ad023cf748} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN})    != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gaa23d6a22248ebaf14aa93ac136d69085} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN}) == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga64f92ab0c50168d2a218774cab279a4c} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN}) != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gaab213cf8807d6e7e8b3867ffb404d763} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN})   == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga282522dda9557cf715be3ee13c031a5b} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN})   != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga50f8e043a42eaf534c1efa2477078c0a} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN})   == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gaf6090239db6a8a6917b3f3accea15ed0} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN})   != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga70e84a0b11a0dab64a048f8dd6bbafb2} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM6\+EN)   == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gabb273361eaae66c857b5db26b639ff45} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM6\+EN)   != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gac230813514cd9ee769f8f46b83d83f23} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM7\+EN)   == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga5642c4226ce18792efeca9d39cb0c5e0} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM7\+EN)   != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga61e4b1f3e82831cdc7508d4c38312eab} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN}) == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gad3bbe0639658ed2cc56f8328b26373ea} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN}) != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga9c6b66352f998564a6492d3e5d6aa536} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART3\+EN) == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga5addec8b6604857d81c1386cad21c391} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART3\+EN) != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga86b1b482822024536e71af10b76ba9ba} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART4\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART4\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART4\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART4\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART4\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART4\+EN) == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga31a52b6645cc3a60a8b60ea4a08bf872} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART4\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART4\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART4\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART4\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART4\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART4\+EN) != 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga21d4e081c859ddccd4492343743bb245} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN})   == 0U)}

\label{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga9b26aff2638d1e0613b0ce0530f0cd48} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR1, \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN})   != 0U)}

