# RISCV_Processor
##Description
    + It is **5 stage** pipelined RISCV scaler processor supporting ***R,I,S,B,U,J*** type instructions. 
    + Integerated with ***Hazard detecton unit*** , ***Forwarding unit*** and supporting the stalls for the load dependency.
    + Integerated the ***"UART"*** as an external peripheral with the support of interrupt on the data transmitting and data receiving.
    + Integerated the ***Exception Control Unit(CSR)*** for the *External and Timing Interrupt*

