// Seed: 2331280833
module module_0 (
    output reg id_1,
    input id_2,
    input reg id_3,
    output id_4,
    output id_5
);
  assign id_5 = id_4;
  always id_3 <= id_1;
  reg id_6, id_7, id_8, id_9;
  always id_4 <= id_5;
  assign id_3 = id_9 - id_2;
  logic id_10, id_11, id_12;
  assign id_9 = id_3;
  logic id_13;
  assign id_10 = 1;
endmodule
