Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.residuenoand [residuenoand_default]
Compiling architecture behavior of entity xil_defaultlib.residue_gene [residue_gene_default]
Compiling architecture behaviour of entity xil_defaultlib.func_sel [func_sel_default]
Compiling architecture behavior of entity xil_defaultlib.Mod3adder [mod3adder_default]
Compiling architecture cmp_cell of entity xil_defaultlib.cmp_cell [cmp_cell_default]
Compiling architecture cmp_2 of entity xil_defaultlib.comparator_2 [comparator_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
