$date
	Thu Jun  5 07:09:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Fa__4bit_bh_test $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( s [3:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10000
b11 !
b11 (
1%
b1 $
b1 '
b1 #
b1 &
#20000
b100 !
b100 (
0%
b10 $
b10 '
b10 #
b10 &
#30000
b111 !
b111 (
1%
b11 $
b11 '
b11 #
b11 &
#40000
b1000 !
b1000 (
0%
b100 $
b100 '
b100 #
b100 &
#50000
b1011 !
b1011 (
1%
b101 $
b101 '
b101 #
b101 &
#60000
b1110 !
b1110 (
0%
b111 $
b111 '
b111 #
b111 &
#70000
b1101 !
b1101 (
1"
1%
b1110 $
b1110 '
b1110 #
b1110 &
#80000
b1110 !
b1110 (
0%
b1111 $
b1111 '
b1111 #
b1111 &
