// Seed: 4076974515
module module_0 ();
endmodule
program module_1 #(
    parameter id_2 = 32'd49,
    parameter id_3 = 32'd21
) (
    output supply0 id_0,
    output wand id_1,
    input supply1 _id_2,
    input supply0 _id_3,
    input supply1 id_4,
    output wor id_5,
    input supply1 id_6[-1 : 1]
);
  logic id_8;
  module_0 modCall_1 ();
  assign id_5 = 1;
  wire [id_2 : id_3] id_9;
endprogram
module module_2 (
    output logic id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    output tri1 id_5,
    output supply0 id_6,
    input supply1 void id_7,
    output supply0 id_8,
    output tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input tri id_12,
    output tri1 id_13,
    output tri0 id_14,
    input uwire id_15,
    output tri1 id_16
);
  logic id_18, id_19, id_20;
  always id_0 = 1;
  logic id_21;
  module_0 modCall_1 ();
endmodule
