#script written by S. Pagliarini on July 2022.
# to modify it, look for TODO markers

#TODO change this RTL path to point to the folder containing your design
set RTL_PATH		"../run/"
set LIB_PATH 		"../lib/"
set LEF_PATH		"../lef/"
set TLEF_PATH		"../techlef/"
set QRC_PATH		"../qrc"


# TODO change my name
set DESIGN 		"sha256"

#set MSGS_TO_BE_SUPRESSED {LBR-58 LBR-40 LBR-41 VLOGPT-35}

#set SYN_EFFORT		high
#set MAP_EFFORT		high
#set INC_EFFORT		high
#suppress_messages {LBR-30 LBR-31 LBR-40 LBR-41 LBR-72 LBR-77 LBR-162}
#set_attribute hdl_track_filename_row_col true /
#set_attribute lp_power_unit mW /


# Baseline Libraries
set LIB_LIST {  asap7sc7p5t_AO_LVT_TT_nldm_211120.lib   asap7sc7p5t_INVBUF_LVT_TT_nldm_220122.lib   asap7sc7p5t_OA_LVT_TT_nldm_211120.lib   asap7sc7p5t_SEQ_LVT_TT_nldm_220123.lib   asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib \
 		asap7sc7p5t_AO_SLVT_TT_nldm_211120.lib  asap7sc7p5t_INVBUF_SLVT_TT_nldm_220122.lib  asap7sc7p5t_OA_SLVT_TT_nldm_211120.lib  asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.lib  asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib}

set LEF_LIST { asap7_tech_4x_201209.lef asap7sc7p5t_28_L_1x_220121a.lef}

# All HDL files, separated by spaces
set RTL_LIST {sha256.v sha256_core.v sha256_k_constants.v sha256_w_mem.v  }


set_db init_lib_search_path "$LIB_PATH $LEF_PATH $TLEF_PATH"
set_db init_hdl_search_path $RTL_PATH 
set_db / .library "$LIB_LIST"
set_db lef_library "$LEF_LIST"

read_hdl ${RTL_LIST}

# Elaborate the top level
elaborate $DESIGN

# Read the constraint file
#TODO these are very simple constraints, you should probably use an SDC file instead
# the library uses picoseconds as time unit. this causes confusion because default unit in genus is ns
create_clock -name "clk" -period 1000 [get_ports clk]
set_input_delay -clock clk 1 [all_inputs]
set_output_delay -clock clk 500 [all_outputs]

# GENERIC SYNTHESIS
syn_generic

# MAPPING
syn_map

# OPT
syn_opt

# REPORTING (Timing, Area, Gates, Power)
#report timing > ../report/genus_timing.rep
#report area	  > ../report/genus_area.rep
#report gates  > ../report/genus_cell.rep
#report power  > ../report/genus_power.rep


