13:44:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
13:44:30 INFO  : Registering command handlers for Vitis TCF services
13:44:33 INFO  : XSCT server has started successfully.
13:44:33 INFO  : Successfully done setting XSCT server connection channel  
13:44:33 INFO  : plnx-install-location is set to ''
13:44:33 INFO  : Successfully done setting workspace for the tool. 
13:44:33 INFO  : Successfully done query RDI_DATADIR 
13:44:33 INFO  : Platform repository initialization has completed.
13:51:54 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
13:51:54 INFO  : Result from executing command 'getPlatforms': 
13:52:25 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:52:37 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:52:41 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:52:41 INFO  : (SwPlatform) Successfully done update_mss 
13:52:42 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:55:32 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
13:55:32 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
14:05:20 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
15:46:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
15:46:26 INFO  : XSCT server has started successfully.
15:46:26 INFO  : plnx-install-location is set to ''
15:46:26 INFO  : Successfully done setting XSCT server connection channel  
15:46:26 INFO  : Successfully done setting workspace for the tool. 
15:46:29 INFO  : Platform repository initialization has completed.
15:46:31 INFO  : Registering command handlers for Vitis TCF services
15:46:32 INFO  : Successfully done query RDI_DATADIR 
14:59:56 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
14:59:56 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss"
15:00:27 INFO  : Example project xaxidma_example_simple_poll_1 has been created successfully.
18:12:59 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
18:12:59 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
18:13:00 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:14:24 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:15:15 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:16:29 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:20:55 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:21:04 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:21:44 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:21:58 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:22:48 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:23:12 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:24:05 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:24:23 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:25:02 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:25:14 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:26:12 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:26:38 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:26:47 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:27:22 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:27:35 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:28:03 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:28:20 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:28:31 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:28:36 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:29:53 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:30:13 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:30:26 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:30:52 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:31:23 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:31:53 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:32:09 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:32:23 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:32:49 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:32:59 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:34:36 ERROR : Failed to openhw "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:37:08 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
18:37:08 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
18:37:08 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:38:33 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:38:54 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:38:58 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:39:39 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss"
18:39:39 INFO  : No changes in MSS file content so sources will not be generated.
18:40:29 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:40:35 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:41:17 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:41:51 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
11:06:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
11:06:34 INFO  : XSCT server has started successfully.
11:06:34 INFO  : Successfully done setting XSCT server connection channel  
11:06:34 INFO  : plnx-install-location is set to ''
11:06:34 INFO  : Successfully done setting workspace for the tool. 
11:06:38 INFO  : Platform repository initialization has completed.
11:06:39 INFO  : Registering command handlers for Vitis TCF services
11:06:39 INFO  : Successfully done query RDI_DATADIR 
11:55:50 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
11:57:18 INFO  : No changes in MSS file content so sources will not be generated.
11:57:25 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
11:57:25 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
11:57:40 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
11:58:21 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:01:59 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:04:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
12:04:57 INFO  : XSCT server has started successfully.
12:04:57 INFO  : Successfully done setting XSCT server connection channel  
12:04:57 INFO  : plnx-install-location is set to ''
12:04:57 INFO  : Successfully done setting workspace for the tool. 
12:05:02 INFO  : Platform repository initialization has completed.
12:05:03 INFO  : Successfully done query RDI_DATADIR 
12:05:03 INFO  : Registering command handlers for Vitis TCF services
12:09:44 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:09:54 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:09:56 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:09:57 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:09:59 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:00 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:01 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:09 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:32 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:40 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa is already opened

12:11:01 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:11:08 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:11:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa is already opened

12:14:31 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:14:31 ERROR : Failed to openhw "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

12:14:31 ERROR : Failed to update application flags from BSP for 'rfsoc_v2_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
12:16:07 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:18:28 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
12:18:28 INFO  : Result from executing command 'getPlatforms': 
12:20:51 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
12:20:51 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
12:21:04 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:21:17 INFO  : Updating application flags with new BSP settings...
12:21:17 INFO  : Successfully updated application flags for project rfsoc_v2_application.
12:21:37 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:21:38 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:21:38 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper_exported.bit' stored in project is removed.
12:21:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
12:21:39 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
12:21:40 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
10:38:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
10:38:38 INFO  : XSCT server has started successfully.
10:38:38 INFO  : Successfully done setting XSCT server connection channel  
10:38:38 INFO  : plnx-install-location is set to ''
10:38:38 INFO  : Successfully done setting workspace for the tool. 
10:38:42 INFO  : Platform repository initialization has completed.
10:38:43 INFO  : Registering command handlers for Vitis TCF services
10:38:43 INFO  : Successfully done query RDI_DATADIR 
10:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:07 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:40:08 INFO  : 'jtag frequency' command is executed.
10:40:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:40:08 INFO  : Context for 'APU' is selected.
10:40:10 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:40:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:11 INFO  : Context for 'APU' is selected.
10:40:12 INFO  : Boot mode is read from the target.
10:40:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:40:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:41:18 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:41:24 INFO  : 'set bp_41_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:41:32 INFO  : 'con -block -timeout 60' command is executed.
10:41:34 INFO  : 'bpremove $bp_41_18_fsbl_bp' command is executed.
10:41:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:41:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:43:40 ERROR : Memory write error at 0x1C000. Cannot access Debug Port: invalid status: ACK_OK 0x03006327
10:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_41_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
----------------End of Script----------------

10:43:40 ERROR : Memory write error at 0x1C000. Cannot access Debug Port: invalid status: ACK_OK 0x03006327
10:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:06 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:45:07 INFO  : 'jtag frequency' command is executed.
10:45:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:45:07 INFO  : Context for 'APU' is selected.
10:45:18 INFO  : System reset is completed.
10:45:21 INFO  : 'after 3000' command is executed.
10:45:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
10:51:42 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
10:51:43 INFO  : Context for 'APU' is selected.
10:51:43 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:44 INFO  : Context for 'APU' is selected.
10:51:45 INFO  : Boot mode is read from the target.
10:51:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:52:41 ERROR : Memory write error at 0xFFFC4000. Invalid DAP ACK value: 3
10:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

10:52:41 ERROR : Memory write error at 0xFFFC4000. Invalid DAP ACK value: 3
10:54:26 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:55:00 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:55:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

11:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:22 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
11:05:22 INFO  : 'jtag frequency' command is executed.
11:05:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:05:22 INFO  : Context for 'APU' is selected.
11:05:33 INFO  : System reset is completed.
11:05:37 INFO  : 'after 3000' command is executed.
11:05:40 INFO  : Context for 'APU' is selected.
11:05:46 INFO  : Cleared APU and A53 resets
11:05:58 INFO  : Context for 'RPU' is selected.
11:06:28 INFO  : Cleared RPU and R5 resets
11:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
11:12:33 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
11:12:40 INFO  : Context for 'APU' is selected.
11:12:40 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
11:12:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:42 INFO  : Context for 'APU' is selected.
11:12:42 INFO  : Boot mode is read from the target.
11:12:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:14:10 ERROR : Memory write error at 0xFFFD5F00. Invalid DAP ACK value: 3
11:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

11:14:10 ERROR : Memory write error at 0xFFFD5F00. Invalid DAP ACK value: 3
12:42:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
12:42:16 INFO  : XSCT server has started successfully.
12:42:16 INFO  : plnx-install-location is set to ''
12:42:16 INFO  : Successfully done setting XSCT server connection channel  
12:42:16 INFO  : Successfully done setting workspace for the tool. 
12:42:20 INFO  : Platform repository initialization has completed.
12:42:20 INFO  : Successfully done query RDI_DATADIR 
12:42:21 INFO  : Registering command handlers for Vitis TCF services
12:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:39 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:43:39 INFO  : 'jtag frequency' command is executed.
12:43:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:43:44 INFO  : Context for 'APU' is selected.
12:43:52 INFO  : System reset is completed.
12:43:55 INFO  : 'after 3000' command is executed.
12:43:56 INFO  : Context for 'APU' is selected.
12:43:59 INFO  : Cleared APU and A53 resets
12:44:03 INFO  : Context for 'RPU' is selected.
12:44:23 INFO  : Cleared RPU and R5 resets
12:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:50:03 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:50:05 INFO  : Context for 'APU' is selected.
12:50:07 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:09 INFO  : Context for 'APU' is selected.
12:50:09 INFO  : Sourcing of 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl' is done.
12:54:38 INFO  : 'psu_init' command is executed.
12:54:39 INFO  : 'after 1000' command is executed.
12:55:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:55:04 INFO  : 'after 1000' command is executed.
12:55:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:55:14 INFO  : 'catch {psu_protection}' command is executed.
12:55:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:58:07 ERROR : Memory write error at 0xA600. Cannot access Debug Port: invalid status: ACK_OK 0x03006327
12:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
----------------End of Script----------------

12:58:07 ERROR : Memory write error at 0xA600. Cannot access Debug Port: invalid status: ACK_OK 0x03006327
12:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:13 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:59:13 INFO  : 'jtag frequency' command is executed.
12:59:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:59:15 INFO  : Context for 'APU' is selected.
12:59:21 INFO  : Cleared APU and A53 resets
12:59:44 INFO  : Context for 'RPU' is selected.
12:59:46 INFO  : Cleared RPU and R5 resets
12:59:47 INFO  : Context for 'APU' is selected.
12:59:49 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:49 INFO  : Context for 'APU' is selected.
12:59:50 INFO  : Sourcing of 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl' is done.
14:08:11 ERROR : 'psu_init' is cancelled.
14:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

14:08:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
14:08:39 INFO  : XSCT server has started successfully.
14:08:39 INFO  : Successfully done setting XSCT server connection channel  
14:08:39 INFO  : plnx-install-location is set to ''
14:08:39 INFO  : Successfully done setting workspace for the tool. 
14:08:44 INFO  : Platform repository initialization has completed.
14:08:44 INFO  : Successfully done query RDI_DATADIR 
14:08:45 INFO  : Registering command handlers for Vitis TCF services
14:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:32 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:09:34 INFO  : 'jtag frequency' command is executed.
14:09:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:09:39 INFO  : Context for 'APU' is selected.
14:09:42 INFO  : Cleared APU and A53 resets
14:10:03 INFO  : Context for 'RPU' is selected.
14:10:06 INFO  : Cleared RPU and R5 resets
14:10:07 INFO  : Context for 'APU' is selected.
14:10:18 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:18 INFO  : Context for 'APU' is selected.
14:10:18 INFO  : Sourcing of 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl' is done.
14:21:38 ERROR : 'psu_init' is cancelled.
14:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

14:21:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
14:21:55 INFO  : XSCT server has started successfully.
14:21:55 INFO  : Successfully done setting XSCT server connection channel  
14:21:55 INFO  : plnx-install-location is set to ''
14:21:55 INFO  : Successfully done setting workspace for the tool. 
14:22:00 INFO  : Platform repository initialization has completed.
14:22:00 INFO  : Successfully done query RDI_DATADIR 
14:22:01 INFO  : Registering command handlers for Vitis TCF services
14:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:02 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:23:09 INFO  : 'jtag frequency' command is executed.
14:23:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:23:15 INFO  : Context for 'APU' is selected.
14:23:19 INFO  : Cleared APU and A53 resets
14:23:27 INFO  : Context for 'RPU' is selected.
14:23:30 INFO  : Cleared RPU and R5 resets
14:23:32 INFO  : Context for 'APU' is selected.
14:24:10 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:13 INFO  : Context for 'APU' is selected.
14:24:13 INFO  : Boot mode is read from the target.
14:24:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:24:44 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #3: EDITR not ready
14:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

14:24:44 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #3: EDITR not ready
14:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:22 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:28:26 INFO  : 'jtag frequency' command is executed.
14:28:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:28:28 INFO  : Context for 'APU' is selected.
14:28:32 INFO  : Cleared APU and A53 resets
14:29:04 INFO  : Context for 'RPU' is selected.
14:29:19 INFO  : Cleared RPU and R5 resets
14:29:24 INFO  : Context for 'APU' is selected.
14:29:30 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:33 INFO  : Context for 'APU' is selected.
14:29:34 INFO  : Boot mode is read from the target.
14:29:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:05 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #3: EDITR not ready
14:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

14:30:05 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #3: EDITR not ready
09:09:48 INFO  : Connected to target on host '192.168.3.2' and port '3121'.
09:10:46 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
09:10:47 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
09:10:47 INFO  : 'jtag frequency' command is executed.
09:10:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:10:47 INFO  : Context for 'APU' is selected.
09:10:47 INFO  : Cleared APU and A53 resets
09:10:49 INFO  : Context for 'RPU' is selected.
09:10:49 INFO  : Cleared RPU and R5 resets
09:10:49 INFO  : Context for 'APU' is selected.
09:10:51 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
09:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:51 INFO  : Context for 'APU' is selected.
09:10:51 INFO  : Boot mode is read from the target.
09:10:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:10:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:10:51 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
09:10:51 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

09:10:51 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
09:11:16 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
09:11:17 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
09:11:17 INFO  : 'jtag frequency' command is executed.
09:11:17 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:11:17 INFO  : Context for 'APU' is selected.
09:11:18 INFO  : System reset is completed.
09:11:21 INFO  : 'after 3000' command is executed.
09:11:21 INFO  : Context for 'APU' is selected.
09:11:22 INFO  : Cleared APU and A53 resets
09:11:23 INFO  : Context for 'RPU' is selected.
09:11:23 INFO  : Cleared RPU and R5 resets
09:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
09:11:43 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
09:11:44 INFO  : Context for 'APU' is selected.
09:11:44 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
09:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:45 INFO  : Context for 'APU' is selected.
09:11:45 INFO  : Boot mode is read from the target.
09:11:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:11:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:11:46 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:11:46 INFO  : 'set bp_11_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:12:48 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
09:12:48 INFO  : 'bpremove $bp_11_46_fsbl_bp' command is executed.
09:12:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:12:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:12:53 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
09:12:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:53 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_11_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:12:54 INFO  : 'con' command is executed.
09:12:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:12:54 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
09:38:12 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
09:38:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

09:38:33 INFO  : Disconnected from the channel tcfchan#3.
09:38:33 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
09:38:34 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
09:38:34 INFO  : 'jtag frequency' command is executed.
09:38:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:38:34 INFO  : Context for 'APU' is selected.
09:38:35 INFO  : System reset is completed.
09:38:40 INFO  : 'after 3000' command is executed.
09:38:40 INFO  : Context for 'APU' is selected.
09:38:40 INFO  : Cleared APU and A53 resets
09:38:41 INFO  : Context for 'RPU' is selected.
09:38:42 INFO  : Cleared RPU and R5 resets
09:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
09:39:02 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
09:39:02 INFO  : Context for 'APU' is selected.
09:39:03 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
09:39:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:03 INFO  : Context for 'APU' is selected.
09:39:03 INFO  : Boot mode is read from the target.
09:39:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:39:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:39:05 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:39:05 INFO  : 'set bp_39_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:39:06 INFO  : 'con -block -timeout 60' command is executed.
09:39:07 INFO  : 'bpremove $bp_39_5_fsbl_bp' command is executed.
09:39:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:39:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:39:09 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
09:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:09 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_39_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:39:09 INFO  : 'con' command is executed.
09:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:39:09 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
10:06:24 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:06:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

10:06:41 INFO  : Disconnected from the channel tcfchan#5.
10:06:41 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
10:06:42 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:06:42 INFO  : 'jtag frequency' command is executed.
10:06:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:06:42 INFO  : Context for 'APU' is selected.
10:06:43 INFO  : System reset is completed.
10:06:46 INFO  : 'after 3000' command is executed.
10:06:46 INFO  : Context for 'APU' is selected.
10:06:46 INFO  : Cleared APU and A53 resets
10:06:48 INFO  : Context for 'RPU' is selected.
10:06:48 INFO  : Cleared RPU and R5 resets
10:06:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
10:07:08 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
10:07:09 INFO  : Context for 'APU' is selected.
10:07:10 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:10 INFO  : Context for 'APU' is selected.
10:07:10 INFO  : Boot mode is read from the target.
10:07:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:07:11 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:07:12 INFO  : 'set bp_7_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:07:13 INFO  : 'con -block -timeout 60' command is executed.
10:07:13 INFO  : 'bpremove $bp_7_11_fsbl_bp' command is executed.
10:07:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:07:15 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
10:07:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:16 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_7_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:16 INFO  : 'con' command is executed.
10:07:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:07:16 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
10:12:40 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:12:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

10:13:05 INFO  : Disconnected from the channel tcfchan#7.
10:13:05 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
10:13:06 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:13:06 INFO  : 'jtag frequency' command is executed.
10:13:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:13:06 INFO  : Context for 'APU' is selected.
10:13:08 INFO  : System reset is completed.
10:13:11 INFO  : 'after 3000' command is executed.
10:13:11 INFO  : Context for 'APU' is selected.
10:13:11 INFO  : Cleared APU and A53 resets
10:13:11 INFO  : Context for 'RPU' is selected.
10:13:13 INFO  : Cleared RPU and R5 resets
10:13:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
10:13:33 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
10:13:34 INFO  : Context for 'APU' is selected.
10:13:35 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:13:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:35 INFO  : Context for 'APU' is selected.
10:13:35 INFO  : Boot mode is read from the target.
10:13:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:36 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:37 INFO  : 'set bp_13_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:13:38 INFO  : 'con -block -timeout 60' command is executed.
10:13:38 INFO  : 'bpremove $bp_13_36_fsbl_bp' command is executed.
10:13:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:40 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:41 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_13_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:41 INFO  : 'con' command is executed.
10:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:13:41 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
10:27:01 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:27:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

10:38:09 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
10:41:14 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
10:41:14 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
10:41:25 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:41:36 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:41:36 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
10:41:37 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
10:41:37 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
10:41:38 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
10:42:26 INFO  : Disconnected from the channel tcfchan#9.
10:42:27 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
10:42:28 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:42:28 INFO  : 'jtag frequency' command is executed.
10:42:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:42:28 INFO  : Context for 'APU' is selected.
10:42:29 INFO  : System reset is completed.
10:42:33 INFO  : 'after 3000' command is executed.
10:42:33 INFO  : Context for 'APU' is selected.
10:42:33 INFO  : Cleared APU and A53 resets
10:42:34 INFO  : Context for 'RPU' is selected.
10:42:34 INFO  : Cleared RPU and R5 resets
10:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
10:42:55 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
10:42:55 INFO  : Context for 'APU' is selected.
10:42:56 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:42:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:57 INFO  : Context for 'APU' is selected.
10:42:57 INFO  : Boot mode is read from the target.
10:42:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:42:58 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:42:59 INFO  : 'set bp_42_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:43:00 INFO  : 'con -block -timeout 60' command is executed.
10:43:00 INFO  : 'bpremove $bp_42_58_fsbl_bp' command is executed.
10:43:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:43:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:43:02 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
10:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:03 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_42_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:43:03 INFO  : 'con' command is executed.
10:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:43:03 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
10:54:35 INFO  : No changes in MSS file content so sources will not be generated.
11:00:20 INFO  : Disconnected from the channel tcfchan#13.
11:00:21 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
11:00:21 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
11:00:21 INFO  : 'jtag frequency' command is executed.
11:00:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:00:21 INFO  : Context for 'APU' is selected.
11:00:23 INFO  : System reset is completed.
11:00:26 INFO  : 'after 3000' command is executed.
11:00:26 INFO  : Context for 'APU' is selected.
11:00:26 INFO  : Cleared APU and A53 resets
11:00:28 INFO  : Context for 'RPU' is selected.
11:00:28 INFO  : Cleared RPU and R5 resets
11:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
11:00:48 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
11:00:49 INFO  : Context for 'APU' is selected.
11:00:49 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
11:00:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:50 INFO  : Context for 'APU' is selected.
11:00:50 INFO  : Boot mode is read from the target.
11:00:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:00:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:00:51 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:00:51 INFO  : 'set bp_0_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:00:52 INFO  : 'con -block -timeout 60' command is executed.
11:00:53 INFO  : 'bpremove $bp_0_51_fsbl_bp' command is executed.
11:00:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:00:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:00:55 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
11:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:55 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_0_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:00:55 INFO  : 'con' command is executed.
11:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:00:55 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
11:06:09 ERROR : An unexpected exception occurred in the module 'reading platform'
11:06:09 ERROR : Unexpected exception occurred while writing platform project 'rfsoc_v2_platform' log.
11:07:23 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
11:07:23 INFO  : Result from executing command 'getPlatforms': 
11:09:51 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
11:09:51 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
11:09:58 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
11:10:11 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:10:11 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
11:10:12 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
11:10:12 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
11:10:13 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
11:12:06 INFO  : Disconnected from the channel tcfchan#14.
11:12:07 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
11:12:08 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
11:12:08 INFO  : 'jtag frequency' command is executed.
11:12:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:12:08 INFO  : Context for 'APU' is selected.
11:12:10 INFO  : System reset is completed.
11:12:13 INFO  : 'after 3000' command is executed.
11:12:13 INFO  : Context for 'APU' is selected.
11:12:13 INFO  : Cleared APU and A53 resets
11:12:14 INFO  : Context for 'RPU' is selected.
11:12:14 INFO  : Cleared RPU and R5 resets
11:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
11:12:35 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
11:12:35 INFO  : Context for 'APU' is selected.
11:12:36 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
11:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:37 INFO  : Context for 'APU' is selected.
11:12:37 INFO  : Boot mode is read from the target.
11:12:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:38 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:38 INFO  : 'set bp_12_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:12:39 INFO  : 'con -block -timeout 60' command is executed.
11:12:40 INFO  : 'bpremove $bp_12_38_fsbl_bp' command is executed.
11:12:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:41 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:42 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_12_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:42 INFO  : 'con' command is executed.
11:12:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:12:42 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
11:53:45 INFO  : Disconnected from the channel tcfchan#17.
11:53:45 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
11:53:46 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
11:53:46 INFO  : 'jtag frequency' command is executed.
11:53:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:53:46 INFO  : Context for 'APU' is selected.
11:53:48 INFO  : System reset is completed.
11:53:51 INFO  : 'after 3000' command is executed.
11:53:51 INFO  : Context for 'APU' is selected.
11:53:51 INFO  : Cleared APU and A53 resets
11:53:51 INFO  : Context for 'RPU' is selected.
11:53:53 INFO  : Cleared RPU and R5 resets
11:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
11:54:13 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
11:54:13 INFO  : Context for 'APU' is selected.
11:54:14 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
11:54:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:15 INFO  : Context for 'APU' is selected.
11:54:15 INFO  : Boot mode is read from the target.
11:54:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:16 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:16 INFO  : 'set bp_54_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:54:18 INFO  : 'con -block -timeout 60' command is executed.
11:54:18 INFO  : 'bpremove $bp_54_16_fsbl_bp' command is executed.
11:54:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:20 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:20 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_54_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:20 INFO  : 'con' command is executed.
11:54:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:54:20 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:17:50 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
12:17:59 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
12:17:59 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
12:18:09 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:18:20 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:18:20 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
12:18:20 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
12:18:20 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
12:18:21 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
12:19:18 INFO  : Disconnected from the channel tcfchan#18.
12:19:19 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:19:20 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:19:20 INFO  : 'jtag frequency' command is executed.
12:19:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:19:20 INFO  : Context for 'APU' is selected.
12:19:22 INFO  : System reset is completed.
12:19:25 INFO  : 'after 3000' command is executed.
12:19:25 INFO  : Context for 'APU' is selected.
12:19:25 INFO  : Cleared APU and A53 resets
12:19:27 INFO  : Context for 'RPU' is selected.
12:19:27 INFO  : Cleared RPU and R5 resets
12:19:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:19:47 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:19:47 INFO  : Context for 'APU' is selected.
12:19:49 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:49 INFO  : Context for 'APU' is selected.
12:19:49 INFO  : Boot mode is read from the target.
12:19:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:50 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:50 INFO  : 'set bp_19_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:19:51 INFO  : 'con -block -timeout 60' command is executed.
12:19:52 INFO  : 'bpremove $bp_19_50_fsbl_bp' command is executed.
12:19:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:54 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:54 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_19_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:55 INFO  : 'con' command is executed.
12:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:19:55 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:24:45 INFO  : Disconnected from the channel tcfchan#21.
12:24:46 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:24:46 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:24:46 INFO  : 'jtag frequency' command is executed.
12:24:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:24:46 INFO  : Context for 'APU' is selected.
12:24:48 INFO  : System reset is completed.
12:24:51 INFO  : 'after 3000' command is executed.
12:24:51 INFO  : Context for 'APU' is selected.
12:24:51 INFO  : Cleared APU and A53 resets
12:24:51 INFO  : Context for 'RPU' is selected.
12:24:53 INFO  : Cleared RPU and R5 resets
12:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:25:13 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:25:14 INFO  : Context for 'APU' is selected.
12:25:14 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:15 INFO  : Context for 'APU' is selected.
12:25:15 INFO  : Boot mode is read from the target.
12:25:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:25:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:25:16 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:25:16 INFO  : 'set bp_25_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:25:18 INFO  : 'con -block -timeout 60' command is executed.
12:25:18 INFO  : 'bpremove $bp_25_16_fsbl_bp' command is executed.
12:25:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:25:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:25:20 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:20 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_25_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:25:20 INFO  : 'con' command is executed.
12:25:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:25:20 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:32:06 INFO  : Disconnected from the channel tcfchan#22.
12:32:07 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:32:07 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:32:07 INFO  : 'jtag frequency' command is executed.
12:32:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:32:07 INFO  : Context for 'APU' is selected.
12:32:09 INFO  : System reset is completed.
12:32:12 INFO  : 'after 3000' command is executed.
12:32:12 INFO  : Context for 'APU' is selected.
12:32:12 INFO  : Cleared APU and A53 resets
12:32:14 INFO  : Context for 'RPU' is selected.
12:32:14 INFO  : Cleared RPU and R5 resets
12:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:32:34 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:32:34 INFO  : Context for 'APU' is selected.
12:32:35 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:35 INFO  : Context for 'APU' is selected.
12:32:35 INFO  : Boot mode is read from the target.
12:32:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:32:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:32:37 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:32:37 INFO  : 'set bp_32_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:32:38 INFO  : 'con -block -timeout 60' command is executed.
12:32:38 INFO  : 'bpremove $bp_32_37_fsbl_bp' command is executed.
12:32:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:32:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:32:41 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:41 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_32_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:32:41 INFO  : 'con' command is executed.
12:32:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:32:41 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:34:36 INFO  : Disconnected from the channel tcfchan#23.
12:34:37 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:34:37 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:34:37 INFO  : 'jtag frequency' command is executed.
12:34:37 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:34:37 INFO  : Context for 'APU' is selected.
12:34:39 INFO  : System reset is completed.
12:34:42 INFO  : 'after 3000' command is executed.
12:34:42 INFO  : Context for 'APU' is selected.
12:34:42 INFO  : Cleared APU and A53 resets
12:34:44 INFO  : Context for 'RPU' is selected.
12:34:44 INFO  : Cleared RPU and R5 resets
12:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:35:04 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:35:05 INFO  : Context for 'APU' is selected.
12:35:05 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:06 INFO  : Context for 'APU' is selected.
12:35:06 INFO  : Boot mode is read from the target.
12:35:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:35:07 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:35:07 INFO  : 'set bp_35_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:35:08 INFO  : 'con -block -timeout 60' command is executed.
12:35:08 INFO  : 'bpremove $bp_35_7_fsbl_bp' command is executed.
12:35:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:35:10 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:35:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:10 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_35_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:11 INFO  : 'con' command is executed.
12:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:35:11 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:39:46 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:40:25 INFO  : Disconnected from the channel tcfchan#24.
12:40:25 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:40:26 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:40:26 INFO  : 'jtag frequency' command is executed.
12:40:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:40:26 INFO  : Context for 'APU' is selected.
12:40:28 INFO  : System reset is completed.
12:40:31 INFO  : 'after 3000' command is executed.
12:40:31 INFO  : Context for 'APU' is selected.
12:40:32 INFO  : Cleared APU and A53 resets
12:40:33 INFO  : Context for 'RPU' is selected.
12:40:33 INFO  : Cleared RPU and R5 resets
12:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:40:54 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:40:54 INFO  : Context for 'APU' is selected.
12:40:55 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:40:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:55 INFO  : Context for 'APU' is selected.
12:40:55 INFO  : Boot mode is read from the target.
12:40:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:40:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:40:56 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:40:56 INFO  : 'set bp_40_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:40:57 INFO  : 'con -block -timeout 60' command is executed.
12:40:58 INFO  : 'bpremove $bp_40_56_fsbl_bp' command is executed.
12:40:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:40:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:41:00 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:41:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:00 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_40_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:01 INFO  : 'con' command is executed.
12:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:41:01 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:45:41 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:46:17 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
12:46:17 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
12:46:24 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:47:01 INFO  : Disconnected from the channel tcfchan#26.
12:47:02 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:47:02 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:47:02 INFO  : 'jtag frequency' command is executed.
12:47:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:47:03 INFO  : Context for 'APU' is selected.
12:47:04 INFO  : System reset is completed.
12:47:07 INFO  : 'after 3000' command is executed.
12:47:07 INFO  : Context for 'APU' is selected.
12:47:08 INFO  : Cleared APU and A53 resets
12:47:09 INFO  : Context for 'RPU' is selected.
12:47:09 INFO  : Cleared RPU and R5 resets
12:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:47:30 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:47:30 INFO  : Context for 'APU' is selected.
12:47:31 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:31 INFO  : Context for 'APU' is selected.
12:47:31 INFO  : Boot mode is read from the target.
12:47:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:47:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:47:32 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:47:33 INFO  : 'set bp_47_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:47:34 INFO  : 'con -block -timeout 60' command is executed.
12:47:34 INFO  : 'bpremove $bp_47_32_fsbl_bp' command is executed.
12:47:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:47:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:47:36 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:47:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:36 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_47_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:47:37 INFO  : 'con' command is executed.
12:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:47:37 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:52:18 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:52:50 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
12:52:50 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
12:53:06 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
13:04:12 INFO  : Example project xaxidma_example_simple_poll_1 has been created successfully.
18:40:28 INFO  : Disconnected from the channel tcfchan#30.
18:40:29 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:40:29 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:40:29 INFO  : 'jtag frequency' command is executed.
18:40:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:40:29 INFO  : Context for 'APU' is selected.
18:40:31 INFO  : System reset is completed.
18:40:34 INFO  : 'after 3000' command is executed.
18:40:34 INFO  : Context for 'APU' is selected.
18:40:34 INFO  : Cleared APU and A53 resets
18:40:35 INFO  : Context for 'RPU' is selected.
18:40:36 INFO  : Cleared RPU and R5 resets
18:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
18:40:56 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
18:40:56 INFO  : Context for 'APU' is selected.
18:40:57 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:57 INFO  : Context for 'APU' is selected.
18:40:57 INFO  : Boot mode is read from the target.
18:40:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:40:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:40:58 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:40:59 INFO  : 'set bp_40_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:41:00 INFO  : 'con -block -timeout 60' command is executed.
18:41:00 INFO  : 'bpremove $bp_40_58_fsbl_bp' command is executed.
18:41:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:41:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:41:02 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
18:41:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:02 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_40_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:41:03 INFO  : 'con' command is executed.
18:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:41:03 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
18:42:32 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
18:42:32 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
18:42:32 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_simple_poll_1'...
18:43:30 INFO  : Disconnected from the channel tcfchan#34.
18:43:30 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:43:31 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:43:31 INFO  : 'jtag frequency' command is executed.
18:43:31 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:43:31 INFO  : Context for 'APU' is selected.
18:43:31 INFO  : Cleared APU and A53 resets
18:43:32 INFO  : Context for 'RPU' is selected.
18:43:32 INFO  : Cleared RPU and R5 resets
18:43:33 INFO  : Context for 'APU' is selected.
18:43:34 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:34 INFO  : Context for 'APU' is selected.
18:43:34 INFO  : Boot mode is read from the target.
18:43:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:35 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
18:43:35 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

18:43:35 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
18:44:03 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:44:03 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:44:03 INFO  : 'jtag frequency' command is executed.
18:44:03 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:44:03 INFO  : Context for 'APU' is selected.
18:44:04 INFO  : Cleared APU and A53 resets
18:44:05 INFO  : Context for 'RPU' is selected.
18:44:05 INFO  : Cleared RPU and R5 resets
18:44:05 INFO  : Context for 'APU' is selected.
18:44:05 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:05 INFO  : Context for 'APU' is selected.
18:44:05 INFO  : Sourcing of 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl' is done.
18:44:36 ERROR : 'psu_init' is cancelled.
18:44:36 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

18:44:36 ERROR : 'psu_init' is cancelled.
18:45:20 ERROR : Failed to redirect connection to hardware server on host '192.168.3.2' and port '3121'.
Reason: 'connect -path [list tcp::1534 tcp:192.168.3.2:3121]' is cancelled.
18:45:20 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
----------------End of Script----------------

18:45:20 ERROR : Failed to redirect connection to hardware server on host '192.168.3.2' and port '3121'.
Reason: 'connect -path [list tcp::1534 tcp:192.168.3.2:3121]' is cancelled.
18:45:51 ERROR : Failed to redirect connection to hardware server on host '192.168.3.2' and port '3121'.
Reason: 'connect -path [list tcp::1534 tcp:192.168.3.2:3121]' is cancelled.
18:45:51 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
----------------End of Script----------------

18:45:51 ERROR : Failed to redirect connection to hardware server on host '192.168.3.2' and port '3121'.
Reason: 'connect -path [list tcp::1534 tcp:192.168.3.2:3121]' is cancelled.
18:48:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
18:48:50 INFO  : XSCT server has started successfully.
18:48:50 INFO  : plnx-install-location is set to ''
18:48:50 INFO  : Successfully done setting XSCT server connection channel  
18:48:50 INFO  : Successfully done setting workspace for the tool. 
18:48:56 INFO  : Platform repository initialization has completed.
18:48:56 INFO  : Successfully done query RDI_DATADIR 
18:48:56 INFO  : Registering command handlers for Vitis TCF services
18:53:05 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:53:06 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:53:06 INFO  : 'jtag frequency' command is executed.
18:53:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:53:06 INFO  : Context for 'APU' is selected.
18:53:06 INFO  : Cleared APU and A53 resets
18:53:06 INFO  : Context for 'RPU' is selected.
18:53:08 INFO  : Cleared RPU and R5 resets
18:53:08 INFO  : Context for 'APU' is selected.
18:53:10 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:10 INFO  : Context for 'APU' is selected.
18:53:10 INFO  : Boot mode is read from the target.
18:53:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:53:11 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:53:11 INFO  : 'set bp_53_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:53:13 INFO  : 'con -block -timeout 60' command is executed.
18:53:13 INFO  : 'bpremove $bp_53_11_fsbl_bp' command is executed.
18:53:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:53:15 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
18:53:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:16 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_53_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:16 INFO  : 'con' command is executed.
18:53:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:53:16 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
18:58:24 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:58:34 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:58:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

18:58:53 INFO  : Disconnected from the channel tcfchan#1.
18:58:53 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:58:54 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:58:54 INFO  : 'jtag frequency' command is executed.
18:58:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:58:54 INFO  : Context for 'APU' is selected.
18:58:55 INFO  : Cleared APU and A53 resets
18:58:55 INFO  : Context for 'RPU' is selected.
18:58:56 INFO  : Cleared RPU and R5 resets
18:58:56 INFO  : Context for 'APU' is selected.
18:59:09 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:09 INFO  : Context for 'APU' is selected.
18:59:09 INFO  : Boot mode is read from the target.
18:59:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:10 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
18:59:10 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

18:59:10 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
18:59:21 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:59:22 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:59:22 INFO  : 'jtag frequency' command is executed.
18:59:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:59:22 INFO  : Context for 'APU' is selected.
18:59:22 INFO  : Cleared APU and A53 resets
18:59:23 INFO  : Context for 'RPU' is selected.
18:59:23 INFO  : Cleared RPU and R5 resets
18:59:24 INFO  : Context for 'APU' is selected.
18:59:24 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:59:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:24 INFO  : Context for 'APU' is selected.
18:59:24 INFO  : Boot mode is read from the target.
18:59:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:24 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
18:59:24 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

18:59:24 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
18:59:47 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:59:47 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:59:47 INFO  : 'jtag frequency' command is executed.
18:59:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:59:47 INFO  : Context for 'APU' is selected.
18:59:47 INFO  : Cleared APU and A53 resets
18:59:48 INFO  : Context for 'RPU' is selected.
18:59:48 INFO  : Cleared RPU and R5 resets
18:59:49 INFO  : Context for 'APU' is selected.
18:59:49 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:49 INFO  : Context for 'APU' is selected.
18:59:49 INFO  : Boot mode is read from the target.
18:59:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:49 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
18:59:49 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

18:59:49 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
19:00:18 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
19:00:18 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
19:00:18 INFO  : 'jtag frequency' command is executed.
19:00:18 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:00:18 INFO  : Context for 'APU' is selected.
19:00:18 INFO  : Cleared APU and A53 resets
19:00:19 INFO  : Context for 'RPU' is selected.
19:00:19 INFO  : Cleared RPU and R5 resets
19:00:20 INFO  : Context for 'APU' is selected.
19:00:20 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
19:00:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:20 INFO  : Context for 'APU' is selected.
19:00:20 INFO  : Sourcing of 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl' is done.
19:06:04 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
19:06:35 ERROR : 'psu_init' is cancelled.
19:06:35 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

19:06:35 ERROR : 'psu_init' is cancelled.
19:07:38 ERROR : Failed to update application flags from BSP for 'rfsoc_v2_application'. Reason: null
java.lang.NullPointerException
	at java.base/java.lang.StringBuffer.<init>(StringBuffer.java:151)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.restore(SDxSwPlatform.java:388)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:310)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
19:07:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
19:08:02 INFO  : XSCT server has started successfully.
19:08:02 INFO  : plnx-install-location is set to ''
19:08:02 INFO  : Successfully done setting XSCT server connection channel  
19:08:02 INFO  : Successfully done setting workspace for the tool. 
19:08:07 INFO  : Platform repository initialization has completed.
19:08:07 INFO  : Successfully done query RDI_DATADIR 
19:08:08 INFO  : Registering command handlers for Vitis TCF services
19:08:57 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
19:09:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

19:09:34 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
19:09:35 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
19:09:35 INFO  : 'jtag frequency' command is executed.
19:09:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:09:35 INFO  : Context for 'APU' is selected.
19:09:36 INFO  : System reset is completed.
19:09:39 INFO  : 'after 3000' command is executed.
19:09:40 INFO  : Context for 'APU' is selected.
19:09:40 INFO  : Cleared APU and A53 resets
19:09:40 INFO  : Context for 'RPU' is selected.
19:09:41 INFO  : Cleared RPU and R5 resets
19:09:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
19:10:02 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
19:10:02 INFO  : Context for 'APU' is selected.
19:10:03 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
19:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:03 INFO  : Context for 'APU' is selected.
19:10:04 INFO  : Boot mode is read from the target.
19:10:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:10:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:10:05 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:10:05 INFO  : 'set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:10:06 INFO  : 'con -block -timeout 60' command is executed.
19:10:07 INFO  : 'bpremove $bp_10_5_fsbl_bp' command is executed.
19:10:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:10:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:10:09 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
19:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:09 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:10:10 INFO  : 'con' command is executed.
19:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:10:10 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
00:01:04 WARN  : channel "tcfchan#2" closed
12:41:15 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
12:41:34 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
12:41:34 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
12:41:43 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:41:43 WARN  : Failed to closehw "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa"
Reason: Cannot close hw design 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
Design is not opened in the current session.

12:41:57 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:41:57 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
12:41:58 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
12:41:58 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
12:41:59 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
12:42:35 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:42:35 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:42:35 INFO  : 'jtag frequency' command is executed.
12:42:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:42:36 INFO  : Context for 'APU' is selected.
12:42:37 INFO  : System reset is completed.
12:42:40 INFO  : 'after 3000' command is executed.
12:42:40 INFO  : Context for 'APU' is selected.
12:42:40 INFO  : Cleared APU and A53 resets
12:42:40 INFO  : Context for 'RPU' is selected.
12:42:41 INFO  : Cleared RPU and R5 resets
12:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:43:02 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:43:02 INFO  : Context for 'APU' is selected.
12:43:03 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:43:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:03 INFO  : Context for 'APU' is selected.
12:43:03 INFO  : Boot mode is read from the target.
12:43:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:43:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:43:04 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:43:04 INFO  : 'set bp_43_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:43:06 INFO  : 'con -block -timeout 60' command is executed.
12:43:06 INFO  : 'bpremove $bp_43_4_fsbl_bp' command is executed.
12:43:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:43:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:43:08 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:09 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_43_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:43:09 INFO  : 'con' command is executed.
12:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:43:09 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:48:25 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:49:01 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:49:45 INFO  : Disconnected from the channel tcfchan#5.
12:49:46 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:49:46 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:49:46 INFO  : 'jtag frequency' command is executed.
12:49:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:49:47 INFO  : Context for 'APU' is selected.
12:49:48 INFO  : System reset is completed.
12:49:51 INFO  : 'after 3000' command is executed.
12:49:51 INFO  : Context for 'APU' is selected.
12:49:51 INFO  : Cleared APU and A53 resets
12:49:51 INFO  : Context for 'RPU' is selected.
12:49:53 INFO  : Cleared RPU and R5 resets
12:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:50:13 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:50:13 INFO  : Context for 'APU' is selected.
12:50:14 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:14 INFO  : Context for 'APU' is selected.
12:50:14 INFO  : Boot mode is read from the target.
12:50:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:50:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:50:16 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:50:16 INFO  : 'set bp_50_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:50:17 INFO  : 'con -block -timeout 60' command is executed.
12:50:18 INFO  : 'bpremove $bp_50_16_fsbl_bp' command is executed.
12:50:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:50:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:50:20 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:50:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:21 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_50_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:50:21 INFO  : 'con' command is executed.
12:50:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:50:21 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:55:04 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:55:24 INFO  : Disconnected from the channel tcfchan#8.
12:55:24 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:55:25 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:55:25 INFO  : 'jtag frequency' command is executed.
12:55:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:55:25 INFO  : Context for 'APU' is selected.
12:55:26 INFO  : System reset is completed.
12:55:29 INFO  : 'after 3000' command is executed.
12:55:30 INFO  : Context for 'APU' is selected.
12:55:30 INFO  : Cleared APU and A53 resets
12:55:30 INFO  : Context for 'RPU' is selected.
12:55:31 INFO  : Cleared RPU and R5 resets
12:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:55:51 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:55:51 INFO  : Context for 'APU' is selected.
12:55:52 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:52 INFO  : Context for 'APU' is selected.
12:55:52 INFO  : Boot mode is read from the target.
12:55:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:55:54 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:55:54 INFO  : 'set bp_55_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:55:55 INFO  : 'con -block -timeout 60' command is executed.
12:55:56 INFO  : 'bpremove $bp_55_54_fsbl_bp' command is executed.
12:55:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:55:58 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:58 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_55_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:59 INFO  : 'con' command is executed.
12:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:55:59 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
13:00:10 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
13:00:31 INFO  : Disconnected from the channel tcfchan#10.
13:00:31 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
13:00:31 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
13:00:32 INFO  : 'jtag frequency' command is executed.
13:00:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:00:32 INFO  : Context for 'APU' is selected.
13:00:33 INFO  : System reset is completed.
13:00:36 INFO  : 'after 3000' command is executed.
13:00:36 INFO  : Context for 'APU' is selected.
13:00:37 INFO  : Cleared APU and A53 resets
13:00:37 INFO  : Context for 'RPU' is selected.
13:00:38 INFO  : Cleared RPU and R5 resets
13:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
13:00:58 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
13:00:58 INFO  : Context for 'APU' is selected.
13:00:59 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
13:00:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:00 INFO  : Context for 'APU' is selected.
13:01:00 INFO  : Boot mode is read from the target.
13:01:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:01:01 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:01:01 INFO  : 'set bp_1_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:01:02 INFO  : 'con -block -timeout 60' command is executed.
13:01:03 INFO  : 'bpremove $bp_1_1_fsbl_bp' command is executed.
13:01:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:01:05 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:05 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_1_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:06 INFO  : 'con' command is executed.
13:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:01:06 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
13:31:00 INFO  : Disconnected from the channel tcfchan#12.
13:31:00 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
13:31:00 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
13:31:00 INFO  : 'jtag frequency' command is executed.
13:31:00 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:31:01 INFO  : Context for 'APU' is selected.
13:31:02 INFO  : System reset is completed.
13:31:05 INFO  : 'after 3000' command is executed.
13:31:05 INFO  : Context for 'APU' is selected.
13:31:05 INFO  : Cleared APU and A53 resets
13:31:05 INFO  : Context for 'RPU' is selected.
13:31:06 INFO  : Cleared RPU and R5 resets
13:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
13:31:27 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
13:31:27 INFO  : Context for 'APU' is selected.
13:31:28 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
13:31:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:28 INFO  : Context for 'APU' is selected.
13:31:28 INFO  : Boot mode is read from the target.
13:31:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:31:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:31:29 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:31:30 INFO  : 'set bp_31_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:31:31 INFO  : 'con -block -timeout 60' command is executed.
13:31:31 INFO  : 'bpremove $bp_31_29_fsbl_bp' command is executed.
13:31:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:31:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:31:33 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:31:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:33 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_31_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:31:34 INFO  : 'con' command is executed.
13:31:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:31:34 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
13:42:36 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
13:43:44 INFO  : Disconnected from the channel tcfchan#13.
13:43:44 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
13:43:45 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
13:43:45 INFO  : 'jtag frequency' command is executed.
13:43:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:43:45 INFO  : Context for 'APU' is selected.
13:43:46 INFO  : System reset is completed.
13:43:49 INFO  : 'after 3000' command is executed.
13:43:49 INFO  : Context for 'APU' is selected.
13:43:50 INFO  : Cleared APU and A53 resets
13:43:50 INFO  : Context for 'RPU' is selected.
13:43:51 INFO  : Cleared RPU and R5 resets
13:43:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
13:44:11 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
13:44:11 INFO  : Context for 'APU' is selected.
13:44:12 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
13:44:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:13 INFO  : Context for 'APU' is selected.
13:44:13 INFO  : Boot mode is read from the target.
13:44:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:44:14 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:44:14 INFO  : 'set bp_44_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:44:14 INFO  : 'con -block -timeout 60' command is executed.
13:44:15 INFO  : 'bpremove $bp_44_14_fsbl_bp' command is executed.
13:44:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:44:17 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:17 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_44_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:18 INFO  : 'con' command is executed.
13:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:44:18 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
14:06:25 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
14:06:43 INFO  : Disconnected from the channel tcfchan#15.
14:06:43 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
14:06:44 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:06:44 INFO  : 'jtag frequency' command is executed.
14:06:44 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:06:44 INFO  : Context for 'APU' is selected.
14:06:45 INFO  : System reset is completed.
14:06:49 INFO  : 'after 3000' command is executed.
14:06:49 INFO  : Context for 'APU' is selected.
14:06:49 INFO  : Cleared APU and A53 resets
14:06:49 INFO  : Context for 'RPU' is selected.
14:06:50 INFO  : Cleared RPU and R5 resets
14:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
14:07:10 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
14:07:11 INFO  : Context for 'APU' is selected.
14:07:11 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:12 INFO  : Context for 'APU' is selected.
14:07:12 INFO  : Boot mode is read from the target.
14:07:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:07:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:07:13 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:07:13 INFO  : 'set bp_7_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:07:14 INFO  : 'con -block -timeout 60' command is executed.
14:07:15 INFO  : 'bpremove $bp_7_13_fsbl_bp' command is executed.
14:07:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:07:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:07:17 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
14:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:17 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_7_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:07:18 INFO  : 'con' command is executed.
14:07:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:07:18 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
14:18:19 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
14:18:39 INFO  : Disconnected from the channel tcfchan#17.
14:18:39 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
14:18:40 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:18:40 INFO  : 'jtag frequency' command is executed.
14:18:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:18:40 INFO  : Context for 'APU' is selected.
14:18:41 INFO  : System reset is completed.
14:18:45 INFO  : 'after 3000' command is executed.
14:18:45 INFO  : Context for 'APU' is selected.
14:18:45 INFO  : Cleared APU and A53 resets
14:18:45 INFO  : Context for 'RPU' is selected.
14:18:46 INFO  : Cleared RPU and R5 resets
14:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
14:19:07 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
14:19:07 INFO  : Context for 'APU' is selected.
14:19:08 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:08 INFO  : Context for 'APU' is selected.
14:19:08 INFO  : Boot mode is read from the target.
14:19:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:19:09 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:19:09 INFO  : 'set bp_19_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:19:10 INFO  : 'con -block -timeout 60' command is executed.
14:19:11 INFO  : 'bpremove $bp_19_9_fsbl_bp' command is executed.
14:19:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:19:13 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
14:19:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:14 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_19_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:14 INFO  : 'con' command is executed.
14:19:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:19:14 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
14:56:24 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
15:14:54 WARN  : channel "tcfchan#19" closed
10:43:50 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
10:44:23 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
10:44:23 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
10:44:33 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:44:47 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:44:47 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
10:44:47 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
10:44:47 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
10:44:48 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
10:45:34 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
10:45:35 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:45:35 INFO  : 'jtag frequency' command is executed.
10:45:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:45:35 INFO  : Context for 'APU' is selected.
10:45:36 INFO  : System reset is completed.
10:45:39 INFO  : 'after 3000' command is executed.
10:45:39 INFO  : Context for 'APU' is selected.
10:45:40 INFO  : Cleared APU and A53 resets
10:45:40 INFO  : Context for 'RPU' is selected.
10:45:41 INFO  : Cleared RPU and R5 resets
10:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
10:46:01 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
10:46:01 INFO  : Context for 'APU' is selected.
10:46:03 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:46:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:03 INFO  : Context for 'APU' is selected.
10:46:03 INFO  : Boot mode is read from the target.
10:46:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:46:04 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:46:04 INFO  : 'set bp_46_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:46:06 INFO  : 'con -block -timeout 60' command is executed.
10:46:06 INFO  : 'bpremove $bp_46_4_fsbl_bp' command is executed.
10:46:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:46:08 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
10:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:09 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_46_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:09 INFO  : 'con' command is executed.
10:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:46:09 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:55:19 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
12:55:48 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
12:55:48 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
12:55:54 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:56:06 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:56:06 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
12:56:06 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
12:56:06 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
12:56:07 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
12:56:38 INFO  : Disconnected from the channel tcfchan#23.
12:56:39 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:56:40 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:56:40 INFO  : 'jtag frequency' command is executed.
12:56:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:56:40 INFO  : Context for 'APU' is selected.
12:56:41 INFO  : System reset is completed.
12:56:44 INFO  : 'after 3000' command is executed.
12:56:45 INFO  : Context for 'APU' is selected.
12:56:45 INFO  : Cleared APU and A53 resets
12:56:45 INFO  : Context for 'RPU' is selected.
12:56:46 INFO  : Cleared RPU and R5 resets
12:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:57:06 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:57:06 INFO  : Context for 'APU' is selected.
12:57:08 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:08 INFO  : Context for 'APU' is selected.
12:57:08 INFO  : Boot mode is read from the target.
12:57:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:57:09 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:57:09 INFO  : 'set bp_57_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:57:11 INFO  : 'con -block -timeout 60' command is executed.
12:57:11 INFO  : 'bpremove $bp_57_9_fsbl_bp' command is executed.
12:57:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:57:13 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:57:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:14 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_57_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:14 INFO  : 'con' command is executed.
12:57:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:57:14 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
14:55:26 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
14:55:34 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
14:55:34 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
14:55:41 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
14:55:59 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:55:59 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
14:55:59 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
14:55:59 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
14:56:01 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
14:56:39 INFO  : Disconnected from the channel tcfchan#26.
14:56:41 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
14:56:41 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:56:41 INFO  : 'jtag frequency' command is executed.
14:56:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:41 INFO  : Context for 'APU' is selected.
14:56:42 INFO  : System reset is completed.
14:56:46 INFO  : 'after 3000' command is executed.
14:56:46 INFO  : Context for 'APU' is selected.
14:56:46 INFO  : Cleared APU and A53 resets
14:56:46 INFO  : Context for 'RPU' is selected.
14:56:47 INFO  : Cleared RPU and R5 resets
14:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
14:57:08 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
14:57:08 INFO  : Context for 'APU' is selected.
14:57:09 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:10 INFO  : Context for 'APU' is selected.
14:57:10 INFO  : Boot mode is read from the target.
14:57:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:11 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:11 INFO  : 'set bp_57_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:57:12 INFO  : 'con -block -timeout 60' command is executed.
14:57:13 INFO  : 'bpremove $bp_57_11_fsbl_bp' command is executed.
14:57:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:15 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:15 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_57_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:15 INFO  : 'con' command is executed.
14:57:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:57:15 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
18:40:08 WARN  : channel "tcfchan#29" closed
10:38:14 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
10:38:45 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
10:38:45 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
10:38:53 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:39:04 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:39:04 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
10:39:05 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
10:39:05 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
10:39:06 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
10:39:45 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
10:39:47 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:39:47 INFO  : 'jtag frequency' command is executed.
10:39:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:39:47 INFO  : Context for 'APU' is selected.
10:39:48 INFO  : System reset is completed.
10:39:52 INFO  : 'after 3000' command is executed.
10:39:52 INFO  : Context for 'APU' is selected.
10:39:52 INFO  : Cleared APU and A53 resets
10:39:52 INFO  : Context for 'RPU' is selected.
10:39:53 INFO  : Cleared RPU and R5 resets
10:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
10:40:13 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
10:40:13 INFO  : Context for 'APU' is selected.
10:40:15 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:15 INFO  : Context for 'APU' is selected.
10:40:15 INFO  : Boot mode is read from the target.
10:40:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:40:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:40:16 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:40:16 INFO  : 'set bp_40_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:40:17 INFO  : 'con -block -timeout 60' command is executed.
10:40:18 INFO  : 'bpremove $bp_40_16_fsbl_bp' command is executed.
10:40:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:40:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:40:20 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
10:40:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:21 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_40_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:40:21 INFO  : 'con' command is executed.
10:40:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:40:21 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:15:08 INFO  : Disconnected from the channel tcfchan#32.
12:15:08 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:15:09 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:15:09 INFO  : 'jtag frequency' command is executed.
12:15:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:15:09 INFO  : Context for 'APU' is selected.
12:15:10 INFO  : System reset is completed.
12:15:14 INFO  : 'after 3000' command is executed.
12:15:14 INFO  : Context for 'APU' is selected.
12:15:14 INFO  : Cleared APU and A53 resets
12:15:14 INFO  : Context for 'RPU' is selected.
12:15:15 INFO  : Cleared RPU and R5 resets
12:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:15:36 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:15:36 INFO  : Context for 'APU' is selected.
12:15:37 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:15:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:37 INFO  : Context for 'APU' is selected.
12:15:37 INFO  : Boot mode is read from the target.
12:15:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:15:38 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:15:39 INFO  : 'set bp_15_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:15:40 INFO  : 'con -block -timeout 60' command is executed.
12:15:40 INFO  : 'bpremove $bp_15_38_fsbl_bp' command is executed.
12:15:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:15:42 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:15:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:43 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_15_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:43 INFO  : 'con' command is executed.
12:15:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:15:43 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:34:31 INFO  : Disconnected from the channel tcfchan#33.
12:34:31 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:34:32 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:34:32 INFO  : 'jtag frequency' command is executed.
12:34:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:34:32 INFO  : Context for 'APU' is selected.
12:34:33 INFO  : System reset is completed.
12:34:36 INFO  : 'after 3000' command is executed.
12:34:37 INFO  : Context for 'APU' is selected.
12:34:37 INFO  : Cleared APU and A53 resets
12:34:37 INFO  : Context for 'RPU' is selected.
12:34:38 INFO  : Cleared RPU and R5 resets
12:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:34:58 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:34:58 INFO  : Context for 'APU' is selected.
12:34:59 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:59 INFO  : Context for 'APU' is selected.
12:34:59 INFO  : Boot mode is read from the target.
12:34:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:35:00 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:35:01 INFO  : 'set bp_35_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:35:02 INFO  : 'con -block -timeout 60' command is executed.
12:35:03 INFO  : 'bpremove $bp_35_0_fsbl_bp' command is executed.
12:35:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:35:04 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:35:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:04 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_35_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:05 INFO  : 'con' command is executed.
12:35:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:35:05 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:41:13 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:41:30 INFO  : Disconnected from the channel tcfchan#34.
12:41:30 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:41:31 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:41:31 INFO  : 'jtag frequency' command is executed.
12:41:31 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:41:31 INFO  : Context for 'APU' is selected.
12:41:33 INFO  : System reset is completed.
12:41:36 INFO  : 'after 3000' command is executed.
12:41:36 INFO  : Context for 'APU' is selected.
12:41:36 INFO  : Cleared APU and A53 resets
12:41:36 INFO  : Context for 'RPU' is selected.
12:41:37 INFO  : Cleared RPU and R5 resets
12:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:41:58 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:41:58 INFO  : Context for 'APU' is selected.
12:41:59 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:59 INFO  : Context for 'APU' is selected.
12:41:59 INFO  : Boot mode is read from the target.
12:41:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:42:00 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:42:01 INFO  : 'set bp_42_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:42:02 INFO  : 'con -block -timeout 60' command is executed.
12:42:02 INFO  : 'bpremove $bp_42_0_fsbl_bp' command is executed.
12:42:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:42:04 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:05 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_42_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:06 INFO  : 'con' command is executed.
12:42:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:42:06 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
13:37:55 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
13:40:12 INFO  : Disconnected from the channel tcfchan#36.
13:40:12 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
13:40:13 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
13:40:13 INFO  : 'jtag frequency' command is executed.
13:40:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:40:13 INFO  : Context for 'APU' is selected.
13:40:14 INFO  : System reset is completed.
13:40:17 INFO  : 'after 3000' command is executed.
13:40:17 INFO  : Context for 'APU' is selected.
13:40:17 INFO  : Cleared APU and A53 resets
13:40:18 INFO  : Context for 'RPU' is selected.
13:40:19 INFO  : Cleared RPU and R5 resets
13:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
13:40:39 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
13:40:39 INFO  : Context for 'APU' is selected.
13:40:40 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
13:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:40 INFO  : Context for 'APU' is selected.
13:40:40 INFO  : Boot mode is read from the target.
13:40:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:40:41 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:40:42 INFO  : 'set bp_40_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:40:43 INFO  : 'con -block -timeout 60' command is executed.
13:40:44 INFO  : 'bpremove $bp_40_41_fsbl_bp' command is executed.
13:40:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:40:45 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:40:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:46 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_40_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:47 INFO  : 'con' command is executed.
13:40:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:40:47 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
14:18:18 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
14:19:07 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
14:19:35 INFO  : Disconnected from the channel tcfchan#38.
14:19:36 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
14:19:36 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:19:36 INFO  : 'jtag frequency' command is executed.
14:19:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:19:36 INFO  : Context for 'APU' is selected.
14:19:38 INFO  : System reset is completed.
14:19:41 INFO  : 'after 3000' command is executed.
14:19:41 INFO  : Context for 'APU' is selected.
14:19:41 INFO  : Cleared APU and A53 resets
14:19:41 INFO  : Context for 'RPU' is selected.
14:19:42 INFO  : Cleared RPU and R5 resets
14:19:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
14:20:03 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
14:20:03 INFO  : Context for 'APU' is selected.
14:20:04 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:04 INFO  : Context for 'APU' is selected.
14:20:04 INFO  : Boot mode is read from the target.
14:20:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:20:05 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:20:05 INFO  : 'set bp_20_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:20:07 INFO  : 'con -block -timeout 60' command is executed.
14:20:07 INFO  : 'bpremove $bp_20_5_fsbl_bp' command is executed.
14:20:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:20:09 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
14:20:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:10 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_20_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:10 INFO  : 'con' command is executed.
14:20:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:20:10 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
15:34:54 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
15:35:02 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
15:35:02 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
15:35:38 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
15:35:50 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:35:50 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
15:35:50 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
15:35:50 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
15:35:51 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
15:36:34 INFO  : Disconnected from the channel tcfchan#41.
15:36:35 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
15:36:35 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
15:36:35 INFO  : 'jtag frequency' command is executed.
15:36:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:36:36 INFO  : Context for 'APU' is selected.
15:36:37 INFO  : System reset is completed.
15:36:40 INFO  : 'after 3000' command is executed.
15:36:40 INFO  : Context for 'APU' is selected.
15:36:40 INFO  : Cleared APU and A53 resets
15:36:40 INFO  : Context for 'RPU' is selected.
15:36:41 INFO  : Cleared RPU and R5 resets
15:36:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
15:37:02 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
15:37:02 INFO  : Context for 'APU' is selected.
15:37:04 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
15:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:04 INFO  : Context for 'APU' is selected.
15:37:04 INFO  : Boot mode is read from the target.
15:37:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:05 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:05 INFO  : 'set bp_37_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:37:07 INFO  : 'con -block -timeout 60' command is executed.
15:37:07 INFO  : 'bpremove $bp_37_5_fsbl_bp' command is executed.
15:37:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:09 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:10 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_37_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:10 INFO  : 'con' command is executed.
15:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:37:10 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
15:41:16 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
15:41:39 INFO  : Disconnected from the channel tcfchan#44.
15:41:39 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
15:41:40 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
15:41:40 INFO  : 'jtag frequency' command is executed.
15:41:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:41:40 INFO  : Context for 'APU' is selected.
15:41:41 INFO  : System reset is completed.
15:41:45 INFO  : 'after 3000' command is executed.
15:41:45 INFO  : Context for 'APU' is selected.
15:41:45 INFO  : Cleared APU and A53 resets
15:41:45 INFO  : Context for 'RPU' is selected.
15:41:46 INFO  : Cleared RPU and R5 resets
15:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
15:42:09 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
15:42:09 INFO  : Context for 'APU' is selected.
15:42:10 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
15:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:10 INFO  : Context for 'APU' is selected.
15:42:10 INFO  : Boot mode is read from the target.
15:42:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:42:11 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:42:12 INFO  : 'set bp_42_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:42:13 INFO  : 'con -block -timeout 60' command is executed.
15:42:13 INFO  : 'bpremove $bp_42_11_fsbl_bp' command is executed.
15:42:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:42:15 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
15:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:16 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_42_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:16 INFO  : 'con' command is executed.
15:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:42:16 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
16:24:33 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
16:24:52 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:22:15 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:22:36 INFO  : Disconnected from the channel tcfchan#46.
18:22:36 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:22:36 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:22:36 INFO  : 'jtag frequency' command is executed.
18:22:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:22:37 INFO  : Context for 'APU' is selected.
18:22:38 INFO  : System reset is completed.
18:22:41 INFO  : 'after 3000' command is executed.
18:22:41 INFO  : Context for 'APU' is selected.
18:22:41 INFO  : Cleared APU and A53 resets
18:22:41 INFO  : Context for 'RPU' is selected.
18:22:42 INFO  : Cleared RPU and R5 resets
18:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
18:23:03 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
18:23:03 INFO  : Context for 'APU' is selected.
18:23:04 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:23:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:04 INFO  : Context for 'APU' is selected.
18:23:04 INFO  : Boot mode is read from the target.
18:23:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:05 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:05 INFO  : 'set bp_23_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:23:07 INFO  : 'con -block -timeout 60' command is executed.
18:23:07 INFO  : 'bpremove $bp_23_5_fsbl_bp' command is executed.
18:23:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:09 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:10 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_23_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:11 INFO  : 'con' command is executed.
18:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:23:11 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
20:40:20 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
20:40:32 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
20:40:32 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
20:40:40 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
20:40:52 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:40:52 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
20:40:52 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
20:40:52 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
20:40:53 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
20:41:27 INFO  : Disconnected from the channel tcfchan#50.
20:41:29 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
20:41:29 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
20:41:29 INFO  : 'jtag frequency' command is executed.
20:41:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:41:29 INFO  : Context for 'APU' is selected.
20:41:30 INFO  : System reset is completed.
20:41:34 INFO  : 'after 3000' command is executed.
20:41:34 INFO  : Context for 'APU' is selected.
20:41:34 INFO  : Cleared APU and A53 resets
20:41:34 INFO  : Context for 'RPU' is selected.
20:41:35 INFO  : Cleared RPU and R5 resets
20:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
20:41:56 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
20:41:56 INFO  : Context for 'APU' is selected.
20:41:58 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
20:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:58 INFO  : Context for 'APU' is selected.
20:41:58 INFO  : Boot mode is read from the target.
20:41:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:41:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:41:59 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:42:00 INFO  : 'set bp_41_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:42:01 INFO  : 'con -block -timeout 60' command is executed.
20:42:01 INFO  : 'bpremove $bp_41_59_fsbl_bp' command is executed.
20:42:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:42:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:42:03 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
20:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:04 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_41_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:42:04 INFO  : 'con' command is executed.
20:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:42:04 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
00:00:48 WARN  : channel "tcfchan#53" closed
10:55:35 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
10:56:50 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
10:56:50 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
10:56:58 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:57:09 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:57:09 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
10:57:09 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
10:57:09 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
10:57:10 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
10:57:51 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
10:57:52 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:57:52 INFO  : 'jtag frequency' command is executed.
10:57:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:57:52 INFO  : Context for 'APU' is selected.
10:57:53 INFO  : System reset is completed.
10:57:56 INFO  : 'after 3000' command is executed.
10:57:57 INFO  : Context for 'APU' is selected.
10:57:57 INFO  : Cleared APU and A53 resets
10:57:57 INFO  : Context for 'RPU' is selected.
10:57:58 INFO  : Cleared RPU and R5 resets
10:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
10:58:19 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
10:58:19 INFO  : Context for 'APU' is selected.
10:58:20 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:58:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:20 INFO  : Context for 'APU' is selected.
10:58:20 INFO  : Boot mode is read from the target.
10:58:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:21 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:22 INFO  : 'set bp_58_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:58:23 INFO  : 'con -block -timeout 60' command is executed.
10:58:24 INFO  : 'bpremove $bp_58_21_fsbl_bp' command is executed.
10:58:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:25 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:26 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_58_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:26 INFO  : 'con' command is executed.
10:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:58:26 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
11:05:33 INFO  : Disconnected from the channel tcfchan#56.
11:05:33 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
11:05:34 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
11:05:34 INFO  : 'jtag frequency' command is executed.
11:05:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:05:34 INFO  : Context for 'APU' is selected.
11:05:35 INFO  : System reset is completed.
11:05:38 INFO  : 'after 3000' command is executed.
11:05:39 INFO  : Context for 'APU' is selected.
11:05:39 INFO  : Cleared APU and A53 resets
11:05:39 INFO  : Context for 'RPU' is selected.
11:05:40 INFO  : Cleared RPU and R5 resets
11:05:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
11:06:01 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
11:06:01 INFO  : Context for 'APU' is selected.
11:06:01 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
11:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:02 INFO  : Context for 'APU' is selected.
11:06:02 INFO  : Boot mode is read from the target.
11:06:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:06:03 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:06:03 INFO  : 'set bp_6_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:06:05 INFO  : 'con -block -timeout 60' command is executed.
11:06:05 INFO  : 'bpremove $bp_6_3_fsbl_bp' command is executed.
11:06:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:06:08 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
11:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:08 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_6_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:08 INFO  : 'con' command is executed.
11:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:06:08 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
11:51:27 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
11:51:47 INFO  : Disconnected from the channel tcfchan#57.
11:51:48 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
11:51:48 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
11:51:48 INFO  : 'jtag frequency' command is executed.
11:51:48 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:51:48 INFO  : Context for 'APU' is selected.
11:51:50 INFO  : System reset is completed.
11:51:53 INFO  : 'after 3000' command is executed.
11:51:53 INFO  : Context for 'APU' is selected.
11:51:53 INFO  : Cleared APU and A53 resets
11:51:53 INFO  : Context for 'RPU' is selected.
11:51:54 INFO  : Cleared RPU and R5 resets
11:51:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
11:52:15 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
11:52:15 INFO  : Context for 'APU' is selected.
11:52:16 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
11:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:17 INFO  : Context for 'APU' is selected.
11:52:17 INFO  : Boot mode is read from the target.
11:52:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:52:18 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:52:18 INFO  : 'set bp_52_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:52:19 INFO  : 'con -block -timeout 60' command is executed.
11:52:20 INFO  : 'bpremove $bp_52_18_fsbl_bp' command is executed.
11:52:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:52:22 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
11:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:22 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_52_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:23 INFO  : 'con' command is executed.
11:52:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:52:23 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
12:07:17 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:07:33 INFO  : Disconnected from the channel tcfchan#59.
12:07:33 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
12:07:33 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:07:33 INFO  : 'jtag frequency' command is executed.
12:07:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:07:34 INFO  : Context for 'APU' is selected.
12:07:35 INFO  : System reset is completed.
12:07:38 INFO  : 'after 3000' command is executed.
12:07:38 INFO  : Context for 'APU' is selected.
12:07:38 INFO  : Cleared APU and A53 resets
12:07:38 INFO  : Context for 'RPU' is selected.
12:07:39 INFO  : Cleared RPU and R5 resets
12:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:08:00 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:08:00 INFO  : Context for 'APU' is selected.
12:08:01 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:08:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:01 INFO  : Context for 'APU' is selected.
12:08:01 INFO  : Boot mode is read from the target.
12:08:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:08:03 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:08:03 INFO  : 'set bp_8_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:08:04 INFO  : 'con -block -timeout 60' command is executed.
12:08:05 INFO  : 'bpremove $bp_8_3_fsbl_bp' command is executed.
12:08:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:08:07 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
12:08:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:07 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_8_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:08 INFO  : 'con' command is executed.
12:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:08:08 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
09:30:52 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
09:31:09 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
09:31:09 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
09:31:25 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
09:31:37 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:31:37 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
09:31:38 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
09:31:38 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
09:31:39 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
09:32:17 INFO  : Disconnected from the channel tcfchan#61.
09:32:18 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
09:32:19 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
09:32:19 INFO  : 'jtag frequency' command is executed.
09:32:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:32:19 INFO  : Context for 'APU' is selected.
09:32:20 INFO  : System reset is completed.
09:32:23 INFO  : 'after 3000' command is executed.
09:32:23 INFO  : Context for 'APU' is selected.
09:32:24 INFO  : Cleared APU and A53 resets
09:32:24 INFO  : Context for 'RPU' is selected.
09:32:25 INFO  : Cleared RPU and R5 resets
09:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
09:32:45 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
09:32:45 INFO  : Context for 'APU' is selected.
09:32:47 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
09:32:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:47 INFO  : Context for 'APU' is selected.
09:32:47 INFO  : Boot mode is read from the target.
09:32:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:32:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:32:48 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:32:49 INFO  : 'set bp_32_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:32:50 INFO  : 'con -block -timeout 60' command is executed.
09:32:50 INFO  : 'bpremove $bp_32_48_fsbl_bp' command is executed.
09:32:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:32:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:32:52 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
09:32:54 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:54 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_32_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:32:55 INFO  : 'con' command is executed.
09:32:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:32:55 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
20:55:42 INFO  : Disconnected from the channel tcfchan#64.
16:44:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
16:44:20 INFO  : XSCT server has started successfully.
16:44:20 INFO  : Successfully done setting XSCT server connection channel  
16:44:20 INFO  : plnx-install-location is set to ''
16:44:20 INFO  : Successfully done setting workspace for the tool. 
16:44:24 INFO  : Platform repository initialization has completed.
16:44:25 INFO  : Registering command handlers for Vitis TCF services
16:44:25 INFO  : Successfully done query RDI_DATADIR 
16:45:35 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
16:45:36 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
16:45:36 INFO  : 'jtag frequency' command is executed.
16:45:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:45:36 INFO  : Context for 'APU' is selected.
16:45:37 INFO  : System reset is completed.
16:45:40 INFO  : 'after 3000' command is executed.
16:45:40 INFO  : Context for 'APU' is selected.
16:45:41 INFO  : Cleared APU and A53 resets
16:45:41 INFO  : Context for 'RPU' is selected.
16:45:42 INFO  : Cleared RPU and R5 resets
16:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
16:46:02 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
16:46:02 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
16:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:04 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : Boot mode is read from the target.
16:46:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:46:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:46:05 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:46:06 INFO  : 'set bp_46_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:46:07 INFO  : 'con -block -timeout 60' command is executed.
16:46:07 INFO  : 'bpremove $bp_46_5_fsbl_bp' command is executed.
16:46:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:46:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:46:09 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
16:46:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:10 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_46_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:46:10 INFO  : 'con' command is executed.
16:46:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:46:10 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
16:53:50 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
16:53:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

16:58:47 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
16:58:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

17:04:10 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
17:04:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

17:04:42 INFO  : Disconnected from the channel tcfchan#1.
17:04:42 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
17:04:43 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
17:04:43 INFO  : 'jtag frequency' command is executed.
17:04:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:04:43 INFO  : Context for 'APU' is selected.
17:04:44 INFO  : System reset is completed.
17:04:48 INFO  : 'after 3000' command is executed.
17:04:48 INFO  : Context for 'APU' is selected.
17:04:48 INFO  : Cleared APU and A53 resets
17:04:48 INFO  : Context for 'RPU' is selected.
17:04:49 INFO  : Cleared RPU and R5 resets
17:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
17:05:10 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
17:05:10 INFO  : Context for 'APU' is selected.
17:05:23 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
17:05:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:23 INFO  : Context for 'APU' is selected.
17:05:23 INFO  : Boot mode is read from the target.
17:05:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:24 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:05:25 INFO  : 'set bp_5_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:05:26 INFO  : 'con -block -timeout 60' command is executed.
17:05:26 INFO  : 'bpremove $bp_5_24_fsbl_bp' command is executed.
17:05:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:28 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
17:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:28 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_5_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:29 INFO  : 'con' command is executed.
17:05:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:05:29 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
17:06:14 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
17:06:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

17:06:29 INFO  : Disconnected from the channel tcfchan#5.
17:06:29 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
17:06:30 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
17:06:30 INFO  : 'jtag frequency' command is executed.
17:06:30 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:06:30 INFO  : Context for 'APU' is selected.
17:06:31 INFO  : System reset is completed.
17:06:34 INFO  : 'after 3000' command is executed.
17:06:34 INFO  : Context for 'APU' is selected.
17:06:34 INFO  : Cleared APU and A53 resets
17:06:34 INFO  : Context for 'RPU' is selected.
17:06:35 INFO  : Cleared RPU and R5 resets
17:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
17:06:56 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
17:06:56 INFO  : Context for 'APU' is selected.
17:07:11 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
17:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:11 INFO  : Context for 'APU' is selected.
17:07:11 INFO  : Boot mode is read from the target.
17:07:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:12 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:12 INFO  : 'set bp_7_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:07:13 INFO  : 'con -block -timeout 60' command is executed.
17:07:14 INFO  : 'bpremove $bp_7_12_fsbl_bp' command is executed.
17:07:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:16 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:16 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_7_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:17 INFO  : 'con' command is executed.
17:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:07:17 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
17:10:07 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
17:10:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

17:19:45 INFO  : Disconnected from the channel tcfchan#7.
17:19:45 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
17:19:46 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
17:19:46 INFO  : 'jtag frequency' command is executed.
17:19:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:19:46 INFO  : Context for 'APU' is selected.
17:19:47 INFO  : System reset is completed.
17:19:51 INFO  : 'after 3000' command is executed.
17:19:51 INFO  : Context for 'APU' is selected.
17:19:51 INFO  : Cleared APU and A53 resets
17:19:51 INFO  : Context for 'RPU' is selected.
17:19:52 INFO  : Cleared RPU and R5 resets
17:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
17:20:13 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
17:20:13 INFO  : Context for 'APU' is selected.
17:20:24 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
17:20:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:25 INFO  : Context for 'APU' is selected.
17:20:25 INFO  : Boot mode is read from the target.
17:20:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:20:26 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:20:26 INFO  : 'set bp_20_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:20:27 INFO  : 'con -block -timeout 60' command is executed.
17:20:28 INFO  : 'bpremove $bp_20_26_fsbl_bp' command is executed.
17:20:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:20:30 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
17:20:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:30 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_20_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:31 INFO  : 'con' command is executed.
17:20:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:20:31 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
17:21:31 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
17:21:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

17:21:46 INFO  : Disconnected from the channel tcfchan#9.
17:21:46 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
17:21:46 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
17:21:46 INFO  : 'jtag frequency' command is executed.
17:21:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:21:47 INFO  : Context for 'APU' is selected.
17:21:48 INFO  : System reset is completed.
17:21:51 INFO  : 'after 3000' command is executed.
17:21:51 INFO  : Context for 'APU' is selected.
17:21:51 INFO  : Cleared APU and A53 resets
17:21:51 INFO  : Context for 'RPU' is selected.
17:21:52 INFO  : Cleared RPU and R5 resets
17:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
17:22:13 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
17:22:13 INFO  : Context for 'APU' is selected.
17:22:25 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
17:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:25 INFO  : Context for 'APU' is selected.
17:22:25 INFO  : Boot mode is read from the target.
17:22:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:27 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:27 INFO  : 'set bp_22_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:22:28 INFO  : 'con -block -timeout 60' command is executed.
17:22:29 INFO  : 'bpremove $bp_22_27_fsbl_bp' command is executed.
17:22:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:31 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:31 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_22_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:32 INFO  : 'con' command is executed.
17:22:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:22:32 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
21:39:05 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
21:39:10 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
21:39:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

21:40:14 INFO  : Disconnected from the channel tcfchan#11.
21:40:15 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
21:40:15 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
21:40:15 INFO  : 'jtag frequency' command is executed.
21:40:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:40:16 INFO  : Context for 'APU' is selected.
21:40:16 INFO  : Cleared APU and A53 resets
21:40:17 INFO  : Context for 'RPU' is selected.
21:40:17 INFO  : Cleared RPU and R5 resets
21:40:17 INFO  : Context for 'APU' is selected.
21:40:30 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
21:40:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:30 INFO  : Context for 'APU' is selected.
21:40:30 INFO  : Boot mode is read from the target.
21:40:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:40:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:40:31 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
21:40:31 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

21:40:31 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
21:40:41 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
21:40:42 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
21:40:42 INFO  : 'jtag frequency' command is executed.
21:40:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:40:42 INFO  : Context for 'APU' is selected.
21:40:43 INFO  : System reset is completed.
21:40:47 INFO  : 'after 3000' command is executed.
21:40:47 INFO  : Context for 'APU' is selected.
21:40:47 INFO  : Cleared APU and A53 resets
21:40:49 INFO  : Context for 'RPU' is selected.
21:40:49 INFO  : Cleared RPU and R5 resets
21:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
21:41:20 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
21:41:20 INFO  : Context for 'APU' is selected.
21:41:20 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
21:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:21 INFO  : Context for 'APU' is selected.
21:41:21 INFO  : Boot mode is read from the target.
21:41:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:41:22 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:41:22 INFO  : 'set bp_41_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:41:23 INFO  : 'con -block -timeout 60' command is executed.
21:41:23 INFO  : 'bpremove $bp_41_22_fsbl_bp' command is executed.
21:41:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:41:26 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
21:41:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:26 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_41_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:27 INFO  : 'con' command is executed.
21:41:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:41:27 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
00:01:02 INFO  : Disconnected from the channel tcfchan#13.
17:09:17 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
17:09:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

17:12:45 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
17:12:47 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
17:12:47 INFO  : 'jtag frequency' command is executed.
17:12:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:12:47 INFO  : Context for 'APU' is selected.
17:12:48 INFO  : System reset is completed.
17:12:52 INFO  : 'after 3000' command is executed.
17:12:52 INFO  : Context for 'APU' is selected.
17:12:52 INFO  : Cleared APU and A53 resets
17:12:52 INFO  : Context for 'RPU' is selected.
17:12:53 INFO  : Cleared RPU and R5 resets
17:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
17:13:24 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
17:13:24 INFO  : Context for 'APU' is selected.
17:13:25 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
17:13:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:25 INFO  : Context for 'APU' is selected.
17:13:26 INFO  : Boot mode is read from the target.
17:13:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:27 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:27 INFO  : 'set bp_13_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:13:28 INFO  : 'con -block -timeout 60' command is executed.
17:13:29 INFO  : 'bpremove $bp_13_27_fsbl_bp' command is executed.
17:13:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:31 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:32 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_13_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:32 INFO  : 'con' command is executed.
17:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:13:32 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
17:15:37 INFO  : Disconnected from the channel tcfchan#15.
17:15:38 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
17:15:39 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
17:15:39 INFO  : 'jtag frequency' command is executed.
17:15:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:15:39 INFO  : Context for 'APU' is selected.
17:15:40 INFO  : System reset is completed.
17:15:43 INFO  : 'after 3000' command is executed.
17:15:44 INFO  : Context for 'APU' is selected.
17:15:44 INFO  : Cleared APU and A53 resets
17:15:44 INFO  : Context for 'RPU' is selected.
17:15:45 INFO  : Cleared RPU and R5 resets
17:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
17:16:16 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
17:16:16 INFO  : Context for 'APU' is selected.
17:16:28 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
17:16:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:28 INFO  : Context for 'APU' is selected.
17:16:28 INFO  : Boot mode is read from the target.
17:16:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:29 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:30 INFO  : 'set bp_16_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:16:31 INFO  : 'con -block -timeout 60' command is executed.
17:16:31 INFO  : 'bpremove $bp_16_29_fsbl_bp' command is executed.
17:16:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:33 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:34 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_16_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:34 INFO  : 'con' command is executed.
17:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:16:34 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
17:51:28 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
17:51:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

17:51:47 INFO  : Disconnected from the channel tcfchan#16.
17:51:48 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
17:51:48 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
17:51:48 INFO  : 'jtag frequency' command is executed.
17:51:48 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:51:49 INFO  : Context for 'APU' is selected.
17:51:50 INFO  : System reset is completed.
17:51:53 INFO  : 'after 3000' command is executed.
17:51:53 INFO  : Context for 'APU' is selected.
17:51:53 INFO  : Cleared APU and A53 resets
17:51:54 INFO  : Context for 'RPU' is selected.
17:51:55 INFO  : Cleared RPU and R5 resets
17:51:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
17:52:26 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
17:52:26 INFO  : Context for 'APU' is selected.
17:52:38 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
17:52:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:38 INFO  : Context for 'APU' is selected.
17:52:38 INFO  : Boot mode is read from the target.
17:52:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:52:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:52:39 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:52:40 INFO  : 'set bp_52_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:52:41 INFO  : 'con -block -timeout 60' command is executed.
17:52:42 INFO  : 'bpremove $bp_52_39_fsbl_bp' command is executed.
17:52:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:52:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:52:43 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
17:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:44 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_52_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:52:45 INFO  : 'con' command is executed.
17:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:52:45 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
17:56:49 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
17:56:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

17:57:05 INFO  : Disconnected from the channel tcfchan#18.
17:57:06 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
17:57:06 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
17:57:06 INFO  : 'jtag frequency' command is executed.
17:57:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:57:06 INFO  : Context for 'APU' is selected.
17:57:08 INFO  : System reset is completed.
17:57:11 INFO  : 'after 3000' command is executed.
17:57:11 INFO  : Context for 'APU' is selected.
17:57:11 INFO  : Cleared APU and A53 resets
17:57:11 INFO  : Context for 'RPU' is selected.
17:57:13 INFO  : Cleared RPU and R5 resets
17:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
17:57:44 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
17:57:44 INFO  : Context for 'APU' is selected.
17:57:56 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
17:57:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:56 INFO  : Context for 'APU' is selected.
17:57:56 INFO  : Boot mode is read from the target.
17:57:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:57:57 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:57:57 INFO  : 'set bp_57_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:57:58 INFO  : 'con -block -timeout 60' command is executed.
17:57:59 INFO  : 'bpremove $bp_57_57_fsbl_bp' command is executed.
17:57:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:58:01 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
17:58:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:02 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_57_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:02 INFO  : 'con' command is executed.
17:58:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:58:02 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
18:03:47 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:03:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

18:04:08 INFO  : Disconnected from the channel tcfchan#20.
18:04:08 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:04:09 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:04:09 INFO  : 'jtag frequency' command is executed.
18:04:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:04:09 INFO  : Context for 'APU' is selected.
18:04:10 INFO  : System reset is completed.
18:04:13 INFO  : 'after 3000' command is executed.
18:04:14 INFO  : Context for 'APU' is selected.
18:04:14 INFO  : Cleared APU and A53 resets
18:04:16 INFO  : Context for 'RPU' is selected.
18:04:16 INFO  : Cleared RPU and R5 resets
18:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
18:04:46 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
18:04:47 INFO  : Context for 'APU' is selected.
18:04:58 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:04:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:59 INFO  : Context for 'APU' is selected.
18:04:59 INFO  : Boot mode is read from the target.
18:04:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:00 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:00 INFO  : 'set bp_5_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:05:02 INFO  : 'con -block -timeout 60' command is executed.
18:05:02 INFO  : 'bpremove $bp_5_0_fsbl_bp' command is executed.
18:05:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:04 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:05 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_5_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:05 INFO  : 'con' command is executed.
18:05:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:05:05 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
18:08:28 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:08:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

18:08:44 INFO  : Disconnected from the channel tcfchan#22.
18:08:44 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
18:08:45 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
18:08:45 INFO  : 'jtag frequency' command is executed.
18:08:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:08:46 INFO  : Context for 'APU' is selected.
18:08:47 INFO  : System reset is completed.
18:08:51 INFO  : 'after 3000' command is executed.
18:08:51 INFO  : Context for 'APU' is selected.
18:08:51 INFO  : Cleared APU and A53 resets
18:08:51 INFO  : Context for 'RPU' is selected.
18:08:52 INFO  : Cleared RPU and R5 resets
18:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
18:09:23 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
18:09:23 INFO  : Context for 'APU' is selected.
18:09:35 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
18:09:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:35 INFO  : Context for 'APU' is selected.
18:09:35 INFO  : Boot mode is read from the target.
18:09:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:36 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:37 INFO  : 'set bp_9_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:09:38 INFO  : 'con -block -timeout 60' command is executed.
18:09:38 INFO  : 'bpremove $bp_9_36_fsbl_bp' command is executed.
18:09:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:40 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:41 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_9_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:42 INFO  : 'con' command is executed.
18:09:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:09:42 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
00:01:10 WARN  : channel "tcfchan#24" closed
11:09:34 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
11:09:50 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
11:09:50 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
11:10:16 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
11:10:16 WARN  : Failed to closehw "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa"
Reason: Cannot close hw design 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
Design is not opened in the current session.

11:10:28 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:10:28 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
11:10:28 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
11:10:28 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
11:10:29 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
11:11:07 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
11:11:10 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
11:11:10 INFO  : 'jtag frequency' command is executed.
11:11:10 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:11:10 INFO  : Context for 'APU' is selected.
11:11:11 INFO  : System reset is completed.
11:11:14 INFO  : 'after 3000' command is executed.
11:11:15 INFO  : Context for 'APU' is selected.
11:11:15 INFO  : Cleared APU and A53 resets
11:11:15 INFO  : Context for 'RPU' is selected.
11:11:16 INFO  : Cleared RPU and R5 resets
11:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
11:12:35 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
11:12:35 INFO  : Context for 'APU' is selected.
11:12:37 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
11:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:37 INFO  : Context for 'APU' is selected.
11:12:38 INFO  : Boot mode is read from the target.
11:12:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:39 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:40 INFO  : 'set bp_12_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:12:41 INFO  : 'con -block -timeout 60' command is executed.
11:12:42 INFO  : 'bpremove $bp_12_39_fsbl_bp' command is executed.
11:12:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:44 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:44 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_12_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:44 INFO  : 'con' command is executed.
11:12:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:12:44 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
00:00:58 INFO  : Disconnected from the channel tcfchan#27.
18:33:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
18:33:28 INFO  : XSCT server has started successfully.
18:33:28 INFO  : plnx-install-location is set to ''
18:33:28 INFO  : Successfully done setting XSCT server connection channel  
18:33:28 INFO  : Successfully done setting workspace for the tool. 
18:33:33 INFO  : Platform repository initialization has completed.
18:33:33 INFO  : Successfully done query RDI_DATADIR 
18:33:33 INFO  : Registering command handlers for Vitis TCF services
18:34:22 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
18:35:15 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
18:35:15 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
18:35:27 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:35:37 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:35:37 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
18:35:37 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
18:35:37 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
18:35:38 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
14:51:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
14:51:44 INFO  : XSCT server has started successfully.
14:51:44 INFO  : plnx-install-location is set to ''
14:51:44 INFO  : Successfully done setting XSCT server connection channel  
14:51:44 INFO  : Successfully done setting workspace for the tool. 
14:51:56 INFO  : Registering command handlers for Vitis TCF services
14:51:56 INFO  : Platform repository initialization has completed.
14:51:58 INFO  : Successfully done query RDI_DATADIR 
14:52:20 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
14:53:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

15:11:39 INFO  : Connected to target on host '131.215.138.177' and port '3121'.
15:24:26 INFO  : Connected through redirection to target on host '25.108.147.92' and port '3121'.
15:24:27 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
15:24:27 INFO  : 'jtag frequency' command is executed.
15:24:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:28 INFO  : Context for 'APU' is selected.
15:24:29 INFO  : System reset is completed.
15:24:32 INFO  : 'after 3000' command is executed.
15:24:32 INFO  : Context for 'APU' is selected.
15:24:32 INFO  : Cleared APU and A53 resets
15:24:32 INFO  : Context for 'RPU' is selected.
15:24:32 INFO  : Cleared RPU and R5 resets
15:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
15:24:52 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
15:24:52 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
15:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:54 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : Boot mode is read from the target.
15:24:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:55 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:56 INFO  : 'set bp_24_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:25:56 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
15:25:56 INFO  : 'bpremove $bp_24_55_fsbl_bp' command is executed.
15:26:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:01 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:01 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:25.108.147.92:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_24_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:02 INFO  : 'con' command is executed.
15:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:26:02 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
15:28:47 INFO  : Disconnected from the channel tcfchan#3.
15:31:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
15:31:40 INFO  : XSCT server has started successfully.
15:31:40 INFO  : plnx-install-location is set to ''
15:31:40 INFO  : Successfully done setting XSCT server connection channel  
15:31:40 INFO  : Successfully done setting workspace for the tool. 
15:31:54 INFO  : Platform repository initialization has completed.
15:31:54 INFO  : Registering command handlers for Vitis TCF services
15:31:56 INFO  : Successfully done query RDI_DATADIR 
15:34:44 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
15:39:12 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
15:39:12 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
15:39:31 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
15:40:02 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:40:02 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper.bit' stored in project is removed.
15:40:03 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
15:40:03 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
15:40:05 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
15:40:50 INFO  : Connected through redirection to target on host '25.108.147.92' and port '3121'.
15:40:51 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
15:40:51 INFO  : 'jtag frequency' command is executed.
15:40:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:40:51 INFO  : Context for 'APU' is selected.
15:40:52 INFO  : System reset is completed.
15:40:55 INFO  : 'after 3000' command is executed.
15:40:55 INFO  : Context for 'APU' is selected.
15:40:55 INFO  : Cleared APU and A53 resets
15:40:56 INFO  : Context for 'RPU' is selected.
15:40:56 INFO  : Cleared RPU and R5 resets
15:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
15:41:16 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
15:41:16 INFO  : Context for 'APU' is selected.
15:41:18 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
15:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:18 INFO  : Context for 'APU' is selected.
15:41:18 INFO  : Boot mode is read from the target.
15:41:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:41:19 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:41:19 INFO  : 'set bp_41_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:41:20 INFO  : 'con -block -timeout 60' command is executed.
15:41:20 INFO  : 'bpremove $bp_41_19_fsbl_bp' command is executed.
15:41:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:41:21 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
15:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:21 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:25.108.147.92:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_41_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:22 INFO  : 'con' command is executed.
15:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:41:22 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
16:02:16 INFO  : Disconnected from the channel tcfchan#3.
16:02:17 INFO  : Connected through redirection to target on host '25.108.147.92' and port '3121'.
16:02:19 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
16:02:19 INFO  : 'jtag frequency' command is executed.
16:02:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:19 INFO  : Context for 'APU' is selected.
16:02:20 INFO  : System reset is completed.
16:02:23 INFO  : 'after 3000' command is executed.
16:02:23 INFO  : Context for 'APU' is selected.
16:02:23 INFO  : Cleared APU and A53 resets
16:02:23 INFO  : Context for 'RPU' is selected.
16:02:23 INFO  : Cleared RPU and R5 resets
16:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
16:02:44 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
16:02:44 INFO  : Context for 'APU' is selected.
16:02:44 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
16:02:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:44 INFO  : Context for 'APU' is selected.
16:02:44 INFO  : Boot mode is read from the target.
16:02:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:45 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:45 INFO  : 'set bp_2_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:02:45 INFO  : 'con -block -timeout 60' command is executed.
16:02:45 INFO  : 'bpremove $bp_2_45_fsbl_bp' command is executed.
16:02:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:47 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:47 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:25.108.147.92:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_2_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:47 INFO  : 'con' command is executed.
16:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:02:47 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
