Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr  7 10:32:36 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.985    -7696.871                   4994                14207        0.093        0.000                      0                14207        1.500        0.000                       0                  2543  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -37.985    -5601.277                   4511                13724        0.093        0.000                      0                13724        3.750        0.000                       0                  2374  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -2.847     -641.800                    322                  323        0.288        0.000                      0                  323        1.500        0.000                       0                   165  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -6.708    -2095.594                    483                  483        0.112        0.000                      0                  483  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4511  Failing Endpoints,  Worst Slack      -37.985ns,  Total Violation    -5601.277ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.985ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.355ns  (logic 15.923ns (35.107%)  route 29.432ns (64.893%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.653 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.808    43.462    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X55Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.988 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.842    44.829    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.355 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.355    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X56Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.533     2.712    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.712    
                         clock uncertainty           -0.154     2.558    
                         time borrowed                4.813     7.371    
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                         -45.355    
  -------------------------------------------------------------------
                         slack                                -37.985    

Slack (VIOLATED) :        -37.755ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.369ns  (logic 15.937ns (35.127%)  route 29.432ns (64.873%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.653 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.808    43.462    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X55Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.988 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.842    44.829    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.369 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.369    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X56Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.533     2.712    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.712    
                         clock uncertainty           -0.154     2.558    
                         time borrowed                5.057     7.615    
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                         -45.369    
  -------------------------------------------------------------------
                         slack                                -37.755    

Slack (VIOLATED) :        -37.680ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.294ns  (logic 15.862ns (35.020%)  route 29.432ns (64.980%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.653 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.808    43.462    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X55Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.988 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.842    44.829    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.294 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.294    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X56Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.533     2.712    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.712    
                         clock uncertainty           -0.154     2.558    
                         time borrowed                5.057     7.615    
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                         -45.294    
  -------------------------------------------------------------------
                         slack                                -37.680    

Slack (VIOLATED) :        -37.594ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.208ns  (logic 15.776ns (34.896%)  route 29.432ns (65.104%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.653 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.808    43.462    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X55Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.988 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.842    44.829    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.208 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.208    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X56Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.533     2.712    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.712    
                         clock uncertainty           -0.154     2.558    
                         time borrowed                5.057     7.615    
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                         -45.208    
  -------------------------------------------------------------------
                         slack                                -37.594    

Slack (VIOLATED) :        -36.388ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.002ns  (logic 15.411ns (35.024%)  route 28.591ns (64.976%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.653 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.808    43.462    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X55Y87         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.002 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.002    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X55Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.532     2.711    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X55Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.711    
                         clock uncertainty           -0.154     2.557    
                         time borrowed                5.057     7.614    
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                         -44.002    
  -------------------------------------------------------------------
                         slack                                -36.388    

Slack (VIOLATED) :        -36.313ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.927ns  (logic 15.336ns (34.913%)  route 28.591ns (65.087%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.653 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.808    43.462    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X55Y87         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.927 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.927    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X55Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.532     2.711    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X55Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.711    
                         clock uncertainty           -0.154     2.557    
                         time borrowed                5.057     7.614    
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                         -43.927    
  -------------------------------------------------------------------
                         slack                                -36.313    

Slack (VIOLATED) :        -36.282ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.988ns  (logic 15.397ns (35.003%)  route 28.591ns (64.997%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.653 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.808    43.462    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X55Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.988 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.988    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X55Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.532     2.711    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X55Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.711    
                         clock uncertainty           -0.154     2.557    
                         time borrowed                5.149     7.706    
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                         -43.988    
  -------------------------------------------------------------------
                         slack                                -36.282    

Slack (VIOLATED) :        -36.227ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.841ns  (logic 15.250ns (34.785%)  route 28.591ns (65.215%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.653 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.808    43.462    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X55Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.841 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.841    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X55Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.532     2.711    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X55Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.711    
                         clock uncertainty           -0.154     2.557    
                         time borrowed                5.057     7.614    
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                         -43.841    
  -------------------------------------------------------------------
                         slack                                -36.227    

Slack (VIOLATED) :        -35.012ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.667ns  (logic 14.885ns (34.886%)  route 27.782ns (65.114%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    42.667 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.667    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X54Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.533     2.712    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X54Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.712    
                         clock uncertainty           -0.154     2.558    
                         time borrowed                5.098     7.656    
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                         -42.667    
  -------------------------------------------------------------------
                         slack                                -35.012    

Slack (VIOLATED) :        -34.936ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.591ns  (logic 14.809ns (34.770%)  route 27.782ns (65.230%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.786     3.080    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.204 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.353    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.631    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.755 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.064    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.481    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.605 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.756    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.880 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.034    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.158 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.460    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.584 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.879    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.003 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406     6.409    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.682    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.806 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     7.098    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.222 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.371    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.495 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.650    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.774 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     8.073    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.489    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.613 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.767    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.891 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.154    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.278 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302     9.580    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.704 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.863    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.987 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.288    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.412 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.561    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.685 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.840    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.964 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    11.275    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.695    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.819 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    12.118    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.242 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.401    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.525 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.686    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.340    13.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.429    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.242    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.793 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    15.097    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.221 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.372    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.496 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.650    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.774 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.073    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.483    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.607 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.312    16.919    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.043 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    17.322    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.446 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.159    17.605    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.729 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.287 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.436    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.560 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.858    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    18.982 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.131    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.409    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.533 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.833    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.957 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.108    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.386    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.510 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    20.815    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.939 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.221    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.345 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.499    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.623 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.910    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.034 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.297    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.421 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.573    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.980    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.104 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.395    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.519 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.670    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.794 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.089    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.213 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    24.518    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.800    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    24.924 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.086    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    25.210 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    25.637    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.761 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.341    26.103    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.629 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.936    27.565    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.091 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.798    28.888    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.414 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.654    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.594 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.927    31.522    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.048 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    32.927    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.453 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    34.281    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.648    35.455    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X50Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.374 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.644    38.017    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.543 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           1.006    39.549    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.099 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.636    40.735    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.285 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.818    42.103    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    42.591 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.591    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X54Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.533     2.712    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X54Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.712    
                         clock uncertainty           -0.154     2.558    
                         time borrowed                5.098     7.656    
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                         -42.591    
  -------------------------------------------------------------------
                         slack                                -34.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.564%)  route 0.336ns (72.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.336     1.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[17]
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.017     1.279    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.306%)  route 0.360ns (68.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.360     1.435    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[18]
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.072     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.104%)  route 0.179ns (55.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.179     1.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.383%)  route 0.162ns (49.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.162     1.238    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.101     1.237    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.657     0.993    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X31Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.929     1.295    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.993    
    SLICE_X31Y108        FDRE (Hold_fdre_C_D)         0.075     1.068    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[10]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.158ns (35.808%)  route 0.283ns (64.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[10]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[10]/Q
                         net (fo=1, routed)           0.283     1.328    design_1_i/top_0/inst/tdc1/latches[10]
    SLICE_X51Y84         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.814     1.180    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y84         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[10]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.061     1.206    design_1_i/top_0/inst/tdc1/delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.158%)  route 0.236ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.236     1.355    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.115     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.933    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]/Q
                         net (fo=1, routed)           0.087     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[19]
    SLICE_X14Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.206 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[19]_i_1__0_n_0
    SLICE_X14Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.866     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
                         clock pessimism             -0.286     0.946    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.120     1.066    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y109   design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y109   design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_i/top_0/inst/ram1/ram_reg_3840_4095_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_i/top_0/inst/ram1/ram_reg_3840_4095_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_i/top_0/inst/ram1/ram_reg_3840_4095_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_i/top_0/inst/ram1/ram_reg_3840_4095_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y63    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y63    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y63    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y63    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y74    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y93    design_1_i/top_0/inst/ram1/ram_reg_8960_9215_15_15/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          322  Failing Endpoints,  Worst Slack       -2.847ns,  Total Violation     -641.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.847ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 2.917ns (44.259%)  route 3.674ns (55.741%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 5.657 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.945     8.248    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     5.657    design_1_i/top_0/inst/clk2
    SLICE_X45Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/C
                         clock pessimism              0.014     5.671    
                         clock uncertainty           -0.065     5.606    
    SLICE_X45Y108        FDRE (Setup_fdre_C_CE)      -0.205     5.401    design_1_i/top_0/inst/virusEnQ_reg[55]
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                 -2.847    

Slack (VIOLATED) :        -2.826ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.917ns (44.385%)  route 3.655ns (55.615%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 5.659 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.926     8.229    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656     5.659    design_1_i/top_0/inst/clk2
    SLICE_X43Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]/C
                         clock pessimism              0.014     5.673    
                         clock uncertainty           -0.065     5.608    
    SLICE_X43Y106        FDRE (Setup_fdre_C_CE)      -0.205     5.403    design_1_i/top_0/inst/virusEnQ_reg[56]
  -------------------------------------------------------------------
                         required time                          5.403    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                 -2.826    

Slack (VIOLATED) :        -2.826ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.917ns (44.385%)  route 3.655ns (55.615%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 5.659 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.926     8.229    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656     5.659    design_1_i/top_0/inst/clk2
    SLICE_X43Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]/C
                         clock pessimism              0.014     5.673    
                         clock uncertainty           -0.065     5.608    
    SLICE_X43Y106        FDRE (Setup_fdre_C_CE)      -0.205     5.403    design_1_i/top_0/inst/virusEnQ_reg[62]
  -------------------------------------------------------------------
                         required time                          5.403    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                 -2.826    

Slack (VIOLATED) :        -2.826ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.917ns (44.385%)  route 3.655ns (55.615%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 5.659 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.926     8.229    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656     5.659    design_1_i/top_0/inst/clk2
    SLICE_X43Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[73]/C
                         clock pessimism              0.014     5.673    
                         clock uncertainty           -0.065     5.608    
    SLICE_X43Y106        FDRE (Setup_fdre_C_CE)      -0.205     5.403    design_1_i/top_0/inst/virusEnQ_reg[73]
  -------------------------------------------------------------------
                         required time                          5.403    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                 -2.826    

Slack (VIOLATED) :        -2.817ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 2.917ns (44.210%)  route 3.681ns (55.790%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 5.658 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.952     8.255    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X38Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.655     5.658    design_1_i/top_0/inst/clk2
    SLICE_X38Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]/C
                         clock pessimism              0.014     5.672    
                         clock uncertainty           -0.065     5.607    
    SLICE_X38Y108        FDRE (Setup_fdre_C_CE)      -0.169     5.438    design_1_i/top_0/inst/virusEnQ_reg[63]
  -------------------------------------------------------------------
                         required time                          5.438    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                 -2.817    

Slack (VIOLATED) :        -2.817ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 2.917ns (44.210%)  route 3.681ns (55.790%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 5.658 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.952     8.255    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X38Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.655     5.658    design_1_i/top_0/inst/clk2
    SLICE_X38Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[75]/C
                         clock pessimism              0.014     5.672    
                         clock uncertainty           -0.065     5.607    
    SLICE_X38Y108        FDRE (Setup_fdre_C_CE)      -0.169     5.438    design_1_i/top_0/inst/virusEnQ_reg[75]
  -------------------------------------------------------------------
                         required time                          5.438    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                 -2.817    

Slack (VIOLATED) :        -2.817ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 2.917ns (44.210%)  route 3.681ns (55.790%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 5.658 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.952     8.255    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X38Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.655     5.658    design_1_i/top_0/inst/clk2
    SLICE_X38Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]/C
                         clock pessimism              0.014     5.672    
                         clock uncertainty           -0.065     5.607    
    SLICE_X38Y108        FDRE (Setup_fdre_C_CE)      -0.169     5.438    design_1_i/top_0/inst/virusEnQ_reg[76]
  -------------------------------------------------------------------
                         required time                          5.438    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                 -2.817    

Slack (VIOLATED) :        -2.816ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.917ns (44.466%)  route 3.643ns (55.534%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 5.657 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.914     8.217    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X44Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     5.657    design_1_i/top_0/inst/clk2
    SLICE_X44Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/C
                         clock pessimism              0.014     5.671    
                         clock uncertainty           -0.065     5.606    
    SLICE_X44Y107        FDRE (Setup_fdre_C_CE)      -0.205     5.401    design_1_i/top_0/inst/virusEnQ_reg[74]
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 -2.816    

Slack (VIOLATED) :        -2.810ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.917ns (44.494%)  route 3.639ns (55.506%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 5.659 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.910     8.213    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656     5.659    design_1_i/top_0/inst/clk2
    SLICE_X43Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]/C
                         clock pessimism              0.014     5.673    
                         clock uncertainty           -0.065     5.608    
    SLICE_X43Y103        FDRE (Setup_fdre_C_CE)      -0.205     5.403    design_1_i/top_0/inst/virusEnQ_reg[38]
  -------------------------------------------------------------------
                         required time                          5.403    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 -2.810    

Slack (VIOLATED) :        -2.808ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 2.917ns (44.277%)  route 3.671ns (55.723%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 5.657 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=132, routed)         1.421     3.596    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.720 r  design_1_i/top_0/inst/virusEnQ[127]_i_193/O
                         net (fo=1, routed)           0.000     3.720    design_1_i/top_0/inst/virusEnQ[127]_i_193_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.233 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.000     4.233    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.350    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.467 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.467    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.701 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.818 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.818    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.403    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.520    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.308     7.179    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.942     8.245    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X42Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.654     5.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/C
                         clock pessimism              0.014     5.671    
                         clock uncertainty           -0.065     5.606    
    SLICE_X42Y110        FDRE (Setup_fdre_C_CE)      -0.169     5.437    design_1_i/top_0/inst/virusEnQ_reg[78]
  -------------------------------------------------------------------
                         required time                          5.437    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 -2.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.194     0.978    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.023 r  design_1_i/top_0/inst/virusFlagQ_rep_i_1/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/top_0/inst/virusFlagQ_rep_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                         clock pessimism             -0.272     0.643    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.092     0.735    design_1_i/top_0/inst/virusFlagQ_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.878%)  route 0.195ns (51.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.195     0.979    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.024 r  design_1_i/top_0/inst/virusFlagQ_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.024    design_1_i/top_0/inst/virusFlagQ_rep__0_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
                         clock pessimism             -0.272     0.643    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.092     0.735    design_1_i/top_0/inst/virusFlagQ_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.750%)  route 0.204ns (52.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=95, routed)          0.147     0.932    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X43Y101        LUT4 (Prop_lut4_I1_O)        0.045     0.977 r  design_1_i/top_0/inst/virusEnQ[18]_i_1/O
                         net (fo=1, routed)           0.056     1.033    design_1_i/top_0/inst/virusEnQ[18]_i_1_n_0
    SLICE_X42Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X42Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[18]/C
                         clock pessimism             -0.256     0.659    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.063     0.722    design_1_i/top_0/inst/virusEnQ_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.192%)  route 0.226ns (54.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.226     1.010    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.055 r  design_1_i/top_0/inst/virusFlagQ_i_1/O
                         net (fo=1, routed)           0.000     1.055    design_1_i/top_0/inst/virusFlagQ_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
                         clock pessimism             -0.272     0.643    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.092     0.735    design_1_i/top_0/inst/virusFlagQ_reg
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.254ns (33.692%)  route 0.500ns (66.308%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X46Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/top_0/inst/virusEnQ_reg[9]/Q
                         net (fo=132, routed)         0.157     0.882    design_1_i/top_0/inst/virusEnQ[9]
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.927 r  design_1_i/top_0/inst/virusEnQ[10]_i_2/O
                         net (fo=1, routed)           0.137     1.064    design_1_i/top_0/inst/virusEnQ[10]_i_2_n_0
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.109 r  design_1_i/top_0/inst/virusEnQ[10]_i_1/O
                         net (fo=1, routed)           0.205     1.315    design_1_i/top_0/inst/virusEnQ[10]_i_1_n_0
    SLICE_X42Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X42Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X42Y102        FDRE (Hold_fdre_C_D)         0.052     0.962    design_1_i/top_0/inst/virusEnQ_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.821%)  route 0.495ns (68.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X51Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/top_0/inst/virusEnQ_reg[14]/Q
                         net (fo=132, routed)         0.193     0.889    design_1_i/top_0/inst/virusEnQ[14]
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  design_1_i/top_0/inst/virusEnQ[15]_i_2/O
                         net (fo=1, routed)           0.052     0.986    design_1_i/top_0/inst/virusEnQ[15]_i_2_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.031 r  design_1_i/top_0/inst/virusEnQ[15]_i_1/O
                         net (fo=1, routed)           0.250     1.282    design_1_i/top_0/inst/virusEnQ[15]_i_1_n_0
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.059     0.883    design_1_i/top_0/inst/virusEnQ_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.063%)  route 0.360ns (60.937%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/top_0/inst/virusEnQ_reg[25]/Q
                         net (fo=132, routed)         0.222     1.006    design_1_i/top_0/inst/virusEnQ[25]
    SLICE_X49Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.051 r  design_1_i/top_0/inst/virusEnQ[26]_i_2/O
                         net (fo=1, routed)           0.082     1.134    design_1_i/top_0/inst/virusEnQ[26]_i_2_n_0
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.045     1.179 r  design_1_i/top_0/inst/virusEnQ[26]_i_1/O
                         net (fo=1, routed)           0.056     1.234    design_1_i/top_0/inst/virusEnQ[26]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
                         clock pessimism             -0.238     0.677    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.066     0.743    design_1_i/top_0/inst/virusEnQ_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.254ns (41.606%)  route 0.356ns (58.394%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X42Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  design_1_i/top_0/inst/virusEnQ_reg[19]/Q
                         net (fo=132, routed)         0.189     0.996    design_1_i/top_0/inst/virusEnQ[19]
    SLICE_X47Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.041 r  design_1_i/top_0/inst/virusEnQ[20]_i_2/O
                         net (fo=1, routed)           0.052     1.093    design_1_i/top_0/inst/virusEnQ[20]_i_2_n_0
    SLICE_X47Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.138 r  design_1_i/top_0/inst/virusEnQ[20]_i_1/O
                         net (fo=1, routed)           0.116     1.254    design_1_i/top_0/inst/virusEnQ[20]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]/C
                         clock pessimism             -0.238     0.677    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.070     0.747    design_1_i/top_0/inst/virusEnQ_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.750%)  route 0.439ns (70.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=95, routed)          0.256     1.040    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I1_O)        0.045     1.085 r  design_1_i/top_0/inst/virusEnQ[29]_i_1/O
                         net (fo=1, routed)           0.183     1.268    design_1_i/top_0/inst/virusEnQ[29]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
                         clock pessimism             -0.238     0.677    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.072     0.749    design_1_i/top_0/inst/virusEnQ_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.079%)  route 0.432ns (69.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X41Y102        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=95, routed)          0.263     1.047    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.092 r  design_1_i/top_0/inst/virusEnQ[13]_i_1/O
                         net (fo=1, routed)           0.169     1.261    design_1_i/top_0/inst/virusEnQ[13]_i_1_n_0
    SLICE_X43Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X43Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[13]/C
                         clock pessimism             -0.256     0.659    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.066     0.725    design_1_i/top_0/inst/virusEnQ_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.536    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X45Y91     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X45Y90     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X45Y90     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y91     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y91     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X44Y92     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y91     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y99     design_1_i/top_0/inst/virusEnQ_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y106    design_1_i/top_0/inst/virusEnQ_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y103    design_1_i/top_0/inst/virusEnQ_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y103    design_1_i/top_0/inst/virusEnQ_reg[108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y103    design_1_i/top_0/inst/virusEnQ_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y105    design_1_i/top_0/inst/virusEnQ_reg[114]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y105    design_1_i/top_0/inst/virusEnQ_reg[115]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y104    design_1_i/top_0/inst/virusEnQ_reg[117]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y103    design_1_i/top_0/inst/virusEnQ_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y103    design_1_i/top_0/inst/virusEnQ_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y104    design_1_i/top_0/inst/virusEnQ_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y91     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y90     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y90     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y91     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y91     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y92     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y91     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     design_1_i/top_0/inst/virusEnQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y101    design_1_i/top_0/inst/virusEnQ_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y101    design_1_i/top_0/inst/virusEnQ_reg[101]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          483  Failing Endpoints,  Worst Slack       -6.708ns,  Total Violation    -2095.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.708ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.734ns  (logic 1.324ns (19.660%)  route 5.410ns (80.340%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 13.482 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.538    19.722    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.479    13.482    design_1_i/top_0/inst/clk2
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[17]/C
                         clock pessimism              0.000    13.482    
                         clock uncertainty           -0.262    13.219    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.014    design_1_i/top_0/inst/virusCounterQ_reg[17]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 -6.708    

Slack (VIOLATED) :        -6.708ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.734ns  (logic 1.324ns (19.660%)  route 5.410ns (80.340%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 13.482 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.538    19.722    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.479    13.482    design_1_i/top_0/inst/clk2
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                         clock pessimism              0.000    13.482    
                         clock uncertainty           -0.262    13.219    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.014    design_1_i/top_0/inst/virusCounterQ_reg[1]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 -6.708    

Slack (VIOLATED) :        -6.708ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.734ns  (logic 1.324ns (19.660%)  route 5.410ns (80.340%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 13.482 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.538    19.722    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.479    13.482    design_1_i/top_0/inst/clk2
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/C
                         clock pessimism              0.000    13.482    
                         clock uncertainty           -0.262    13.219    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.014    design_1_i/top_0/inst/virusCounterQ_reg[4]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 -6.708    

Slack (VIOLATED) :        -6.708ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.734ns  (logic 1.324ns (19.660%)  route 5.410ns (80.340%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 13.482 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.538    19.722    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.479    13.482    design_1_i/top_0/inst/clk2
    SLICE_X45Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[5]/C
                         clock pessimism              0.000    13.482    
                         clock uncertainty           -0.262    13.219    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.014    design_1_i/top_0/inst/virusCounterQ_reg[5]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 -6.708    

Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.728ns  (logic 1.324ns (19.680%)  route 5.404ns (80.320%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.532    19.716    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X43Y89         FDRE (Setup_fdre_C_CE)      -0.205    13.015    design_1_i/top_0/inst/virusCounterQ_reg[12]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.728ns  (logic 1.324ns (19.680%)  route 5.404ns (80.320%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.532    19.716    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X43Y89         FDRE (Setup_fdre_C_CE)      -0.205    13.015    design_1_i/top_0/inst/virusCounterQ_reg[13]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.728ns  (logic 1.324ns (19.680%)  route 5.404ns (80.320%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.532    19.716    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X43Y89         FDRE (Setup_fdre_C_CE)      -0.205    13.015    design_1_i/top_0/inst/virusCounterQ_reg[14]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.728ns  (logic 1.324ns (19.680%)  route 5.404ns (80.320%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.532    19.716    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X43Y89         FDRE (Setup_fdre_C_CE)      -0.205    13.015    design_1_i/top_0/inst/virusCounterQ_reg[15]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.728ns  (logic 1.324ns (19.680%)  route 5.404ns (80.320%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.532    19.716    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X43Y89         FDRE (Setup_fdre_C_CE)      -0.205    13.015    design_1_i/top_0/inst/virusCounterQ_reg[16]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.728ns  (logic 1.324ns (19.680%)  route 5.404ns (80.320%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.694    12.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456    13.444 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]_replica/Q
                         net (fo=3, routed)           0.896    14.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[37]_repN_alias
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.124    14.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3_replica/O
                         net (fo=6, routed)           0.845    15.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1_repN
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.433 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=3, routed)           0.648    16.081    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[10]
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.205 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31/O
                         net (fo=1, routed)           1.130    17.335    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16/O
                         net (fo=13, routed)          1.020    18.478    design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_16_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.602 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=6, routed)           0.166    18.768    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.892 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_comp_1/O
                         net (fo=4, routed)           0.168    19.060    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I1_O)        0.124    19.184 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.532    19.716    design_1_i/top_0/inst/AxiSupporter1_n_393
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X43Y89         FDRE (Setup_fdre_C_CE)      -0.205    13.015    design_1_i/top_0/inst/virusCounterQ_reg[24]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                 -6.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.375%)  route 0.198ns (51.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X40Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[42]/Q
                         net (fo=5, routed)           0.085     1.200    design_1_i/top_0/inst/virusMaskQ[42]
    SLICE_X41Y104        LUT4 (Prop_lut4_I0_O)        0.045     1.245 r  design_1_i/top_0/inst/virusEnQ[42]_i_1/O
                         net (fo=1, routed)           0.113     1.358    design_1_i/top_0/inst/virusEnQ[42]_i_1_n_0
    SLICE_X41Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X41Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[42]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.262     1.176    
    SLICE_X41Y104        FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/top_0/inst/virusEnQ_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.954%)  route 0.280ns (60.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[21]/Q
                         net (fo=5, routed)           0.119     1.235    design_1_i/top_0/inst/virusMaskQ[21]
    SLICE_X41Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.280 r  design_1_i/top_0/inst/virusEnQ[21]_i_1/O
                         net (fo=1, routed)           0.160     1.441    design_1_i/top_0/inst/virusEnQ[21]_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X42Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.262     1.176    
    SLICE_X42Y103        FDRE (Hold_fdre_C_D)         0.063     1.239    design_1_i/top_0/inst/virusEnQ_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.346%)  route 0.340ns (64.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y102        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[66]/Q
                         net (fo=5, routed)           0.340     1.456    design_1_i/top_0/inst/virusMaskQ[66]
    SLICE_X46Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.501 r  design_1_i/top_0/inst/virusEnQ[66]_i_1/O
                         net (fo=1, routed)           0.000     1.501    design_1_i/top_0/inst/virusEnQ[66]_i_1_n_0
    SLICE_X46Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X46Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.262     1.175    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.120     1.295    design_1_i/top_0/inst/virusEnQ_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.947%)  route 0.202ns (52.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y101        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[9]/Q
                         net (fo=5, routed)           0.146     1.262    design_1_i/top_0/inst/virusMaskQ[9]
    SLICE_X47Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.307 r  design_1_i/top_0/inst/virusEnQ[9]_i_1/O
                         net (fo=1, routed)           0.056     1.363    design_1_i/top_0/inst/virusEnQ[9]_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X46Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.063     1.154    design_1_i/top_0/inst/virusEnQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.350%)  route 0.326ns (63.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.637     0.973    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/top_0/inst/virusMaskQ_reg[69]/Q
                         net (fo=5, routed)           0.150     1.264    design_1_i/top_0/inst/virusMaskQ[69]
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.045     1.309 r  design_1_i/top_0/inst/virusEnQ[69]_i_1/O
                         net (fo=1, routed)           0.175     1.485    design_1_i/top_0/inst/virusEnQ[69]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.070     1.247    design_1_i/top_0/inst/virusEnQ_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.312%)  route 0.326ns (63.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.637     0.973    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X37Y107        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/top_0/inst/virusMaskQ_reg[63]/Q
                         net (fo=5, routed)           0.171     1.285    design_1_i/top_0/inst/virusMaskQ[63]
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.045     1.330 r  design_1_i/top_0/inst/virusEnQ[63]_i_1/O
                         net (fo=1, routed)           0.156     1.485    design_1_i/top_0/inst/virusEnQ[63]_i_1_n_0
    SLICE_X38Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X38Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.262     1.175    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.059     1.234    design_1_i/top_0/inst/virusEnQ_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.541%)  route 0.337ns (64.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[2]/Q
                         net (fo=5, routed)           0.158     1.190    design_1_i/top_0/inst/virusMaskQ[2]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.235 r  design_1_i/top_0/inst/virusEnQ[2]_i_1/O
                         net (fo=1, routed)           0.180     1.415    design_1_i/top_0/inst/virusEnQ[2]_i_1_n_0
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.063     1.154    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.170%)  route 0.375ns (66.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y91         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/state_reg[0]_rep/Q
                         net (fo=101, routed)         0.375     1.406    design_1_i/top_0/inst/state_reg[0]_rep_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.451 r  design_1_i/top_0/inst/virusCounterQ[7]_i_1/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/top_0/inst/virusCounterQ[7]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.825     0.827    design_1_i/top_0/inst/clk2
    SLICE_X41Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.262     1.089    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.092     1.181    design_1_i/top_0/inst/virusCounterQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.608%)  route 0.351ns (65.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y101        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[18]/Q
                         net (fo=5, routed)           0.295     1.411    design_1_i/top_0/inst/virusMaskQ[18]
    SLICE_X43Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.456 r  design_1_i/top_0/inst/virusEnQ[18]_i_1/O
                         net (fo=1, routed)           0.056     1.512    design_1_i/top_0/inst/virusEnQ[18]_i_1_n_0
    SLICE_X42Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X42Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[18]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.063     1.240    design_1_i/top_0/inst/virusEnQ_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.594%)  route 0.368ns (66.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[58]/Q
                         net (fo=5, routed)           0.195     1.310    design_1_i/top_0/inst/virusMaskQ[58]
    SLICE_X44Y106        LUT4 (Prop_lut4_I0_O)        0.045     1.355 r  design_1_i/top_0/inst/virusEnQ[58]_i_1/O
                         net (fo=1, routed)           0.172     1.528    design_1_i/top_0/inst/virusEnQ[58]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X43Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.262     1.176    
    SLICE_X43Y105        FDRE (Hold_fdre_C_D)         0.075     1.251    design_1_i/top_0/inst/virusEnQ_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.276    





