Analysis & Elaboration report for DE0_CV
Fri Jan 09 23:20:57 2026
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "RISC_V:u_RISC_V"
  6. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Jan 09 23:20:57 2026       ;
; Quartus Prime Version         ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                 ; DE0_CV                                      ;
; Top-level Entity Name         ; testbench                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; testbench          ; DE0_CV             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V:u_RISC_V"                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; regs_31 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Jan 09 23:20:51 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file simulation/tb/testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file design/risc_v.sv
    Info (12023): Found entity 1: RISC_V File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design/de0_cv.sv
    Info (12023): Found entity 1: DE0_CV File: C:/Users/user/Desktop/ic_project/DE0_CV/design/DE0_CV.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file design/seven_segment_display.sv
    Info (12023): Found entity 1: seven_segment_display File: C:/Users/user/Desktop/ic_project/DE0_CV/design/seven_segment_display.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file design/program_rom.sv
    Info (12023): Found entity 1: Program_Rom File: C:/Users/user/Desktop/ic_project/DE0_CV/design/Program_Rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/reg_file.sv
    Info (12023): Found entity 1: Reg_file File: C:/Users/user/Desktop/ic_project/DE0_CV/design/Reg_file.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file design/lsu.sv
    Info (12023): Found entity 1: LSU File: C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv Line: 3
    Info (12023): Found entity 2: RAM File: C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv Line: 221
Info (12021): Found 0 design units, including 0 entities, in source file design/defines.sv
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10175): Verilog HDL warning at testbench.sv(16): ignoring unsupported system task File: C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv Line: 16
Warning (10755): Verilog HDL warning at testbench.sv(19): assignments to clk create a combinational loop File: C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv Line: 19
Info (12128): Elaborating entity "RISC_V" for hierarchy "RISC_V:u_RISC_V" File: C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv Line: 9
Warning (10958): SystemVerilog warning at RISC_V.sv(97): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 97
Warning (10958): SystemVerilog warning at RISC_V.sv(186): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 186
Warning (10958): SystemVerilog warning at RISC_V.sv(201): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 201
Warning (10958): SystemVerilog warning at RISC_V.sv(198): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 198
Warning (10958): SystemVerilog warning at RISC_V.sv(239): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 239
Warning (10958): SystemVerilog warning at RISC_V.sv(326): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 326
Warning (10958): SystemVerilog warning at RISC_V.sv(337): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 337
Warning (10958): SystemVerilog warning at RISC_V.sv(171): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 171
Warning (10958): SystemVerilog warning at RISC_V.sv(154): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 154
Warning (10958): SystemVerilog warning at RISC_V.sv(450): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 450
Warning (10958): SystemVerilog warning at RISC_V.sv(461): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 461
Info (12128): Elaborating entity "Program_Rom" for hierarchy "RISC_V:u_RISC_V|Program_Rom:u_Program_Rom" File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 63
Warning (10762): Verilog HDL Case Statement warning at Program_Rom.sv(7): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/user/Desktop/ic_project/DE0_CV/design/Program_Rom.sv Line: 7
Info (12128): Elaborating entity "Reg_file" for hierarchy "RISC_V:u_RISC_V|Reg_file:u_Reg_file" File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 123
Info (12128): Elaborating entity "LSU" for hierarchy "RISC_V:u_RISC_V|LSU:LSU_1" File: C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv Line: 446
Warning (10230): Verilog HDL assignment warning at LSU.sv(40): truncated value with size 32 to match size of target (30) File: C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv Line: 40
Warning (10958): SystemVerilog warning at LSU.sv(100): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv Line: 100
Warning (10958): SystemVerilog warning at LSU.sv(176): unique or priority keyword makes case statement complete File: C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv Line: 176
Info (12128): Elaborating entity "RAM" for hierarchy "RISC_V:u_RISC_V|LSU:LSU_1|RAM:ram_0" File: C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv Line: 145
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv Line: 4
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Fri Jan 09 23:20:57 2026
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:14


