// Seed: 4103040051
module module_0 (
    output tri1  id_0,
    output tri1  id_1,
    output uwire id_2
);
  always @*;
  reg id_4, id_5, id_6, id_7;
  wire id_8;
  uwire id_9, id_10;
  parameter id_11 = 1 - id_6;
  assign id_7 = 1;
  assign id_9 = 1'h0;
  initial if (-1) id_6 <= 1;
  if (1) wire id_12, id_13;
  else assign id_5 = 1;
  wand id_14 = id_10;
endmodule
module module_1 (
    input  tri id_0,
    output wor id_1
);
  always id_1 = -1 ? id_0 : -1'h0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_3, id_5;
endmodule
