Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep  3 20:13:56 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
| Design       : fpga
| Device       : xcku035-fbva676-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 14884 |     0 |          0 |    203128 |  7.33 |
|   LUT as Logic             | 12062 |     0 |          0 |    203128 |  5.94 |
|   LUT as Memory            |  2822 |     0 |          0 |    112800 |  2.50 |
|     LUT as Distributed RAM |  2818 |     0 |            |           |       |
|     LUT as Shift Register  |     4 |     0 |            |           |       |
| CLB Registers              | 18299 |     0 |          0 |    406256 |  4.50 |
|   Register as Flip Flop    | 18299 |     0 |          0 |    406256 |  4.50 |
|   Register as Latch        |     0 |     0 |          0 |    406256 |  0.00 |
| CARRY8                     |   221 |     0 |          0 |     30300 |  0.73 |
| F7 Muxes                   |   290 |     0 |          0 |    121200 |  0.24 |
| F8 Muxes                   |    21 |     0 |          0 |     60600 |  0.03 |
| F9 Muxes                   |     0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 7     |          Yes |           - |          Set |
| 41    |          Yes |           - |        Reset |
| 118   |          Yes |         Set |            - |
| 18133 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3126 |     0 |          0 |     30300 | 10.32 |
|   CLBL                                     |  2035 |     0 |            |           |       |
|   CLBM                                     |  1091 |     0 |            |           |       |
| LUT as Logic                               | 12062 |     0 |          0 |    203128 |  5.94 |
|   using O5 output only                     |    95 |       |            |           |       |
|   using O6 output only                     |  9372 |       |            |           |       |
|   using O5 and O6                          |  2595 |       |            |           |       |
| LUT as Memory                              |  2822 |     0 |          0 |    112800 |  2.50 |
|   LUT as Distributed RAM                   |  2818 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1922 |       |            |           |       |
|     using O5 and O6                        |   896 |       |            |           |       |
|   LUT as Shift Register                    |     4 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     4 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 18299 |     0 |          0 |    406256 |  4.50 |
|   Register driven from within the CLB      |  8845 |       |            |           |       |
|   Register driven from outside the CLB     |  9454 |       |            |           |       |
|     LUT in front of the register is unused |  5881 |       |            |           |       |
|     LUT in front of the register is used   |  3573 |       |            |           |       |
| Unique Control Sets                        |   319 |       |          0 |     60600 |  0.53 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   35 |     0 |          0 |       540 |  6.48 |
|   RAMB36/FIFO*    |   29 |     2 |          0 |       540 |  5.37 |
|     RAMB36E2 only |   29 |       |            |           |       |
|   RAMB18          |   12 |    12 |          0 |      1080 |  1.11 |
|     RAMB18E2 only |   12 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1700 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    7 |     7 |          0 |       312 |  2.24 |
| HPIOB            |    6 |     6 |          0 |       208 |  2.88 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HRIO             |    1 |     1 |          0 |       104 |  0.96 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |          0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3120 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        40 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       240 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
| BUFG_GT    |    5 |     0 |          0 |       120 |  4.17 |
| BUFGCTRL*  |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV  |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV |    0 |     0 |          0 |        10 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    8 |     8 |          0 |        16 | 50.00 |
| GTHE3_COMMON    |    2 |     0 |          0 |         4 | 50.00 |
| IBUFDS_GTE3     |    1 |     1 |          0 |         8 | 12.50 |
| OBUFDS_GTE3     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE_3_1        |    1 |     1 |          0 |         2 | 50.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 18133 |            Register |
| LUT6          |  5184 |                 CLB |
| LUT3          |  3283 |                 CLB |
| LUT5          |  3112 |                 CLB |
| RAMD64E       |  1910 |                 CLB |
| LUT4          |  1728 |                 CLB |
| RAMD32        |  1574 |                 CLB |
| LUT2          |  1152 |                 CLB |
| MUXF7         |   290 |                 CLB |
| RAMS32        |   226 |                 CLB |
| CARRY8        |   221 |                 CLB |
| LUT1          |   198 |                 CLB |
| FDSE          |   118 |            Register |
| FDCE          |    41 |            Register |
| RAMB36E2      |    29 |            BLOCKRAM |
| MUXF8         |    21 |                 CLB |
| RAMB18E2      |    12 |            BLOCKRAM |
| GTHE3_CHANNEL |     8 |            Advanced |
| FDPE          |     7 |            Register |
| OBUF          |     6 |                 I/O |
| BUFG_GT       |     5 |               Clock |
| SRL16E        |     4 |                 CLB |
| RAMS64E       |     4 |                 CLB |
| GTHE3_COMMON  |     2 |            Advanced |
| BUFG_GT_SYNC  |     2 |               Clock |
| PCIE_3_1      |     1 |            Advanced |
| IBUF_ANALOG   |     1 |                 I/O |
| IBUFDS_GTE3   |     1 |            Advanced |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| pcie3_ultrascale_0 |    1 |
+--------------------+------+


