# ğŸ—ï¸ **MYLOGIC PROJECT STRUCTURE GUIDE**

## ğŸ“‹ **Cáº¤U TRÃšC Dá»° ÃN Má»šI**

```
Mylogic/
â”œâ”€â”€ ğŸ“ core/                    # Core algorithms (pure logic)
â”‚   â”œâ”€â”€ synthesis/              # Logic synthesis algorithms
â”‚   â”‚   â”œâ”€â”€ strash.py          # Structural hashing
â”‚   â”‚   â””â”€â”€ synthesis_flow.py  # Main synthesis flow
â”‚   â”œâ”€â”€ optimization/          # Logic optimization algorithms
â”‚   â”‚   â”œâ”€â”€ dce.py            # Dead Code Elimination
â”‚   â”‚   â”œâ”€â”€ cse.py            # Common Subexpression Elimination
â”‚   â”‚   â”œâ”€â”€ constprop.py      # Constant Propagation
â”‚   â”‚   â””â”€â”€ balance.py        # Logic Balancing
â”‚   â”œâ”€â”€ technology_mapping/   # Technology mapping algorithms
â”‚   â”‚   â””â”€â”€ technology_mapping.py
â”‚   â””â”€â”€ vlsi_cad/             # VLSI CAD algorithms
â”‚       â”œâ”€â”€ bdd.py           # Binary Decision Diagrams
â”‚       â”œâ”€â”€ sat_solver.py    # SAT Solver
â”‚       â”œâ”€â”€ placement.py     # Placement Algorithm
â”‚       â”œâ”€â”€ routing.py       # Routing Algorithm
â”‚       â””â”€â”€ timing_analysis.py # Static Timing Analysis
â”œâ”€â”€ ğŸ“ integrations/          # External tool integrations
â”‚   â”œâ”€â”€ yosys/               # Yosys synthesis integration
â”‚   â”‚   â”œâ”€â”€ mylogic_synthesis.py
â”‚   â”‚   â”œâ”€â”€ mylogic_engine.py
â”‚   â”‚   â”œâ”€â”€ mylogic_commands.py
â”‚   â”‚   â”œâ”€â”€ combinational_synthesis.py
â”‚   â”‚   â””â”€â”€ mylogic_synthesis.ys
â”‚   â”œâ”€â”€ iverilog/            # Icarus Verilog integration
â”‚   â””â”€â”€ gtkwave/             # GTKWave integration
â”œâ”€â”€ ğŸ“ backends/              # Output generators
â”‚   â”œâ”€â”€ verilog_generator.py # Verilog output
â”‚   â”œâ”€â”€ json_generator.py    # JSON output
â”‚   â””â”€â”€ dot_generator.py     # DOT graph output
â”œâ”€â”€ ğŸ“ frontends/             # Input parsers
â”‚   â”œâ”€â”€ simple_arithmetic_verilog.py
â”‚   â””â”€â”€ verilog.py
â”œâ”€â”€ ğŸ“ cli/                   # Command line interface
â”‚   â””â”€â”€ vector_shell.py
â”œâ”€â”€ ğŸ“ examples/              # Example files
â”œâ”€â”€ ğŸ“ tests/                 # Test cases
â”œâ”€â”€ ğŸ“ docs/                  # Documentation
â”œâ”€â”€ ğŸ“ scripts/               # Utility scripts
â””â”€â”€ ğŸ“ outputs/               # Output files
```

## ğŸ¯ **NGUYÃŠN Táº®C Tá»” CHá»¨C**

### **1. ğŸ“ CORE (Pure Algorithms):**
- **Synthesis**: Logic synthesis algorithms
- **Optimization**: Logic optimization algorithms
- **Technology Mapping**: Technology mapping algorithms
- **VLSI CAD**: VLSI CAD algorithms

### **2. ğŸ“ INTEGRATIONS (External Tools):**
- **Yosys**: Yosys synthesis integration
- **Icarus Verilog**: Simulation integration
- **GTKWave**: Waveform viewer integration

### **3. ğŸ“ BACKENDS (Output Generators):**
- **Verilog**: Verilog output generation
- **JSON**: JSON output generation
- **DOT**: Graph output generation

### **4. ğŸ“ FRONTENDS (Input Parsers):**
- **Verilog**: Verilog input parsing
- **Arithmetic**: Arithmetic expression parsing

## ğŸš€ **Lá»¢I ÃCH Cá»¦A Cáº¤U TRÃšC Má»šI**

### **1. ğŸ”§ Dá»… Triá»ƒn Khai:**
- TÃ¡ch biá»‡t rÃµ rÃ ng giá»¯a core algorithms vÃ  integrations
- Dá»… dÃ ng thÃªm/sá»­a/xÃ³a modules
- Clear separation of concerns

### **2. ğŸ“¦ Modular Design:**
- Má»—i module cÃ³ trÃ¡ch nhiá»‡m riÃªng biá»‡t
- Dá»… test vÃ  debug
- Reusable components

### **3. ğŸ”„ Scalable:**
- Dá»… dÃ ng thÃªm integrations má»›i
- Dá»… dÃ ng thÃªm backends má»›i
- Dá»… dÃ ng thÃªm frontends má»›i

### **4. ğŸ“š Maintainable:**
- Clear documentation cho tá»«ng module
- Easy to understand structure
- Easy to modify and extend

## ğŸ“Š **USAGE EXAMPLES**

### **1. Core Algorithms:**
```python
from core.synthesis.strash import apply_strash
from core.optimization.dce import apply_dce
from core.technology_mapping.technology_mapping import map_to_technology
```

### **2. Integrations:**
```python
from integrations.yosys.mylogic_synthesis import MyLogicSynthesis
from integrations.iverilog.simulator import IcarusSimulator
from integrations.gtkwave.viewer import GTKWaveViewer
```

### **3. Backends:**
```python
from backends.verilog_generator import VerilogGenerator
from backends.json_generator import JSONGenerator
from backends.dot_generator import DOTGenerator
```

### **4. Frontends:**
```python
from frontends.simple_arithmetic_verilog import parse_arithmetic_verilog_simple
from frontends.verilog import parse_verilog
```

## ğŸ¯ **BEST PRACTICES**

### **1. Import Organization:**
- Core algorithms: `from core.module import function`
- Integrations: `from integrations.tool import class`
- Backends: `from backends.generator import class`
- Frontends: `from frontends.parser import function`

### **2. Module Structure:**
- Má»—i module cÃ³ `__init__.py`
- Clear documentation
- Consistent naming

### **3. Testing:**
- Test cho tá»«ng module riÃªng biá»‡t
- Integration tests
- End-to-end tests

## ğŸ“š **REFERENCES**

- [Python Package Structure](https://docs.python.org/3/tutorial/modules.html)
- [EDA Tool Architecture](https://en.wikipedia.org/wiki/Electronic_design_automation)
- [MyLogic Documentation](./README.md)

---

**ğŸ“… NgÃ y táº¡o**: 2025-10-06  
**ğŸ‘¨â€ğŸ’» TÃ¡c giáº£**: MyLogic EDA Tool Team  
**ğŸ“ PhiÃªn báº£n**: 1.0