Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: N3Adapter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "N3Adapter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "N3Adapter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : N3Adapter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd" into library work
Parsing entity <WBctrl>.
Parsing architecture <Behavioral> of entity <wbctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd" into library work
Parsing entity <MEMctrl>.
Parsing architecture <Behavioral> of entity <memctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd" into library work
Parsing entity <IFctrl>.
Parsing architecture <Behavioral> of entity <ifctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd" into library work
Parsing entity <EXctrl>.
Parsing architecture <Behavioral> of entity <exctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd" into library work
Parsing entity <CLKctrl>.
Parsing architecture <Behavioral> of entity <clkctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd" into library work
Parsing entity <ACctrl>.
Parsing architecture <Behavioral> of entity <acctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" into library work
Parsing entity <N3Adapter>.
Parsing architecture <Behavioral> of entity <n3adapter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <N3Adapter> (architecture <Behavioral>) from library <work>.

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <CLKctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <IFctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <EXctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <MEMctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <WBctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <ACctrl> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 155: Net <LCD_CMDS[0][9]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <N3Adapter>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd".
WARNING:Xst:2935 - Signal 'LCD_CMDS<0>', unconnected in block 'N3Adapter', is tied to its initial value (0000111100).
WARNING:Xst:2935 - Signal 'LCD_CMDS<1>', unconnected in block 'N3Adapter', is tied to its initial value (0000001100).
WARNING:Xst:2935 - Signal 'LCD_CMDS<2>', unconnected in block 'N3Adapter', is tied to its initial value (0000000001).
WARNING:Xst:2935 - Signal 'LCD_CMDS<3>', unconnected in block 'N3Adapter', is tied to its initial value (0000000010).
WARNING:Xst:2935 - Signal 'LCD_CMDS<20>', unconnected in block 'N3Adapter', is tied to its initial value (0011000000).
WARNING:Xst:2935 - Signal 'LCD_CMDS<37>', unconnected in block 'N3Adapter', is tied to its initial value (0000000010).
    Found 1-bit register for signal <OneUSClk>.
    Found 21-bit register for signal <count>.
    Found 6-bit register for signal <lcd_cmd_ptr>.
    Found 4-bit register for signal <stCur>.
    Found 16-bit register for signal <js>.
    Found 4-bit register for signal <shift>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 7-bit register for signal <clkCount>.
    Found finite state machine <FSM_0> for signal <stCur>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 1                                              |
    | Outputs            | 13                                             |
    | Clock              | OneUSClk (rising_edge)                         |
    | Reset              | btnr (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | stpoweron_delay                                |
    | Power Up State     | stpoweron_delay                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <clkCount[6]_GND_5_o_add_1_OUT> created at line 292.
    Found 21-bit adder for signal <count[20]_GND_5_o_add_4_OUT> created at line 304.
    Found 6-bit adder for signal <lcd_cmd_ptr[5]_GND_5_o_add_21_OUT> created at line 326.
    Found 16-bit adder for signal <js[15]_GND_5_o_add_106_OUT> created at line 603.
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<21><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<22><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<23><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<24><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<25><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<26><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<27><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<28><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<29><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<30><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<31><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<32><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<33><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<34><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<35><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<36><7:0>>
    Found 16x8-bit Read Only RAM for signal <GND_5_o_GND_5_o_wide_mux_80_OUT>
    Found 16x8-bit Read Only RAM for signal <GND_5_o_GND_5_o_wide_mux_82_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[15]_GND_5_o_wide_mux_112_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[15]_GND_5_o_wide_mux_113_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[11]_GND_5_o_wide_mux_115_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[11]_GND_5_o_wide_mux_116_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[7]_GND_5_o_wide_mux_118_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[3]_GND_5_o_wide_mux_121_OUT>
    Found 4x1-bit Read Only RAM for signal <IOAD[1]_GND_148_o_Mux_148_o>
    Found 16x15-bit Read Only RAM for signal <_n0381>
    Found 16x15-bit Read Only RAM for signal <_n0398>
    Found 32x100-bit Read Only RAM for signal <_n0431>
    Found 8-bit 3-to-1 multiplexer for signal <IOAD[1]_IODB[0]_wide_mux_127_OUT> created at line 659.
    Found 1-bit tristate buffer for signal <IODB<7>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<6>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<5>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<4>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<3>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<2>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<1>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<0>> created at line 644
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<0> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<1> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<2> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<3> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<4> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<5> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<6> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<7> may hinder XST clustering optimizations.
    Summary:
	inferred  28 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <N3Adapter> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <CLKctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd".
    Found 4-bit register for signal <tmp>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <CLKctrl> synthesized.

Synthesizing Unit <IFctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd".
WARNING:Xst:647 - Input <PCnew> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PCupdate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <PC>.
    Found 16-bit adder for signal <PC[15]_GND_9_o_add_1_OUT> created at line 66.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  16 Latch(s).
Unit <IFctrl> synthesized.

Synthesizing Unit <EXctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd".
    Found 8-bit register for signal <B>.
    Found 16-bit register for signal <Addr>.
    Found 1-bit register for signal <Cy>.
    Found 8-bit register for signal <ALUOUT>.
    Found 8-bit register for signal <Reg<7>>.
    Found 8-bit register for signal <Reg<6>>.
    Found 8-bit register for signal <Reg<5>>.
    Found 8-bit register for signal <Reg<4>>.
    Found 8-bit register for signal <Reg<3>>.
    Found 8-bit register for signal <Reg<2>>.
    Found 8-bit register for signal <Reg<1>>.
    Found 8-bit register for signal <Reg<0>>.
    Found 8-bit register for signal <A>.
    Found 9-bit adder for signal <n0103> created at line 94.
    Found 9-bit adder for signal <A[7]_GND_26_o_add_15_OUT> created at line 94.
    Found 9-bit subtractor for signal <GND_26_o_GND_26_o_sub_17_OUT<8:0>> created at line 97.
    Found 9-bit subtractor for signal <GND_26_o_GND_26_o_sub_18_OUT<8:0>> created at line 97.
    Found 8-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT> created at line 74.
    Found 8-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT> created at line 75.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <EXctrl> synthesized.

Synthesizing Unit <MEMctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <MEMctrl> synthesized.

Synthesizing Unit <WBctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd".
    Found 16-bit adder for signal <PC[15]_Addr[15]_add_7_OUT> created at line 58.
    Found 16-bit 4-to-1 multiplexer for signal <_n0039> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <WBctrl> synthesized.

Synthesizing Unit <ACctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <address<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nBLE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <IODB<7>> created at line 96
    Found 1-bit tristate buffer for signal <IODB<6>> created at line 96
    Found 1-bit tristate buffer for signal <IODB<5>> created at line 96
    Found 1-bit tristate buffer for signal <IODB<4>> created at line 96
    Found 1-bit tristate buffer for signal <IODB<3>> created at line 96
    Found 1-bit tristate buffer for signal <IODB<2>> created at line 96
    Found 1-bit tristate buffer for signal <IODB<1>> created at line 96
    Found 1-bit tristate buffer for signal <IODB<0>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <nBHE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nRD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DBUS[15]_nMEM_DLATCH_45_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RD_nMEM_DLATCH_46_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DBUS[15]_nMEM_DLATCH_47_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<15>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <DBUS[15]_nMEM_DLATCH_49_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<14>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <DBUS[15]_nMEM_DLATCH_51_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<13>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <DBUS[15]_nMEM_DLATCH_53_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<12>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <DBUS[15]_nMEM_DLATCH_55_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<11>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <DBUS[15]_nMEM_DLATCH_57_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<10>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <DBUS[15]_nMEM_DLATCH_59_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<9>> created at line 96
    Found 1-bit tristate buffer for signal <DBUS<8>> created at line 96
    Found 1-bit tristate buffer for signal <DBUS<7>> created at line 96
    Found 1-bit tristate buffer for signal <DBUS<6>> created at line 96
    Found 1-bit tristate buffer for signal <DBUS<5>> created at line 96
    Found 1-bit tristate buffer for signal <DBUS<4>> created at line 96
    Found 1-bit tristate buffer for signal <DBUS<3>> created at line 96
    Found 1-bit tristate buffer for signal <DBUS<2>> created at line 96
    Found 1-bit tristate buffer for signal <DBUS<1>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <IR<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<0>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <IR<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nPRD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nPWR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nWR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  55 Latch(s).
	inferred  44 Multiplexer(s).
	inferred  24 Tristate(s).
Unit <ACctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 28
 16x15-bit single-port Read Only RAM                   : 2
 16x7-bit single-port Read Only RAM                    : 6
 16x8-bit single-port Read Only RAM                    : 18
 32x100-bit single-port Read Only RAM                  : 1
 4x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 3
 21-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Registers                                            : 23
 1-bit register                                        : 2
 16-bit register                                       : 3
 21-bit register                                       : 1
 4-bit register                                        : 3
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 12
# Latches                                              : 79
 1-bit latch                                           : 79
# Multiplexers                                         : 102
 1-bit 2-to-1 multiplexer                              : 64
 10-bit 2-to-1 multiplexer                             : 11
 16-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 23
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <IFctrl>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
Unit <IFctrl> synthesized (advanced).

Synthesizing (advanced) Unit <N3Adapter>.
The following registers are absorbed into counter <js>: 1 register on signal <js>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
The following registers are absorbed into counter <lcd_cmd_ptr>: 1 register on signal <lcd_cmd_ptr>.
INFO:Xst:3231 - The small RAM <Mram_LCD_CMDS<36><7:0>> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R0<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<36>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_LCD_CMDS<35><7:0>> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R0<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<35>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IOAD[1]_GND_148_o_Mux_148_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IOAD>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IR[15]_GND_5_o_wide_mux_113_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<15:12>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IR[11]_GND_5_o_wide_mux_116_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<11:8>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0381> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0398> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0431> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 100-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<15:11>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[15]_GND_5_o_wide_mux_112_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<15:12>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[11]_GND_5_o_wide_mux_115_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<11:8>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[7]_GND_5_o_wide_mux_118_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[3]_GND_5_o_wide_mux_121_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<33><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R1<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<33>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<34><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R1<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<34>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<31><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R2<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<31>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<32><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R2<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<32>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<29><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R3<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<29>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<30><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R3<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<30>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<27><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R4<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<27>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<28><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R4<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<28>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<25><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R5<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<25>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<26><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R5<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<26>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<23><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R6<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<23>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<24><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R6<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<24>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<21><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R7<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<21>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<22><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R7<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<22>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_5_o_GND_5_o_wide_mux_80_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("000",IR<1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_5_o_GND_5_o_wide_mux_82_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("000",IR<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <N3Adapter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 28
 16x15-bit single-port distributed Read Only RAM       : 2
 16x7-bit single-port distributed Read Only RAM        : 6
 16x8-bit single-port distributed Read Only RAM        : 18
 32x100-bit single-port distributed Read Only RAM      : 1
 4x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 9-bit adder carry in                                  : 1
 9-bit subtractor borrow in                            : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 21-bit up counter                                     : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 16-bit up accumulator                                 : 1
# Registers                                            : 126
 Flip-Flops                                            : 126
# Multiplexers                                         : 102
 1-bit 2-to-1 multiplexer                              : 64
 10-bit 2-to-1 multiplexer                             : 11
 16-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 23
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <shift_2> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_1> 
INFO:Xst:2261 - The FF/Latch <shift_3> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_2> 
INFO:Xst:2261 - The FF/Latch <shift_0> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_3> 
INFO:Xst:2261 - The FF/Latch <shift_1> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <stCur[1:10]> with one-hot encoding.
--------------------------------------
 State                  | Encoding
--------------------------------------
 stfunctionset          | 0000010000
 stdisplayctrlset       | 0000100000
 stdisplayclear         | 0001000000
 stpoweron_delay        | 0000000001
 stfunctionset_delay    | 0000000010
 stdisplayctrlset_delay | 0000000100
 stdisplayclear_delay   | 0000001000
 stinitdne              | 0010000000
 stactwr                | 0100000000
 stchardelay            | 1000000000
--------------------------------------
WARNING:Xst:1293 - FF/Latch <PC_0> has a constant value of 0 in block <IFctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2040 - Unit N3Adapter: 8 multi-source signals are replaced by logic (pull-up yes): IODB<0>, IODB<1>, IODB<2>, IODB<3>, IODB<4>, IODB<5>, IODB<6>, IODB<7>.

Optimizing unit <N3Adapter> ...

Optimizing unit <IFctrl> ...

Optimizing unit <EXctrl> ...

Optimizing unit <MEMctrl> ...

Optimizing unit <WBctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block N3Adapter, actual ratio is 10.
FlipFlop comCPU/comCLK/tmp[2]_dff_1_1 has been replicated 1 time(s)
Latch comCPU/comIF/IR_0 has been replicated 1 time(s)
Latch comCPU/comIF/IR_1 has been replicated 1 time(s)
Latch comCPU/comIF/IR_11 has been replicated 2 time(s)
Latch comCPU/comIF/IR_12 has been replicated 2 time(s)
Latch comCPU/comIF/IR_13 has been replicated 3 time(s)
Latch comCPU/comIF/IR_14 has been replicated 3 time(s)
Latch comCPU/comIF/IR_15 has been replicated 2 time(s)
Latch comCPU/comIF/IR_2 has been replicated 1 time(s)
Latch comCPU/comIF/IR_7 has been replicated 1 time(s)
Latch comCPU/comAC/address_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch comCPU/comAC/DBUS[15]_nMEM_DLATCH_45_q has been replicated 1 time(s) to handle iob=true attribute.
Latch comCPU/comAC/DBUS[15]_nMEM_DLATCH_47_q has been replicated 1 time(s) to handle iob=true attribute.
Latch comCPU/comAC/DBUS[15]_nMEM_DLATCH_49_q has been replicated 1 time(s) to handle iob=true attribute.
Latch comCPU/comAC/DBUS[15]_nMEM_DLATCH_51_q has been replicated 1 time(s) to handle iob=true attribute.
Latch comCPU/comAC/DBUS[15]_nMEM_DLATCH_53_q has been replicated 1 time(s) to handle iob=true attribute.
Latch comCPU/comAC/DBUS[15]_nMEM_DLATCH_55_q has been replicated 1 time(s) to handle iob=true attribute.
Latch comCPU/comAC/DBUS[15]_nMEM_DLATCH_57_q has been replicated 1 time(s) to handle iob=true attribute.
Latch comCPU/comAC/DBUS[15]_nMEM_DLATCH_59_q has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 198
 Flip-Flops                                            : 198

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : N3Adapter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 809
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 49
#      LUT2                        : 27
#      LUT3                        : 103
#      LUT4                        : 109
#      LUT5                        : 87
#      LUT6                        : 262
#      MUXCY                       : 65
#      MUXF7                       : 26
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 302
#      FD                          : 65
#      FDC                         : 4
#      FDCE                        : 15
#      FDE                         : 65
#      FDE_1                       : 9
#      FDP                         : 1
#      FDR                         : 38
#      FDS                         : 1
#      LD                          : 35
#      LDC_1                       : 3
#      LDCE_1                      : 17
#      LDE                         : 8
#      LDE_1                       : 40
#      LDP_1                       : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 93
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 66

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             267  out of  18224     1%  
 Number of Slice LUTs:                  646  out of   9112     7%  
    Number used as Logic:               646  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    742
   Number with an unused Flip Flop:     475  out of    742    64%  
   Number with an unused LUT:            96  out of    742    12%  
   Number of fully used LUT-FF pairs:   171  out of    742    23%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          94
 Number of bonded IOBs:                  94  out of    232    40%  
    IOB Flip Flops/Latches:              35

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)          | Load  |
---------------------------------------------------------------------+--------------------------------+-------+
CLK                                                                  | BUFGP                          | 45    |
js_15                                                                | NONE(shift_0)                  | 12    |
btnr                                                                 | IBUF+BUFG                      | 61    |
OneUSClk                                                             | NONE(stCur_FSM_FFd10)          | 16    |
comCPU/RDIR(comCPU/comIF/RDIR1:O)                                    | BUFG(*)(comCPU/comAC/Rtemp_0)  | 24    |
comCPU/nMEM(comCPU/comMEM/nMEM1:O)                                   | NONE(*)(comCPU/comAC/nBLE)     | 21    |
comCPU/comAC/nMEM_RDIR_OR_26_o(comCPU/comAC/nMEM_RDIR_OR_26_o1:O)    | NONE(*)(comCPU/comAC/address_0)| 17    |
comCPU/comAC/RDIR_nMEM_AND_113_o(comCPU/comAC/RDIR_nMEM_AND_113_o1:O)| NONE(*)(comCPU/comAC/nPRD)     | 2     |
comCPU/comCLK/tmp[2]_dff_1_1                                         | BUFG                           | 32    |
comCPU/Rupdate(comCPU/comWB/Mmux_Rupdate1:O)                         | BUFG(*)(comCPU/comEX/Reg_0_7)  | 64    |
comCPU/comCLK/tmp[2]_dff_1_2                                         | NONE(comCPU/comMEM/Rtemp_7)    | 8     |
---------------------------------------------------------------------+--------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.153ns (Maximum Frequency: 162.512MHz)
   Minimum input arrival time before clock: 6.098ns
   Maximum output required time after clock: 11.083ns
   Maximum combinational path delay: 9.313ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.472ns (frequency: 182.757MHz)
  Total number of paths / destination ports: 1565 / 74
-------------------------------------------------------------------------
Delay:               5.472ns (Levels of Logic = 3)
  Source:            count_19 (FF)
  Destination:       count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: count_19 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  count_19 (count_19)
     LUT5:I0->O            1   0.203   0.808  delayOK2 (delayOK2)
     LUT6:I3->O            6   0.205   0.973  delayOK5 (delayOK5)
     LUT5:I2->O           26   0.205   1.206  delayOK14 (delayOK)
     FDR:R                     0.430          count_0
    ----------------------------------------
    Total                      5.472ns (1.490ns logic, 3.982ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'js_15'
  Clock period: 4.880ns (frequency: 204.905MHz)
  Total number of paths / destination ports: 219 / 12
-------------------------------------------------------------------------
Delay:               4.880ns (Levels of Logic = 4)
  Source:            shift_0 (FF)
  Destination:       seg_0 (FF)
  Source Clock:      js_15 rising
  Destination Clock: js_15 rising

  Data Path: shift_0 to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              23   0.447   1.382  shift_0 (shift_0)
     LUT4:I1->O            9   0.205   0.830  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1141 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT114)
     LUT5:I4->O            1   0.205   0.684  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT12122 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT12122)
     LUT4:I2->O            2   0.203   0.617  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT12124 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1212)
     LUT6:I5->O            1   0.205   0.000  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1213 (shift[3]_digit4[7]_wide_mux_108_OUT<3>)
     FD:D                      0.102          seg_3
    ----------------------------------------
    Total                      4.880ns (1.367ns logic, 3.513ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnr'
  Clock period: 6.153ns (frequency: 162.512MHz)
  Total number of paths / destination ports: 318 / 85
-------------------------------------------------------------------------
Delay:               3.077ns (Levels of Logic = 3)
  Source:            comCPU/comIF/IR_15_2 (LATCH)
  Destination:       comCPU/comEX/ALUOUT_7 (FF)
  Source Clock:      btnr rising
  Destination Clock: btnr falling

  Data Path: comCPU/comIF/IR_15_2 to comCPU/comEX/ALUOUT_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q           16   0.498   1.349  comCPU/comIF/IR_15_2 (comCPU/comIF/IR_15_2)
     LUT6:I1->O            1   0.203   0.000  comCPU/comEX/Mmux_IR[15]_ALUOUT[7]_wide_mux_19_OUT83_G (N121)
     MUXF7:I1->O           1   0.140   0.580  comCPU/comEX/Mmux_IR[15]_ALUOUT[7]_wide_mux_19_OUT83 (comCPU/comEX/IR[15]_ALUOUT[7]_wide_mux_19_OUT<3>)
     LUT3:I2->O            1   0.205   0.000  comCPU/comEX/ALUOUT_3_dpot (comCPU/comEX/ALUOUT_3_dpot)
     FDE_1:D                   0.102          comCPU/comEX/ALUOUT_3
    ----------------------------------------
    Total                      3.077ns (1.148ns logic, 1.929ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OneUSClk'
  Clock period: 5.307ns (frequency: 188.436MHz)
  Total number of paths / destination ports: 335 / 20
-------------------------------------------------------------------------
Delay:               5.307ns (Levels of Logic = 3)
  Source:            lcd_cmd_ptr_5 (FF)
  Destination:       lcd_cmd_ptr_2 (FF)
  Source Clock:      OneUSClk rising
  Destination Clock: OneUSClk rising

  Data Path: lcd_cmd_ptr_5 to lcd_cmd_ptr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              49   0.447   1.781  lcd_cmd_ptr_5 (lcd_cmd_ptr_5)
     LUT6:I2->O            4   0.203   0.684  _n0894<5>1 (_n0894)
     LUT6:I5->O            7   0.205   0.774  GND_5_o_writeDone_AND_122_o1 (GND_5_o_writeDone_AND_122_o)
     LUT2:I1->O            1   0.205   0.579  stCur__n03521 (_n0352)
     FDR:R                     0.430          lcd_cmd_ptr_2
    ----------------------------------------
    Total                      5.307ns (1.490ns logic, 3.817ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/RDIR'
  Clock period: 2.729ns (frequency: 366.421MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.729ns (Levels of Logic = 2)
  Source:            comCPU/comAC/Rtemp_0 (LATCH)
  Destination:       comCPU/comAC/Rtemp_0 (LATCH)
  Source Clock:      comCPU/RDIR rising
  Destination Clock: comCPU/RDIR rising

  Data Path: comCPU/comAC/Rtemp_0 to comCPU/comAC/Rtemp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.498   0.864  comCPU/comAC/Rtemp_0 (comCPU/comAC/Rtemp_0)
     LUT4:I0->O            1   0.203   0.924  comCPU/comAC/Mmux_Rtemp[7]_Rtemp[7]_MUX_358_o1_SW0 (N28)
     LUT6:I1->O            1   0.203   0.000  comCPU/comAC/Mmux_Rtemp[7]_Rtemp[7]_MUX_358_o1 (comCPU/comAC/Rtemp[7]_Rtemp[7]_MUX_358_o)
     LDE_1:D                   0.037          comCPU/comAC/Rtemp_0
    ----------------------------------------
    Total                      2.729ns (0.941ns logic, 1.788ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'js_15'
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Offset:              5.815ns (Levels of Logic = 5)
  Source:            btnu (PAD)
  Destination:       seg_1 (FF)
  Destination Clock: js_15 rising

  Data Path: btnu to seg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.435  btnu_IBUF (btnu_IBUF)
     LUT3:I0->O            7   0.205   0.774  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1131 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT113)
     LUT5:I4->O            2   0.205   0.845  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT18121 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1812)
     LUT6:I3->O            2   0.205   0.617  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT625 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT62)
     LUT6:I5->O            1   0.205   0.000  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT614 (shift[3]_digit4[7]_wide_mux_108_OUT<1>)
     FD:D                      0.102          seg_1
    ----------------------------------------
    Total                      5.815ns (2.144ns logic, 3.671ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btnr'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.744ns (Levels of Logic = 1)
  Source:            btns (PAD)
  Destination:       comCPU/comCLK/tmp[2]_dff_1_3 (FF)
  Destination Clock: btnr rising

  Data Path: btns to comCPU/comCLK/tmp[2]_dff_1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.092  btns_IBUF (btns_IBUF)
     FDC:CLR                   0.430          comCPU/comCLK/tmp[2]_dff_1_0
    ----------------------------------------
    Total                      2.744ns (1.652ns logic, 1.092ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OneUSClk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.416ns (Levels of Logic = 2)
  Source:            btnr (PAD)
  Destination:       stCur_FSM_FFd6 (FF)
  Destination Clock: OneUSClk rising

  Data Path: btnr to stCur_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  btnr_IBUF (btnr_IBUF)
     LUT6:I5->O            3   0.205   0.650  delayOK_01 (delayOK_0)
     FDR:R                     0.430          stCur_FSM_FFd6
    ----------------------------------------
    Total                      3.416ns (1.857ns logic, 1.559ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/RDIR'
  Total number of paths / destination ports: 64 / 24
-------------------------------------------------------------------------
Offset:              6.098ns (Levels of Logic = 5)
  Source:            btnr (PAD)
  Destination:       comCPU/comAC/Rtemp_0 (LATCH)
  Destination Clock: comCPU/RDIR rising

  Data Path: btnr to comCPU/comAC/Rtemp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  btnr_IBUF (btnr_IBUF)
     LUT2:I1->O           25   0.205   1.297  comCPU/comIF/RDIR1 (comCPU/RDIR)
     LUT6:I4->O            8   0.203   1.167  nPREQ_nPRD_AND_142_o_inv1 (nPREQ_nPRD_AND_142_o_inv)
     LUT6:I0->O            3   0.203   0.651  IODB<0>LogicTrst1 (IODB<0>)
     LUT6:I5->O            1   0.205   0.000  comCPU/comAC/Mmux_Rtemp[7]_Rtemp[7]_MUX_358_o1 (comCPU/comAC/Rtemp[7]_Rtemp[7]_MUX_358_o)
     LDE_1:D                   0.037          comCPU/comAC/Rtemp_0
    ----------------------------------------
    Total                      6.098ns (2.075ns logic, 4.023ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/nMEM'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.957ns (Levels of Logic = 2)
  Source:            btnr (PAD)
  Destination:       comCPU/comAC/nBLE (LATCH)
  Destination Clock: comCPU/nMEM rising

  Data Path: btnr to comCPU/comAC/nBLE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  btnr_IBUF (btnr_IBUF)
     LUT2:I1->O           25   0.205   1.192  comCPU/comIF/RDIR1 (comCPU/RDIR)
     LDC_1:CLR                 0.430          comCPU/comAC/nBHE
    ----------------------------------------
    Total                      3.957ns (1.857ns logic, 2.101ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/nMEM_RDIR_OR_26_o'
  Total number of paths / destination ports: 63 / 23
-------------------------------------------------------------------------
Offset:              7.359ns (Levels of Logic = 4)
  Source:            comCPU/comAC/address_1 (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      comCPU/comAC/nMEM_RDIR_OR_26_o falling

  Data Path: comCPU/comAC/address_1 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              13   0.498   1.180  comCPU/comAC/address_1 (comCPU/comAC/address_1)
     LUT6:I2->O            8   0.203   1.167  nPREQ_nPRD_AND_142_o_inv1 (nPREQ_nPRD_AND_142_o_inv)
     LUT6:I0->O            3   0.203   0.755  IODB<0>LogicTrst1 (IODB<0>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      7.359ns (3.678ns logic, 3.681ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/RDIR_nMEM_AND_113_o'
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Offset:              7.160ns (Levels of Logic = 4)
  Source:            comCPU/comAC/nPRD (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      comCPU/comAC/RDIR_nMEM_AND_113_o falling

  Data Path: comCPU/comAC/nPRD to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.981  comCPU/comAC/nPRD (comCPU/comAC/nPRD)
     LUT6:I0->O            8   0.203   1.167  nPREQ_nPRD_AND_142_o_inv1 (nPREQ_nPRD_AND_142_o_inv)
     LUT6:I0->O            3   0.203   0.755  IODB<0>LogicTrst1 (IODB<0>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      7.160ns (3.678ns logic, 3.482ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnr'
  Total number of paths / destination ports: 1373 / 16
-------------------------------------------------------------------------
Offset:              11.083ns (Levels of Logic = 7)
  Source:            comCPU/comIF/IR_11 (LATCH)
  Destination:       JA<4> (PAD)
  Source Clock:      btnr rising

  Data Path: comCPU/comIF/IR_11 to JA<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q           60   0.498   1.958  comCPU/comIF/IR_11 (comCPU/comIF/IR_11)
     LUT5:I0->O            5   0.203   1.059  _n0465<15>1 (_n0465)
     LUT5:I0->O            2   0.203   0.845  n0185<4>91 (n0185<4>9)
     LUT6:I3->O            1   0.205   0.580  n0185<4>4_SW0 (N86)
     LUT6:I5->O            1   0.205   0.827  n0185<4>4 (n0185<4>3)
     LUT6:I2->O            1   0.203   0.944  n0185<4>13_SW0 (N88)
     LUT6:I0->O            1   0.203   0.579  n0185<4>13 (JA_4_OBUF)
     OBUF:I->O                 2.571          JA_4_OBUF (JA<4>)
    ----------------------------------------
    Total                     11.083ns (4.291ns logic, 6.792ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'js_15'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.281ns (Levels of Logic = 1)
  Source:            shift_2 (FF)
  Destination:       an<1> (PAD)
  Source Clock:      js_15 rising

  Data Path: shift_2 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.447   1.263  shift_2 (shift_2)
     OBUF:I->O                 2.571          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      4.281ns (3.018ns logic, 1.263ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OneUSClk'
  Total number of paths / destination ports: 1389 / 10
-------------------------------------------------------------------------
Offset:              11.065ns (Levels of Logic = 7)
  Source:            lcd_cmd_ptr_0 (FF)
  Destination:       JA<4> (PAD)
  Source Clock:      OneUSClk rising

  Data Path: lcd_cmd_ptr_0 to JA<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              51   0.447   1.783  lcd_cmd_ptr_0 (lcd_cmd_ptr_0)
     LUT3:I0->O            1   0.205   0.924  _n0831<5>11 (_n0831<5>1)
     LUT5:I0->O            1   0.203   0.827  n0185<4>52 (n0185<4>52)
     LUT6:I2->O            1   0.203   0.808  n0185<4>54 (n0185<4>54)
     LUT6:I3->O            2   0.205   0.961  n0185<4>59 (n0185<4>5)
     LUT6:I1->O            1   0.203   0.944  n0185<4>13_SW0 (N88)
     LUT6:I0->O            1   0.203   0.579  n0185<4>13 (JA_4_OBUF)
     OBUF:I->O                 2.571          JA_4_OBUF (JA<4>)
    ----------------------------------------
    Total                     11.065ns (4.240ns logic, 6.825ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/Rupdate'
  Total number of paths / destination ports: 384 / 7
-------------------------------------------------------------------------
Offset:              10.199ns (Levels of Logic = 7)
  Source:            comCPU/comEX/Reg_6_3 (FF)
  Destination:       JA<4> (PAD)
  Source Clock:      comCPU/Rupdate rising

  Data Path: comCPU/comEX/Reg_6_3 to JA<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  comCPU/comEX/Reg_6_3 (comCPU/comEX/Reg_6_3)
     LUT3:I0->O            1   0.205   0.808  LCD_CMDS<24><4>1 (LCD_CMDS<24><4>)
     LUT5:I2->O            1   0.205   0.827  n0185<4>52 (n0185<4>52)
     LUT6:I2->O            1   0.203   0.808  n0185<4>54 (n0185<4>54)
     LUT6:I3->O            2   0.205   0.961  n0185<4>59 (n0185<4>5)
     LUT6:I1->O            1   0.203   0.944  n0185<4>13_SW0 (N88)
     LUT6:I0->O            1   0.203   0.579  n0185<4>13 (JA_4_OBUF)
     OBUF:I->O                 2.571          JA_4_OBUF (JA<4>)
    ----------------------------------------
    Total                     10.199ns (4.242ns logic, 5.957ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/nMEM'
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Offset:              4.858ns (Levels of Logic = 2)
  Source:            comCPU/comAC/RD_nMEM_DLATCH_46_q (LATCH)
  Destination:       MemDB<15> (PAD)
  Source Clock:      comCPU/nMEM rising

  Data Path: comCPU/comAC/RD_nMEM_DLATCH_46_q to MemDB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           1   0.498   0.579  comCPU/comAC/RD_nMEM_DLATCH_46_q (comCPU/comAC/RD_nMEM_DLATCH_46_q)
     INV:I->O             16   0.206   1.004  comCPU/comAC/RD_nMEM_DLATCH_46_q_inv1_INV_0 (comCPU/comAC/RD_nMEM_DLATCH_46_q_inv)
     IOBUF:T->IO               2.571          MemDB_8_IOBUF (MemDB<8>)
    ----------------------------------------
    Total                      4.858ns (3.275ns logic, 1.583ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 73 / 9
-------------------------------------------------------------------------
Delay:               9.313ns (Levels of Logic = 6)
  Source:            btnr (PAD)
  Destination:       led<7> (PAD)

  Data Path: btnr to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  btnr_IBUF (btnr_IBUF)
     LUT2:I1->O           25   0.205   1.297  comCPU/comIF/RDIR1 (comCPU/RDIR)
     LUT6:I4->O            8   0.203   1.167  nPREQ_nPRD_AND_142_o_inv1 (nPREQ_nPRD_AND_142_o_inv)
     LUT6:I0->O            3   0.203   0.755  IODB<0>LogicTrst1 (IODB<0>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      9.313ns (4.607ns logic, 4.706ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.472|         |         |         |
OneUSClk       |    4.329|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OneUSClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.202|         |         |         |
OneUSClk       |    5.307|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btnr
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
btnr                        |    2.336|         |    4.112|         |
comCPU/RDIR                 |         |    1.218|         |         |
comCPU/comCLK/tmp[2]_dff_1_1|         |         |    3.855|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/RDIR
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
btnr                            |    6.783|    2.260|         |         |
comCPU/RDIR                     |    2.729|         |         |         |
comCPU/comAC/RDIR_nMEM_AND_113_o|         |    3.945|         |         |
comCPU/comAC/nMEM_RDIR_OR_26_o  |         |    4.144|         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/Rupdate
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
btnr                        |    4.244|    1.571|         |         |
comCPU/comCLK/tmp[2]_dff_1_2|         |    1.385|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/RDIR_nMEM_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnr           |         |         |    2.709|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/nMEM_RDIR_OR_26_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
btnr                        |         |         |    4.703|         |
comCPU/comCLK/tmp[2]_dff_1_1|         |         |    1.514|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnr           |    3.997|         |         |         |
comCPU/Rupdate |    1.952|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnr           |         |         |    4.030|         |
comCPU/RDIR    |         |         |    1.151|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/nMEM
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
btnr                          |    5.551|    1.198|         |         |
comCPU/comAC/nMEM_RDIR_OR_26_o|         |    3.529|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock js_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnr           |    5.368|    4.820|         |         |
js_15          |    4.880|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.78 secs
 
--> 

Total memory usage is 265860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :   41 (   0 filtered)

