5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd nested_block3.vcd -o nested_block3.cdd -v nested_block3.v
3 0 main main nested_block3.v 1 34
2 1 6 10004 2 3b 2100a 0 0 1 0 2 foo
1 a 0 3 30004 1 16 102
4 1 0 0
3 3 main.foo main.foo nested_block3.v 16 24
2 2 18 20006 2 3d 3100a 0 0 1 0 2 foo_block
1 a 0 17 30006 1 16 2
4 2 0 0
3 1 main.foo.foo_block main.foo.foo_block nested_block3.v 18 23
2 3 20 8000b 1 0 20004 0 0 1 1 0
2 4 20 40004 0 1 400 0 0 b
2 5 20 4000b 1 37 11006 3 4
2 6 21 8000b 1 0 20008 0 0 1 1 1
2 7 21 40004 0 1 400 0 0 a
2 8 21 4000b 1 37 a 6 7
2 9 22 40007 2 3b 2000a 0 0 1 0 2 bar
1 b 0 19 30008 1 16 2
4 9 0 0
4 8 9 9
4 5 8 8
3 3 main.bar main.bar nested_block3.v 26 32
2 10 27 20006 2 3d 3100a 0 0 1 0 2 bar_block
4 10 0 0
3 1 main.bar.bar_block main.bar.bar_block nested_block3.v 27 31
2 11 28 8000b 1 0 20004 0 0 1 1 0
2 12 28 40004 0 1 400 0 0 a
2 13 28 4000b 1 37 11006 11 12
2 14 29 50006 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 15 29 50006 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 16 29 40006 2 2c 2000a 14 15 32 0 aa aa aa aa aa aa aa aa
2 17 30 8000b 1 0 20008 0 0 1 1 1
2 18 30 40004 0 1 400 0 0 a
2 19 30 4000b 1 37 a 17 18
4 19 0 0
4 16 19 0
4 13 16 16
