"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[4476],{2073(e,n,a){a.d(n,{A:()=>i});var t=a(6540);const i=function({pdfLink:e,pdfSize:n,title:a,description:i}){if(!e)return null;const r=e.startsWith("http"),o=(e=>{if(!e)return null;try{const n=new URL(e,r?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return t.createElement("div",{className:"pdf-download-card"},t.createElement("div",{className:"pdf-download-card__header"},t.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),t.createElement("div",{className:"pdf-download-card__title"},t.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),a&&t.createElement("p",{className:"pdf-download-card__doc-title"},a))),t.createElement("div",{className:"pdf-download-card__info"},t.createElement("div",{className:"pdf-download-card__meta"},t.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),t.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),i&&t.createElement("div",{className:"pdf-download-card__description"},i),r&&t.createElement("div",{className:"pdf-download-card__notice"},t.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),t.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),t.createElement("div",{className:"pdf-download-card__actions"},t.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:r?void 0:o,target:r?"_blank":void 0,rel:r?"noopener noreferrer":void 0},t.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),r&&t.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},t.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},5373(e,n,a){a.r(n),a.d(n,{assets:()=>l,contentTitle:()=>o,default:()=>c,frontMatter:()=>r,metadata:()=>s,toc:()=>m});var t=a(8168),i=(a(6540),a(5680));a(2073);const r={title:"P43-0304 - \xa9 SEMI 2004 10...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"P43-0304 - \xa9 SEMI 2004 10...",sidebar_position:1210,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-121.pdf",chapter:121,page_count:50}},o=void 0,s={unversionedId:"standards/semi/semi-chapter-121",id:"standards/semi/semi-chapter-121",title:"P43-0304 - \xa9 SEMI 2004 10...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-121.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-121",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-121",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-121.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:1210,frontMatter:{title:"P43-0304 - \xa9 SEMI 2004 10...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"P43-0304 - \xa9 SEMI 2004 10...",sidebar_position:1210,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-121.pdf",chapter:121,page_count:50}}},l={},m=[],d={toc:m};function c({components:e,...n}){return(0,i.yg)("wrapper",(0,t.A)({},d,n,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/121.pdf"\npdfSize="0.80MB"\ntitle="P43-0304 - \xa9 SEMI 2004 10..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,i.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,i.yg)("p",null,"SEMI P43-0304 \xa9 SEMI 2004 10"),(0,i.yg)("p",null,"Figure 14\nCorner Pull-Back: Bisectric (Full Line Arrow) vs.\nMinimum (Dotted Arrow)"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"2.4  Specific Case of Line-End Shortening"),(0,i.yg)("li",{parentName:"ol"},"2.4.1\nline-end  shortening  \u2014  deviation  of  the  actual\nfeature  from  the  nominal  feature  at  the  nominal  line-\nend.    This  is  still  qualitative,  and  can  be  quantified  in\ngeneral  cases  by  overlaying  the  actual  line  contour  to\nthe nominal line (see Section 8.4).  Alternatively, a test\npattern  such  as  Figure  17  may  overcome  the  need  to\noverlay to the nominal case.\nNOTE 28:  \u201cline-end\u201d is also used for the darkfield case (for\nspaces).\nNOTE 29:  In non-corrected isolated cases normally there is\nonly a loss (or shortening).  In other cases (i.e., corrected line-\nends) there may be a loss and a gain (or extension), which\nmakes it necessary to also define the difference and deviation,\nas done below.\nNOTE 30:  The minimum (= DEFAULT) region of interest\nmust include all feature area divergence until the feature can\nbe treated as one-dimensional (see Sections 5.3 and 5.4).")),(0,i.yg)("p",null,"Figure 15\nQuantification of line-end shortening by pull-back\n(arrow) or area comparison.  Top: shortening case,\nbelow: extended case (e.g., caused by\novercompensation)"),(0,i.yg)("p",null,"Figure 16\nQuantification of line-end shortening by\nequivalent line-end shortening (shaded area is equal\nin the two figure halves)"),(0,i.yg)("p",null,"Figure 17\nProposed test patterns to overcome the need to\noverlay to the nominal case for the determination of\nline-end shortening"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"2.4.2  line-end  area  gain  \u2014  special  case  of  clipped\nfeature  area  gain\n,   in   which   the   region   of   interest\ncontains a line-end."),(0,i.yg)("li",{parentName:"ol"},"2.4.3\nline-end  area  loss  \u2014  special  case  of  clipped\nfeature   area   loss\n,   in   which   the   region   of   interest\ncontains a line-end."),(0,i.yg)("li",{parentName:"ol"},"2.4.4\nline-end  area  difference  \u2014  line-end  area  gain\nminus\nline-end area loss.  As such it becomes a special\ncase  of\nclipped  feature  area  difference,  in  which  the\nregion of interest contains a line-end."),(0,i.yg)("li",{parentName:"ol"},"2.4.5\nline-end  area  deviation  \u2014  the  sum  of  line-end\narea gain\nand line-end area loss.  As such it becomes a\nspecial case of\nclipped feature area deviation, in which")),(0,i.yg)("p",null,"SEMI P43-0304 \xa9 SEMI 2004 11\nthe  region  of  interest  contains  a  line-end.    Mandatory\ninformation for each of the 4 above:\n\u2022 actual and nominal width,\n\u2022 tone, pitch (or surrounding area), and\n\u2022 orientation.\nDEFAULT: isolated feature (line or space).\nNOTE   31:      As   the   line-end   shape   is   expected   not   to   be\ndecisive  for  its  printability,  but  rather  the  balance  between\narea  gain  and  loss,  it  is  recommended  to  use  area  difference\nfor line-end qualification rather than area deviation.\n8. 2.4.6  line-end   pull-back   (LEPB)   \u2014   the   distance,\nparallel  to  the  line  center,  between  the  line-ends  of  the\nnominal  and  the  actual  features  (see  Figure  15).    This\ndistance   may   be   determined   along   the   line   center\n(\ncenter LEPB), or alternatively it may be determined by\nthe  distance  between  the  extreme  point  of  the  actual\nline  and  the  nominal  line-end  (\nminimum  LEPB),  in\nanalogy to corner\npull-back.  Mandatory information is:\n\u2022 actual and nominal width,\n\u2022 tone, pitch (or surrounding area),\n\u2022 orientation, and\n\u2022 choice of LEPB technique (\ncenter or minimum).\nDEFAULT: isolated feature.\nNOTE 32:  Edge  roughness  may  have  an  important  influence\non the line-end pull-back, such that contour averaging may be\nnecessary   to   produce   a   meaningful   result.      The   contour\naveraging method is mandatory info for LEPB, if done.\n8. 2.4.7  equivalent   line-end   pull-back   (ELEPB)   \u2014\ndefined as the negative\nline-end area difference divided\nby  the  nominal  line  width  (see  Figure  16),  assuming\naccurate 1D control (see Section 8.1).\nNOTE  33:    This  definition  actually  gives  a  1D  representation\nfor  a  2D  quality  assessement,  but  it  is  found  useful  when\ncomparing  mask  quality  to  wafer  printing  results,  which  are\ntypically  characterized  by  1D  measurements,  such  that  a\ndimensionless MEEF (mask error enhancement factor) can be\nused.      As   with   area   based   assessment,   also   this   term\ndisregards the shape at the line-end.\nNOTE 34:  LEPB and ELES are positive when the actual line\nis  shorter  than  the  nominal  line.    A  negative  sign  is  added  in\ncase  of  over-correction,  when  the  actual  line  becomes  longer\nthan the nominal line.\n8. 2.5  Specific Case of Contacts and Dots\nNOTE 35:  This sub-section explains terminology for contacts\nin  full  detail.    This  terminology can analogously be extended\nto dots.\n8. 2.5.1  contact area \u2014 special case of feature area, in\nwhich the feature is a contact (see Figure 18a).\n8. 2.5.2\ncontact  area  gain  \u2014  special  case  of  feature\narea  gain\n,  in  which  the  region  of  interest  contains  a\ncontact (see Figure 18b).\n8. 2.5.3\ncontact  area  loss  \u2014  special  case  of  feature\narea  loss\n,  in  which  the  region  of  interest  contains  a\ncontact (see Figure 18b).\n8. 2.5.4\ncontact  area  difference  \u2014  contact  area  gain\nminus\ncontact area loss.  As such it becomes a special\ncase  of\nfeature  area  difference,  in  which  region  of\ninterest contains a contact.\n8. 2.5.5\ncontact  area  deviation  \u2014  the  sum  of  contact\narea gain\nand contact area loss.  As such it becomes a\nspecial  case  of\nfeature  area  deviation,  in  which  the\nregion   of   interest   contains   a   contact.      Mandatory\ninformation for each of the 4 above:\n\u2022 nominal  width  in  X  and  Y  (Y  not  required  for\nsquare contacts),\n\u2022 nominal    area    (not    required    for    square    or\nrectangular contacts), and\n\u2022 pitch (or the surroundings).\nNOTE   36:      The   absolute   value   of   the   above   qualification\nparameters  can  be  normalized  to  the  nominal  contact  area,\ni.e., normalized contact   area   deviation   and   normalized\ncontact area difference.\nNOTE 37:  As the contact shape is expected not to be decisive\nfor  its  printability,  but  rather  the  balance  between  area  gain\nand loss, it is recommended to use area difference for contact\nqualification rather than area deviation.\n8. 2.5.6  contact  X-width  (or contact  Y-width) \u2014  width\nin  X  (or  Y)  of  the  smallest  rectangle  along  X  (or  Y)\nencompassing the contact (see Figure18c).\n8. 2.5.7\ncontact  diagonal  widths  \u2014  widths  determined\nusing  the  smallest  rectangle  encompassing  the  contact\nconfined               along               the               directions\n\xb1 arctan(W\nY,nominal\n/W\nX,nominal\n) (see Figure 18d), which is\n\xb1 45degrees for square contacts.\nNOTE 38:  Edge  roughness  may  have  an  important  influence\non the 1D determination of contact width (X-, Y-, diagonal-),\nsuch  that  contour  averaging  may  be  necessary  to  produce  a\nmeaningful  result.    The  contour  averaging  method  used  is\nmandatory information for contact width and contact diagonal\nwidth,  as  its  influence  is  increasingly  important  for  smaller\ncontacts (see Note 43 in Section 8.5).\n8. 2.6  Specific  Case  of  Optical  Proximity  Correction\n(OPC)"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"2.6.1    This  document  recommends  to  treat  OPC\u2019d\nfeatures  or  patterns  as  a  special  case  of  Section  8.2.1\n(based  on  area).    OPC  fidelity  is  based  on  normalized\npattern   area   deviation   and\nnormalized   pattern   area\ndifference.")),(0,i.yg)("p",null,"SEMI P43-0304 \xa9 SEMI 2004 12\n8. 2.6.2    1D  metrology  techniques  for  measuring  OPC\nare not\nconsidered within this document\u2019s scope.  As a\ngood  reference  the  reader  is  referred  to  for  example\nYonekura  et  al.,  (Toppan,  PMJ2001,  SPIE  Proceeding\nVol. 4409 p. 204)\nNOTE 39:  Edge  roughness  may  have  an  important  influence\non the 1D determination of OPC\u2019d features, such that contour\naveraging may be necessary to produce a meaningful result."),(0,i.yg)("p",null,"(a)"),(0,i.yg)("p",null,"(b)"),(0,i.yg)("p",null,"(c)"),(0,i.yg)("p",null,"(d)\nFigure 18\n2D Quantification of a contact hole\nby contact area,\nby area gain and area loss\n(dotted line is nominal contact),\nby X and Y width (dashed line is smallest rectangle\nencompassing the actual contact),\nby diagonal width (white dotted lines are the\nnominal contact and its diagonals confined by \xb1 \u03b1,\nwhere \u03b1 = arctan(W\nY,nominal\n/W\nX,nominal\n) )"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"2.7  Uniformity of 2D Qualification Parameters"),(0,i.yg)("li",{parentName:"ol"},"2.7.1    In  principle  all  2D  qualification  parameters,  as\ndefined  above,  may  vary  across  the  mask.    By  analogy\nto  the  transition  from\nfeature  width  to  feature  width\nuniformity\n,  any  2D  qualification  parameter  may  be\nadditionally characterized by uniformity.  Below, as an\nexample,\ncorner    area    difference    uniformity    is\nelaborated."),(0,i.yg)("li",{parentName:"ol"},"2.7.2\ncorner area difference uniformity \u2014 the spread\nof  the  distribution  of  the\ncorner  area  difference  of  all\nmask features selected as described below. To be stated\nas  mandatory  information  in  addition  to  that  of\ncorner\nrounding\n(Section  8.2.3.1)  and  also  adopting  the  same\nDEFAULTS:\n\u2022 the  criterion  used  (range,  3-sigma,  maximum  area\ndifference,  etc.),  where  sigma  stands  for  standard\ndeviation.\n(Recommendation:  before  3-sigma  is  relevant,  the\ndistribution needs to be \u201cnormal\u201d or \u201cnear normal\u201d,\nand the number of measurements should be > 30.)\n\u2022 The considered area of interest on the mask."),(0,i.yg)("li",{parentName:"ol"},"3\nCorrected True Values"),(0,i.yg)("li",{parentName:"ol"},"3.1    Some  2D  measurements  and  definitions  require\nthat  the  mask  is  on  target  from  a  1D-viewpoint,  i.e.,\nnominal  and  actual  size  coincide  for semi-infinitely\nlong  features  present  in  the  region  of  interest.    It  is\nrecommended  to  limit  2D  characterization  to  features")),(0,i.yg)("p",null,"SEMI P43-0304 \xa9 SEMI 2004 13\nwith  approximately  the  same  width,  such  that  1D-\nlinearity does not significantly affect the 2D value.\n8. 3.1.1    As  an  example,  Figure  19  illustrates  how  a\nfeature width deviation could affect the line-end.\n8. 3.1.2        Correction    is    required    for    benchmarking\npurposes, as described below."),(0,i.yg)("p",null,"Figure 19\nExample where correction of 2D-measurement (here\nshown for line-end shortening) for 1D-errors (full\nline) provides a different result"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"3.2            2D      qualification      may      be      refined      by\ncustomer/vendor  agreement  (or  by  the  user  of  this\ndocument) by compensating for\n\u2022 the feature misplacement by alignment (see Section"),(0,i.yg)("li",{parentName:"ol"},"4),\nNOTE   40:      Pattern   alignment   is   often   required   and\naffects   the   obtained   values.      Recommendations   on\npattern  alignment  for  2D  qualification  will  be  addressed\nin Section 8.4.\n\u2022 the linewidth deviation (see Figure 20)\nb1)  by  a  sizing  correction  based  on  the  CD  mean-\nto-target.    This  correction  should  be  done  before\n2D-parameter determination,\nor\nb2)  by  a  sizing  correction  based  on  the  feature\nmean-to-target  of  the  feature  considered.    This\ncorrection  should  be  done  before  2D-parameter\ndetermination, and\n\u2022 feature  linearity  errors  (feature  proximity  errors),\nusing  the  same  sizing  corrections  as  in  8.3.2b,  but\nbased on specific feature width deviation."),(0,i.yg)("li",{parentName:"ol"},"3.2.1    What  was  modified  and  how  it  was  done,  is\nmandatory information.\nNOTE 41:  Scaling is not permitted.\nNOTE 42:  Sizing  algorithm  to  be  mentioned:  orthogonally,\nby circular brush, perpendicularly, etc.  (see Figure 21).\nDEFAULT is compensation a and b1.\nCD")),(0,i.yg)("p",null,"CD"),(0,i.yg)("p",null,"Figure 20\nIllustration of correction for 2D features for 1D-\nerror, according to techniques described under\nSection 8.3.2: b1 (upper) and b2 (lower)"),(0,i.yg)("p",null,"Figure 21\nExamples of sizing rules for correction:\nfrom left to right: perpendicularly, by circular\nbrush, orthogonally"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"4  Alignment"),(0,i.yg)("li",{parentName:"ol"},"4.1      Alignment   of   nominal   and   actual   feature   (or\npattern)   is   only   practical   when   the   ROI   includes\nfeatures   where   the   actual   case   is   a   fairly   good\napproximation to the nominal one."),(0,i.yg)("li",{parentName:"ol"},"4.2    Alignment  can  be  done  by  one  or  more  of  the\nmethods  shown  below.    The  result  obtained  by  the\ndifferent    methods    may    differ.        The    method    is\nmandatory information (see Figure 22).")),(0,i.yg)("p",null,"SEMI P43-0304 \xa9 SEMI 2004 14\n8. 4.2.1      In   the   center-of-gravity   (COG)   method   the\nCOG of actual and nominal features are superimposed.\n8. 4.2.2    In  the  area  based  method  the\nabsolute  feature\narea deviation\nbetween the actual and nominal features\nis minimized.\n8. 4.2.3    In  the  line-edge  based  method,  alignment  is\nperformed by minimizing the distance between multiple\nactual and nominal edges."),(0,i.yg)("p",null,"(a)"),(0,i.yg)("p",null,"(b)\nFigure 22\nAlignment of nominal and actual feature\n(a) by center of gravity (COG) only, left is the\nintended overlay, right is actual overlay from the\nCOG method, leading to an incorrect result.\n(b) by the use of alignment markers."),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"4.3      Alignment   is   preferably   done   on   dedicated\nalignment features (markers), which are symmetric and\nnot clipped, and their position does not suffer from the\nresolution of the imaging process.  Crosses are typically\nused, as they have X and Y components, which can be\nused  to  correct  for  rotational  error  if  only  one  marker\nwere present."),(0,i.yg)("li",{parentName:"ol"},"4.4      Additional   markers   allow   for   more   accurate\nrotational  compensation  and  decouple  magnification\nerrors of the feature to be measured from sizing errors."),(0,i.yg)("li",{parentName:"ol"},"4.5    If  no  markers  are  present,  one  of  the  methods\nabove  can  be  attempted  on  the  feature  to  be  measured\nor  on  other  features  in  the  ROI,  but  in  such  situation\nalignment  may  be  less  accurate,  especially  if  these\nfeatures are clipped (see Figure 22)."),(0,i.yg)("li",{parentName:"ol"},"5\nMeasured Values"),(0,i.yg)("li",{parentName:"ol"},"5.1    By  analogy  to  Section  7  (1D  Mask  Qualification\nTerminology)  a  measured  qualification  parameter  can\nbe  defined  for  every  2D  (true)  qualification  parameter\ndefined  in  Section  8.2.    In  Section  7  this  was  done\nimmediately  after  the  definition  of  the  true  parameter,\nwhereas  here  the  measured  parameter  is  treated  in  a\ngeneric  way.    Thereby,  one  2D  qualification  parameter\nis  used  for  the  explanation,  i.e.,\nmeasured  corner  area\ndifference\nand  its  uniformity,  as  examples  for  all  other\n2D qualification parameters and their uniformity.\nNOTE 43:  The most critical feature in terms of impact of the\nmeasurement  details  to  the  measured  values  is  the  size  of  a\ncontact  near  the  resolution  limit  of  the  metrology  tool  and  of\nthe mask patterning process."),(0,i.yg)("li",{parentName:"ol"},"5.2  measured  corner  area  difference  \u2014  measured\nvalue  of\ncorner  area  difference,  stating  as  mandatory\ninformation,  in  addition  to  that  of\ncorner  rounding\n(Section 8.2.3.1):\n\u2022 calibration method used\n4\n,\n\u2022 measurement     method     used     (SEM,     optical\nreflection,  optical  transmission,  AFM,  etc.)  and  its\nresolution limit,\n\u2022 edge detection algorithm and parameters,\n\u2022 precision (SEMI P24),\nand as optional information :\n\u2022 measurement   tool   (vendor,   model   or   any   tool\nspecific options)."),(0,i.yg)("li",{parentName:"ol"},"5.3\nmeasured  corner  area  difference uniformity  \u2014\nmeasured  value  of\ncorner  area  difference  uniformity,\nthereby stating as mandatory information in addition to\nthat   of\ncorner   area   difference   uniformity   and   of\nmeasured corner area difference\n:\n\u2022 the number of measurement points used,\nand as optional information:\n\u2022 the  spatial  distribution  of  measurement  locations,\ne.g.,   by   coordinates   of   measurement   locations.\nDEFAULT is spread evenly over the measurement\narea.\nNOTE 44:  Edge   roughness,   either   originating   from   the\nprocess  (Note  19  in  Section  8.2.2)  or  from  the  measurement\ntechnique  used,  may  influence  the  measurement  result.    This\nis  not  the  case  for  the  two  examples  treated  above,  as  the\ndifference  parameter  filters  out  the  effect  of  roughness  by")),(0,i.yg)("p",null,"4  See reference document in Section 4.2."),(0,i.yg)("p",null,"SEMI P43-0304 \xa9 SEMI 2004 15\nallowing compensation of area gain and area loss.  In case of,\ne.g., corner  area  devation  uniformity,  line-edge  roughness\nwill influence the measurement result."),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer\u2019s   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy    publications    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.    Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility.\nCopyright   by   SEMI\xc6   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI INTERNATIONAL STANDARDS\nPACKAGING\nSemiconductor Equipment and Materials International"),(0,i.yg)("p",null,"SEMI G1-96 \xa9 SEMI 1980, 19961\nSEMI G1-96\nSPECIFICATION FOR CERDIP PACKAGE CONSTRUCTIONS\nNOTE: This entire document was revised in 1996.\n1  Purpose\nThis  specification  defines  the  materials  and  acceptance\ncriteria for the components (bases, window frames, and\ncaps)   or   sub-assemblies   (leadframes   mounted   in   a\nsandwich  between  bases  and  window  frames)  used  for\ncerdip package constructions.\nNOTE  1:  Materials  and  acceptance  criteria  for  leadframes,\npurchased separately for these constructions, are described in\nSEMI G2.\n2  Scope\nThis  specification  applies  to  all  cerdip  (dual-in-line)\npackages which have either:\n\u2022 A   leadframe   sandwiched   between   two   ceramic\npieces  \u2014  the  base  and  a  window  frame  \u2014  and\nsealed  by  a  solder  glass  layer,  and  a  cap  with  a\nsimilar seal; or,\n\u2022 A leadframe mounted into a solder glass layer on a\nceramic  base,  and  a  cap  with  a  similar  glass  seal\nlayer.\nNOTE  2:  The  base,  leadframe,  and,  if  required,  the  window\nframe may be purchased as separate components or as a sub-\nassembly.\n3  Units\nThis  specification  uses  U.S.  Customary  (inch  pound)\nunits as the prime unit.\n4  Referenced Documents\n4. 1  Order of Precedence\nTo   avoid   conflicts,   the   order   of   precedence   when\nordering   components   or   sub-assemblies   for   cerdip\npackages shall be as follows:\n\u2022 Purchase order\n\u2022 User\u2019s package drawings\n\u2022 This specification\n\u2022 Reference documents\n\u2022 Related documents\n4. 2  Referenced Documents\n4. 3 SEMI Specifications\nSEMI  G2  \u2014  Specification  Metallic  Leadframes  for\nCer-Dip Packages\nSEMI  G20  \u2014  Specification  Lead  Finishes  for  Plastic\nPackages (Active Devices only)\nSEMI  G23  \u2014  Test  Method  Measuring  the  Inductance\nof Package Leads\nSEMI  G24  \u2014  Test  Method  Measuring  the  Lead-to-\nLead and Loading Capacitance of Package Leads\nSEMI  G25  \u2014  Test  Method  Measuring  the  Resistance\nof Package Leads\nSEMI  G30  \u2014  Test  Method  Junction-to-Case  Thermal\nResistance Measurements of Ceramic Packages\n4. 4  ANSI Specification\n1"),(0,i.yg)("p",null,"ANSI Y14.5M \u2014 Dimensioning and Tolerancing\n4. 5  JEDEC Publication\n2"),(0,i.yg)("p",null,"JEDEC  Publication  95  \u2014  Registered  and  Standard\nOutlines for Semiconductor Devices\n4. 6  Military and Federal Specifica tions\n3"),(0,i.yg)("p",null,"MIL-STD-105D  \u2014  Sampling  Procedures  and  Tables\nfor Inspection by Attributes\nMIL-STD-883  \u2014  Test  Methods  and  Procedures  for\nMicroelectronics\nMIL-STD-1835 \u2014 Microcircuit Case Outlines\nMIL-I-38535      \u2014      General      Specifications      for\nMicrocircuits\n5  Terminology\n5. 1   blister  (bubble)  metallization  \u2014  A n   enclosed,\nlocalized  separation  of  the  metallization  from  its  base\nmaterial  (such  as  ceramic  or  other  metallization  layer\ncomponent) that does not expose the underlying layer.\n5. 2  burr \u2014 An adherent fragment  of parent material at\na component edge. In leadframes, the metal burr, due to\nthe  stamping  operation,  may  be  in  the  horizontal  or\nvertical  direction  to  the  surface.  In  ceramic  packages,\nthis type of characteristic is called a fin."),(0,i.yg)("p",null,"1 American National Standards Institute, 1430 Broadway, New York,\nNY 10018\n2 Joint Electronic Development Engineering Council, 2001 Eye\nStreet, N.W., Washington, D.C. 20006\n3 Military Standards, Naval Publications and Form Center, 5801\nTabor Avenue, Philadelphia, PA 19120"),(0,i.yg)("p",null,"SEMI G1-96 \xa9 SEMI 1980, 19962\n5. 3   camber  (ceramic)  \u2014  Arching   o f  a  nominally  flat\nceramic body.\n5. 4   chip  \u2014  A  region  of  material  m issing  from  a\ncomponent  (e.g.,  ceramic  from  a  package,  or  solder\nfrom   a   preform).   The   region   does   not   progress\ncompletely  through  the  component  and  is  formed  after\nthe component is manufactured. Chip size is defined by\nits  length,  width,  and  depth  from  a  projection  of  the\ndesign planform. Also called chipout (see Figure 1).\nFigure 1\n5. 5  crack \u2014 A cleavage or fractur e that extends to the\nsurface    of    a    semiconductor    package    or    solder\npreform.The  crack  may  or  may  not  pass  through  the\nentire thickness of the package or preform.\n5. 6  critical seal area \u2014 On a semi conductor package,\nthe   area   bounded   by   the   shortest   nominal   design\ndistance  from  the  largest  cavity,  usually  the  wire  bond\ncavity,  to  the  edge  of  the  package  or  ceramic  layer\nforming the seal area (see Figure 2).\nFigure 2\nCritical and Non-Critical Seal Area\n5. 7    fin   \u2014   On  a  ceramic  package  o r  cap,  a  fine\nfeathery-edged projection of parent ceramic material on\nthe corner of the ceramic body.\n5. 8  foreign material \u2014 An adhere nt particle that is not\nparent  material  of  the  component.  Adherence  means\nthat the particle cannot be removed by an air or nitrogen\nblast at 20 psi.\n5. 9  glass flow \u2014 On a semiconduc tor package or cap,\nthe  heating  process  which  just  removes  all  the  screen\nprinting  mesh  marks  in  the  sealing  glass  when  viewed\nat 10\xd7 magnification.\n5. 10  glass void \u2014 The absence of a  sealing glass layer\nfrom a designated area.\n5. 11   metallization  void  \u2014  The  abse nce  of  a  clad,\nevaporated,  plated,  or  screen-printed  metal  layer  or\nbraze from a designated area.\n5. 12   non-critical  seal  area  \u2014  On  a   semiconductor\npackage that uses a lid, cap, or cover to effect the seal,\nthe   area   of   the   sealing   surface   outside   the   critical\nsealing area (see Figure 2).\n5. 13   overhang  \u2014  On  a  semiconduc tor  package,  the\nhorizontal   extension   of   the   sealing   glass   past   the\nvertical  wall  of  a  cavity  cut  into  the  ceramic  layer  on\nwhich the glass is printed (see Figure 3).\nFigure 3\nGlass Misalignment\n5. 14   peeling  (flaking)  \u2014  Any  separ ation  of  a  plated,\nvacuum-deposited,  or  clad  metal  layer  from  the  base\nmetal of a leadframe, pin heatsink, or seal ring, from an\nunderplate  or  from  a  refractory  metal  on  a  ceramic\npackage. Peeling exposes the underlying metal.\n5. 15    projection   \u2014   On   a   semiconduc tor   package\n(plastic or ceramic) leadframe or preform, an irregularly\nraised  portion  of  a  surface  indigenous  to  the  parent\nmaterial.\n5. 16   pullback  \u2014  On  a  semiconduct or  package,  the\nlinear  distance  between  the  edge  of  a  cavity  cut  into  a\nceramic   layer   and   the   first   measurable   glass   or\nmetallization layer interface coated onto the top surface\nof that layer. The total pullback may be the result of the\nhigh-temperature  processing  required  to  manufacture\nthe  package  or  to  coat  the  surface.  It  may  also  be  the\nresult of design considerations (see Figure 3).\n5. 17   rundown  \u2014  On  a  semiconduct or  package,  the\nlinear  distance  from  the  upper  surface  of  a  ceramic\ncavity layer to the bottom point of the overhang into the\ncavity, of a sealing glass or metallization layer that has\nbeen screened onto that surface (see Figure 3).\n5. 18   seal  area  \u2014  On  a  semiconduct or  package,  the\narea  designated  for  sealing  a  cover  or  lid  to  a  cofired\nceramic package, to a cap to a cer-pack base."),(0,i.yg)("p",null,"SEMI G1-96 \xa9 SEMI 1980, 19963\n5. 19  void \u2014 An absence of metalliz ation or glass from\na  designated  metallized  or  glassed  area  on  a  ceramic\nsurface.\n6  Ordering Information\nPurchase    orders    for    cerdip    components    or    sub-\nassemblies  furnished  to  this  specification  shall  include\nthe following items:\n6. 1  Current drawing revision detai ling:\n6. 1.1    All   dimensions   and   tolerances    per   ANSI\nY14.5M practices\n6. 1.2  Type and color of ceramic\n6. 1.3  Type and thickness of glass\n6. 1.4  Type and thickness of die pad m etallization\nNOTE  3:  If  sub-assemblies  are  purchased,  the  leadframe\ndetails  shall  be  as  described  in  SEMI  G2.  In  some  cases,\nunlike the frames described in SEMI G2, the leadframes may\nalso  have  a  die-attach  pad.  If  required,  the  external  lead\nplating  requirements  for  these  sub-assemblies  shall  also  be\nspecified. (See SEMI G20 for general details of lead finishes.)\nIf  sub-assemblies  are  purchased,  leadframe  inspection  shall\nfollow the requirements detailed in Section 9.\n6. 2   Incoming  Inspection  and  Func tional  Tests  \u2014  See\nSections 9 and 10.\n6. 3  Incoming Sampling Procedure s \u2014 See Section 11.\n6. 4   Packaging  and  Marking  Requi rements  \u2014  See\nSection 12.\n6. 5  Vendor Certification Requirem ents \u2014 See Section"),(0,i.yg)("h1",{id:"13"},"13"),(0,i.yg)("ol",{start:13},(0,i.yg)("li",{parentName:"ol"}),(0,i.yg)("li",{parentName:"ol"},"6    Any   additions   to,   or   variations    from,   this\nspecification.\n7  Dimensions\nThe  components  or  sub-assemblies  described  in  this\nspecification   shall   produce   packaged   devices   that\nconform  to  the  outline  dimensions  and  lead  numbering\nfor cerdip package constructions detailed in:\n\u2014  JEDEC Publication 95 and\n\u2014  MIL-STD-1835.\nPackage manufacturing tolerances shall be agreed upon\nbetween user and supplier and detailed in the drawings.\nTypical  dimensions  and  tolerances  for  standard  bases\nand caps are shown in the appendices at the end of this\nspecification.\n8  Materials\nThe   definitions   defect   criteria   and   functional   tests\ndescribed   in   this   specification   relate   to   package\ncomponents made with the following materials:"),(0,i.yg)("li",{parentName:"ol"},"1  Bases, Window Frames, and C aps"),(0,i.yg)("li",{parentName:"ol"},"1.1    Material   \u2014   Ceramic    with    90%     alumina,\nminimum content."),(0,i.yg)("li",{parentName:"ol"},"1.2  Color \u2014 Black, dark brown, o r dark violet."),(0,i.yg)("li",{parentName:"ol"},"2  Sealing Material"),(0,i.yg)("li",{parentName:"ol"},"2.1   Material  \u2014  Solder  glass  desig ned  to  seal  metal\n(typically  Iron-Nickel-Cobalt  alloy  per  MIL-M-38150,\nType A or Iron-Nickel alloy per MIL-M-38150 Type B)\nto ceramic."),(0,i.yg)("li",{parentName:"ol"},"3  Die-Attach Pad"),(0,i.yg)("li",{parentName:"ol"},"3.1   Material  \u2014  Thick  film  gold  or   other  specified\nmaterial."),(0,i.yg)("li",{parentName:"ol"},"4  Leadframe"),(0,i.yg)("li",{parentName:"ol"},"4.1  Leadframes, whether purchase d as component or\nin sub-assemblies, shall conform to the requirements of\nSEMI G2 as required.\n9  Defect Limits\nThe following defects shall be cause for rejection if the\nlimits shown are exceeded:\nNOTE  4:  The  criteria  apply  to  purchased  components  and\npre-assemblies,  as  applicable,  or,  where  applicable,  to  units\nassembled  by  the  user  to  process  conditions  agreed  upon\nbetween the user and supplier."),(0,i.yg)("li",{parentName:"ol"},"1  Ceramic Components"),(0,i.yg)("li",{parentName:"ol"},"1.1  Cracks \u2014 Any crack."),(0,i.yg)("li",{parentName:"ol"},"1.2  Chips \u2014 See Figures 1 and 2."),(0,i.yg)("li",{parentName:"ol"},'1.2.1   Corner  Chips  \u2014  0.030"  (0.762   mm)  \xd7  0.030"\n(0.726mm) \xd7 25% of the package element thickness.'),(0,i.yg)("li",{parentName:"ol"},'1.2.2   Edge  Chips  \u2014  0.100"  (2.54  m m)  \xd7  0.030"\n(0.726mm) \xd7 25% of the package element thickness.'),(0,i.yg)("li",{parentName:"ol"},"1.2.3   Critical  Seal  Area  \u2014  Chips  sh all  not  reduce\nthe  critical  seal  path,  at  any  point,  more  than  30%.  No\nmore than four chips are allowed in this area, regardless\nof loss of seal length."),(0,i.yg)("li",{parentName:"ol"},"1.3  Burrs, Projection (Fins), and Blisters"),(0,i.yg)("li",{parentName:"ol"},'1.3.1   Bases,  Caps,  and  Window  Fra mes  \u2014  0.005"\n(0.127 mm) maximum allowable dimension in the plane\nof the component, or greater than 0.003" (0.076 mm) in\nheight.')),(0,i.yg)("p",null,'SEMI G1-96 \xa9 SEMI 1980, 19964\n9. 1.3.2  Die-Attach Surface (on Base C eramic) \u2014 0.005" (0.127 mm) dimension in the plane of the component, or\ngreater than 0.001" (0.254 mm) above the surface of the metallization excluding a zone, 0.010" (0.254 mm) wide,\naround the periphery of the cavity.\n9. 1.4  Camber \u2014 Shall be agreed upo n between user and supplier and specified on the component or sub-assembly\ndrawing.  Standard  limits  shall  be  0.003"/inch  (0.003  mm/mm),  maximum,  with  a  minimum  allowable  camber  of\n0. 002" (0.051 mm).\n9. 1.5   Foreign  Material  \u2014  0.020"  (0 .508  mm)  maximum  allowable  surface  dimension  or  0.005"  (0.127  mm)  in\nheight. No more than three sites allowed and a minimum separation of 0.030" (0.762 mm) between sites.\n9. 2  Glass Sealant\n9. 2.1  Chips and Voids \u2014 0.010" (0.0 25 mm) maximum allowable dimension. In the critical seal, there shall be no\nmore than four acceptable chips or voids. In critical and non-critical seal areas, there shall be no voids after a glass\nflow cycle.\n9. 2.2  Glass Misalignment \u2014 (After  glass flow on components, see Figure 3, or on sub-assemblies.)\n9. 2.2.1  Glass Overhang \u2014 0.015" (0.3 81 mm) maximum extension from the ceramic edge.\n9. 2.2.2  Glass Rundown \u2014 50% of the  package element thickness.\n9. 2.2.3   Glass  Rundown  into  the  Die-A ttach  Cavity  \u2014  0.010"  (0.254  mm)  maximum  extension  from  the  ceramic\nsurface into the cavity.\n9. 2.2.4  Glass Pullback (After Glass F low) \u2014 See Table 1 and Figure 3.\nTable 1  Maximum Allowable Pullback\nArea of PackagePackage Row SpacingPackage Row Spacing\n0. 300" (7.500 mm) and 0.400"(10.16 mm)  0.600" (15.24 mm) and larger\nSide external (critical seal area)0.010" (0.254 mm)0.015" (0.381 mm)\nSide external (non-critical seal area)0.015" (0.381 mm)0.015" (0.381 mm)\nEnd external0.020" (0.508 mm)0.020" (0.508 mm)\nSide cavity0.010" (0.254 mm)0.015" (0.381 mm)\nEnd cavity0.010" (0.254 mm)0.015" (0.381 mm)\nMaximum allowable critical seal length\nreduction on any one side, as measured\nbetween the cavity and the external side\n0. 015" (0.381 mm)0.020" (0.508 mm)\nNOTE 5: Regardless of the maximum criteria noted in Table 1, the critical seal length at any point shall not be reduced any more\nthan 30%.\n9. 2.2.5   Foreign  Material  \u2014  0.020"  (0 .508  mm)  maximum  allowable  surface  dimension  in  the  plane  of  the  glass,\nbut 0.010" (0.254 mm) in the critical seal area, with no more than three sites allowed and a minimum separation of\n0. 030" (0.762 mm) between sites.\n9. 3   Die-Attach  Cavity  Metallizatio n  (0n  Ceramic  Base)  \u2014  Excluding  a  0.010"  (0.254  mm)  wide  zone  around  the\nperiphery of the cavity, the following criteria shall apply:\n9. 3.1  Foreign Material, Including G lass Splatters \u2014 0.005" (0.130 mm) maximum in the plane of the metallization\nor  greater  than  0.001"  (0.025  mm)  in  height  with  no  more  than  three  sites  allowed  and  a  minimum  separation  of\n0. 030" (0.763 mm) between sites.\n9. 3.2  Metallization Nodules \u2014 No m ore than three allowed. If the metallization is gold and gold-silicon eutectic die\nattach is to be used, the bumps may not exceed 0.010" (0.254 mm) in the surface dimension or 0.005" (0.130 mm) in\nheight. If silver glass or resin bonding is to be used, the nodules shall be treated as foreign material per Section 9.3'),(0,i.yg)("p",null,'SEMI G1-96 \xa9 SEMI 1980, 19965\n9. 4  Leadframe\nNOTE 6: The criteria described in this section generally apply\nto leadframe inspection for purchased sub-assemblies. Where\nappropriate,   the   criteria   may   be   used   for   sub-assemblies\nmanufactured   in-house   with   purchased   components.   For\ninformation    on    the    criteria    for    leadframes    purchased\nseparately, see SEMI G2.\n9. 4.1   Lead  Bond  Areas  \u2014  The  minim um  lead  bond\narea on the lead tip is defined in Figure 4.\nFigure 4\n9. 4.1.1   Voids  or  Pits  \u2014  Exposure  of  b ase  metal  with\nany dimension greater than 0.001" (0.025 mm).\n9. 4.1.2   Discoloration,  Blistering,  or  P eeling  of  the\nMetallization\n9. 4.1.3    Scratches   or   Scrapes   \u2014   Any   b uild-up   of\nmetallization or exposure of base metal.\n9. 4.1.4   Foreign  Material,  Including  G lass  Splatter  or\nProjections  \u2014  No  more  than  three  sites,  each  with  a\nmaximum  dimension  in  any  plane  of  0.001"  (0.025\nmm).\n9. 4.1.5   Glass  Wetting  or  Cracking  \u2014  For  purchased\nsub-assemblies,  any  lead  finger  which  is  not  firmly\nembedded in the glass.\n9. 4.1.6   Glass  Pullback  from  the  Lead   Tip  \u2014  0.010"\n(0.254 mm) maximum.\n9. 4.1.7  Glass Bulge between Lead Fin gers (Purchased\nor  In-House  Sub-Assemblies)  \u2014  0.005"  (0.127  mm)\nheight above the fingers except as agreed upon between\nuser and supplier for narrow pitch leads where this limit\nmay cause wire bond interference problems.\n9. 4.1.8   Lead  Tip  Coplanarity  \u2014  0.006 "  (0.15  mm)\nmaximum  allowable  difference  in  the  position  of  the\ntop surface of the lead from highest lead to lowest lead.\n9. 4.1.9    Lead   Tip   Pitch   \u2014   \xb1   0.002"   (0. 508   mm)\nmaximum allowable variation from true position.\n9. 4.2  Internal   Lead   Areas,   Excludin g Lead   Bond\nAreas\n9. 4.2.1     Burrs,    Projections,    and    Pits    \u2014    0.002"\n(0.508 mm) maximum allowable depth or height.\n9. 4.2.2       Foreign      Material,      Including      P lating\nDiscoloration \u2014 0.015"  (0.381  mm)  maximum  surface\ndimension or exceeding 0.002" (0.508 mm) in height.\n9. 4.2.3   Voids  \u2014  Any  exposure  of  base   metal  with  a\nmajor dimension greater than 0.002" (0.508 mm).\n9. 4.2.4  Blistering or Peeling of Metall ization\n9. 4.2.5   Scratches  and  Scrapes  \u2014  Any    build-up   of\nmetallization or exposure of base metal.\n9. 4.3  External Lead Areas \u2014 Unpla ted\nNOTE  7:  Non-functional  areas  of  the  leadframe,  such  as  tie\nbars, shall not be subjected to inspection unless they interfere\nwith handling equipment.\n9. 4.3.1   Scratches  \u2014  Any  scratch  caus ing  a  loss  of\nmore than 25% of the leadframe thickness.\n9. 4.3.2   Voids  \u2014  Any  void  which  viola tes  the  criteria\nof Section 9.4.3.1 or causes a loss of more than 10% of\nthe design width of a leadframe detail.\n9. 4.3.3   Burrs  \u2014  In  excess  of  0.002"  (0 .051  mm)  in\nheight and 0.005" (0.127 mm) in the major dimension.\n9. 4.4  External Leads \u2014 Plated\nNOTE  8:  Non-functional  areas  of  the  leadframe,  such  as  tie\nbars, shall not be subjected to inspection unless they interfere\nwith handling equipment.\n9. 4.4.1   Scratches  \u2014  Any  scratch  caus ing  a  loss  of\nmore than 25% of the leadframe thickness.\n9. 4.4.2   Voids  \u2014  Any  void  which  viola tes  the  criteria\nof Section 9.4.3.1 or causes a loss of more than 10% of\nthe design width of leadframe detail.\n9. 4.4.3   Burrs  \u2014  In  excess  of  0.002"  (0 .051  mm)  in\nheight and 0.005" (0.127 mm) in the major dimension.\n9. 4.4.4  Scratches and Scrapes \u2014 Any  exposure of the\nbase  metal  or  loss  of  plating  integrity  over  more  than\n5% of a lead finger.\n9. 4.4.5  Voids \u2014 Any exposure of base  metal.\n9. 4.4.6  Blistering or Peeling\n9. 4.5  Leadframe/Base/Window Asse mbly\n9. 4.5.1   Lead  Tip  Overhang  \u2014  0.010"   (0.254   mm)\nmaximum   from   the   cavity   wall   (see   Figure   5).'),(0,i.yg)("p",null,'SEMI G1-96 \xa9 SEMI 1980, 19966\nFigure 5\n9. 4.5.2  Lead Misalignment to Ceramic  Base \u2014 0.010" (0.254 mm) maximum (see Figure 6).\nFigure 6\n9. 4.5.3  Window Assembly Misalignme nt \u2014 0.015" (0.358 mm) maximum (see Figure 7).\nFigure 7\n9. 4.6  Die-Attach Pad (Leadframe)\n9. 4.6.1   Flatness  across  the  pad  and  pa rallelism  to  the  base  and  window  shall  be  agreed  upon  between  user  and\nsupplier.'),(0,i.yg)("p",null,'SEMI G1-96 \xa9 SEMI 1980, 19967\n9. 4.6.2   Voids  or  Pits  \u2014  Exposure  of  b ase  metal  with\nany dimension greater than 0.001" (0.025 mm).\n9. 4.6.3   Discoloration,  Blistering,  or  P eeling  of  the\nMetallization\n9. 4.6.4    Scratches   or   Scrapes   \u2014   Any   b uild-up   of\nmetallization or exposure of base metal.\n9. 4.6.5   Foreign  Material,  Including  G lass  Splatter  or\nProjections  \u2014  No  more  than  three  sites,  each  with  a\nmaximum  dimension  in  any  plane  of  0.001"  (0.025\nmm).\n9. 4.7  Mechanical Damage \u2014 Leads\n9. 4.7.1  Broken, Kinked, or Missing Le ads\n9. 4.7.2  Twist  \u2014  Any  lead  twisted  by  m ore  than  10\xb0\nfrom the untwisted condition.\n9. 4.7.3  Bottom-Formed  Width  \u2014  Any   sub-assembly\nwith   the   bottom-formed   width   of   the   leadframe\nexceeding \xb1 0.010" (0.254 mm).\n9. 4.7.4  Top-Formed Width \u2014 Any su b-assembly with\nthe  top-formed  width  of  the  leadframe  exceeding  \xb1\n0. 010" (0.254 mm).\n10  Incoming Inspection and  Functional Tests\n10. 1  Incoming Inspection\n10. 1.1  Dimensional Inspection per Se ction 7.\n10. 1.2    Visual   inspection   per   Section   9    at   10\xd7\nmagnification with vertical lighting.\n10. 1.3  Metallization\n10. 1.3.1   Die-Attach  Metallization  \u2014  Th ickness  shall\nbe   measured   by   standard   cross-sectioning   without\nsmearing or by X-ray fluorescence.\n10. 1.3.2   Lead  Bond  Metallization  \u2014  Th ickness  shall\nbe measured by X-ray fluorescence.\n10. 1.3.3    External   Lead   Plating   (If   Appl icable)   \u2014\nThickness shall be measured by X-ray fluorescence.\n10. 1.4   Lead  Solderability  (If  Applicab le)  \u2014  Tested  in\naccordance with MIL-STD-883, Method 2003.\n10. 2  Functional Testing\nNOTE 9: All procedures to functionally test the components\nor sub-assemblies shall be agreed upon between user and\nsupplier.\nThe  sequence  of  functional  testing  (and  subsequent\nenvironmental  testing)  shall  be  as  shown  in  Figure  8.'),(0,i.yg)("p",null,"SEMI G1-96 \xa9 SEMI 1980, 19968\nFigure 8"),(0,i.yg)("p",null,"SEMI G1-96 \xa9 SEMI 1980, 19969\n10. 2.1  Die Attach\n10. 2.1.1  Visual Inspection\n\u2022 Eutectic Bonding \u2014 Visually inspect the alloy wet-\nout   after   die   attach.   The   minimum   wet   out\nrequirement shall be 100% of the die perimeter.\n\u2022 Silver   Glass   or   Resin   Bonding   \u2014   100%   die\nperimeter coverage shall be required.\nNOTE 10: 100% coverage for silver glass or resin bonding is\nnot   a   function   of   base   acceptability   but   is   required   to\nstandardize die shear testing. The inability of the resins to wet\nthe  surface  of  the  die  attach  area  due  to  contamination  is\ncause for rejection.\n10. 2.1.2  Die Shear Test \u2014 Perform des tructive testing\nin accordance with MIL-STD-883, Method 2019.\nNOTE  11:  Test  may  also  be  performed  after  environmental\ntesting.  In  the  case  of  very  large  die,  this  test  may  not  be\nappropriate  to  fully  evaluate  the  package.  In  these  cases,  die\nsizes  agreed  upon  between  user  and  supplier  shall  be  used.\nAlternatively,  die  pull  testing  may  be  used  by  agreement\nbetween user and supplier. Inspection for die attach voids may\nbe  performed  radiographically  in  accordance  with  Section\n10. 2.1.3 in order to ensure that the die attach process does not\ncontribute  to  an  incorrect  evaluation  of  the  shear  or  pull  test\nresults.  In  the  case  of  eutectic  die  attach,  the  results  from\nthese methods may also be indicative of poor functionality of\nthe gold die-attach metallization.\n10. 2.1.3   Void  Inspection  \u2014  Inspection  for  die-attach\nvoids may be performed radiographically in accordance\nwith  MIL-STD-883.  Method  2012  or  ultrasonically  in\naccordance with MIL-STD 883, Method 2030.\n10. 2.2   Wire  Bond  \u2014  On  wire  bonds  w hich  meet  the\nrequirements  of  MIL-STD-883,  Method  2010,  perform\ndestructive  pull  testing  in  accordance  with  MIL-STD-\n883, Method 2011, Test Condition D.\nNOTE  12:  Bonds  which  cause  lifted  metallization  from  the\nlead fingers shall also be cause for rejection.\nNOTE  13:  This  test  may  be  performed  at  pre  seal  and  post-\nseal.\n10. 2.3  Seal\n10. 2.3.1    Visual   Inspection   \u2014   The   glass    sealant\nappearance  and  flow  shall  be  visually  inspected  for\nconformance  to  criteria  agreed  upon  between  user  and\nsupplier.\n10. 2.3.2  Hermeticity \u2014 Performed in a ccordance with\nMIL-STD-883,  Method  1014,  Test  Condition  A  or  B\nand  C,  the  package  must  maintain  hermetic  integrity\nafter each environmental test or sequence of tests.\nNOTE 14: Internal water-vapor content may also be measured\nin accordance with MIL-STD-883, Method 1018.\n10. 2.3.3   Cap  Torque  Test  \u2014  The  failur e  criteria  shall\nbe agreed upon between user and supplier.\n10. 2.4   Lead  Finish  \u2014  Plate  according   to  a  process\nagreed upon between user and supplier.\n10. 2.5  Lead Trim\n10. 3      Environmental     Testing     \u2014     Env ironmental\nevaluation  shall  include,  but  not  be  limited  to,  the\nfollowing tests:\nNOTE  15:  The  sequence  of  testing  and  the  sample  sizes  for\neach   sub-group   shall   be   agreed   upon   between   user   and\nsupplier.\n10. 3.1  Temperature Cycle \u2014 In accor dance with MIL-\nSTD-883, Method 1010, Condition C.\n10. 3.2   Thermal  Shock  \u2014  Per  MIL-ST D-883,  Method\n1011, Condition B.\n10. 3.3   Vibration  Fatigue  \u2014  In  accord ance  with  MIL-\nSTD-883, Method 2005, Test Condition B.\n10. 3.4  Mechanical Shock \u2014 In accord ance with MIL-\nSTD-883, Method 2002, Test Condition B.\n10. 3.5   Constant  Acceleration  \u2014  In  ac cordance  with\nMIL-STD-883, Method 2001, Test Condition A.\n10. 3.6   Moisture  Resistance  \u2014  In  acco rdance  with\nMIL-STD-883, Method 1004.\n10. 3.7     Additional    Testing    \u2014    Addition al    tests\nperformed  during  package  qualification  may  include\nevaluation   of   electrical   and   thermal   characteristics,\ncorrosion resistance and alpha particle emissions. These\ntests may be performed on a periodic basis to maintain\npackage  qualification.  These  tests  may  include,  but  are\nnot limited to, the following:\n10. 3.7.1   Insulation  Resistance  \u2014  In  acc ordance  with\nMIL-STD-883,  Method  1003,  to  test  conditions  agreed\nupon between user and supplier.\n10. 3.7.2  Lead Inductance \u2014 In accorda nce with SEMI\nG23  or  using  an  impedance  analyzer  by  a  method\nagreed upon between user and supplier.\n10. 3.7.3  Lead-to-Lead Capacitance \u2014 P er SEMI G24.\n10. 3.7.4  Lead Resistance \u2014 Per SEMI  G25.\n10. 3.7.5   Junction-to-Case  Thermal  Res istance  \u2014  In\naccordance  with  SEMI  G30  or  a  wind  tunnel  method\nagreed upon between user and supplier.\n10. 3.7.6   Alpha  particle  emission  shall  b e  tested  by  a\nmethod  and  to  limits  agreed  upon  between  user  and\nsupplier.\n10. 3.7.7   Salt  Atmosphere  (Corrosion)  T esting  \u2014  In\naccordance     with     MIL-STD-883,     Method     1009,"),(0,i.yg)("p",null,"SEMI G1-96 \xa9 SEMI 1980, 199610\n10. 3.7.8 Condition  A  shall  be  performed   to  conditions\nagreed upon between user and supplier.\n11  Sampling\nThe sampling plan used at incoming inspection shall be\nbased on MIL-STD-105 and agreed upon between user\nand supplier (see Figure 8).\n12  Packaging, Marking, and P acking List\n12. 1    Packaging   \u2014   The   shipping   co ntainers   and\nmaterials  shall  be  suitably  designed  to  provide  the\ncomponents  or  sub-assemblies  with  protection  against\nnormal   transportation   damage   risks   which   include\ncrushing,  spillage,  and  exposure  to  moisture  and  other\ncorrosive gases.\nThe    inner    packaging    materials    must    not    cause\nparticulate  contamination  of  the  components  or  sub-\nassemblies   and   shall   be   cleanroom   compatible   as\ndefined by the user. The components or sub-assemblies,\nin packing trays, shall be vacuum-sealed in a bag with a\ndesiccant.\n12. 2  Marking\n12. 2.1   Internal  Packages  \u2014  Each  inte rnal  package\nshall be clearly marked with the following information,\nas appropriate:\n\u2022 User\u2019s part number,\n\u2022 User\u2019s purchase order number,\n\u2022 Drawing   number   (user\u2019s   and/or   supplier\u2019s,   as\nrequested by user),\n\u2022 Quantity, and\n\u2022 Date of manufacture.\nThe   package   shall   also   contain   any   agreed   upon\ncertification data.\n12. 2.2   External  Packages  \u2014  The  pac king  list  on  the\noutside   of   the   external   package   shall   contain   the\nfollowing information:\n\u2022 User\u2019s part number,\n\u2022 User\u2019s purchase order number,\n\u2022 Quantity,\n\u2022 Shipping date, and\n\u2022 Any    specific    instructions    for    receiving    dock\npersonnel.\n13  Certification\n13. 1   Upon  request  of  the  user  in  the   contract  or\npurchase   order,   a   supplier\u2019s   certification   that   the\nproduct  was  manufactured  and  tested  in  accordance\nwith this specification, together with a report of the test\nresults,  shall  be  furnished  at  the  time  of  shipment.\nHowever,  if  the  user  does  perform  inspection  and  test\non  a  certified  shipment,  and  the  product  fails  to  meet\nthe   requirements,   the   product   shall   be   subject   to\nrejection.\n13. 2  If the user and supplier agree,  the product may be\ncertified as capable of meeting this specification. In this\ncontext, capable of meeting signifies that the supplier is\nnot  required  to  perform  all  the  inspections  and  tests.\nHowever,  if  the  user  does  perform  inspection  and  test\non  a  certified  shipment,  and  the  product  fails  to  meet\nthe   requirements,   the   product   shall   be   subject   to\nrejection."),(0,i.yg)("p",null,"SEMI G1-96 \xa9 SEMI 1980, 199611\nAPPENDIX 1\nCERAMIC CERDIP BASE DIMENSIONS AND TOLERANCE\nREQUIREMENTS \u2014 STANDARD OUTLINES\nTable 2  Ceramic Cerdip Base Dimensions and Tolerance Requirements\nLead Count  Min. Length Max. Length  Min. Width   Max. Width\nMin. Cavity\nLength\nMax. Cavity\nLength\nMin. Cavity\nLength\nMax. Cavity\nLengthUnits\n80. 3800.4000.2480.2880.1400.2200.1200.380in\n9. 6510.166.297.313.555.583.049.65mm\n140. 7600.7500.2480.2880.1400.2500.1100.150in\n19. 3019.306.297.313.556.352.793.81mm\n160. 7600.7600.2480.2880.1400.4000.1100.193in\n19. 3019.306.287.313.5510.162.794.90mm\n180. 8900.8900.2680.2880.1400.4000.1100.193in\n22. 6022.606.807.313.5510.162.794.90mm\n200. 9500.9700.2680.2880.2500.3300.1400.193in\n24. 1324.636.807.316.358.383.554.90mm\n221. 0701.0700.2880.3800.2000.4100.1700.230in\n27. 1727.177.319.655.0810.414.315.84mm\n241. 1931.2500.2750.5770.1980.4400.1300.380in\n30. 3031.756.9814.655.0211.173.309.65mm\n281. 4501.4500.5200.5770.2500.5000.1700.340in\n36. 8336.8313.2014.656.3512.704.318.63mm\n321. 6501.6500.5770.5770.3700.7100.3250.380in\n41. 9141.9114.6514.659.3918.038.259.65mm\n402. 0502.0500.5200.5770.2600.8000.2500.415in\n52. 0752.0713.2014.656.6020.326.3510.54mm\n482. 4502.4500.5880.5880.2500.3000.2500.300in\n62. 2362.2314.9314.936.357.626.357.62mm\nNOTE 1: All categories in above table are min./max. tolerance requirements. In normal manufacturing specifications, tolerances and \xb1 1%.\nNOTE 2: Ceramic body thickness range is 0.075 \u2013 0.080 inches (1.88 - 2.03 mm).\nNOTE 3: Cavity depth to be agreed upon between purchaser and supplier.\nTable 3  Package Styles\nPackage DesignationDefinition\nLSILarge scale integration\nMSIMedium scale integration\nSDSmall (skinny) dual-in-line package\nSSISmall scale integration\nSLSISuper large scale integration\nVLSIVery large scale integration"),(0,i.yg)("p",null,"SEMI G1-96 \xa9 SEMI 1980, 199612\nAPPENDIX 2\nCERAMIC CERDIP CAP DIMENSIONS AND TOLERANCE\nREQUIREMENTS \u2014 STANDARD OUTLINES\nTable 4  Ceramic Cerdip Cap Dimensions and Tolerance Requirements\nDescriptionBody LengthBody Width\nThickness\nMin.       Max.   Cavity Length    Cavity Width\nCavity Depth\n(Measured at\nCavity\nBottom)Units\n8SSI0.380 \xb1 0.004    0.248 \xb1 0.003    0.050 - 0.055    0.260 \xb1 0.004    0.157 \xb1 0.003    0.018 \xb1 0.003in\n9. 65 \xb1 0.1026.30 \xb1 0.0761.27 - 1.406.60 \xb1 0.1026.60 \xb1 0.1023.99 \xb1 0.076mm\n8LSI0.380 \xb1 0.004    0.288 \xb1 0.003    0.050 - 0.055    0.260 \xb1 0.004    0.185 \xb1 0.003    0.018 \xb1 0.003in\n9. 65 \xb1 0.0127.32 \xb1 0.0761.27 - 1.406.60 \xb1 0.1024.70 \xb1 0.0760.457 \xb1 0.076mm\n14/16SSI0.760 \xb1 0.007    0.248 \xb1 0.004    0.050 - 0.055    0.350 \xb1 0.004    0.157 \xb1 0.003    0.018 \xb1 0.003in\n19. 30 \xb1 0.1786.81 \xb1 0.0761.27 - 1.408.89 \xb1 0.1024.32 \xb1 0.0760.457 \xb1 0.076mm\n16SLI/VLSI0.760 \xb1 0.007    0.288 \xb1 0.003    0.050 - 0.055    0.450 \xb1 0.005    0.195 \xb1 0.003    0.018 \xb1 0.003in\n19. 30 \xb1 0.1787.32 \xb1 0.0761.27 - 1.4010.67 \xb1 0.1274.95 \xb1 0.0760.457 \xb1 0.076mm\n18MSI0.890 \xb1 0.008    0.268 \xb1 0.003    0.050 - 0.055    0.350 \xb1 0.004    0.170 \xb1 0.003    0.018 \xb1 0.003in\n22. 61 \xb1 0.2036.81 \xb1 0.0761.27 - 1.408.89 \xb1 0.1024.32 \xb1 0.0760.457 \xb1 0.076mm\n18LSI0.890 \xb1 0.008    0.288 \xb1 0.003    0.050 - 0.055    0.350 \xb1 0.004    0.185 \xb1 0.003    0.018 \xb1 0.003in\n22. 61 \xb1 0.2037.32 \xb1 0.0761.27 - 1.408.89 \xb1 0.1024.70 \xb1 0.0760.457 \xb1 0.076mm\n18VLSI0.890 \xb1 0.008    0.288 \xb1 0.003    0.050 - 0.055    0.420 \xb1 0.004    0.195 \xb1 0.003    0.018 \xb1 0.003in\n22. 61 \xb1 0.2037.32 \xb1 0.0761.27 - 1.4010.67 \xb1 0.1024.95 \xb1 0.0760.457 \xb1 0.076mm\n20MSI0.950 \xb1 0.010    0.268 \xb1 0.003    0.050 \xb1 0.055    0.300 \xb1 0.004    0.170 \xb1 0.003    0.018 \xb1 0.003in\n24. 13 \xb1 0.2546.81 \xb1 0.0761.27 - 1.407.62 \xb1 0.1024.32 \xb1 0.0764.57 \xb1 0.076mm\n20LSI/VLSI0.950 \xb1 0.010    0.288 \xb1 0.003    0.050 - 0.055    0.380 \xb1 0.004    0.190 \xb1 0.003    0.018 \xb1 0.003in\n24. 13 \xb1 0.2547.32 \xb1 0.0761.27 - 1.409.65 \xb1 0.1024.83 \xb1 0.0760.457 \xb1 0.076mm\n22MSI/LSI/VL\nSI"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"070 \xb1 0.010    0.380 \xb1 0.004    0.050 - 0.055    0.370 \xb1 0.005    0.275 \xb1 0.004    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"17 \xb1 0.2549.65 \xb1 0.1021.27 - 1.409.40 \xb1 0.1276.99 \xb1 0.1020.457 \xb1 0.076mm\n24MSI/LSI1.250 \xb1 0.010    0.520 \xb1 0.006    0.050 - 0.055    0.400 \xb1 0.005    0.330 \xb1 0.005    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"75 \xb1 0.254    13.21 \xb1 0.1521.27 - 1.4010.16 \xb1 0.1278.38 \xb1 0.1270.457 \xb1 0.076mm\n24VLSI1.250 \xb1 0.010    0.577 \xb1 0.006    0.050 - 0.056    0.560 \xb1 0.006    0.380 \xb1 0.005    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"75 \xb1 0.254    14.65 \xb1 0.1521.27 - 1.4214.22 \xb1 0.1529.65 \xb1 0.1270.457 \xb1 0.076mm\n24SD3S1.250 \xb1 0.010    0.288 \xb1 0.003    0.050 - 0.055    0.350 \xb1 0.004    0.190 \xb1 0.003    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"75 \xb1 0.2547.32 \xb1 0.0761.27 - 1.408.89 \xb1 0.1024.83 \xb1 0.0760.457 \xb1 0.076mm\n24SD3M1.250 \xb1 0.010    0.288 \xb1 0.003    0.050 - 0.055    0.490 \xb1 0.005    0.195 \xb1 0.003    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"75 \xb1 0.2547.32 \xb1 0.0761.27 - 1.4012.45 \xb1 0.1274.95 \xb1 0.0760.457 \xb1 0.076mm\n24SD4M1.250 \xb1 0.010    0.380 \xb1 0.004    0.050 - 0.055    0.235 \xb1 0.004    0.235 \xb1 0.004    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"75 \xb1 0.2549.65 \xb1 0.1021.27 - 1.405.97 \xb1 0.1025.97 \xb1 0.1020.457 \xb1 0.076mm\n28MSI/LSI1.450 \xb1 0.010    0.520 \xb1 0.006    0.050 - 0.055    0.400 \xb1 0.005    0.330 \xb1 0.005    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"83 \xb1 0.254    13.21 \xb1 0.1521.27 - 1.4010.16 \xb1 0.1278.38 \xb1 0.1270.457 \xb1 0.076mm\n28VLSI1.450 \xb1 0.010    0.577 \xb1 0.006    0.050 - 0.056    0.560 \xb1 0.005    0.380 \xb1 0.005    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"83 \xb1 0.254    14.65 \xb1 0.1521.27 - 1.4214.22 \xb1 0.1279.65 \xb1 0.1270.457 \xb1 0.076mm\n40 MSI/LSI2.050 \xb1 0.012    0.520 \xb1 0.006    0.050 - 0.055    0.475 \xb1 0.005    0.365 \xb1 0.005    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"07 \xb1 0.305    13.21 \xb1 0.1521.27 - 1.4012.07 \xb1 0.1279.27 \xb1 0.1270.457 \xb1 0.076mm\n48MSI2.450 \xb1 0.015    0.577 \xb1 0.006    0.050 - 0.056    0.400 \xb1 0.005    0.400 \xb1 0.005    0.018 \xb1 0.003in"),(0,i.yg)("li",{parentName:"ol"},"65 \xb1 0.152    14.65 \xb1 0.1521.27 - 1.4210.16 \xb1 0.127    10.16 \xb1 0.127    0.457 \xb1 0.076mm")),(0,i.yg)("p",null,"SEMI G1-96 \xa9 SEMI 1980, 199613\nNOTICE:  These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G2-94 \xa9 SEMI 19941\nSEMI G2-94\nSPECIFICATION FOR METALLIC LEADFRAMES FOR CER-DIP\nPACKAGES\n1  Preface"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  Purpose \u2014 This specification  defines the materials\nand  dimensions  for  the  metallic  leadframe  (stamped  or\netched) used in the construction of Cer-DIP Package."),(0,i.yg)("li",{parentName:"ol"},"2   Scope  \u2014  The  criteria  detailed   in  this  document\napplies  to  the  iron-nickel  leadframe  (MIL-M-38510\nType A or Type B) used in Cer-DIP packages."),(0,i.yg)("li",{parentName:"ol"},"3   Units  \u2014  U.S.  Customary  (inch -pound)  or  metric\n(SI)  units  may  be  used  at  the  customer\u2019s  discretion.\nThis specification uses the U.S. Customary units as the\nprime unit.\n2  Referenced Documents\n1"),(0,i.yg)("li",{parentName:"ol"},"1  This document specifically ref ers to:\nMIL-I-23011   \u2014   Iron/Nickel   Alloys   for   Sealing   to\nGlasses and Ceramics\nMIL-M-38510 \u2014      General      Specifications      for\nMicrocircuits\nMIL-STD-883  \u2014  Test  Methods  and  Procedures  for\nMicroelectronics"),(0,i.yg)("li",{parentName:"ol"},'2  Related information may also  be found in:\nMIL-STD-105  \u2014  Sampling  Procedures  and  Tables  for\nInspection by Attributes\n3  Terminology\nbonding  area  \u2014  Coined  area  on  bond  fingers  within  a\ndistance of 0.762 mm (0.030") from lead tips.\nbottom formed width \u2014 See Figure 3.\nbow  \u2014  Curvature  of  the  leadframe  strip  in  the  vertical\nplane; see Figure 1.\nburr \u2014 Fragment of excess parent material attached to\nthe leadframe edges.\ncamber \u2014 Curvature of the leadframe strip edge in the\nhorizontal plane; see Figure 2.\ncoined  area  \u2014  The  area  of  the  bond  fingers  planished\nto  produce  a  flattened  area  for  functional  use;  see\nFigure 3.\ncoplanarity \u2014 The total indicator reading difference of\nthe lead tips in the Z direction.')),(0,i.yg)("p",null,"1 Military Standards, Naval Publications and Form Center, 5801\nTabor Ave., Philadelphia, PA 19120\ndatum plane \u2014 M is datum plane; see Figure 3.\ndiscoloration   \u2014   A   darkening   or   staining   of   the\naluminum (metallization).\nforeign  material  \u2014  Any  adhering  residue  which  is  not\npart of the leadframe composition.\npit  \u2014  A  shallow  surface  depression  or  crater  with  a\nvisible edge.\nplanarity  \u2014  Total  indicator  reading  of  the  lead  tips  in\nthe Z direction relative to datum M.\nprojection \u2014 A raised portion of the surface indigenous\nwith the parent material, other than a burr.\nslug marks \u2014 Random dents in the leadframe.\nstamped leadframe terminology \u2014 See Figure 3.\ntilt  \u2014  The  deviation  of  the  plane  of  the  coined  area\nfrom a condition parallel to the plane on datum M.\ntop formed width \u2014 See Figure 3.\ntwist   \u2014   The   angular   rotation   of   one   end   of   the\nleadframe  or  strip  with  reference  to  the  other  end;  see\nFigure 4.\nvoid \u2014 An absence of aluminization from a designated\narea of the leadframe.\n4  Ordering Information\nPurchase    order    for    Cer-DIP    metallic    leadframes\nfurnished    to    this    specification    shall    include    the\nfollowing items:\n4. 1   Current  drawing  of  the  leadfra me  showing  all\ndimensions and tolerances, including the location of the\nmetallization layer.\n4. 2  Material,\n4. 3  Number of leads,\n4. 4  Material tensile strength,\n4. 5  Metallization thickness and typ e,\n4. 6   Form  of  leadframes  (i.e.,  singl es,  scored  strips,  or\nunscored strips),\n4. 7  Number of frames per strip; as  applicable,\n4. 8  Material certification,\n4. 9  Packaging and marking."),(0,i.yg)("p",null,'SEMI G2-94 \xa9 SEMI 19942\n5  Dimensions\nAll  Dimensioning  and  tolerancing  shall  conform  to\nY14.5. Table 1 presents standard leadframe dimensions.\n6  Materials\n6. 1  Leadframe Base Material \u2014 T ensile strength shall\nbe specified per MIL-I-23011.\n6. 1.1   Chemical  Composition  \u2014  Sha ll  conform  to  the\nrequirements of MIL-M-385l0, Type A or B.\n6. 1.2   Material  Tensile  Strength  \u2014  S hall  be  supplied\nper MIL-I-23011.\n6. 2  Metallization \u2014 Aluminum\n6. 2.1   Thickness  \u2014  100  microinches   minimum,  600\nmicroinches maximum (micromin, micromaximum).\n6. 2.2    Coverage   \u2014   0.030"   (0.762   mm )   minimum;\nmeasured from lead tip. Maximum to be determined by\nceramic size.\n6. 2.3  Composition\n6. 2.3.1  Clad Material \u2014 99.4% minim um aluminum.\n6. 2.3.2     Vapor    Deposition    \u2014    99.9%    m inimum\naluminum.\nNOTE:  The  two  types  of  aluminum  may  exhibit  different\nvisual  appearances  and  non-functional  characteristics  after\nprocessing.\n7  Defect Limits\n7. 1  Burrs\n7. 1.1  Horizontal\n7. 1.1.1  Bonding Area \u2014 0.001" (0.02 5 mm) max.\n7. 1.1.2  Other Areas \u2014 0.002" (0.051  mm) max.\n7. 1.2  Vertical\n7. 1.2.1  Bonding Area \u2014 0.001" (0.02 5 mm) max.\n7. 1.2.2  Other Areas \u2014 0.002" (0.051  mm) max.\n7. 2   Planarity/Coplanarity  \u2014  Shal l  not  exceed  the\nlimits shown in Table 2.\n7. 3   Foreign  Materials  \u2014  Leadfram es  shall  be  clean\nand  free  from  foreign  material  such  as  photoresist,\nlubricants, solvent residue, water marks, and rust spots.\nProtective  coatings  acceptable  to  both  vendor  and  user\nare not considered foreign material.\n7. 4  Pits and Slug Marks\n7. 4.1.1   Bonding  Area  \u2014  0.001"  (0.02 5  mm)  max.\nsurface  dimension  \xd7  0.0005"  (0.013  mm)  maximum\ndepth.\n7. 4.1.2    Other   Areas   \u2014   0.010"   (0.254    mm)   max.\nsurface  dimension  \xd7  0.0005"  (0.013  mm)  maximum\ndepth.\n7. 5  Projections\n7. 5.1  Bonding Area \u2014 None allowe d.\n7. 5.2   Other  Areas  \u2014  .010"  (.254  mm )  max.  surface\ndimension \xd7 0.002" (0.015 mm) maximum height.\n7. 6   Scratches  \u2014  There  shall  be  no   scratches  in  the\naluminum metallization that penetrate to the underlying\nbase material.\n7. 7   Voids  \u2014  All  metallized  areas  o f  the  leadframe\nwithin the bonding area shall have no voids larger than\n0. 001" (0.025 mm) in any dimension.\n7. 8   Twist    (formed  leadframe  strip )  \u2014  0.004  inch  per\ninch (0.102 mm).\n7. 9  Coining\n7. 9.1  Coined Depth \u2014 Minimum 0. 0005" (0.013 mm);\nmaximum  0.002"  (0.051  mm).  Minimum  coined  depth\nmay be controlled by minimum flat area.\n7. 9.2   Coined  Flat  Area  \u2014  Minimum   of  80%  of\nnormal  lead  width;  measured  0.005"  (0.127  mm)  back\nfrom lead tip.\n7. 9.3  Coined Length \u2014 Minimum 0 .025" (0.635 mm)\nfrom lead tip.\n7. 10  Lead Position\n7. 10.1    Lead   Position   \u2014   A   0.007"   (0. 178   mm)\ndiameter  circle  must  be  100%  within  nominal  lead\nposition  when  centered  at  lead  nominal  centerline  and\n0. 007" (0.178 mm) back from lead tip.\n7. 10.2    Minimum   Spacing   \u2014   0.006"   ( 0.152   mm)\nminimum.\n7. 11  Bowing\n7. 11.1   Convex  \u2014  0.0025  inch  per  inc h  (0.0025  mm\nper mm) maximum.\n7. 11.2   Concave  \u2014  0.0025  inch  per  in ch  (0.0025  mm\nper mm) maximum.\n7. 12   Camber  \u2014  0.005  inch  per  inch   (0.005  mm  per\nmm) maximum.\nNOTE: Items 7.11 and 7.12 refer to scored strips only.\n8  Sampling\nSampling   will   be   determined   between   vendor   and\ncustomer.'),(0,i.yg)("p",null,"SEMI G2-94 \xa9 SEMI 19943\n9  Test Methods\n9. 1  Sequence of Events and Tests\nThe sequence of testing should be:\n9. 1.1  Degrease\n9. 1.2  Metallurgical Bond Adhesion  (Section 9.3.1)\n9. 1.3  Frame Attach\n9. 1.4  Die Attach\n9. 1.5  Bond\n9. 1.6  Pre-Seal Bond Pull (Section 9. 3.2)\n9. 1.7  Seal\n9. 1.8  Mechanical Testing (Section 9 .2)\n9. 1.9  Lead Trim\n9. 1.10  Post-Seal Bond Pull (Section 9 .3.2)\nNOTE:  It  is  acknowledged  that  the  leadframe  manufacturer\nmay   not   perform   all   these   tests   due   to   equipment   and\ncomponent  limitations.  Regardless,  leadframes  must  fulfill\nthese  requirements,  subject  to  the  influence  of  the  testing\nfacility and associated components.\n9. 2  Mechanical and Thermal\n9. 2.1    Temperature   Cycling   \u2014   Per   M IL-STD-883,\nMethod 1010.4, Condition C.\n9. 2.2   Thermal  Shock  \u2014  Per  MIL-ST D-883,  Method\n1011. 2, Condition C.\n9. 2.3    Centrifuge   \u2014   Per   MIL-STD-8 83,   Method\n2001. 2, Condition E.\n9. 2.4  Lead Integrity\n9. 2.4.1   A  500\xb0C  \xb1  20\xb0  -  55%  R.H.  hea t  soak  for  15\nminutes  \xb1  1  minute.  Cooled  at  no  more  than  50\xb0C  per\nminute.   Afterwards   the   frame   is   clamped   between\nplates of a suitable size for the lead spacing (see Section\n9. 2.4.2). Then (3) 90\xb0 cycles are performed. Frames are\nexamined   at   20\xd7   magnification   and   if   cracks   are\nobserved  at  the  Apex  A  (Figure  3),  then  the  frame  is\nrejected.\n9. 2.4.2   Plate  shall  be  of  equivalent  pla n-form  to  the\nceramic  being  employed  for  the  particular  frame.  An\nedge radius equivalent to 2T, where T is the leadframe\nthickness,  shall  be  on  the  contacting  surface  of  the\nplate.\n9. 3  Functional Test Methods\n9. 3.1   Metallurgical  Bond  Adhesion  A luminization \u2014\nThe  metallurgical  bond  between  the  aluminization  and\nthe  base  metal  shall  permit  the  leadframe  to  be  heated\nin  air  to  525\xb0C  \xb1  10\xb0C  for  five  (5)  minutes  minimum\nwithout  evidence  of  aluminum  peeling,  blistering,  or\ndiscoloring  when  viewed  at  20\xd7  magnification.  (Dis-\ncoloration  must  not  jeopardize  the  user\u2019s  standard  part\nreliability.)  Subsequently,  the  aluminized  layer  must\npass the following two adhesion tests:\n9. 3.1.1   A  cellophane  type  adhesive  tap e  is  firmly\napplied  to  the  aluminization  and  removed  toward  the\ncenter  of  the  cavity  in  a  continuous  rapid  motion.  This\ntest  is  to  be  performed  over  the  same  area  three  times.\nNo  evidence  of  aluminum  separation  from  the  base\nmetal shall be visible at 20\xd7 magnification\n9. 3.1.2  The aluminization shall be cap able of passing a\nfunctional wirebond test without separating.\n9. 3.2   Lead  Bond  Quality  \u2014  Minimu m  pre-seal  and\npost-seal bond strength test per MIL-STD-883, Method\n2011. 2,     Test     Condition     D.     Applicable     failure\ncategories: A-4 and A-6.\n10  Packaging and Marking\n10. 1    Packaging   \u2014   The   shipping   co ntainers   and\nmaterials  shall  be  suitably  designed  to  provide  the\nsingulated  components  with  protection  against  normal\ntransportation  damage  risks  which  include  crushing,\nabrasion  and  spillage,  and  exposure  to  moisture  and\nother corrosive gases. The inner packing materials must\nnot  cause  particulate  contamination  on  the  components\nand  shall  be  clean-room  compatible  as  defined  by  the\ncustomer.  The  components,  in  packing  trays,  shall  be\nsealed in a vacuum bag with a dessicant.\n10. 2  Packing List\n10. 2.1   Internal  Packages  \u2014  Each  int ernal  package\nshall be marked as follows:\nUser Part Number\nUser Purchase Order Number\nDrawing    Number    (User\u2019s    and    Supplier\u2019s,    if\nappropriate)\nSupplier Shipping Lot Number\nQuantity\nDate of Manufacture\n10. 2.2  External Packages \u2014 The Pac king List, located\non   the   outside   of   the   container,   shall   provide   the\nfollowing information:\nUser\u2019s Part Number\nUser\u2019s Purchase Order Number\nQuantity\nShipping Date\nAny    specific    instructions    for    receiving    dock\npersonnel."),(0,i.yg)("p",null,"SEMI G2-94 \xa9 SEMI 19944\nTable 1  Typical Ceramic Cer-DIP Metallic Leadframes Dimension and Tolerance Requirements\nDescriptionCavity LengthCavity WidthLead-Formed Width, Top\nBond Finger Layout\nEnd vs. Side\nNominal\nProgressionUnit\n8SSI-0.120 \xb1 0.0070.311 \xb1 0.003040.945in\n3. 05 \xb1 0.1787.90 \xb1 0.07624.00mm\n8MSI-0.140 \xb1 0.0070.311 \xb1 0.003040.945in\n3. 56 \xb1 0.1787.90 \xb1 0.07624.00mm\n8LSI-0.160 \xb1 0.0070.311 \xb1 0.003040.945in\n4. 06 \xb1 0.1787.90 \xb1 0.07624.00mm\n14SSI0.160 \xb1 0.0070.120 \xb1 0.0070.311 \xb1 0.003430.945in\n4. 06 \xb1 0.1783.05 \xb1 0.1787.90 \xb1 0.07624.00mm\n14MSI0.260 \xb1 0.0070.140 \xb1 0.0070.311 \xb1 0.003430.945in\n6. 60 \xb1 0.1783.56 \xb1 0.1787.90 \xb1 0.07624.00mm\n16SSI0.160 \xb1 0.0070.120 \xb1 0.0070.311 \xb1 0.003440.945in\n4. 06 \xb1 0.1783.05 \xb1 0.1787.90 \xb1 0.07624.00mm\n16MSI0.260 \xb1 0.0070.140 \xb1 0.0070.311 \xb1 0.003440.945in\n6. 60 \xb1 0.1783.56 \xb1 0.1787.90 \xb1 0.07624.00mm\n16LSI0.260 \xb1 0.0070.170 \xb1 0.0070.311 \xb1 0.003440.945in\n6. 60 \xb1 0.1784.32 \xb1 0.1787.90 \xb1 0.07624.00mm\n16SLSI0.360 \xb1 0.0070.170 \xb1 0.0070.311 \xb1 0.003440.945in\n9. 14 \xb1 0.1784.32 \xb1 0.1787.90 \xb1 0.07624.00mm\n16VLSI0.330 \xb1 0.0070.180 \xb1 0.0070.311 \xb1 0.003620.945in\n8. 38 \xb1 0.1784.57 \xb1 0.1787.90 \xb1 0.07624.00mm\n18MSI0.260 \xb1 0.0080.140 \xb1 0.0080.311 \xb1 0.003451.061in\n6. 60 \xb1 0.2033.56 \xb1 0.2037.90 \xb1 0.07626.95mm\n18LSI0.260 \xb1 0.0080.170 \xb1 0.0080.311 \xb1 0.003631.061in\n6. 60 \xb1 0.2034.32 \xb1 0.2037.90 \xb1 0.07626.95mm\n18VLSI0.330 \xb1 0.0080.180 \xb1 0.0080.311 \xb1 0.003631.061in\n8. 38 \xb1 0.2034.57 \xb1 0.2037.90 \xb1 0.07626.95mm\n20MSI0.210 \xb1 0.0080.140 \xb1 0.0080.311 \xb1 0.003461.175in\n5. 33 \xb1 0.2033.56 \xb1 0.2037.90 \xb1 0.07629.85mm\n20LSI0.260 \xb1 0.0080.170 \xb1 0.0080.311 \xb1 0.003641.175in\n6. 60 \xb1 0.2034.32 \xb1 0.2037.90 \xb1 0.07629.85mm\n20VLSI0.330 \xb1 0.0080.175 \xb1 0.0080.311 \xb1 0.003641.175in\n8. 38 \xb1 0.2034.45 \xb1 0.2037.90 \xb1 0.07629.85mm\n22MSI0.270 \xb1 0.0102.10 \xb1 0.0100.411 \xb1 0.003651.250in\n6. 86 \xb1 0.2545.33 \xb1 0.25410.44 \xb1 0.07631.75mm\n22LSI0.310 \xb1 0.0100.240 \xb1 0.0100.411 \xb1 0.003651.250in\n7. 87 \xb1 0.2546.10 \xb1 0.25410.44 \xb1 0.07631.75mm\n22VLSI0.350 \xb1 0.0100.260 \xb1 0.0100.411 \xb1 0.003831.250in\n8. 89 \xb1 0.2546.60 \xb1 0.25410.44 \xb1 0.07631.75mm\n24MSI0.260 \xb1 0.0100.260 \xb1 0.0100.611 \xb1 0.003661.510in\n8. 38 \xb1 0.2546.60 \xb1 0.25415.01 \xb1 0.07638.35mm\n24LSI0.330 \xb1 0.0100.285 \xb1 0.0100.611 \xb1 0.003661.510in\n8. 38 \xb1 0.2547.24 \xb1 0.25415.01 \xb1 0.07638.35mm\n24VLSI0.420 \xb1 0.0100.290 \xb1 0.0100.611 \xb1 0.003661.510in\n10. 67 \xb1 0.2547.37 \xb1 0.25415.01 \xb1 0.07638.35mm\n24SD3S0.260 \xb1 0.0100.170 \xb1 0.0100.311 \xb1 0.003661.510in\n6. 60 \xb1 0.2544.32 \xb1 0.2547.90 \xb1 0.07638.35mm"),(0,i.yg)("p",null,'SEMI G2-94 \xa9 SEMI 19945\nDescriptionCavity LengthCavity WidthLead-Formed Width, Top\nBond Finger Layout\nEnd vs. Side\nNominal\nProgressionUnit\n24SD3M0.430 \xb1 0.0100.180 \xb1 0.0100.311 \xb1 0.003841.510in\n10. 92 \xb1 0.2544.57 \xb1 0.2547.90 \xb1 0.07638.35mm\n24SD4M0.210 \xb1 0.0100.210 \xb1 0.0100.411 \xb1 0.003661.510in\n5. 33 \xb1 0.2545.33 \xb1 0.25410.44 \xb1 0.07638.35mm\n28MSI0.260 \xb1 0.0110.260 \xb1 0.0110.611 \xb1 0.003861.724in\n6. 60 \xb1 0.2796.60 \xb1 0.27915.01 \xb1 0.07643.79mm\n28LSI0.325 \xb1 0.0110.275 \xb1 0.0110.611 \xb1 0.003861.724in\n8. 26 \xb1 0.2796.99 \xb1 0.27915.01 \xb1 0.07643.79mm\n28VLSI0.420 \xb1 0.0110.280 \xb1 0.0110.611 \xb1 0.003861.724in\n10. 67 \xb1 0.2797.11 \xb1 0.27915.01 \xb1 0.07643.79mm\n40MSI0.270 \xb1 0.0120.260 \xb1 0.0120.611 \xb1 0.00310102.300in\n6. 86 \xb1 0.3056.60 \xb1 0.30515.01 \xb1 0.07658.42mm\n40LSI0.375 \xb1 0.0120.295 \xb1 0.0120.611 \xb1 0.0031282.300in\n9. 53 \xb1 0.3057.49 \xb1 0.30515.01 \xb1 0.07658.42mm\nNOTE: While a 0.311 top form is still currently being used, numerous users have changed to a 0.314 top form to prevent interference between the\nCer-DIP base and leadframe.\nTable 2\nLeadsPlanarityCoplanarity\n8\u201314\u201316+0.003"/\u20130.004"(+ 0.076 mm/\u20130.102 mm)0.004" (0.102 mm)\n18+0.004"/\u20130.005"(+0.102 mm/\u20130.127 mm)0.005" (0.127 mm)\n20+0.004"/\u20130.005"(+0.102 mm/\u20130.127 mm)0.006" (0.152 mm)\n22+0.004"/\u20130.006"(+0.102 mm/\u20130.152 mm)0.006" (0.152 mm)\n24+0.004"/\u20130.006"(+0.102 mm/\u20130.152 mm)0.007" (0.178 mm)\n28+0.005"/\u20130.007"(+0.127 mm/\u20130.178 mm)0.008" (0.203 mm )\n40+0.006"/\u20130.008"(+0.152 mm/\u20130.203 mm)0.010" (0.254 mm)'),(0,i.yg)("p",null,"SEMI G2-94 \xa9 SEMI 19946\nFigure 1\nBow\nFigure 2\nCamber\nFigure 3\nStamped Leadframe Terminology"),(0,i.yg)("p",null,"SEMI G2-94 \xa9 SEMI 19947\nMETHOD #1\nMETHOD #2\nREF PLANE\nFigure 4\nTwist Strip\nUsing surface plate, establish a reference plane the whole length of the frame strip. Place frame strip, either method\n1 or 2, whichever method gives a 3 point contact with reference plane A, using thickness gauges to determine height\nbetween reference plane and 4th point noted as t. This measurement will determine frame twist over entire length.\nFigure 5\nStandoff Lead Length"),(0,i.yg)("p",null,"SEMI G2-94 \xa9 SEMI 19948\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,'SEMI G3-90 \xa9 SEMI 1980, 19961\nSEMI G3-90\nSPECIFICATION FOR SlDEBRAZED LAMINATES\n1  Preface\nThis specification covers laminated ceramic sidebrazed\npackages  of  7.62  mm  (0.003"),  10.16  mm  (0.400"),\n15. 24  mm  (0.600")  and  22.86  mm  (0.900")  nominal\nwidths.  The  leadframe  which  is  brazed  to  this  type  of\npackage is included in this specification.\n2  Applicable Documents\n1\n2. 1    This   following   applicable   docu ments,   of   the\nrevision currently in effect, are part of this specification\nto the extent referenced herein.\nMIL-STD-105  \u2014  Sampling  Procedures  and  Tables  for\nInspection by Attributes\nMIL-STD-883  \u2014  Test  Methods  and  Procedures  for\nMicroelectronics\nMIL-G-45204 \u2014 Gold Plating, Electro-Deposited\nMIL-M-38510      \u2014      General      Specification      for\nMicrocircuits\n3  Selected Definitions\nburr \u2014 An adherent fragment of excess parent material\nat the component edge.\nFigure 1\nChip Illustration\nchip \u2014 A region of ceramic missing from the surface or\nedge   of   a   package   which   does   not   go   completely\nthrough  the  package.  Chip  size  is  given  by  its  length,\nwidth  and  depth  from  a  projection  of  the  design  plan-\nform. (See Figure 1.)'),(0,i.yg)("p",null,"1 Military Standards, Naval Publications and Form Center, 5801\nTabor Ave., Philadelphia, PA 19120\ncrack  \u2014  A  cleavage  or  fracture  that  extends  to  the\nsurface  of  a  package.  It  may  or  may  not  pass  through\nthe entire thickness of the package.\ndie attach surface \u2014 See Figure 2.\nFigure 2\nDie Attach Surface\ndiscoloration   \u2014   Any   change   in   the   color   of   the\npackage plating as detected by the unaided eye after the\napplication of heat per Section 9.1.1.\nforeign  material  \u2014  An  adherent  particle  other  than\nparent material of that component.\nLSI \u2014 Large scale integration.\nlayer  \u2014  A  ceramic  or  metallized  layer  that  performs  a\ndiscrete  function  as  a  part  of  the  package.  Should  a\nlayer be comprised of more than one ceramic laminate,\nall of those laminates shall be considered as comprising\none  layer  if  all  are  common  in  both  plan-form  and\nfunction. Leadframes shall not be considered as layers.\nMSI \u2014 Medium scale integration.\nprojection  \u2014  An  adherent  fragment  of  excess  material\non the component surface.\npullback \u2014 The linear distance between the edge of the\nceramic and the first measurable metallization interface.\n(See Figure 3.)\nrundown \u2014 See Figure 3."),(0,i.yg)("p",null,"SEMI G3-90 \xa9 SEMI 1980, 19962\nFigure 3\nMetallization Misalignment\nSSI \u2014 Small scale integration.\nseal area \u2014 A dimensional outline area designated for\neither metallization or bare ceramic to provide a surface\narea for sealing. (See Figure 4.)\nFigure 4\nSeal Area\nseating plane \u2014 See Figure 5.\nstandoff  \u2014  Residual  air  gap  after  inserting  the  leads\ninto  a  ground  steel  plate  with  a  specific  size  hole  and\napplying  a  specified  downward  pressure.  (See  Figure\n5. )\nNOTE:  When determining the seating plane a downward\nf\nof 10 grams is to be applied to the package.\nFigure 5\nLeadframe Paddle Width and Standoff\nTIR \u2014 Total indicator reading.\nVLSI \u2014 Very large scale integration.\nvoid  \u2014  An  absence  of  metallization  or  plating  from  a\ndesignated area.\n4  Ordering Information\nPurchase   orders   for   sidebrazed   laminated   packages\nfurnished    to    this    specification    shall    include    the\nfollowing items:"),(0,i.yg)("h1",{id:"1"},"1"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Drawing number and revision level")),(0,i.yg)("h1",{id:"2"},"2"),(0,i.yg)("ol",{start:2},(0,i.yg)("li",{parentName:"ol"},"Number of leads and lead series spacing")),(0,i.yg)("h1",{id:"3"},"3"),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"Type and color of ceramic")),(0,i.yg)("h1",{id:"4"},"4"),(0,i.yg)("ol",{start:4},(0,i.yg)("li",{parentName:"ol"},"Type and thickness of plating")),(0,i.yg)("h1",{id:"5"},"5"),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"Description (See Table 1.)")),(0,i.yg)("h1",{id:"6"},"6"),(0,i.yg)("ol",{start:6},(0,i.yg)("li",{parentName:"ol"},"Thickness of individual layers of ceramic")),(0,i.yg)("h1",{id:"7"},"7"),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"Internal finger bonding pattern layout")),(0,i.yg)("h1",{id:"8"},"8"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"Minimum  exposed  metallized  bond  finger  length\nand width")),(0,i.yg)("h1",{id:"9"},"9"),(0,i.yg)("ol",{start:9},(0,i.yg)("li",{parentName:"ol"},"Leads common to die attach area and/or seal ring")),(0,i.yg)("h1",{id:"10"},"10"),(0,i.yg)("ol",{start:10},(0,i.yg)("li",{parentName:"ol"},"Sealing dimensions and flatness")),(0,i.yg)("h1",{id:"11"},"11"),(0,i.yg)("ol",{start:11},(0,i.yg)("li",{parentName:"ol"},"Certification")),(0,i.yg)("h1",{id:"12"},"12"),(0,i.yg)("ol",{start:12},(0,i.yg)("li",{parentName:"ol"},"Method of test and measurements (See Section 9.)"),(0,i.yg)("li",{parentName:"ol"},"Lot acceptance procedures (See Section 8.)")),(0,i.yg)("h1",{id:"14"},"14"),(0,i.yg)("ol",{start:14},(0,i.yg)("li",{parentName:"ol"},"Packaging and Marking (See Section 10.)\n5  Dimensions and Permissi b le Variations\nThe  dimensions  of  the  sidebraze  laminate  packages\nshall conform as specified in Table 1.")),(0,i.yg)("p",null,'SEMI G3-90 \xa9 SEMI 1980, 19963\n6  Materials\n6. 1  Ceramic\n6. 1.1  Alumina content 90% minimu m.\n6. 1.2  Color \u2014 Opaque or white.\n6. 2  Metallization\n6. 2.1  Refractory metallization (prov ide adequate bond\nstrength to ceramic).\n6. 2.2  Nickel plating (if designated).\n6. 2.3  Precious or noble metal plating .\n6. 2.4    Nickel/gold   per   MIL-M-38510    except   gold\nplating  shall  conform  to  MIL-G-45204,  Type  III  and\nhave a thickness of 60 microinches minimum.\n6. 3   Braze  Material  \u2014  An  alloy  wi th  a  melting  point\nequal  to  or  greater  than  750\xb0C  which  will  provide\nspecified bond strength of the lead to the ceramic.\n6. 4  Lead Material\n6. 4.1  Iron nickel cobalt alloy per MI L-M-38510, Type\nA.\n6. 4.2  Iron nickel alloy per MIL-M-3 8510, Type B.\n7  Defect Limits\n7. 1  Ceramic\n7. 1.1  Cracks \u2014 None allowed.\n7. 1.2  Chips\n7. 1.2.1   Corner  \u2014  0.762  mm  (0.030")   \xd7  0.762  mm\n(0.030") \xd7 0.762 mm (0.030") max.\n7. 1.2.2    Edge   \u2014   2.54   mm   (0.100")   \xd7   0 .762   mm\n(0.030")  \xd7  0.762  mm  (0.030")  max.  (Chips  can  not  be\nencroached or exposed any metallized area.)\n7. 1.2.3  Seal Area\n7. 1.2.3.1   7.62  mm  (0.300")  and  10.16  m m  (0.400")\nRow  Spacing  Parts  \u2014  .762  mm  (0.030")  \xd7  2.54  mm\n(0.100")\n7. 1.2.3.2   15.24  mm  (0.600")  Row  Spacin g  Parts \u2014'),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},'27  mm  (0.050")  \xd7  0.381  mm  (0.015")  \xd7  0.381  mm\n(0.015") max.'),(0,i.yg)("li",{parentName:"ol"},'1.2.3.3  22.86 mm (0.900") Rowing Sp acing Parts \u2014'),(0,i.yg)("li",{parentName:"ol"},'52  mm  (0.060")  \xd7  0.508  mm  (0.020")  \xd7  0.508  mm\n(0.020") max.'),(0,i.yg)("li",{parentName:"ol"},"1.2.3.4   Chips  cannot  reduce  the  seal  w idth  by  more\nthan 1/3 of the design width."),(0,i.yg)("li",{parentName:"ol"},"1.3  Burrs and Projections"),(0,i.yg)("li",{parentName:"ol"},'1.3.1   Top  Plane  Excluding  Seal  Are a  \u2014  0.102  mm\n(0.004") max.'),(0,i.yg)("li",{parentName:"ol"},'1.3.2   Seal  Area  \u2014  0.025  mm  (0.001 ")  max.  above\nmetallization.'),(0,i.yg)("li",{parentName:"ol"},'1.3.3  Wire Bond Finger Areas \u2014 0. 025 mm (0.001")\nmax. above metallization.'),(0,i.yg)("li",{parentName:"ol"},'1.3.4  Die Attach Surface \u2014 0.025 m m (0.001") max.\nabove  metallization  excluding  a  0.203  mm  (0.008")\nperimeter  on  7.62  mm  (0.300")  centerline  packages,'),(0,i.yg)("li",{parentName:"ol"},'254  mm  (0.010")  perimeter  on  10.16  mm  (0.400")\ncenterline  packages  and  0.381  mm  (0.015")  perimeter\non  15.24  mm  (0.600")  centerline  packages,  0.508  mm\n(0.020")  perimeter  on  22.86  mm  (0.900")  row  center\npackage.'),(0,i.yg)("li",{parentName:"ol"},"1.4     Camber    \u2014    Ceramic-maximum     of    0.004\ninch/inch (mm/mm)."),(0,i.yg)("li",{parentName:"ol"},"1.5  Flatness"),(0,i.yg)("li",{parentName:"ol"},'1.5.1   Seal  Area  \u2014  0.050  mm  (0.002 ")  TIR  on  7.62\nmm    (0.300")    row    center    packages,    0.0635    mm\n(0.0025")  TIR  on  10.16  mm  (0.400")  and  15.24  mm\n(0.600") row center packages.'),(0,i.yg)("li",{parentName:"ol"},'1.5.2   Die  Attach  \u2014  Die  attach  pad  t o  be  flat  to\nwithin  0.051  mm  (0.002")  TIR  to  exclude  a  0.203  mm\n(0.008")  perimeter  on  7.62  mm  (0.300")  centerline\npackages,  0.254  mm  (0.010")  perimeter  on  10.16  mm\n(0.400")  centerline  packages  and  0.381  mm  (0.015")\nperimeter on 15.24 mm (0.600") centerline packages.'),(0,i.yg)("li",{parentName:"ol"},"2  Metallization"),(0,i.yg)("li",{parentName:"ol"},"2.1  Voids"),(0,i.yg)("li",{parentName:"ol"},'2.1.1  Seal Area \u2014 On the outer half  of the seal area\nwidth,  maximum  of  3  voids  no  larger  than  0.127  mm\n(0.005") in diameter are permissible. On the inner half,\nmaximum of 3 voids no larger than 0.381 mm (0.015")\nin  diameter  or  larger  than  1/3  of  the  seal  area  width,\nwhichever  is  the  smaller.  The  distance  between  any  2\nvoids shall be at least 0.762 mm (0.030").'),(0,i.yg)("li",{parentName:"ol"},'2.1.2  Wire Bond Fingers \u2014 A 0.254  mm (0.010") \xd7'),(0,i.yg)("li",{parentName:"ol"},'010"  (0.254  mm)  void  free  area  within  the  specified\nwire  bond  finger  area  as  defined  be  the  procurement\ndrawing.'),(0,i.yg)("li",{parentName:"ol"},'2.1.3    Die   Attach   Surface   \u2014   Maximu m   0.010"\n(0.254  mm)  diameter  by  a  distance  greater  than  0.030"\n(0.762 mm) with no more than 3 voids.'),(0,i.yg)("li",{parentName:"ol"},"2.2  Metallization Misalignment \u2014  See Figure 3."),(0,i.yg)("li",{parentName:"ol"},'2.2.1  Seal Plane Rundown \u2014 Intern al cavity \u2014 not\nto  exceed  25%  of  the  cavity  layer  thickness.  External\ncavity \u2014 not to be less than 0.010" (0.254 mm) outside\nthe cavity.')),(0,i.yg)("p",null,'SEMI G3-90 \xa9 SEMI 1980, 19964\n7. 2.2.2    Wire   Bond   Finger   Pullback   \u2014    A   0.010"\n(0.254  mm)  maximum  from  the  cavity  edge  and  the\nminimum exposed wire bond lead length must meet the\ndimension on the procurement drawing or specification.\n7. 2.2.3  Wire Bond Finger Rundown  \u2014   Not  to  exceed\n25%  of  the  ceramic  layer  thickness  or  0.005"  (0.127\nmm), whichever is the smaller.\n7. 3  Lead Attachment\n7. 3.1  Voids in Braze\n7. 3.1.1   Gold  Plated  Leadframes  \u2014  75 %  of  the  braze\nfillet will be void free.\n7. 3.1.2   Nickel  or  Bare  Leadframes  \u2014   75%  of  the\nbraze fillet will be void free.\n7. 3.2  Lead Alignment\n7. 3.2.1   Misalignment  Leads  to  Braze  P ads  \u2014  The\nleads  shall  not  overhang  the  braze  pads  by  more  than\n25%  of  the  measured  paddle  width  nor  reduce  the\nclearance between adjacent pad or lead to less than 50%\nof the clearance between adjacent metallizations.\n7. 3.2.2    Lead   Offset   \u2014   Lead   centerline s   must   be\naligned  to  within  0.015"  (0.381  mm)  relative  to  the\nposition   of   the   leads   on   the   opposite   side   of   the\npackage.\n7. 3.2.3   Lead-to-Lead  Alignment  \u2014  0. 010"  \xb1  0.010"\n(0.254  mm  \xb1  0.254  mm)  measured  at  the  base  of  the\nceramic on the same side.\n8  Sampling\nSampling  sizes  must  meet  the  requirements  of  MIL-\nSTD-105;  although  single,  double,  or  multiple  samples\nmay be used.\n9  Test Methods\n9. 1  Mechanical, Electrical and Th ermal Test Methods\n9. 1.1  Gold Plating Quality\n9. 1.1.1  Purity and adhesion of the gold  plated package\nshall  be  tested  by  placing  parts  on  a  calibrated  heater\nblock at:\nCondition A \u2014 450\xb0C \xb1 10\xb0C for two minutes in air, or\nCondition  B  \u2014  470\xb0C  \xb1  10\xb0C  for  one  minute  in\nnitrogen.\n9. 1.1.2     After    cooling    at    room    tempera ture    the\npackages  will  be  visually  examined  for  the  following\ncriteria:\n9. 1.1.2.1  Blisters on the leadframe are a cceptable only\non  the  tie  bar  (that  portion  removed  during  trim).\nBlisters on the bonding fingers shall not exceed 0.003"\n(0.076  mm)  diameter  with  a  maximum  of  1  blister  per\nfinger and 5 blisters per package of any size. Blisters on\nthe   seal   ring   shall   not   exceed   0.005"   (0.127   mm)\ndiameter. Blisters on the die attach pad shall not exceed\n0. 010"  (0.254  mm)  diameter  with  a  maximum  of  5\nblisters  per  package  greater  than  0.005"  (0.127  mm)\ndiameter.\n9. 1.1.2.2   Slight  discoloration  of  the  gold   at  the  die\nattach  pad  edges  up  to  0.025"  (0.635  mm)  from  the\ncavity walls is acceptable. Discoloration of the bonding\nfingers,   seal   ring   surface   or   external   leads   is   not\nacceptable.\n9. 1.1.2.3   There  shall  be  no  flaking  or  pe eling  of  the\npackage plating when viewed at 15\xd7 magnification.\n9. 1.1.2.4   Superficial  stains  left  during  d rying  or  prior\noperations is not cause for rejection.\n9. 1.2  Lead Pull \u2014 Four pounds (1.8  kg) minimum at a\n45\xb0 angle from the lead\u2019s original plane.\n9. 1.3    Lead   Fatigue   \u2014   Test   per   MIL -STD-883,\nMethod 2004.2, Test Condition B2, Section 3.2.\n9. 1.4   Thermal  Characteristics  \u2014  Te st  per  MIL-STD-\n883, Method 1012, Test Conditions A, B, C, D, and E.\n9. 2  Functional Test Methods\n9. 2.1   Die  Attach  Quality  \u2014  Perform   destructive  die\nshear  test  post  environmental  testing  per  MIL-STD-\n883, Method 2019.1, Section 3.2C.\n9. 2.2   Wire  Bond  Quality  \u2014  Perform   minimum  pre-\nseal and post-seal bond strength test per MIL-STD-883,\nMethod  2011.2,  Test  Condition  D.  Reject  for  bonds\nwhich  cause  plating  to  lift  from  the  base  metal  of  the\ndie attach surface or bonding fingers.\n9. 2.3  Solderability \u2014 Test per MIL-S TD-883, Method\n2003. 2.\n9. 2.4  Insulation Resistance \u2014 Test  per MIL-STD-883,\nMethod 1003.\n9. 2.5  Hermetic and Environmental T esting\n9. 2.5.1  The hermetic integrity of the p ackage must be\nmaintained  after  all  environmental  testing.  Hermetic\nchecks   shall   comply   with   MIL-STD-883,   Method\n1014. 3, Test Condition A\n1\nor B and C.\n9. 2.5.2  Environmental testing shall inc lude, but not be\nlimited to, the following:'),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Temperature   Cycle   \u2014   MIL-STD-883,   Method"),(0,i.yg)("li",{parentName:"ol"},"2 Condition C"),(0,i.yg)("li",{parentName:"ol"},"Thermal  Shock  \u2014  MIL-STD-883,  Method  1011.2,\nCondition C")),(0,i.yg)("p",null,"SEMI G3-90 \xa9 SEMI 1980, 19965\n3. Centrifuge    \u2014    MIL-STD-883,    Method    2001.2,\nCondition E\n4. Mechanical    Shock    \u2014    MIL-STD-883,    Method\n2002. 2, Condition B\n9. 2.6  Sequence  of  Events  and  Incomi ng  Testing \u2014\nDuring  incoming  inspection  the  sequence  of  testing\nshall be:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Die Attach"),(0,i.yg)("li",{parentName:"ol"},"Wire Bond"),(0,i.yg)("li",{parentName:"ol"},"Pre-Seal Bond Pull"),(0,i.yg)("li",{parentName:"ol"},"Seal"),(0,i.yg)("li",{parentName:"ol"},"Environmental Test"),(0,i.yg)("li",{parentName:"ol"},"Fine Leak"),(0,i.yg)("li",{parentName:"ol"},"Gross Leak"),(0,i.yg)("li",{parentName:"ol"},"Trim"),(0,i.yg)("li",{parentName:"ol"},"Post-Seal Bond Pull"),(0,i.yg)("li",{parentName:"ol"},"Radiography"),(0,i.yg)("li",{parentName:"ol"},"Die Shear"),(0,i.yg)("li",{parentName:"ol"},"Solderability\nNOTE:  An  initial  vendor  qualification  on  the  thermal  and\nelectrical  characteristics  of  the  package  may  be  performed.\nThe characteristics tested will be:"),(0,i.yg)("li",{parentName:"ol"},"Insulation   Resistance   \u2014   MIL-STD-883,   Method\n1003, Test Condition D"),(0,i.yg)("li",{parentName:"ol"},"Thermal   Dissipation   \u2014   MIL-STD-883,   Method\n1012\n10  Packaging and Marking"),(0,i.yg)("li",{parentName:"ol"},"1  Packaging \u2014 Containers selec ted shall be strong\nenough  and  suitably  designed  to  provide  maximum\nprotection against crushing, spillage, and other forms of\ndamage to the container or its contents. Containers shall\nafford protection of the contents to contamination from\nexposure  to  excessive  moisture  or  oxidation  by  gases.\nPackaging materials shall be so selected to prevent any\ncontamination  of  the  ceramic  component  parts  with\npaper fibers or organic particles."),(0,i.yg)("li",{parentName:"ol"},"2  Marking \u2014 The outer containe rs shall be clearly\nmarked to identify the user stock number, user purchase\norder  number,  drawing  number,  quantity,  and  vendor\nlot number.\n11  Product Design"),(0,i.yg)("li",{parentName:"ol"},"1  Leadframe  Paddle  Width  and   Standoff  \u2014  (See\nFigure 5.)\nNOTE:  A  geometric  symbol  adjacent  to  an  identifying  lead\nnumber  1  shall  be  considered  appropriate  for  packages  with\nall leads isolated from the die attach.\nNOTE: Lead number 14 is common to die attach surface and\nis  identified  by  placing  this  number  where  lead  number  1  is\nlocated."),(0,i.yg)("li",{parentName:"ol"},'1.1   Leadframe  paddle  width  shall   be  1.14  mm\n(0.045") \xb1 0.178 mm (0.007").'),(0,i.yg)("li",{parentName:"ol"},'1.2  Standoff shall be 1.02 mm \xb1 0 .254 mm (0.040"\n\xb1 0.010").'),(0,i.yg)("li",{parentName:"ol"},'1.3  Hole Diameter shall be 0.032"  \u2013 0.033" (0.813\nmm \u2013 0.838 mm).'),(0,i.yg)("li",{parentName:"ol"},"2   Substrate/Terminal  Commona lity  on  Sidebrazed\nLaminate  Packages    \u2014  If  no  leads  are  common  to  the\ndie attach surface, the lead one identification shall be a\ngeometric symbol (Figure 6).\nFigure 6\nLead Identification")),(0,i.yg)("p",null,"SEMI G3-90 \xa9 SEMI 1980, 19966\nLayers shall be designated by letter beginning with \u201cA\u201d\nas  that  layer  nearest  terminal  insertion  plane.  Layers,\nregardless    of    function,    shall    be    designated    by\nsucceeding letters, (B, C, D, etc.) as being progressively\nremote from the terminal insertion plane.\nShould  any  lead  be  common  to  the  die  attach  surface,\nthat   lead   number   will   serve   both   as   lead   one\nidentificationand  as  an  indicator  as  to  the  lead  that  is\ncommon to the die attach surface (Figure 7).\n14\nFigure 7\nLead Identification\n11. 3  Sidebraze  Ceramic  Package  L ayer  Design \u2014\n(See Figure 8).\nFigure 8\nLayer Designation"),(0,i.yg)("p",null,"SEMI G3-90 \xa9 SEMI 1980, 19967\nTable 1  Sidebrazed Laminate Packages Dimensions and Tolerance Requirements\nDesription    Package Length\nPackage Width\n(Inc. Leadframe)\nPackage Thickness\nMin.    Max.\nCavity Length\n(Measured at Cavity\nBottom)\nCavity Width\n(Measured at Cavity\nBottom)Units\n8MSI0.520 \xb1 0.0080.310 + 0.010 - 0.0150.076 \u2013 0.0940.180 \xb1 0.0050.150 \xb1 0.005in\n13. 21 \xb1 0.2037.87 + 0.254 - 0.3811.93 \u2013 2.394.57 \xb1 0.1273.81 \xb1 0.127mm\n8LSI0.520 \xb1 0.0080.310 + 0.010 \u2013 0.0150.076 - 0.0940.220 \xb1 0.0050.175 \xb1 0.005in\n13. 21 \xb1 0.2037.87 + 0.254 - 0.3811.93 - 2.395.59 \xb1 0.1274.45 \xb1 0.127mm\n8VLSI0.520 \xb1 0.0080.310 + 0.010 \u2013 0.0150.076 - 0.0940.260 \xb1 0.0050.175 \xb1 0.005in\n13. 21 \xb1 0.2037.87 + 0.254 - 0.3811.93 - 2.396.60 \xb1 0.1274.45 \xb1 0.127mm\n14MSI0.750 \xb1  0.010    0.310 + 0.010 \u2013 0.0150.076 \u2013 0.0940.180 \xb1 0.0050.150 \xb1 0.005in\n19. 05 \xb1 0.2547.87 + 0.254 - 0.3811.93 \u2013 2.394.57 \xb1 0.1273.81 \xb1 0.127mm\n14LSI0.750 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 - 0.0940.220 \xb1 0.0060.175 \xb1 0.005in\n19. 05 \xb1 0.2547.87 + 0.254 - 0.3811.93 - 2.395.59 \xb1 0.1524.45 \xb1 0.127mm\n14VLSI0.750 \xb1  .0100.310 + 0.010 \u2013 0.0150.076 \u2013 0.0940.260 \xb1 0.0060.175 \xb1 0.005in\n19. 05 \xb1 0.2547.87 + 0.254 - 0.3811.93 \u2013 2.396.60 \xb1 0.1524.45 \xb1 0.127mm\n16MSI0.800 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 - 0.0940.220 \xb1 0.0060.175 \xb1 0.005in\n20. 32 \xb1 0.2547.87 + 0.254 - 0.3811.93 - 2.395.59 \xb1 0.1524.45 \xb1 0.127mm\n16LSI0.800 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 \u2013 0.0940.240 \xb1 0.0060.175 \xb1 0.005in\n20. 32 \xb1 0.2547.87 + 0.254 - 0.3811.93 \u2013 2.396.10 \xb1 0.1524.45 \xb1 0.127mm\n16VLSI0.800 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 - 0.0940.320 \xb1 0.0070.175 \xb1 0.005in\n20. 32 \xb1 0.2547.87 + 0.254 - 0.3811.93 - 2.398.13 \xb1 0.1784.45 \xb1 0.127mm\n18MSI0.900 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 \u2013 0.0940.220 \xb1 0.0060.175 \xb1 0.005in\n22. 86 \xb1 0.2547.87 + 0.254 - 0.3811.93 \u2013 2.395.59 \xb1 0.1524.45 \xb1 0.127mm\n18LSI0.900 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 - 0.0940.265 \xb1 0.0060.175 \xb1 0.005in\n22. 86 \xb1 0.2547.87 + 0.254 - 0.3811.93 - 2.396.73 \xb1 0.1524.45 \xb1 0.127mm\n18VLSI0.900 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 \u2013 0.0940.320 \xb1 0.0070.175 \xb1 0.005in\n22. 86 \xb1 0.2547.87 + 0.254 - 0.3811.93 \u2013 2.398.13 \xb1 0.1784.45 \xb1 0.127mm\n20MSI1.000 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 - 0.0940.215 \xb1 0.0050.175 \xb1 0.005in\n24. 89 \xb1 0.2547.87 + 0.254 - 0.3811.93 - 2.395.46 \xb1 0.1274.45 \xb1 0.127mm\n20LSI1.000 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 \u2013 0.0940.265 \xb1 0.0060.175 \xb1 0.005in\n24. 89 \xb1 0.2547.87 + 0.254 - 0.3811.93 \u2013 2.396.73 \xb1 0.1524.45 \xb1 0.127mm\n20VLSI1.000 \xb1 0.0100.310 + 0.010 \u2013 0.0150.076 - 0.0940.320 \xb1 0.0070.175 \xb1 0.005in\n24. 89 \xb1 0.2547.87 + 0.254 - 0.3811.93 - 2.398.13 \xb1 0.1784.45 \xb1 0.127mm\n22MSI1.08 \xb1 0.0110.410 + 0.010 \u2013 0.0150.076 \u2013 0.0940.250 \xb1 0.0060.220 \xb1 0.006in\n27. 34 \xb1 0.27910.41 + 0.254 - 0.3811.93 \u2013 2.396.35 \xb1 0.1525.59 \xb1 0.152mm\n22LSI1.08 \xb1 0.0110.410 + 0.010 \u2013 0.0150.076 - 0.0940.285 \xb1 0.0062.20 \xb1 0.006in\n27. 34 \xb1 0.27910.41 + 0.254 - 0.3811.93 - 2.397.24 \xb1 0.1525.59 \xb1 0.152mm\n22VLSI1.08 \xb1 0.0110.410 + 0.010 \u2013 0.0150.076 \u2013 0.0940.280 \xb1 0.0060.260 \xb1 0.006in\n27. 34 \xb1 0.27910.41 + 0.254 - 0.3811.93 - 2.397.11 \xb1 0.1526.60 \xb1 0.152mm\n24MSI1.20 \xb1 0.0120.610 + 0.010 \u2013 0.0150.076 - 0.0940.250 \xb1 0.0060.250 \xb1 0.006in\n30. 48 \xb1 0.30515.49 + 0.254 - 0.3811.93 - 2.396.35 \xb1 0.1526.35 \xb1 0.152mm\n24LSI1.20 \xb1 0.0120.610 + 0.010 \u2013 0.0150.076 \u2013 0.0940.305 \xb1 0.0100.305 \xb1 0.010in\n30. 48 \xb1 0.30515.49 + 0.254 - 0.3811.93 \u2013 2.397.75 \xb1 0.2547.75 \xb1 0.254mm\n24VLSI1.20 \xb1 0.0120.610 + 0.010 \u2013 0.0150.076 - 0.0940.340 \xb1 0.0080.340 \xb1 0.008in\n30. 48 \xb1 0.30515.49 + 0.254 - 0.3811.93 - 2.398.64 \xb1 0.2038.64 \xb1 0.203mm\n28MSI1.40 \xb1 0.0140.610 + 0.010 \u2013 0.0150.076 \u2013 0.0940.250 \xb1 0.0060.250 \xb1 0.006in\n35. 56 \xb1 0.35615.49 + 0.254 - 0.3811.93 \u2013 2.396.35 \xb1 0.1526.35 \xb1 0.152mm\n28LSI1.40 \xb1 0.0140.610 + 0.010 \u2013 0.0150.076 - 0.0940.305 \xb1 0.0100.305 \xb1 0.010in"),(0,i.yg)("p",null,"SEMI G3-90 \xa9 SEMI 1980, 19968\n35. 56 \xb1 0.35615.49 + 0.254 - 0.3811.93 - 2.397.75 \xb1 0.2547.75 \xb1 0.254mm\n28VLSI1.40 \xb1 0.0140.610 + 0.010 \u2013 0.0150.076 \u2013 0.0940.340 \xb1 0.0080.340 \xb1 0.008in\n35. 56 \xb1 0.35615.49 + 0.254 - 0.3811.93 \u2013 2.398.64 \xb1 0.2038.64 \xb1 0.203mm\n40MSI2.00 \xb1 0.0200.610 + 0.010 \u2013 0.0150.076 - 0.0940.250 \xb1 0.0060.250 \xb1 0.006in\n50. 8 \xb1 0.50815.49 + 0.254 - 0.3811.93 - 2.396.35 \xb1 0.1526.35 \xb1 0.152mm\n40LSI2.00 \xb1 0.0200.610 + 0.010 \u2013 0.0150.076 \u2013 0.0940.305 \xb1 0.0100.305 \xb1 0.010in\n50. 8 \xb1 0.50815.49 + 0.254 - 0.3811.93 \u2013 2.397.75 \xb1 0.2547.75 \xb1 0.254mm\n40VLSI2.00 \xb1 0.0200.610 + 0.010 \u2013 0.0150.076 - 0.0940.340 \xb1 0.0080.340 \xb1 0.008in\n50. 8 \xb1 0.50815.49 + 0.254 - 0.3811.93 - 2.398.64 \xb1 0.2038.64 \xb1 0.203mm\n48LSI2.40 \xb1 0.0250.610 + 0.010 \u2013 0.0150.076 \u2013 0.0940.305 \xb1 0.0100.305 \xb1 0.010in\n60. 96 \xb1 0.63515.49 + 0.254 \u2013 0.3811.93 \u2013 2.397.75 \xb1 0.2547.75 \xb1 0.254mm\n48VLSI2.40 \xb1 0.0250.610 + 0.010 - 0.0150.076 - 0.0940.340 \xb1 0.0080.340 \xb1 0.008in\n60. 96 \xb1 0.63515.49 + 0.254 \u2013 0.3811.93 - 2.398.64 \xb1 0.2038.64 \xb1 0.203mm\nNOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 1\nSEMI G4-0302\nSPECIFICATION FOR INTEGRATED CIRCUIT LEADFRAME\nMATERIALS USED IN THE PRODUCTION OF STAMPED\nLEADFRAMES\nThis  specification  was  technically  approved  by  the  Gobal  Assembly  and  Packaging  Committtee  and  is  the\ndirect  responsibility  of  the  Japanese  Assembly  and  Packaging  Committee.    Current  edition  approved  by  the\nJapanese  Regional  Standards  Committtee  on  November  26,  2001.    Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"\nDecember 2001; to be published March 2002.  Originally published in 1994.\n1  Scope"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    This  specification  covers  the  special  requirements\nfor a metal strip to be used to fabricate integrated circuit\nleadframes by stamping.\n2  Applicable Documents\nRegional   standards   such   as   ANSI/ASTM,CEN,   EN\nISO, JIS, and MIL."),(0,i.yg)("li",{parentName:"ol"},"1   ANSI\n1\n/ASTMStandard\n2")),(0,i.yg)("p",null,"ASTM   B   193   \xf3   Test   Method   for   Resistivity   of\nElectrical Conductor Materials\nASTM   B   601   \xf3   Standard   Practice   for   Temper\nDesignations   for   Copper   and   Copper   Alloys   \xf3\nWrought and Cast\nASTM  E  8    \xf3  Standard  Test  Methods  of  Tension\nTesting of Metallic Materials\nASTM  E  228  \xf3  Standard  Test  Method  for  Linear\nThermal  Expansion  of  Solid  Materials  with  a  Vitreous\nSilica Delatometer\nASTM  E  290  \xf3  Test  Method  for  Semi-Guided  Bend\nTest for Ductility of Metallic Materials\nASTM  E  384 \xf3  Test  Method  for  Microhardness  of\nMaterials\nASTM  E  527  \xf3  Practice  for  Numbering  Metals  and\nAlloys (UNS)\n2. 2  CES Standard\nCES M0002-5 \xf3 Method of W-Bend Test for Metallic\nMaterials\n2. 3  EN Standard\nEN   10   002   Part   1   \xf3   Metallic   Materials,   Tensile\nTesting,   Part   1:   Method   of   Testing   (at   ambient\ntemperature)"),(0,i.yg)("p",null,"1 ANSI, 1430 Broadway, New York, NY 10018\n2 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohoken, PA 19428-2959\nEN 133/10 \xf3 Copper and Copper Alloys: Plate, Sheet,\nStrip, and Circles for General Purposes\nEN 133/12 \xf3 Copper and Copper Alloys: Plate, Sheet,\nand  Circles  for  Boilers,  Pressure  Vessels,  and  Hot\nWater Storage Units\n2. 4  ISO Standard\n3"),(0,i.yg)("p",null,"ISO  197-3  \xf3  Copper  and  Copper  Alloys,  Terms,  and\nDefinitions, Part 3: Wrought Products\nISO 1190 Part 1 \xf3 Copper and Copper Alloys, Code of\nDesignation, Part 1: Designation of Materials\nISO  4287  Part  1  \xf3  Surface  Roughness,  Terminology,\nPart 1: Surface and Its Parameters Trilingual Edition\nISO  6507  Part  1  \xf3  Metallic  Materials,  Hardness  Test,\nVickers Test, Part 1: HV 5 to HV 100\nISO  6507  Part  2  \xf3  Metallic  Materials,  Hardness  Test,\nVickers Test, Part 2: HV 0.2 to less than HV 5.\nISO 7438 \xf3 Metallic Materials, Bend Test\n2. 5  JIS Standard\n4"),(0,i.yg)("p",null,"JIS  B0601  \xf3  Definitions  and  Designation  of  Surface\nRoughness\nJIS   H0505 \xf3   Measuring   Methods   for   Electrical\nResistivity and Conductivity of Non-Ferrous Materials\nJIS H3100 \xf3 Copper and Copper Alloy: Plates, Sheets,\nStrips\nJIS  H3110  \xf3  Phosphor  Bronze  and  Nickel  Silver:\nPlates, Sheets, Strips\nJIS  Z2201 \xf3  Test  Pieces  for  Tensile  Test  for  Metallic\nMaterials\nJIS  Z2241  \xf3  Method  of  Tensile  Test  for  Metallic\nMaterials\nJIS Z2244 \xf3 Method of Vickers Hardness Test"),(0,i.yg)("p",null,"3 ISO, 1 rue de Varembe, Case postale 56, CH01211 Geneva 20,\nSwitzerland\n4 JIS, 4-1-24 Akasaka Minato-ku Tokyo, Japan"),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 2\nJIS  Z2251  \xf3  Method  of  Micro  Hardness  Test  for\nVickers and Knoop Hardness\n3  Ordering Information\nOrders   for   material   under   this   specification   shall\ninclude the following information:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Quantity of each size"),(0,i.yg)("li",{parentName:"ol"},"Alloy name and number (see Section 4)"),(0,i.yg)("li",{parentName:"ol"},"Temper or mechanical properties (see Section 4)"),(0,i.yg)("li",{parentName:"ol"},"Dimensions: thickness and width (see Section 5)"),(0,i.yg)("li",{parentName:"ol"},"How furnished: coils and coil size (see Section 10)"),(0,i.yg)("li",{parentName:"ol"},"Special processing requirements"),(0,i.yg)("li",{parentName:"ol"},"Certification  or  test  report  requirements  (see  Section\n11).\n4  Designations"),(0,i.yg)("li",{parentName:"ol"},"1  Material designations shall be based on appropriate\narea  standards  based  on  country  or  area  of  material\norigin."),(0,i.yg)("li",{parentName:"ol"},"1.1  Europe ISO 1190 Part 1"),(0,i.yg)("li",{parentName:"ol"},"1.2  Japan JIS H3100, JIS H3110"),(0,i.yg)("li",{parentName:"ol"},"1.3  United States ASTM E 5.27"),(0,i.yg)("li",{parentName:"ol"},"2    Temper  designations  shall  be  based  on  appropriate\narea  standards  based  on  country  or  area  of  material\norigin."),(0,i.yg)("li",{parentName:"ol"},"2.1  Europe EN133/10 and 133/12"),(0,i.yg)("li",{parentName:"ol"},"2.2  Japan JIS H3100, JIS H 3110"),(0,i.yg)("li",{parentName:"ol"},"2.3  United States ASTM B 601\n5  Requirements"),(0,i.yg)("li",{parentName:"ol"},"1  General Requirements"),(0,i.yg)("li",{parentName:"ol"},"1.1    The  materials  covered  by  this  specification  shall\nconform  to  the  requirements  detailed  herein,  unless\notherwise agreed upon by supplier and purchaser."),(0,i.yg)("li",{parentName:"ol"},"2  Mechanical Properties"),(0,i.yg)("li",{parentName:"ol"},"2.1    The  preferred  method  of  designating  mechanical\nproperties  of  material  covered  under  this  specification\nis  tensile  strength.  In  addition  to  tensile  strength,  the"),(0,i.yg)("li",{parentName:"ol"},"2% offset yield strength and percent elongation in 50\nmm  may  be  required  if  agreed  between  supplier  and\npurchaser.  The  test  shall  conform  to  the  appropriate\narea  standards  based  on  country  or  area  of  material\norigin."),(0,i.yg)("li",{parentName:"ol"},"2.1.1  Europe EN10 002 Part 1"),(0,i.yg)("li",{parentName:"ol"},"2.1.2  Japan JIS Z2201, Z2241"),(0,i.yg)("li",{parentName:"ol"},"2.1.3  United States ASTM E8"),(0,i.yg)("li",{parentName:"ol"},"2.2            Should      supplier      and      purchaser      agree,\nmicrohardness may be used in lieu of tensile strength as\nthe test for mechanical property.  The test shall conform\nto  the  appropriate  area  standard  based  on  country  or\narea of material origin."),(0,i.yg)("li",{parentName:"ol"},"2.2.1  Europe ISO 6507 Part 1 and Part 2"),(0,i.yg)("li",{parentName:"ol"},"2.2.2    Japan  JIS  Z2251,  Z2244  (Test  load  shall  be\nchosen from Table 1)."),(0,i.yg)("li",{parentName:"ol"},"2.2.3  United States ASTM E 384\nTable 1\nThickness of Metal Strip (mm)  Test Load of Vickers Hardness"),(0,i.yg)("li",{parentName:"ol"},"100 to 0.160  1.961 N (200 gf)\nover 0.160 to 0.500  4.903 N (500 gf)\nover 0.500  9.807 N (1 Kgf)"),(0,i.yg)("li",{parentName:"ol"},"3  Thickness and Width Tolerance"),(0,i.yg)("li",{parentName:"ol"},"3.1    Thickness  tolerance  for  material  covered  under\nthis specification shall be chosen from Tables 2 and 3.\nTable 2\nThickness                                  Tolerance"),(0,i.yg)("li",{parentName:"ol"},"10 mm to 0.15 mm \xb1 0.005 mm\nover 0.15 mm to 2.0 mm\xb1 3% of the ordered\nmaterial thickness\nTable 3\nThickness                                  Tolerance"),(0,i.yg)("li",{parentName:"ol"},"10 mm up to 0.15 mm \xb1 0.005 mm"),(0,i.yg)("li",{parentName:"ol"},"15 mm up to 0.3 mm \xb1 0.008 mm"),(0,i.yg)("li",{parentName:"ol"},"3 mm up to 0.5 mm \xb1 0.010 mm"),(0,i.yg)("li",{parentName:"ol"},"5 mm up to 0.8 mm \xb1 0.013 mm"),(0,i.yg)("li",{parentName:"ol"},"8 mm up to 1.0 mm \xb1 0.015 mm"),(0,i.yg)("li",{parentName:"ol"},"0 mm up to 1.5 mm \xb1 0.020 mm"),(0,i.yg)("li",{parentName:"ol"},"5 mm up to 2.0 mm \xb10.025 mm")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Table 3 is used in Europe.")),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"3.2    Width  tolerance  shall  be  as  shown  in  Tables  4\nand 5.")),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 3\nTable 4\nWidth                            Thickness                            Tolerance\nunder 15 mm to 55 mm  0.1 mm to under 0.3 mm  \xb1 0.05 mm\n0. 3 mm to under 1.0 mm  \xb1 0.08 mm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm \xb1 0.15 mm\nover 55 mm to 100 mm  0.1 mm to under 0.3 mm  \xb1 0.08 mm"),(0,i.yg)("li",{parentName:"ol"},"3 mm to under 1.0 mm  \xb1 0.12 mm"),(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm \xb1 0.15 mm")),(0,i.yg)("p",null,"Table 5\nWidth                            Thickness                            Tolerance\nunder 15 mm over 0.1 mm to 0.3 mm   \xb1 0.05 mm\nover 0.3 mm to 1.0 mm   \xb1 0.08 mm\nover 1.0 mm to 2.0 mm   \xb1 0.15 mm\n15 mm to 55 mm over 0.1 mm to 0.3 mm   \xb1 0.05 mm\nover 0.3 mm to 1.0 mm   \xb1 0.08 mm\nover 1.0 mm to 2.0 mm   \xb1 0.15 mm\nOver 55 mm to 100\nmm\nover 0.1 mm to 0.3 mm   \xb1 0.08 mm\nover 0.3 mm to 1.0 mm   \xb1 0.12 mm\nover 1.0 mm to 2.0 mm   \xb1 0.15 mm"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Table 5 is used in Europe.")),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"4  Surface Finish"),(0,i.yg)("li",{parentName:"ol"},"4.1      The   material   shall   be   commercially   free   of\nsurface imperfections such as pits, nicks, dents, gouges,\nscratches, laminations, or inclusions."),(0,i.yg)("li",{parentName:"ol"},"4.2    The  surface  roughness  of  both  sides  shall  be\nmeasured  perpendicular  to  the  direction  of  rolling  and\nindicated  as  the  arithmetic  average  height  (R\na\n)  and  the\nmaximum peak-to-valley roughness height (R\nmax\n)."),(0,i.yg)("li",{parentName:"ol"},"4.2.1        Measurement    and    designations    of    surface\nroughness  shall  conform  to  appropriate  area  standards\nbased on country or area of material origin."),(0,i.yg)("li",{parentName:"ol"},"4.2.1.1  Europe ISO 4287 Part 1"),(0,i.yg)("li",{parentName:"ol"},"4.2.1.2  Japan JIS B0601"),(0,i.yg)("li",{parentName:"ol"},"4.2.1.3  United States ANSI/ASME B46.1"),(0,i.yg)("li",{parentName:"ol"},"4.2.2    Conditions  for  the  measurement  are  shown  in\nTable 6.\nTable 6\nRadius of Diamond\nStylus: Less than 5mm")),(0,i.yg)("p",null,"(Record Actual Size)\nCut Off: 0.8 mm\nStroke:                                        4                                        mm\n5. 4.2.3        Maximum    acceptable    values    for    surface\nroughness are shown in Table 7.\nTable 7\nThickness                        R\na\nR\nmax"),(0,i.yg)("ol",{start:0},(0,i.yg)("li",{parentName:"ol"},"1 mm to under 0.3 mm 0.15 \u03bcm 1.0 \u03bcm (1.5 \u03bcm)"),(0,i.yg)("li",{parentName:"ol"},"3 mm to 2 mm 0.20 \u03bcm 1.5 \u03bcm (2.0 \u03bcm)")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Values in parentheses are used in Europe.")),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"5  Camber (Edgewise Curvature)"),(0,i.yg)("li",{parentName:"ol"},"5.1    Camber  is  measured  by  placing  a  length  of  strip\non  a  flat  surface  against  the  edge  of  a  straight  edge,  as\nshown   in   Figure   1.   The   straight   edge   shall   be   of\nsufficient   length   to   equal   or   exceed   the   length\ntraditionally used in the area or country of origin of the\nmaterial.    The  largest  amount  of  separation  of  the  strip\nsample   from   the   straight   edge   shall   be   measured.\nExtreme care must be exercised with this test to ensure\nthat the sample illustrates a uniform camber (no reverse\ncurvature should be present in the sample), and also that\nit is not bent or kinked, as this could result in a grossly\ninaccurate  measurement.  The  maximum  camber  per\nlength allowable are shown in Table 8.\nTable 8")),(0,i.yg)("p",null,"Width"),(0,i.yg)("p",null,"Thickness\nMax camber\nallowed in 1 meter\nUnder 15 mm  0.1 mm to under 0.3 mm    1.8 mm (2.0 mm)\n0. 3 mm to under 1.0 mm    2.2 mm (2.5 mm)"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm 4.0 mm\n15 mm to\n55 mm"),(0,i.yg)("li",{parentName:"ol"},"1 mm to under 0.3 mm 1.3 mm"),(0,i.yg)("li",{parentName:"ol"},"3 mm to under 1.0 mm 2.0 mm"),(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm 3.0 mm\nOver 55 mm\nto 100 mm"),(0,i.yg)("li",{parentName:"ol"},"1 mm to under 0.3 mm 1.0 mm"),(0,i.yg)("li",{parentName:"ol"},"3 mm to under 1.0 mm 1.5 mm"),(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm 2.5 mm")),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 4\n5. 6  Flatness\nTest Piece\nStraight Edge 1000 mm\nLength of Strip 1200 mm\nCamber (max.)"),(0,i.yg)("p",null,"Figure 1\nCamber\n5. 6.1  Coil Set (Longitudinal Curl)\n5. 6.1.1  Coil set shall be measured by attaching a length\nof  strip,  appropriate  to  the  country  or  area  of  material\norigin,  to  a  flat  vertical  surface  as  shown  in  Figure  2.\nThe  attachment  shall  be  with  a  rigid  block,  wider  than\nthe  strip.  The  block  shall  be  so  rigid  as  to  ensure\ncomplete  contact  of  the  strip  with  the  vertical  surface.\nThe  distance  between  the  flat  surface  and  the  free-\nhanging   end   of   the   strip   (that   is   positioned   for\nmaximum  distance  from  the  flat  vertical  surface)  shall\nbe  measured.  The  coil  set  shall  be  uniformly  in  the\ndirection  of  coiling.  Lengths  shall  be  appropriate  to  the\ncountry or area of material origin. Maximum coil set for\nappropriate lengths are shown in Tables 9 and 10.\nTable 9\nInside Diame\nter of Coil"),(0,i.yg)("p",null,"Thickness"),(0,i.yg)("p",null,"Width\nMax Coil\nSet in 1 m\n400 mm under 0.3 mm  under 100 mm100 mm\nTable 10\nThickness Width Max Coil Set in 0.3 m\nUnder 0.3 mm up to 15 mm 60 mm\nover 15 to 24 mm 50 mm\nover 24 to 55 mm 45 mm\nover 55 to 100 mm 40 mm\n0. 3 mm to 0.5 mm up to 15 mm 70 mm\nover 15 to 24 mm 60 mm\nover 24 to 55 mm 55 mm\nover 55 to 100 mm 50 mm"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Table 10 is used in Europe.")),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"6.2  Crossbow (Dish)"),(0,i.yg)("li",{parentName:"ol"},"6.2.1  Crossbow shall be measured across the width of\nthe strip, as shown in Figure 3. Burrs shall be removed\nor   burr   height   excluded   from   this   measurement.\nCrossbow   shall   be   measured   with   a   tool   maker\xeds\nmicroscope  or  equivalent.  Crossbow  maxima  are  listed\nin Tables 11 and 12.\nFlat Vertical\nSurface\nBlock\nCoil Set\n20 mm\n1000 mm")),(0,i.yg)("p",null,"Figure 2\nCoil Set"),(0,i.yg)("p",null,"Table 11\nWidth                       Thickness                       Crossbow                       Limit\nunder 15 mm 0.1 mm to under\n0. 3 mm\n0. 5% of width\n0. 3 mm to under"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"0 mm"),(0,i.yg)("li",{parentName:"ol"},"0% of width"),(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm    1.5% of width\n15 mm to 55 mm 0.1 mm to under"),(0,i.yg)("li",{parentName:"ol"},"3 mm"),(0,i.yg)("li",{parentName:"ol"},"5% of width"),(0,i.yg)("li",{parentName:"ol"},"3 mm to under"),(0,i.yg)("li",{parentName:"ol"},"0 mm"),(0,i.yg)("li",{parentName:"ol"},"5% of width"),(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm    0.5% of width\nover 55 mm to 100 mm0.1 mm to under"),(0,i.yg)("li",{parentName:"ol"},"3 mm"),(0,i.yg)("li",{parentName:"ol"},"4% of width"),(0,i.yg)("li",{parentName:"ol"},"3 mm to under"),(0,i.yg)("li",{parentName:"ol"},"0 mm"),(0,i.yg)("li",{parentName:"ol"},"4% of width"),(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm    0.4% of width")),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 5\nTable 12\nWidth                       Thickness                       Crossbow                       Limit\nfrom 15 mm to 24 mm     0.1 mm to under\n0. 3 mm\n0. 10 mm\n0. 3 mm to under"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"0 mm"),(0,i.yg)("li",{parentName:"ol"},"15 mm"),(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm 0.20 mm\nover 24 mm to 55 mm 0.1 mm to under"),(0,i.yg)("li",{parentName:"ol"},"3 mm"),(0,i.yg)("li",{parentName:"ol"},"15 mm"),(0,i.yg)("li",{parentName:"ol"},"3 mm to under"),(0,i.yg)("li",{parentName:"ol"},"0 mm"),(0,i.yg)("li",{parentName:"ol"},"20 mm"),(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm 0.25 mm\nover 55 mm to 100 mm    0.1 mm to under"),(0,i.yg)("li",{parentName:"ol"},"3 mm"),(0,i.yg)("li",{parentName:"ol"},"25 mm"),(0,i.yg)("li",{parentName:"ol"},"3 mm to under"),(0,i.yg)("li",{parentName:"ol"},"0 mm"),(0,i.yg)("li",{parentName:"ol"},"30 mm"),(0,i.yg)("li",{parentName:"ol"},"0 mm to 2.0 mm 0.35 mm")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Table 12 is used in Europe.\nCrossbow (max)\nMaximum depth, d\nEntire width, w\nSeeming width, w\ns\nAB")),(0,i.yg)("p",null,"Figure 3\nCrossbow\n5. 6.3  Twist\n5. 6.3.1    Twist  shall  be  measured  in  a  fashion  similar  to\ncoil  set,  as  shown  in  Figure  4A  or  Figure  4B.  A  length\nof  strip,  appropriate  to  the  country  or  area  of  material\norigin,  shall  be  attached  at  one  end  to  a  flat  vertical\nsurface.  The  attachment  shall  be  with  a  rigid  block,\nwider  than  the  strip.  The  block  shall  be  so  rigid  as  to\nensure  complete  contact  of  the  strip  with  the  vertical\nsurface.  At  the  free  end  of  the  strip,  the  distance  from\nthe vertical surface and both edges of the free strip end\nshall  be  measured.  The  maximum  difference  in  these\ndimensions is shown in Table 13.\nTable 13\nThickness                Twist                Maximum  (Difference in\nEdge Distance)\n0. 1 mm to 0.5 mm Width \u25ca 0.2823 for\n1000mm (Width \u25ca 0.2823\nfor 300mm)"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Value in parentheses is used in Europe.\nBlock\nFlat Vert\nSurface\n20 mm\n1000 mm")),(0,i.yg)("p",null,"Figure 4\nTwist Test"),(0,i.yg)("p",null,"Figure 4B\nTwist Test\n5. 7  Burrs\n5. 7.1    Edge  burrs  shall  not  exceed  the  values  in  Table\n14 and 15. As shown in Figure 5, a-b shall be measured.\nTable 14\nThickness Maximum Allowed Edge Burr\n0. 1 mm to under 0.3 mm Thickness x 10%\n0. 3 mm to under 1.0 mm Thickness x 7%"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"0 mm to under 2.0 mm Thickness x 5%\nTable 15")),(0,i.yg)("p",null,"Thickness\nMaximum Allowed Edge\nBurr Height\n0. 1 mm to 0.3 mm 0.02 mm\nOver 0.3 mm to 1.0 mm 0.03 mm\nOver 1.0 mm to 2.0 mm 0.04 mm"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Table 15 is used in Europe.")),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 6\nBurr\nb\na"),(0,i.yg)("p",null,"Figure 5\nBurr\n5. 8  Corrosion\n5. 8.1    Visual  inspection  shall  be  performed  within  60\ndays of receipt of material. The material shall be free of\nobjectionable  surface  oxides  which  would  render  the\nproduct   unusable   for   the   intended   application.   The\nmaterial  shall  have  been  stored  for  this  period  in  the\noriginal supplier\xeds package.\n6  Bend Formability\n6. 1      When  agreed  between  supplier  and  purchaser,  a\nbend formability test shall be performed. This test shall\nbe based on area standards based on country or area of\nmaterial origin.\n6. 1.1  Europe ISO 7438 \xf3 (Test jig is shown in Figure\n2 of ISO 7438.)\n6. 1.2  Japan  CES  M0002-5  \xf3  The  test  piece  which\nshall  be  10  mm  wide  and  a  minimum  of  30  mm  long\nwill  be  put  on  the  B  type  test  jig  with  a  bend  radial  of\n0. 15  mm  and  0.25  mm  and  from  0\xf12.0  mm  at  interval\nof  0.2  mm.  In  this  case,  die  pressure  shall  be  807N\n(1000Kgf)  and  over.  The  B  type  test  jig  is  shown  in\nFigure 2 of CES M0002-5.\n6. 1.3  United States \xf3 ASTM E 290.\n7  Lead Bend Fatigue\n7. 1    When  agreed  between  supplier  and  purchaser,  a\nlead bend fatigue test shall be performed. This test shall\nbe  conform  to  the  appropriate  area  standards  based  on\nthe country or area of material origin.\n7. 1.1  Europe \xf3 MIL-STD-883.\n7. 1.2  Japan \xf3 Appendix 1\n7. 1.3  United States \xf3 MIL-STD-883.\n8  Physical Properties\n8. 1  When agreed between supplier and purchaser, tests\non  physical  properties  shall  be  performed  based  on\nappropriate  area  standards  based  on  country  or  area  of\nmaterial origin.\n8. 1.1  Chemistry\n8. 1.1.1        Chemical    analysis    of    material    shall    be\nperformed  using  accepted  procedures  such  as  X-Ray\nfluorescence   spectroscopy,   optical   emission   spectro-\nscopy, and atomic absorption spectroscopy. These tests\nshall be performed based on appropriate area standards\nbased on country or area of material origin.\n8. 1.1.1.1  Europe \xf3 ISO.\n8. 1.1.1.2  Japan \xf3 JIS.\n8. 1.1.1.3  United   States   \xf3   ASTM   standards   under\npreparation.\n8. 1.2  Electrical Conductivity\n8. 1.2.1    The  test  for  electrical  resistivity  and  conduct-\nivity  shall  be  performed  based  on  appropriate  area\nstandards based on country or area of material origin.\n8. 1.2.1.1  Europe \xf3 ASTM B193.\n8. 1.2.1.2  Japan \xf3 JIS H0505.\n8. 1.2.1.3  United States \xf3 ASTM B193.\n8. 1.2.2    Thermal  conductivity  shall  be  calculated  from\nelectrical conductivity using the law of Wiedemann and\nFranz, which is described as:\nk/\u03c3T = L, where:\nk = thermal conductivity\n\u03c3 = electrical conductivity\nT = absolute temperature\nL = Lorenz number = 2.44 \u25ca 10\n-8\n(V/K)\n2"),(0,i.yg)("p",null,"where : V = voltage and K = Kelvin scale\n8. 1.3  Coefficient of Thermal Expansion\n8. 1.3.1    T  he  coefficient  of  thermal  expansion  shall  be\nmeasured  between  20\u221eC  and  300\u221eC.  The  test  shall  be\nbased  on  the  appropriate  area  standard  based  on  the\ncountry or area of material origin.\n8. 1.3.1.1  Europe \xf3 ASTM E 228.\n8. 1.3.1.2  Japan \xf3 ASTM E 228.\n8. 1.3.1.3  United States \xf3 ASTM E 228.\n9  Silt Strain (Stress)\n9. 1  When agreed upon between supplier and purchaser,\na  test  to  determine  internal  stress  distribution  shall  be\nperformed.  The  test  should  be  based  on  some  form  of\nchemical  milling,  sawing,  or  wire  cutting  to  remove\nportions of the strip to form a pattern in the strip. As a\nguide to preparation of such tests, a procedure is shown\nin Appendix 2 or 3."),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 7\n10  Coils\n10. 1  Unless otherwise specified, coils shall be supplied\nwith  an  inside  diameter  that  provides  for  good  packing\npractice without resulting in excessive coil set.\n10. 2    All  coils  supplied  shall  be  continuous,  uniform\nlengths,  and  free  of  welds.  Autogenous  welds  made  at\nheavy  gauge,  prior  to  finish  reductions  that  ultimately\nprovide homogeneous structures, are allowed.\n11  Certification or Test Reports\n11. 1    Requests  for  certifications  or  test  reports  shall  be\nmade  at  the  time  of  order  entry  or  contract  agreement.\nThey shall be furnished by the manufacturer within one\nweek of date of shipment.\n11. 2    When  certifications  are  required,  the  following\ninformation shall be supplied as a minimum:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Vendor   name"),(0,i.yg)("li",{parentName:"ol"},"Purchase order number"),(0,i.yg)("li",{parentName:"ol"},"Vendor order number"),(0,i.yg)("li",{parentName:"ol"},"Alloy name and number"),(0,i.yg)("li",{parentName:"ol"},"Chemical   analysis"),(0,i.yg)("li",{parentName:"ol"},"Temper designation, reference only (for copper base\nalloys only)"),(0,i.yg)("li",{parentName:"ol"},"Tensile   strength"),(0,i.yg)("li",{parentName:"ol"},"Elongation percent in 50 mm"),(0,i.yg)("li",{parentName:"ol"},"Electrical  conductivity  %  IACS  (for  copper  base\nalloys only)"),(0,i.yg)("li",{parentName:"ol"},"3    In  the  event  of  a  disagreement  between  supplier\nand  purchaser,  an  independent  test  shall  be  conducted\non strip to verify the data provided in the certification.\n12  Packaging and Marking"),(0,i.yg)("li",{parentName:"ol"},"1        The    material    shall    be    separated    by    size,\ncomposition,  and  temper,  and  prepared  for  shipment  in\nsuch  a  manner  as  to  ensure  acceptance  by  a  common\ncarrier for transportation at the lowest applicable rate."),(0,i.yg)("li",{parentName:"ol"},"2  The material shall be suitably packaged to protect\nfrom  condensation,  contamination,  etc.,  and  to  afford\nprotection from the normal hazards of transportation."),(0,i.yg)("li",{parentName:"ol"},"3    Each  shipping  unit  shall  be  legibly  marked  with\nthe  purchase  order  number,  alloy  name  or  number,\ntemper,  size,  gross  and  net  weight,  and  name  of  the\nsupplier.   The   specification   number   shall   be   shown\nwhen specified on the purchase order."),(0,i.yg)("li",{parentName:"ol"},"4    Any  special  packaging  or  shipping  requirements\nshall be agreed upon between supplier and purchaser at\nthe time of purchase.\n13  Basis for Rejection"),(0,i.yg)("li",{parentName:"ol"},"1      For   the   purposes   of   determining   conformance\nwith  the  requirements  prescribed  in  the  specifications,\nany   measured   value   outside   the   specified   limiting\nvalues shall be cause for rejection."),(0,i.yg)("li",{parentName:"ol"},"2    If  objectionable  material  is  found  and  rejected,\nsamples  of  the  questionable  material,  with  the  defects\nidentified  and  marked,  should  be  sent  to  the  supplier\nalong  with  information  as  to  order  number,  quantity\noriginally received, date received, and quantity rejected.\nRejected   material   should   be   held   with   adequate\nprotection  and  identification  by  the  purchaser  for  a\nreasonable amount of time, pending investigation by the\nsupplier.")),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 8\nAPPENDIX 1\nTEST METHOD FOR LEAD BEND FATIGUE OF METAL STRIPS\nNOTE: The material in this appendix is an official part of SEMI G4.\nA1-1  Preface\nThis  is  related  to  the  test  method  for  lead  bend  fatigue\nof  metal  strips  of  leadframe  materials  improving  MIL-\nSTD-883.  Results  of  this  test  suggest  the  lead  bend\nfatigue resistance of leadframes.\nThe  following  method  is  set  up  especially  for  the  strips\nwith the thickness of 0.25 mm \xb1 0.008 mm.\nA1-2  Method of Measurement\nA1-2.1    Equipment  \xf3  Automatic  or  manual  lead  bend\nfatigue tester as shown in Figure A1-1.\nA1-2.2  Preparation of Specimen \xf3 The specimen with\nthe  width  of  0.5  mm  \xb1  0.05  mm  is  made  by  either\netching  or  stamping  method.  A  wider  portion  on  one\nend is recommended for a good grip as shown in Figure\nA1-2.\nA1-2.3  Procedure \xf3 The specimen is clamped on both\nends  with  clamp  and  weight  as  shown  in  Figure  A1-3\nand  tested  under  the  conditions  listed  in  Table  A1-1.\nThe    number    of    bending    cycles    (",(0,i.yg)("em",{parentName:"p"},")    and    other\ninformation (**) should be recorded.\n"),"The   number   of   bending   cycles:   The   cycles   until\nspecimen breaks, and weight drops into pan.\n0\u221e \xf1 90\u221e \xf1 0\u221e bend on one side is counted as 1 cycle.\n0\u221e \xf1 90\u221e is counted as 0.5 cycle.\n**Other information:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Rolling direction on the specimen."),(0,i.yg)("li",{parentName:"ol"},"Actually  measured  dimensional  data  of  thickness\nand width."),(0,i.yg)("li",{parentName:"ol"},"Burr  side  related  to  bending  corner  (for  stamped\nspecimen only).\nA1-3  Reference\nSEMI   G10   \xf3   Standard   Method   for   Mechanical\nMeasurement of Plastic Package Leadframes\nTable A1-1\nBend Angle (set) 90\u221e \xb1 2\u221e\nRate of Cycle 2\xf15 sec/cycle\nWeight 2.206\xf12.452N (225\xf1250 gf)\nBend Radius: R (see Fig. A4)0.15\xf10.20 mm\nNote 1: In other cross sectional areas (thickness and width) of\nleads,  the  weight  to  be  used  shall  be  agreed  upon  between\nsupplier and purchaser.")),(0,i.yg)("p",null,"Figure A1-1\nLead Bend Fatigue Tester"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"5 mm *\nArbitrary"),(0,i.yg)("li",{parentName:"ol"},"5 mm +"),(0,i.yg)("li",{parentName:"ol"},"05 mm\n*Wide tip to reduce slipping\n\u2014")),(0,i.yg)("p",null,"Figure A1-2\nShape of Specimen"),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 9"),(0,i.yg)("p",null,"Figure A1-3\nClamping\nBack\nFront\nR = 0.15 - 0.2 mm\nFitted grooves to reduce slipping"),(0,i.yg)("p",null,"Figure A1-4\nInside of Clamp (Example)"),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 10\nAPPENDIX 2\nTEST METHOD FOR SLITTER STRAIN OF STRIPS USED FOR\nLEADFRAME STAMPING\nNOTE: The material in this appendix is an official part of SEMI G4.\nA2-1  Preface\nThis  is  related  to  the  general  evaluation  method  for\nslitter strain of strips used for leadframe stamping. Such\ndistortion could result in adverse effects on leadframes,\nsuch as coil set, lead twist, and camber.\nA2-2  Evaluation Method\nA2-2.1  Equipment \xf3 Tool microscope (\u25ca100).\nA2-2.2  Procedure\nA2-2.2.1    Collect  flat  samples  approximately  150  mm\nin  length  from  strips  in  a  way  that  residual  distortion\ncan  be  overlooked.  (Collection  methods  include  wire\ncutting,   etching,   refined   cutting,   etc.)   Thickness   of\nsamples  should  be  either  0.25  mm,  0.20  mm,  or  0.15\nmm.\nA2-2.2.2    Fashion  each  sample  to  the  shape  shown  in\nFigure  A2-1  by  etching  or  wire  cutting.  Measure  with\nthe tool microscope to obtain coordinates of the leg end\ncorner. The reading accuracy is to 0.1 mm (see Note 1).\nA2-2.2.3    Using  the  coordinates  of  the  leg  end  corner,\nfor  each  leg  obtain  longitudinal  curvature  \xecA\xee,  lead\ntwist  \xecB\xee,  and  camber  \xecC\xee,  as  shown  in  Figure  A2-2\n(see Note 2).\nNote 1: Specify the direction of slit burr, and for legs in which\nthe longitudinal curvature A is reversed, measure by reversing\nthe sample itself.\nNote 2: Measured values are marked as shown in Figure A2-\n2.\nNote  3:  This  method  should  be  applied  to  only  slitter  strain.\nDo  not  apply  to  any  other  kind  of  strain  (e.g.,  thermal  inner\nstrain).\nBase line for\nmeasuring camber\nSlit direction\nStrip\nwidth\nApprox. 150 mm\n100 mm\n5 mm min.\n0. 2 ~ 1 mm\n2 +\n0. 5 mm\nW\n2W\n2"),(0,i.yg)("p",null,"Figure A2-1\nShape for Evaluation of Slitter Strain\nBase line for measuring camber\nBase line for measuring\nlongitudinal curvature A\nSlit burr\nAngleB\nA\nW\n1\nW\n2"),(0,i.yg)("p",null,"Figure A2-2\nEvaluation Items"),(0,i.yg)("p",null,"SEMI G4-0302 \xa9 SEMI 1982, 2002 11\nAPPENDIX 3\nTEST METHOD FOR SLIT STRAIN OF LEADFRAME STRIPS USED\nFOR STAMPING\nNOTE: The material in this appendix is an official part of SEMI G4.\nA3-1  Preface\nA3-1.1  The method is used to evaluate the edge stress caused by slitting.\nA3-1.2  This method is applied to thickness between 0.1 mm and 0.3 mm.\nA3-2  Evaluation Method\nA3-2.1  Equipment \xf3 Tool microscope (\u25ca100).\nA3-2.2  Procedure\nA3-2.2.1  A test piece of approximately 200 mm length is sawn, stamped, etched, wire cut, refined cut, etc., over a\nlength  of  100\xf1150  mm  parallel  to  the  rolling  direction  of  a  distance  of  2\xf15  mm  from  the  edge  of  the  strip.  (See\nFigure A1-7.)\nA3-2.2.2  The dislocation of the outer strips relative to the plane of the test piece measured as camber c, longitudinal\ncurvature L, and twist T characterize the internal edge stress. (Note 1)\nNote 1: The details of the test method and the maximum admissible values of c, L, and T shall be agreed between purchaser and\nsupplier."),(0,i.yg)("p",null,"Figure A1-7\nTest Method of Slit Stress"),(0,i.yg)("p",null,"SEMIG4-0302 \xa9 SEMI 1982, 2002 12\nNOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\xeds  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  writte\nn\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G5-87 \xa9 SEMI 1980, 19961\nSEMI G5-87\nSTANDARD FOR CERAMIC CHIP CARRIERS\n1  Scope\nThis specification defines the acceptance criteria for co-\nfired, ceramic chip carriers both leaded and lead-less.\n2  Applicable Documents\n2. 1  ANSI Specification\n1\nS Y 14.5 \u2014 Dimensioning and Tolerancing\n2. 2  Federal Specification\n2\nQQ-N-290 \u2014 Nickel Plating\n2. 3  JEDEC Specification\n3\nPub.  No.  95  \u2014  Registered  and  Standard  Outline  for\nSolid State Products\n2. 4  Military Specifications\n4\nMIL-STD-105  \u2014  Sampling  Procedures  and  Tables  for\nInspection by Attributes\nMIL-STD-883  \u2014  Test  Methods  and  Procedures  for\nMicroelectronics\nMIL-STD-7883 \u2014 Brazing\nMIL-M-38510      \u2014      General      Specification      for\nMicrocircuits\nMIL-STD-45204 \u2014 Gold Plating, Electrodeposited\n2. 5  SEMI Specifications\nSEMI G8 \u2014 Test Method for Gold Plating Quality\nSEMI   G25   \u2014   Test   Method   for   Measuring   the\nResistance of Package Leads\nSEMI G6 \u2014 Test Method for Seal Ring Flatness\n3  Selected Definitions\nbraze  \u2014  An  alloy  with  a  melting  point  equal  to  or\ngreater than 600\xb0C.\ncastellation   \u2014   That   series   of   ribs   and   metallized\nindentations   that   define   edge   contact   regions   (see\nFigure 1)."),(0,i.yg)("p",null,"1 ANSI, 1430 Broadway, New York, NY 10018\n2 Military Standards, Naval Publications and Form Center, 5801\nTabor Ave., Philadelphia, PA 19120\n3 JEDEC, 2001 Eye Street, N.W., Washington, D.C. 20006\n4 General Services Administrator, 4th and D Streets, SW, Room\n6039, Washington, D.C. 20407\nfired   \u2014   A   process   or   technology   to   manufacture\nproducts    in    which    the    ceramic    and    refractory\nmetallization are fired simultaneously.\ncontact  pad  \u2014  That  metallized  pattern  that  provides\nmechanical   or   electrical   connection   to   the   external\ncircuitry.\ndie attach surface \u2014 See Figure 3.\nfootprint \u2014 Contact pad pattern.\nlayer \u2014 A dielectric sheet with or without metallization\nthat  performs  a  discrete  function  as  a  part  of  the\npackage.\nlead offset \u2014 Alignment of leads across the package.\npullback \u2014 The linear distance between the edge of the\nceramic  and  the  first  measurable  metallization  and/or\nglass interface (see Figures 4 and 5).\nrundown \u2014 See Figures 4 and 5.\nseal-area  \u2014  A  dimensional  outline  area  designated  for\neither metallization or bare ceramic to provide a surface\narea for sealing (see Figure 3).\nterminal  \u2014  Case  outline  at  point  of  entry  or  exit  of  an\nelectrical contact.\nTIR \u2014 Total Indicator Reading.\n4  Ordering Information\nPurchase  order  for  ceramic  chip  carriers  furnished  to\nthis specification shall include the following items:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Quantity"),(0,i.yg)("li",{parentName:"ol"},"Drawing   \u2014   The   drawing(s)   for   ceramic   chip\ncarriers shall specify the following information:\na.   Drawing number and revision level.\nb.   Number  of  terminals  and  terminal  center  line\nspacing.\nc.   Lead material and dimensions.\nd.   Critical material properties.\ne.   Type and thickness of plating.\nf.   Package dimensions per ANSI Y14.5.\ng.   Internal bonding patterns.\nh.   Minimum exposed metallized bond finger length\nand width.")),(0,i.yg)("p",null,"SEMI G5-87 \xa9 SEMI 1980, 19962\ni.   Portion  of  external  footprints  connected  to  die\nattach area and/or seal ring.\nj.   Terminal #1 position, internal and external.\nk.   Certification (optional).\nl.   Method of test and measurements.\nm. Electrical,          mechanical,          environmental\nrequirements.\n3.   Reference to this specification\n4.   Any exception to print or specification\n5  Dimensions and Permissi b le Variations\n5. 1   The  dimensions  of  ceramic  ch ip  carriers  shall\nconform  to  those  specified  in  the  customer  drawing,\nand be within the outline of JEDEC Publication No. 95.\nNOTE:  A  dimensioning  scheme  and  measurement  fixture  are\nunder task force review.\n5. 2  Critical Material Parameters\n5. 2.1  Ceramic\n5. 2.1.1  Alumina, content 90% minimu m.\n5. 2.1.2  Color \u2014 Dark or white.\n5. 2.2  Metallization\n5. 2.2.1  Refractory metallization.\n5. 2.2.2  Plating (if designated) per MIL -M-38510.\n5. 2.2.3  Nickel per QQ-N-290\n5. 2.2.4  Gold per MIL-STD-45204, Ty pe III.\n5. 2.2.5  Gold Plating Quality see SEM I G8.\n5. 2.3  Braze per MIL-STD-7883.\n5. 2.4  Lead per MIL-STD-23011.\n5. 2.4.1   Iron  Nickel  Cobalt  alloy  per  M IL-M-38510,\nType A.\n5. 2.4.2  Iron Nickel alloy per MIL-M-3 8510, Type B.\n6  Functional Testing\nThe  following  tests  are  recommended  for  functional\nevaluation  of  ceramic  chip  carriers.  (The  conditions  of\nacceptance  to  be  negotiated  between  the  customer  and\nthe vendor.)\n6. 1  Die Attach\n6. 2  Pre-Seal Die Shear \u2014 (See Se ction 10.1.6.)\n6. 3  Wire Bond\n6. 4  Pre-Seal Bond Pull \u2014 (See Se ction 10.1.7.)\n6. 5  Seal\n6. 6  Environmental   Test   \u2014   (See   Se ctions   10.1.1\nthrough 10.1.13.)\n6. 7  Hermeticity  \u2014  (See  Section  10 .1.14)  Lid  Torque\nor Shear (for glass seal parts).\n6. 8  Post-Seal Bond Pull \u2014 (See S ection 10.1.7.)\n6. 9  Post-Seal Die Shear \u2014 (See S ection 10.1.6.)\n7  Incoming Testing\n7. 1  Visual \u2014 (See Section 8.)\n7. 2  Dimensions\n7. 3  Functional \u2014 (See Section 6.)\n7. 4  Standard Tests\n7. 4.1  Electrical \u2014 (See SEMI G25. )\n7. 4.2  Gold Plating Quality \u2014 (See S EMI G8.)\n7. 4.3  Trim\n7. 4.4  Lead Integrity \u2014(See Section  10.1.15.)\n7. 4.5  Solderability \u2014 (See Section 1 0.1.16.)\n8  Visual\n8. 1  Applicable Definitions\nblister  (bubble)  ceramic  \u2014  Any  separation  within  the\nceramic  which  does  not  expose  underlying  ceramic\nmaterial.\nblister   (bubble)   metal   \u2014   Any   localized   separation\nwithin  the  metallization  or  between  the  metallization\nand ceramic which does not expose underlying metal or\nceramic material.\nburr \u2014 An adherent fragment of excess parent material\nat the component edge.\nchip \u2014 A region of ceramic missing from the surface or\nedge   of   a   package   which   does   not   go   completely\nthrough  the  package.  Chip  size  is  given  by  its  length,\nwidth,  and  depth  from  a  projection  of  the  design  plan-\nform (see Figure 2).\ncrack \u2014 A cleavage or fracture, internal or external.\ndie attach surface \u2014 See Figure 3.\ndiscoloration  \u2014  Any  non-uniform  color  change  of  the\npackage plating.\nforeign  material  \u2014  An  adherent  particle  other  than\nparent material of that component.\nLSI \u2014 Large scale integration."))}c.isMDXComponent=!0},5680(e,n,a){a.d(n,{xA:()=>d,yg:()=>p});var t=a(6540);function i(e,n,a){return n in e?Object.defineProperty(e,n,{value:a,enumerable:!0,configurable:!0,writable:!0}):e[n]=a,e}function r(e,n){var a=Object.keys(e);if(Object.getOwnPropertySymbols){var t=Object.getOwnPropertySymbols(e);n&&(t=t.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),a.push.apply(a,t)}return a}function o(e){for(var n=1;n<arguments.length;n++){var a=null!=arguments[n]?arguments[n]:{};n%2?r(Object(a),!0).forEach(function(n){i(e,n,a[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(a)):r(Object(a)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(a,n))})}return e}function s(e,n){if(null==e)return{};var a,t,i=function(e,n){if(null==e)return{};var a,t,i={},r=Object.keys(e);for(t=0;t<r.length;t++)a=r[t],n.indexOf(a)>=0||(i[a]=e[a]);return i}(e,n);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);for(t=0;t<r.length;t++)a=r[t],n.indexOf(a)>=0||Object.prototype.propertyIsEnumerable.call(e,a)&&(i[a]=e[a])}return i}var l=t.createContext({}),m=function(e){var n=t.useContext(l),a=n;return e&&(a="function"==typeof e?e(n):o(o({},n),e)),a},d=function(e){var n=m(e.components);return t.createElement(l.Provider,{value:n},e.children)},c={inlineCode:"code",wrapper:function(e){var n=e.children;return t.createElement(t.Fragment,{},n)}},h=t.forwardRef(function(e,n){var a=e.components,i=e.mdxType,r=e.originalType,l=e.parentName,d=s(e,["components","mdxType","originalType","parentName"]),h=m(a),p=i,u=h["".concat(l,".").concat(p)]||h[p]||c[p]||r;return a?t.createElement(u,o(o({ref:n},d),{},{components:a})):t.createElement(u,o({ref:n},d))});function p(e,n){var a=arguments,i=n&&n.mdxType;if("string"==typeof e||i){var r=a.length,o=new Array(r);o[0]=h;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:i,o[1]=s;for(var m=2;m<r;m++)o[m]=a[m];return t.createElement.apply(null,o)}return t.createElement.apply(null,a)}h.displayName="MDXCreateElement"}}]);