library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity DFF is
    Port ( D : in  STD_LOGIC;
           Q : out  STD_LOGIC;
           clk : in  STD_LOGIC;
           rst : in  STD_LOGIC);
end DFF;

architecture Behavioral of DFF is
begin
process(clk,rst)
	begin
		if (rst ='1') then
		Q <= '0';
		elsif(rising_edge(clk)) then
		Q <= D;
		end if;
	end process;

end Behavioral;

