// Seed: 1618602758
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    input tri id_3,
    output uwire id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output wor id_8,
    output wand id_9,
    input supply1 id_10,
    output tri1 id_11,
    input uwire id_12,
    input wand id_13,
    input tri1 id_14,
    output wor id_15,
    output uwire id_16,
    output supply1 id_17,
    input supply0 id_18,
    output tri1 id_19,
    output supply1 id_20,
    output tri1 id_21,
    input uwire id_22
);
  assign id_9 = id_22 ? id_6 : 1 * id_2 - id_14;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output supply1 id_2
);
  wire  id_4;
  uwire id_5 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
