INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_6_shrg32u/lab_6_shrg32u.srcs/sources_1/new/shrg32u.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shrg32u
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_6_shrg32u/lab_6_shrg32u.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
