
lcd_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c54  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08007d14  08007d14  00017d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007dbc  08007dbc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08007dbc  08007dbc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007dbc  08007dbc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007dbc  08007dbc  00017dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08007dc4  08007dc4  00017dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007dcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000070  08007e3c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08007e3c  00020334  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d0e7  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034c2  00000000  00000000  0003d17f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001508  00000000  00000000  00040648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013f0  00000000  00000000  00041b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001377f  00000000  00000000  00042f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016938  00000000  00000000  000566bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071468  00000000  00000000  0006cff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000de45f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053bc  00000000  00000000  000de4b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007cfc 	.word	0x08007cfc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08007cfc 	.word	0x08007cfc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>:
#include <Button.hpp>

extern TIM_HandleTypeDef htim6;

Button::Button(GPIO_TypeDef *port, uint8_t pin) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	1dfb      	adds	r3, r7, #7
 800022c:	701a      	strb	r2, [r3, #0]
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	2200      	movs	r2, #0
 8000232:	711a      	strb	r2, [r3, #4]
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	2200      	movs	r2, #0
 8000238:	715a      	strb	r2, [r3, #5]
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	2200      	movs	r2, #0
 800023e:	719a      	strb	r2, [r3, #6]
	this->port = port;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	68ba      	ldr	r2, [r7, #8]
 8000244:	601a      	str	r2, [r3, #0]
	this->pin = pin;
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	1dfa      	adds	r2, r7, #7
 800024a:	7812      	ldrb	r2, [r2, #0]
 800024c:	711a      	strb	r2, [r3, #4]
	this->prevSt = 0;
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	2200      	movs	r2, #0
 8000252:	715a      	strb	r2, [r3, #5]
	this->debounceCounter = 0;
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	2200      	movs	r2, #0
 8000258:	719a      	strb	r2, [r3, #6]
}
 800025a:	68fb      	ldr	r3, [r7, #12]
 800025c:	0018      	movs	r0, r3
 800025e:	46bd      	mov	sp, r7
 8000260:	b004      	add	sp, #16
 8000262:	bd80      	pop	{r7, pc}

08000264 <_ZN6Button9getPrevStEv>:

uint8_t Button::getPrevSt() {
 8000264:	b580      	push	{r7, lr}
 8000266:	b082      	sub	sp, #8
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
	return this->prevSt;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	795b      	ldrb	r3, [r3, #5]
}
 8000270:	0018      	movs	r0, r3
 8000272:	46bd      	mov	sp, r7
 8000274:	b002      	add	sp, #8
 8000276:	bd80      	pop	{r7, pc}

08000278 <_ZN6Button9setPrevStEh>:

void Button::setPrevSt(uint8_t prevSt) {
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
 8000280:	000a      	movs	r2, r1
 8000282:	1cfb      	adds	r3, r7, #3
 8000284:	701a      	strb	r2, [r3, #0]
	this->prevSt = prevSt;
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	1cfa      	adds	r2, r7, #3
 800028a:	7812      	ldrb	r2, [r2, #0]
 800028c:	715a      	strb	r2, [r3, #5]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	b002      	add	sp, #8
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <_ZN6Button7clickedEv>:

uint8_t Button::clicked() {
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
	if ((this->port->IDR & (1 << pin)) == 1 && this->debounceCounter == 0) {
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	691b      	ldr	r3, [r3, #16]
 80002a6:	687a      	ldr	r2, [r7, #4]
 80002a8:	7912      	ldrb	r2, [r2, #4]
 80002aa:	0011      	movs	r1, r2
 80002ac:	2201      	movs	r2, #1
 80002ae:	408a      	lsls	r2, r1
 80002b0:	4013      	ands	r3, r2
 80002b2:	2b01      	cmp	r3, #1
 80002b4:	d105      	bne.n	80002c2 <_ZN6Button7clickedEv+0x2a>
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	799b      	ldrb	r3, [r3, #6]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d101      	bne.n	80002c2 <_ZN6Button7clickedEv+0x2a>
 80002be:	2301      	movs	r3, #1
 80002c0:	e000      	b.n	80002c4 <_ZN6Button7clickedEv+0x2c>
 80002c2:	2300      	movs	r3, #0
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d007      	beq.n	80002d8 <_ZN6Button7clickedEv+0x40>
		this->debounceCounter = 1;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2201      	movs	r2, #1
 80002cc:	719a      	strb	r2, [r3, #6]
		HAL_TIM_Base_Start_IT (&htim6);
 80002ce:	4b13      	ldr	r3, [pc, #76]	; (800031c <_ZN6Button7clickedEv+0x84>)
 80002d0:	0018      	movs	r0, r3
 80002d2:	f006 fa27 	bl	8006724 <HAL_TIM_Base_Start_IT>
 80002d6:	e01c      	b.n	8000312 <_ZN6Button7clickedEv+0x7a>
	} else if ((this->port->IDR & (1 << pin)) == 1 && this->debounceCounter == 10) {
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	691b      	ldr	r3, [r3, #16]
 80002de:	687a      	ldr	r2, [r7, #4]
 80002e0:	7912      	ldrb	r2, [r2, #4]
 80002e2:	0011      	movs	r1, r2
 80002e4:	2201      	movs	r2, #1
 80002e6:	408a      	lsls	r2, r1
 80002e8:	4013      	ands	r3, r2
 80002ea:	2b01      	cmp	r3, #1
 80002ec:	d105      	bne.n	80002fa <_ZN6Button7clickedEv+0x62>
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	799b      	ldrb	r3, [r3, #6]
 80002f2:	2b0a      	cmp	r3, #10
 80002f4:	d101      	bne.n	80002fa <_ZN6Button7clickedEv+0x62>
 80002f6:	2301      	movs	r3, #1
 80002f8:	e000      	b.n	80002fc <_ZN6Button7clickedEv+0x64>
 80002fa:	2300      	movs	r3, #0
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d008      	beq.n	8000312 <_ZN6Button7clickedEv+0x7a>
		HAL_TIM_Base_Stop_IT(&htim6);
 8000300:	4b06      	ldr	r3, [pc, #24]	; (800031c <_ZN6Button7clickedEv+0x84>)
 8000302:	0018      	movs	r0, r3
 8000304:	f006 fa5a 	bl	80067bc <HAL_TIM_Base_Stop_IT>
		this->debounceCounter = 0;
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	2200      	movs	r2, #0
 800030c:	719a      	strb	r2, [r3, #6]
		return 1;
 800030e:	2301      	movs	r3, #1
 8000310:	e000      	b.n	8000314 <_ZN6Button7clickedEv+0x7c>
	}
	return 0;
 8000312:	2300      	movs	r3, #0
}
 8000314:	0018      	movs	r0, r3
 8000316:	46bd      	mov	sp, r7
 8000318:	b002      	add	sp, #8
 800031a:	bd80      	pop	{r7, pc}
 800031c:	2000016c 	.word	0x2000016c

08000320 <_ZN6Button9unclickedEv>:

uint8_t Button::unclicked() {
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
	if ((this->port->IDR & (1 << pin)) == 0 && this->debounceCounter == 0) {
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	691b      	ldr	r3, [r3, #16]
 800032e:	687a      	ldr	r2, [r7, #4]
 8000330:	7912      	ldrb	r2, [r2, #4]
 8000332:	0011      	movs	r1, r2
 8000334:	2201      	movs	r2, #1
 8000336:	408a      	lsls	r2, r1
 8000338:	4013      	ands	r3, r2
 800033a:	d105      	bne.n	8000348 <_ZN6Button9unclickedEv+0x28>
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	799b      	ldrb	r3, [r3, #6]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d101      	bne.n	8000348 <_ZN6Button9unclickedEv+0x28>
 8000344:	2301      	movs	r3, #1
 8000346:	e000      	b.n	800034a <_ZN6Button9unclickedEv+0x2a>
 8000348:	2300      	movs	r3, #0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d007      	beq.n	800035e <_ZN6Button9unclickedEv+0x3e>
		this->debounceCounter = 1;
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	2201      	movs	r2, #1
 8000352:	719a      	strb	r2, [r3, #6]
		HAL_TIM_Base_Start_IT (&htim6);
 8000354:	4b12      	ldr	r3, [pc, #72]	; (80003a0 <_ZN6Button9unclickedEv+0x80>)
 8000356:	0018      	movs	r0, r3
 8000358:	f006 f9e4 	bl	8006724 <HAL_TIM_Base_Start_IT>
 800035c:	e01b      	b.n	8000396 <_ZN6Button9unclickedEv+0x76>
	} else if ((this->port->IDR & (1 << pin)) == 0 && this->debounceCounter == 10) {
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	691b      	ldr	r3, [r3, #16]
 8000364:	687a      	ldr	r2, [r7, #4]
 8000366:	7912      	ldrb	r2, [r2, #4]
 8000368:	0011      	movs	r1, r2
 800036a:	2201      	movs	r2, #1
 800036c:	408a      	lsls	r2, r1
 800036e:	4013      	ands	r3, r2
 8000370:	d105      	bne.n	800037e <_ZN6Button9unclickedEv+0x5e>
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	799b      	ldrb	r3, [r3, #6]
 8000376:	2b0a      	cmp	r3, #10
 8000378:	d101      	bne.n	800037e <_ZN6Button9unclickedEv+0x5e>
 800037a:	2301      	movs	r3, #1
 800037c:	e000      	b.n	8000380 <_ZN6Button9unclickedEv+0x60>
 800037e:	2300      	movs	r3, #0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d008      	beq.n	8000396 <_ZN6Button9unclickedEv+0x76>
		HAL_TIM_Base_Stop_IT(&htim6);
 8000384:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <_ZN6Button9unclickedEv+0x80>)
 8000386:	0018      	movs	r0, r3
 8000388:	f006 fa18 	bl	80067bc <HAL_TIM_Base_Stop_IT>
		this->debounceCounter = 0;
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	2200      	movs	r2, #0
 8000390:	719a      	strb	r2, [r3, #6]
		return 1;
 8000392:	2301      	movs	r3, #1
 8000394:	e000      	b.n	8000398 <_ZN6Button9unclickedEv+0x78>
	}
	return 0;
 8000396:	2300      	movs	r3, #0
}
 8000398:	0018      	movs	r0, r3
 800039a:	46bd      	mov	sp, r7
 800039c:	b002      	add	sp, #8
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	2000016c 	.word	0x2000016c

080003a4 <_ZN6Button9interruptEv>:

void Button::interrupt() {
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
	if ((this->debounceCounter) > 0 && (this->debounceCounter) < 10) {
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	799b      	ldrb	r3, [r3, #6]
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d009      	beq.n	80003c8 <_ZN6Button9interruptEv+0x24>
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	799b      	ldrb	r3, [r3, #6]
 80003b8:	2b09      	cmp	r3, #9
 80003ba:	d805      	bhi.n	80003c8 <_ZN6Button9interruptEv+0x24>
		++this->debounceCounter;
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	799b      	ldrb	r3, [r3, #6]
 80003c0:	3301      	adds	r3, #1
 80003c2:	b2da      	uxtb	r2, r3
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	719a      	strb	r2, [r3, #6]
	}
}
 80003c8:	46c0      	nop			; (mov r8, r8)
 80003ca:	46bd      	mov	sp, r7
 80003cc:	b002      	add	sp, #8
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
 80003d8:	6039      	str	r1, [r7, #0]
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	0018      	movs	r0, r3
 80003de:	46bd      	mov	sp, r7
 80003e0:	b002      	add	sp, #8
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <_ZNSt12_Vector_baseIcSaIcEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	0018      	movs	r0, r3
 80003f0:	f000 fbeb 	bl	8000bca <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implC1Ev>
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	0018      	movs	r0, r3
 80003f8:	46bd      	mov	sp, r7
 80003fa:	b002      	add	sp, #8
 80003fc:	bd80      	pop	{r7, pc}

080003fe <_ZNSt6vectorIcSaIcEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80003fe:	b580      	push	{r7, lr}
 8000400:	b082      	sub	sp, #8
 8000402:	af00      	add	r7, sp, #0
 8000404:	6078      	str	r0, [r7, #4]
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	0018      	movs	r0, r3
 800040a:	f7ff ffeb 	bl	80003e4 <_ZNSt12_Vector_baseIcSaIcEEC1Ev>
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	0018      	movs	r0, r3
 8000412:	46bd      	mov	sp, r7
 8000414:	b002      	add	sp, #8
 8000416:	bd80      	pop	{r7, pc}

08000418 <_ZNSt12_Vector_baseIhSaIhEEC1Ev>:
      _Vector_base() = default;
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	0018      	movs	r0, r3
 8000424:	f000 fbe2 	bl	8000bec <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1Ev>
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	0018      	movs	r0, r3
 800042c:	46bd      	mov	sp, r7
 800042e:	b002      	add	sp, #8
 8000430:	bd80      	pop	{r7, pc}

08000432 <_ZNSt6vectorIhSaIhEEC1Ev>:
      vector() = default;
 8000432:	b580      	push	{r7, lr}
 8000434:	b082      	sub	sp, #8
 8000436:	af00      	add	r7, sp, #0
 8000438:	6078      	str	r0, [r7, #4]
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	0018      	movs	r0, r3
 800043e:	f7ff ffeb 	bl	8000418 <_ZNSt12_Vector_baseIhSaIhEEC1Ev>
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	0018      	movs	r0, r3
 8000446:	46bd      	mov	sp, r7
 8000448:	b002      	add	sp, #8
 800044a:	bd80      	pop	{r7, pc}

0800044c <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>:
#include "Screen.hpp"

Screen::Screen(I2C_HandleTypeDef *hi2c, uint8_t i2cAddr) {
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af00      	add	r7, sp, #0
 8000452:	60f8      	str	r0, [r7, #12]
 8000454:	60b9      	str	r1, [r7, #8]
 8000456:	1dfb      	adds	r3, r7, #7
 8000458:	701a      	strb	r2, [r3, #0]
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	22c9      	movs	r2, #201	; 0xc9
 800045e:	725a      	strb	r2, [r3, #9]
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	2200      	movs	r2, #0
 8000464:	729a      	strb	r2, [r3, #10]
 8000466:	68fb      	ldr	r3, [r7, #12]
 8000468:	2200      	movs	r2, #0
 800046a:	72da      	strb	r2, [r3, #11]
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	2240      	movs	r2, #64	; 0x40
 8000470:	731a      	strb	r2, [r3, #12]
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	2214      	movs	r2, #20
 8000476:	735a      	strb	r2, [r3, #13]
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	2254      	movs	r2, #84	; 0x54
 800047c:	739a      	strb	r2, [r3, #14]
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	3310      	adds	r3, #16
 8000482:	0018      	movs	r0, r3
 8000484:	f7ff ffbb 	bl	80003fe <_ZNSt6vectorIcSaIcEEC1Ev>
 8000488:	68fb      	ldr	r3, [r7, #12]
 800048a:	331c      	adds	r3, #28
 800048c:	0018      	movs	r0, r3
 800048e:	f7ff ffd0 	bl	8000432 <_ZNSt6vectorIhSaIhEEC1Ev>
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	3328      	adds	r3, #40	; 0x28
 8000496:	0018      	movs	r0, r3
 8000498:	f7ff ffcb 	bl	8000432 <_ZNSt6vectorIhSaIhEEC1Ev>
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	3334      	adds	r3, #52	; 0x34
 80004a0:	0018      	movs	r0, r3
 80004a2:	f7ff ffc6 	bl	8000432 <_ZNSt6vectorIhSaIhEEC1Ev>
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	2240      	movs	r2, #64	; 0x40
 80004aa:	2100      	movs	r1, #0
 80004ac:	5499      	strb	r1, [r3, r2]
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	2241      	movs	r2, #65	; 0x41
 80004b2:	2100      	movs	r1, #0
 80004b4:	5499      	strb	r1, [r3, r2]
	this->i2cSettings.hi2c = hi2c;
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	68ba      	ldr	r2, [r7, #8]
 80004ba:	601a      	str	r2, [r3, #0]
	this->i2cSettings.i2cAddr = i2cAddr;
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	1dfa      	adds	r2, r7, #7
 80004c0:	7812      	ldrb	r2, [r2, #0]
 80004c2:	711a      	strb	r2, [r3, #4]
}
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	0018      	movs	r0, r3
 80004c8:	46bd      	mov	sp, r7
 80004ca:	b004      	add	sp, #16
 80004cc:	bd80      	pop	{r7, pc}

080004ce <_ZN6Screen10cursorDownEv>:

void Screen::cursorDown() {
 80004ce:	b580      	push	{r7, lr}
 80004d0:	b082      	sub	sp, #8
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	6078      	str	r0, [r7, #4]
	if (this->cursorPos == this->rowPos1 && this->linesNum > 1) {
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	7a9a      	ldrb	r2, [r3, #10]
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	7adb      	ldrb	r3, [r3, #11]
 80004de:	429a      	cmp	r2, r3
 80004e0:	d116      	bne.n	8000510 <_ZN6Screen10cursorDownEv+0x42>
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	2240      	movs	r2, #64	; 0x40
 80004e6:	5c9b      	ldrb	r3, [r3, r2]
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d911      	bls.n	8000510 <_ZN6Screen10cursorDownEv+0x42>
		clearChar(this->cursorPos, this->i2cSettings);
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	7a98      	ldrb	r0, [r3, #10]
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	6819      	ldr	r1, [r3, #0]
 80004f4:	685a      	ldr	r2, [r3, #4]
 80004f6:	f002 f845 	bl	8002584 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos2;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	7b1a      	ldrb	r2, [r3, #12]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	729a      	strb	r2, [r3, #10]
		displayOneCol(1, 0, 0);
 8000502:	6878      	ldr	r0, [r7, #4]
 8000504:	2300      	movs	r3, #0
 8000506:	2200      	movs	r2, #0
 8000508:	2101      	movs	r1, #1
 800050a:	f000 f86e 	bl	80005ea <_ZN6Screen13displayOneColEhha>
 800050e:	e068      	b.n	80005e2 <_ZN6Screen10cursorDownEv+0x114>
	} else if (this->cursorPos == this->rowPos2 && this->linesNum > 2) {
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	7a9a      	ldrb	r2, [r3, #10]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	7b1b      	ldrb	r3, [r3, #12]
 8000518:	429a      	cmp	r2, r3
 800051a:	d116      	bne.n	800054a <_ZN6Screen10cursorDownEv+0x7c>
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2240      	movs	r2, #64	; 0x40
 8000520:	5c9b      	ldrb	r3, [r3, r2]
 8000522:	2b02      	cmp	r3, #2
 8000524:	d911      	bls.n	800054a <_ZN6Screen10cursorDownEv+0x7c>
		clearChar(this->cursorPos, this->i2cSettings);
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	7a98      	ldrb	r0, [r3, #10]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	6819      	ldr	r1, [r3, #0]
 800052e:	685a      	ldr	r2, [r3, #4]
 8000530:	f002 f828 	bl	8002584 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos3;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	7b5a      	ldrb	r2, [r3, #13]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	729a      	strb	r2, [r3, #10]
		displayOneCol(1, 0, 0);
 800053c:	6878      	ldr	r0, [r7, #4]
 800053e:	2300      	movs	r3, #0
 8000540:	2200      	movs	r2, #0
 8000542:	2101      	movs	r1, #1
 8000544:	f000 f851 	bl	80005ea <_ZN6Screen13displayOneColEhha>
 8000548:	e04b      	b.n	80005e2 <_ZN6Screen10cursorDownEv+0x114>
	} else if (this->cursorPos == this->rowPos3 && this->linesNum > 3) {
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	7a9a      	ldrb	r2, [r3, #10]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	7b5b      	ldrb	r3, [r3, #13]
 8000552:	429a      	cmp	r2, r3
 8000554:	d116      	bne.n	8000584 <_ZN6Screen10cursorDownEv+0xb6>
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2240      	movs	r2, #64	; 0x40
 800055a:	5c9b      	ldrb	r3, [r3, r2]
 800055c:	2b03      	cmp	r3, #3
 800055e:	d911      	bls.n	8000584 <_ZN6Screen10cursorDownEv+0xb6>
		clearChar(this->cursorPos, this->i2cSettings);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	7a98      	ldrb	r0, [r3, #10]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	6819      	ldr	r1, [r3, #0]
 8000568:	685a      	ldr	r2, [r3, #4]
 800056a:	f002 f80b 	bl	8002584 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos4;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	7b9a      	ldrb	r2, [r3, #14]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	729a      	strb	r2, [r3, #10]
		displayOneCol(1, 0, 0);
 8000576:	6878      	ldr	r0, [r7, #4]
 8000578:	2300      	movs	r3, #0
 800057a:	2200      	movs	r2, #0
 800057c:	2101      	movs	r1, #1
 800057e:	f000 f834 	bl	80005ea <_ZN6Screen13displayOneColEhha>
 8000582:	e02e      	b.n	80005e2 <_ZN6Screen10cursorDownEv+0x114>
	} else if (this->cursorPos == this->rowPos4 && this->linesNum > 4) {
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	7a9a      	ldrb	r2, [r3, #10]
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	7b9b      	ldrb	r3, [r3, #14]
 800058c:	429a      	cmp	r2, r3
 800058e:	d128      	bne.n	80005e2 <_ZN6Screen10cursorDownEv+0x114>
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	2240      	movs	r2, #64	; 0x40
 8000594:	5c9b      	ldrb	r3, [r3, r2]
 8000596:	2b04      	cmp	r3, #4
 8000598:	d923      	bls.n	80005e2 <_ZN6Screen10cursorDownEv+0x114>
		(this->shiftFlag < (this->linesNum - 4)) ? (++this->shiftFlag) : 0;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2241      	movs	r2, #65	; 0x41
 800059e:	5c9b      	ldrb	r3, [r3, r2]
 80005a0:	0019      	movs	r1, r3
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2240      	movs	r2, #64	; 0x40
 80005a6:	5c9b      	ldrb	r3, [r3, r2]
 80005a8:	3b04      	subs	r3, #4
 80005aa:	4299      	cmp	r1, r3
 80005ac:	da07      	bge.n	80005be <_ZN6Screen10cursorDownEv+0xf0>
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2241      	movs	r2, #65	; 0x41
 80005b2:	5c9b      	ldrb	r3, [r3, r2]
 80005b4:	3301      	adds	r3, #1
 80005b6:	b2d9      	uxtb	r1, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2241      	movs	r2, #65	; 0x41
 80005bc:	5499      	strb	r1, [r3, r2]
		clearLcd(this->i2cSettings);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	6818      	ldr	r0, [r3, #0]
 80005c2:	6859      	ldr	r1, [r3, #4]
 80005c4:	f001 ffba 	bl	800253c <_Z8clearLcd11I2CSettings>
		HAL_Delay(2);
 80005c8:	2002      	movs	r0, #2
 80005ca:	f002 ff5f 	bl	800348c <HAL_Delay>
		displayOneCol(1, 0, this->shiftFlag);
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2241      	movs	r2, #65	; 0x41
 80005d2:	5c9b      	ldrb	r3, [r3, r2]
 80005d4:	b25b      	sxtb	r3, r3
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	2200      	movs	r2, #0
 80005da:	2101      	movs	r1, #1
 80005dc:	f000 f805 	bl	80005ea <_ZN6Screen13displayOneColEhha>
	}
}
 80005e0:	e7ff      	b.n	80005e2 <_ZN6Screen10cursorDownEv+0x114>
 80005e2:	46c0      	nop			; (mov r8, r8)
 80005e4:	46bd      	mov	sp, r7
 80005e6:	b002      	add	sp, #8
 80005e8:	bd80      	pop	{r7, pc}

080005ea <_ZN6Screen13displayOneColEhha>:
		HAL_Delay(2);
		displayOneCol(1, 0, this->shiftFlag);
	}
}

void Screen::displayOneCol(uint8_t shiftRight, uint8_t shiftDown, int8_t shiftMenu) {
 80005ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ec:	b085      	sub	sp, #20
 80005ee:	af02      	add	r7, sp, #8
 80005f0:	6078      	str	r0, [r7, #4]
 80005f2:	000c      	movs	r4, r1
 80005f4:	0010      	movs	r0, r2
 80005f6:	0019      	movs	r1, r3
 80005f8:	1cfb      	adds	r3, r7, #3
 80005fa:	1c22      	adds	r2, r4, #0
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	1cbb      	adds	r3, r7, #2
 8000600:	1c02      	adds	r2, r0, #0
 8000602:	701a      	strb	r2, [r3, #0]
 8000604:	1c7b      	adds	r3, r7, #1
 8000606:	1c0a      	adds	r2, r1, #0
 8000608:	701a      	strb	r2, [r3, #0]

	sendLcdChar(this->cursorChar, this->cursorPos, this->i2cSettings);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	7a58      	ldrb	r0, [r3, #9]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	7a99      	ldrb	r1, [r3, #10]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	685b      	ldr	r3, [r3, #4]
 8000618:	f001 feae 	bl	8002378 <_Z11sendLcdCharhh11I2CSettings>

	if (this->linesNum > 3) {
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	2240      	movs	r2, #64	; 0x40
 8000620:	5c9b      	ldrb	r3, [r3, r2]
 8000622:	2b03      	cmp	r3, #3
 8000624:	d800      	bhi.n	8000628 <_ZN6Screen13displayOneColEhha+0x3e>
 8000626:	e0fd      	b.n	8000824 <_ZN6Screen13displayOneColEhha+0x23a>
		sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	3310      	adds	r3, #16
 800062c:	001c      	movs	r4, r3
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	331c      	adds	r3, #28
 8000632:	001a      	movs	r2, r3
 8000634:	1c7b      	adds	r3, r7, #1
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	b25b      	sxtb	r3, r3
 800063a:	0019      	movs	r1, r3
 800063c:	0010      	movs	r0, r2
 800063e:	f000 fae6 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000642:	0003      	movs	r3, r0
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	0019      	movs	r1, r3
 8000648:	0020      	movs	r0, r4
 800064a:	f000 faed 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 800064e:	0005      	movs	r5, r0
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	331c      	adds	r3, #28
 8000654:	001a      	movs	r2, r3
 8000656:	1c7b      	adds	r3, r7, #1
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	b25b      	sxtb	r3, r3
 800065c:	0019      	movs	r1, r3
 800065e:	0010      	movs	r0, r2
 8000660:	f000 fad5 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000664:	0003      	movs	r3, r0
 8000666:	781c      	ldrb	r4, [r3, #0]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	3328      	adds	r3, #40	; 0x28
 800066c:	001a      	movs	r2, r3
 800066e:	1c7b      	adds	r3, r7, #1
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	b25b      	sxtb	r3, r3
 8000674:	0019      	movs	r1, r3
 8000676:	0010      	movs	r0, r2
 8000678:	f000 fac9 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 800067c:	0003      	movs	r3, r0
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	469c      	mov	ip, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	7ada      	ldrb	r2, [r3, #11]
 8000686:	1cfb      	adds	r3, r7, #3
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	18d3      	adds	r3, r2, r3
 800068c:	b2d8      	uxtb	r0, r3
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	466b      	mov	r3, sp
 8000692:	ca42      	ldmia	r2!, {r1, r6}
 8000694:	c342      	stmia	r3!, {r1, r6}
 8000696:	0003      	movs	r3, r0
 8000698:	4662      	mov	r2, ip
 800069a:	0021      	movs	r1, r4
 800069c:	0028      	movs	r0, r5
 800069e:	f001 ff07 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[1 + shiftMenu]]), this->startPos[1 + shiftMenu], this->endPos[1 + shiftMenu], this->rowPos2 + shiftRight, this->i2cSettings);
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	3310      	adds	r3, #16
 80006a6:	001c      	movs	r4, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	331c      	adds	r3, #28
 80006ac:	001a      	movs	r2, r3
 80006ae:	1c7b      	adds	r3, r7, #1
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	b25b      	sxtb	r3, r3
 80006b4:	3301      	adds	r3, #1
 80006b6:	0019      	movs	r1, r3
 80006b8:	0010      	movs	r0, r2
 80006ba:	f000 faa8 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80006be:	0003      	movs	r3, r0
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	0019      	movs	r1, r3
 80006c4:	0020      	movs	r0, r4
 80006c6:	f000 faaf 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 80006ca:	0005      	movs	r5, r0
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	331c      	adds	r3, #28
 80006d0:	001a      	movs	r2, r3
 80006d2:	1c7b      	adds	r3, r7, #1
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	b25b      	sxtb	r3, r3
 80006d8:	3301      	adds	r3, #1
 80006da:	0019      	movs	r1, r3
 80006dc:	0010      	movs	r0, r2
 80006de:	f000 fa96 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80006e2:	0003      	movs	r3, r0
 80006e4:	781c      	ldrb	r4, [r3, #0]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	3328      	adds	r3, #40	; 0x28
 80006ea:	001a      	movs	r2, r3
 80006ec:	1c7b      	adds	r3, r7, #1
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	b25b      	sxtb	r3, r3
 80006f2:	3301      	adds	r3, #1
 80006f4:	0019      	movs	r1, r3
 80006f6:	0010      	movs	r0, r2
 80006f8:	f000 fa89 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80006fc:	0003      	movs	r3, r0
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	469c      	mov	ip, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	7b1a      	ldrb	r2, [r3, #12]
 8000706:	1cfb      	adds	r3, r7, #3
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	18d3      	adds	r3, r2, r3
 800070c:	b2d8      	uxtb	r0, r3
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	466b      	mov	r3, sp
 8000712:	ca42      	ldmia	r2!, {r1, r6}
 8000714:	c342      	stmia	r3!, {r1, r6}
 8000716:	0003      	movs	r3, r0
 8000718:	4662      	mov	r2, ip
 800071a:	0021      	movs	r1, r4
 800071c:	0028      	movs	r0, r5
 800071e:	f001 fec7 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[2 + shiftMenu]]), this->startPos[2 + shiftMenu], this->endPos[2 + shiftMenu], this->rowPos3 + shiftRight, this->i2cSettings);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	3310      	adds	r3, #16
 8000726:	001c      	movs	r4, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	331c      	adds	r3, #28
 800072c:	001a      	movs	r2, r3
 800072e:	1c7b      	adds	r3, r7, #1
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	b25b      	sxtb	r3, r3
 8000734:	3302      	adds	r3, #2
 8000736:	0019      	movs	r1, r3
 8000738:	0010      	movs	r0, r2
 800073a:	f000 fa68 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 800073e:	0003      	movs	r3, r0
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	0019      	movs	r1, r3
 8000744:	0020      	movs	r0, r4
 8000746:	f000 fa6f 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 800074a:	0005      	movs	r5, r0
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	331c      	adds	r3, #28
 8000750:	001a      	movs	r2, r3
 8000752:	1c7b      	adds	r3, r7, #1
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	b25b      	sxtb	r3, r3
 8000758:	3302      	adds	r3, #2
 800075a:	0019      	movs	r1, r3
 800075c:	0010      	movs	r0, r2
 800075e:	f000 fa56 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000762:	0003      	movs	r3, r0
 8000764:	781c      	ldrb	r4, [r3, #0]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	3328      	adds	r3, #40	; 0x28
 800076a:	001a      	movs	r2, r3
 800076c:	1c7b      	adds	r3, r7, #1
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	b25b      	sxtb	r3, r3
 8000772:	3302      	adds	r3, #2
 8000774:	0019      	movs	r1, r3
 8000776:	0010      	movs	r0, r2
 8000778:	f000 fa49 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 800077c:	0003      	movs	r3, r0
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	469c      	mov	ip, r3
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	7b5a      	ldrb	r2, [r3, #13]
 8000786:	1cfb      	adds	r3, r7, #3
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	18d3      	adds	r3, r2, r3
 800078c:	b2d8      	uxtb	r0, r3
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	466b      	mov	r3, sp
 8000792:	ca42      	ldmia	r2!, {r1, r6}
 8000794:	c342      	stmia	r3!, {r1, r6}
 8000796:	0003      	movs	r3, r0
 8000798:	4662      	mov	r2, ip
 800079a:	0021      	movs	r1, r4
 800079c:	0028      	movs	r0, r5
 800079e:	f001 fe87 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[3 + shiftMenu]]), this->startPos[3 + shiftMenu], this->endPos[3 + shiftMenu], this->rowPos4 + shiftRight, this->i2cSettings);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	3310      	adds	r3, #16
 80007a6:	001c      	movs	r4, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	331c      	adds	r3, #28
 80007ac:	001a      	movs	r2, r3
 80007ae:	1c7b      	adds	r3, r7, #1
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	b25b      	sxtb	r3, r3
 80007b4:	3303      	adds	r3, #3
 80007b6:	0019      	movs	r1, r3
 80007b8:	0010      	movs	r0, r2
 80007ba:	f000 fa28 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80007be:	0003      	movs	r3, r0
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	0019      	movs	r1, r3
 80007c4:	0020      	movs	r0, r4
 80007c6:	f000 fa2f 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 80007ca:	0005      	movs	r5, r0
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	331c      	adds	r3, #28
 80007d0:	001a      	movs	r2, r3
 80007d2:	1c7b      	adds	r3, r7, #1
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	b25b      	sxtb	r3, r3
 80007d8:	3303      	adds	r3, #3
 80007da:	0019      	movs	r1, r3
 80007dc:	0010      	movs	r0, r2
 80007de:	f000 fa16 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80007e2:	0003      	movs	r3, r0
 80007e4:	781c      	ldrb	r4, [r3, #0]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	3328      	adds	r3, #40	; 0x28
 80007ea:	001a      	movs	r2, r3
 80007ec:	1c7b      	adds	r3, r7, #1
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b25b      	sxtb	r3, r3
 80007f2:	3303      	adds	r3, #3
 80007f4:	0019      	movs	r1, r3
 80007f6:	0010      	movs	r0, r2
 80007f8:	f000 fa09 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80007fc:	0003      	movs	r3, r0
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	469c      	mov	ip, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	7b9a      	ldrb	r2, [r3, #14]
 8000806:	1cfb      	adds	r3, r7, #3
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	18d3      	adds	r3, r2, r3
 800080c:	b2d8      	uxtb	r0, r3
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	466b      	mov	r3, sp
 8000812:	ca42      	ldmia	r2!, {r1, r6}
 8000814:	c342      	stmia	r3!, {r1, r6}
 8000816:	0003      	movs	r3, r0
 8000818:	4662      	mov	r2, ip
 800081a:	0021      	movs	r1, r4
 800081c:	0028      	movs	r0, r5
 800081e:	f001 fe47 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
			sendLcdStrAB(&(this->line[this->startPos[1 + shiftMenu]]), this->startPos[1 + shiftMenu], this->endPos[1 + shiftMenu], this->rowPos2 + shiftRight, this->i2cSettings);

	} else if (this->linesNum > 0) {
			sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
	}
}
 8000822:	e188      	b.n	8000b36 <_ZN6Screen13displayOneColEhha+0x54c>
	} else if (this->linesNum > 2) {
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2240      	movs	r2, #64	; 0x40
 8000828:	5c9b      	ldrb	r3, [r3, r2]
 800082a:	2b02      	cmp	r3, #2
 800082c:	d800      	bhi.n	8000830 <_ZN6Screen13displayOneColEhha+0x246>
 800082e:	e0bd      	b.n	80009ac <_ZN6Screen13displayOneColEhha+0x3c2>
		sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	3310      	adds	r3, #16
 8000834:	001c      	movs	r4, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	331c      	adds	r3, #28
 800083a:	001a      	movs	r2, r3
 800083c:	1c7b      	adds	r3, r7, #1
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	b25b      	sxtb	r3, r3
 8000842:	0019      	movs	r1, r3
 8000844:	0010      	movs	r0, r2
 8000846:	f000 f9e2 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 800084a:	0003      	movs	r3, r0
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	0019      	movs	r1, r3
 8000850:	0020      	movs	r0, r4
 8000852:	f000 f9e9 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 8000856:	0005      	movs	r5, r0
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	331c      	adds	r3, #28
 800085c:	001a      	movs	r2, r3
 800085e:	1c7b      	adds	r3, r7, #1
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	b25b      	sxtb	r3, r3
 8000864:	0019      	movs	r1, r3
 8000866:	0010      	movs	r0, r2
 8000868:	f000 f9d1 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 800086c:	0003      	movs	r3, r0
 800086e:	781c      	ldrb	r4, [r3, #0]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3328      	adds	r3, #40	; 0x28
 8000874:	001a      	movs	r2, r3
 8000876:	1c7b      	adds	r3, r7, #1
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	b25b      	sxtb	r3, r3
 800087c:	0019      	movs	r1, r3
 800087e:	0010      	movs	r0, r2
 8000880:	f000 f9c5 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000884:	0003      	movs	r3, r0
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	469c      	mov	ip, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	7ada      	ldrb	r2, [r3, #11]
 800088e:	1cfb      	adds	r3, r7, #3
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	18d3      	adds	r3, r2, r3
 8000894:	b2d8      	uxtb	r0, r3
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	466b      	mov	r3, sp
 800089a:	ca42      	ldmia	r2!, {r1, r6}
 800089c:	c342      	stmia	r3!, {r1, r6}
 800089e:	0003      	movs	r3, r0
 80008a0:	4662      	mov	r2, ip
 80008a2:	0021      	movs	r1, r4
 80008a4:	0028      	movs	r0, r5
 80008a6:	f001 fe03 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[1 + shiftMenu]]), this->startPos[1 + shiftMenu], this->endPos[1 + shiftMenu], this->rowPos2 + shiftRight, this->i2cSettings);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	3310      	adds	r3, #16
 80008ae:	001c      	movs	r4, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	331c      	adds	r3, #28
 80008b4:	001a      	movs	r2, r3
 80008b6:	1c7b      	adds	r3, r7, #1
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	b25b      	sxtb	r3, r3
 80008bc:	3301      	adds	r3, #1
 80008be:	0019      	movs	r1, r3
 80008c0:	0010      	movs	r0, r2
 80008c2:	f000 f9a4 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80008c6:	0003      	movs	r3, r0
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	0019      	movs	r1, r3
 80008cc:	0020      	movs	r0, r4
 80008ce:	f000 f9ab 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 80008d2:	0005      	movs	r5, r0
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	331c      	adds	r3, #28
 80008d8:	001a      	movs	r2, r3
 80008da:	1c7b      	adds	r3, r7, #1
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	b25b      	sxtb	r3, r3
 80008e0:	3301      	adds	r3, #1
 80008e2:	0019      	movs	r1, r3
 80008e4:	0010      	movs	r0, r2
 80008e6:	f000 f992 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80008ea:	0003      	movs	r3, r0
 80008ec:	781c      	ldrb	r4, [r3, #0]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	3328      	adds	r3, #40	; 0x28
 80008f2:	001a      	movs	r2, r3
 80008f4:	1c7b      	adds	r3, r7, #1
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	b25b      	sxtb	r3, r3
 80008fa:	3301      	adds	r3, #1
 80008fc:	0019      	movs	r1, r3
 80008fe:	0010      	movs	r0, r2
 8000900:	f000 f985 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000904:	0003      	movs	r3, r0
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	469c      	mov	ip, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	7b1a      	ldrb	r2, [r3, #12]
 800090e:	1cfb      	adds	r3, r7, #3
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	18d3      	adds	r3, r2, r3
 8000914:	b2d8      	uxtb	r0, r3
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	466b      	mov	r3, sp
 800091a:	ca42      	ldmia	r2!, {r1, r6}
 800091c:	c342      	stmia	r3!, {r1, r6}
 800091e:	0003      	movs	r3, r0
 8000920:	4662      	mov	r2, ip
 8000922:	0021      	movs	r1, r4
 8000924:	0028      	movs	r0, r5
 8000926:	f001 fdc3 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[2 + shiftMenu]]), this->startPos[2 + shiftMenu], this->endPos[2 + shiftMenu], this->rowPos3 + shiftRight, this->i2cSettings);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3310      	adds	r3, #16
 800092e:	001c      	movs	r4, r3
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	331c      	adds	r3, #28
 8000934:	001a      	movs	r2, r3
 8000936:	1c7b      	adds	r3, r7, #1
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	b25b      	sxtb	r3, r3
 800093c:	3302      	adds	r3, #2
 800093e:	0019      	movs	r1, r3
 8000940:	0010      	movs	r0, r2
 8000942:	f000 f964 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000946:	0003      	movs	r3, r0
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	0019      	movs	r1, r3
 800094c:	0020      	movs	r0, r4
 800094e:	f000 f96b 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 8000952:	0005      	movs	r5, r0
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	331c      	adds	r3, #28
 8000958:	001a      	movs	r2, r3
 800095a:	1c7b      	adds	r3, r7, #1
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	b25b      	sxtb	r3, r3
 8000960:	3302      	adds	r3, #2
 8000962:	0019      	movs	r1, r3
 8000964:	0010      	movs	r0, r2
 8000966:	f000 f952 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 800096a:	0003      	movs	r3, r0
 800096c:	781c      	ldrb	r4, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3328      	adds	r3, #40	; 0x28
 8000972:	001a      	movs	r2, r3
 8000974:	1c7b      	adds	r3, r7, #1
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b25b      	sxtb	r3, r3
 800097a:	3302      	adds	r3, #2
 800097c:	0019      	movs	r1, r3
 800097e:	0010      	movs	r0, r2
 8000980:	f000 f945 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000984:	0003      	movs	r3, r0
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	469c      	mov	ip, r3
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	7b5a      	ldrb	r2, [r3, #13]
 800098e:	1cfb      	adds	r3, r7, #3
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	18d3      	adds	r3, r2, r3
 8000994:	b2d8      	uxtb	r0, r3
 8000996:	687a      	ldr	r2, [r7, #4]
 8000998:	466b      	mov	r3, sp
 800099a:	ca42      	ldmia	r2!, {r1, r6}
 800099c:	c342      	stmia	r3!, {r1, r6}
 800099e:	0003      	movs	r3, r0
 80009a0:	4662      	mov	r2, ip
 80009a2:	0021      	movs	r1, r4
 80009a4:	0028      	movs	r0, r5
 80009a6:	f001 fd83 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
}
 80009aa:	e0c4      	b.n	8000b36 <_ZN6Screen13displayOneColEhha+0x54c>
	} else if (this->linesNum > 1) {
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2240      	movs	r2, #64	; 0x40
 80009b0:	5c9b      	ldrb	r3, [r3, r2]
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d97d      	bls.n	8000ab2 <_ZN6Screen13displayOneColEhha+0x4c8>
			sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	3310      	adds	r3, #16
 80009ba:	001c      	movs	r4, r3
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	331c      	adds	r3, #28
 80009c0:	001a      	movs	r2, r3
 80009c2:	1c7b      	adds	r3, r7, #1
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	b25b      	sxtb	r3, r3
 80009c8:	0019      	movs	r1, r3
 80009ca:	0010      	movs	r0, r2
 80009cc:	f000 f91f 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80009d0:	0003      	movs	r3, r0
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	0019      	movs	r1, r3
 80009d6:	0020      	movs	r0, r4
 80009d8:	f000 f926 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 80009dc:	0005      	movs	r5, r0
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	331c      	adds	r3, #28
 80009e2:	001a      	movs	r2, r3
 80009e4:	1c7b      	adds	r3, r7, #1
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	b25b      	sxtb	r3, r3
 80009ea:	0019      	movs	r1, r3
 80009ec:	0010      	movs	r0, r2
 80009ee:	f000 f90e 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 80009f2:	0003      	movs	r3, r0
 80009f4:	781c      	ldrb	r4, [r3, #0]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	3328      	adds	r3, #40	; 0x28
 80009fa:	001a      	movs	r2, r3
 80009fc:	1c7b      	adds	r3, r7, #1
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	b25b      	sxtb	r3, r3
 8000a02:	0019      	movs	r1, r3
 8000a04:	0010      	movs	r0, r2
 8000a06:	f000 f902 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000a0a:	0003      	movs	r3, r0
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	469c      	mov	ip, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	7ada      	ldrb	r2, [r3, #11]
 8000a14:	1cfb      	adds	r3, r7, #3
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	18d3      	adds	r3, r2, r3
 8000a1a:	b2d8      	uxtb	r0, r3
 8000a1c:	687a      	ldr	r2, [r7, #4]
 8000a1e:	466b      	mov	r3, sp
 8000a20:	ca42      	ldmia	r2!, {r1, r6}
 8000a22:	c342      	stmia	r3!, {r1, r6}
 8000a24:	0003      	movs	r3, r0
 8000a26:	4662      	mov	r2, ip
 8000a28:	0021      	movs	r1, r4
 8000a2a:	0028      	movs	r0, r5
 8000a2c:	f001 fd40 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
			sendLcdStrAB(&(this->line[this->startPos[1 + shiftMenu]]), this->startPos[1 + shiftMenu], this->endPos[1 + shiftMenu], this->rowPos2 + shiftRight, this->i2cSettings);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	3310      	adds	r3, #16
 8000a34:	001c      	movs	r4, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	331c      	adds	r3, #28
 8000a3a:	001a      	movs	r2, r3
 8000a3c:	1c7b      	adds	r3, r7, #1
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	b25b      	sxtb	r3, r3
 8000a42:	3301      	adds	r3, #1
 8000a44:	0019      	movs	r1, r3
 8000a46:	0010      	movs	r0, r2
 8000a48:	f000 f8e1 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000a4c:	0003      	movs	r3, r0
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	0019      	movs	r1, r3
 8000a52:	0020      	movs	r0, r4
 8000a54:	f000 f8e8 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 8000a58:	0005      	movs	r5, r0
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	331c      	adds	r3, #28
 8000a5e:	001a      	movs	r2, r3
 8000a60:	1c7b      	adds	r3, r7, #1
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	b25b      	sxtb	r3, r3
 8000a66:	3301      	adds	r3, #1
 8000a68:	0019      	movs	r1, r3
 8000a6a:	0010      	movs	r0, r2
 8000a6c:	f000 f8cf 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000a70:	0003      	movs	r3, r0
 8000a72:	781c      	ldrb	r4, [r3, #0]
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3328      	adds	r3, #40	; 0x28
 8000a78:	001a      	movs	r2, r3
 8000a7a:	1c7b      	adds	r3, r7, #1
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	3301      	adds	r3, #1
 8000a82:	0019      	movs	r1, r3
 8000a84:	0010      	movs	r0, r2
 8000a86:	f000 f8c2 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000a8a:	0003      	movs	r3, r0
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	469c      	mov	ip, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	7b1a      	ldrb	r2, [r3, #12]
 8000a94:	1cfb      	adds	r3, r7, #3
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	18d3      	adds	r3, r2, r3
 8000a9a:	b2d8      	uxtb	r0, r3
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	466b      	mov	r3, sp
 8000aa0:	ca42      	ldmia	r2!, {r1, r6}
 8000aa2:	c342      	stmia	r3!, {r1, r6}
 8000aa4:	0003      	movs	r3, r0
 8000aa6:	4662      	mov	r2, ip
 8000aa8:	0021      	movs	r1, r4
 8000aaa:	0028      	movs	r0, r5
 8000aac:	f001 fd00 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
}
 8000ab0:	e041      	b.n	8000b36 <_ZN6Screen13displayOneColEhha+0x54c>
	} else if (this->linesNum > 0) {
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	2240      	movs	r2, #64	; 0x40
 8000ab6:	5c9b      	ldrb	r3, [r3, r2]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d03c      	beq.n	8000b36 <_ZN6Screen13displayOneColEhha+0x54c>
			sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	3310      	adds	r3, #16
 8000ac0:	001c      	movs	r4, r3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	331c      	adds	r3, #28
 8000ac6:	001a      	movs	r2, r3
 8000ac8:	1c7b      	adds	r3, r7, #1
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	b25b      	sxtb	r3, r3
 8000ace:	0019      	movs	r1, r3
 8000ad0:	0010      	movs	r0, r2
 8000ad2:	f000 f89c 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000ad6:	0003      	movs	r3, r0
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	0019      	movs	r1, r3
 8000adc:	0020      	movs	r0, r4
 8000ade:	f000 f8a3 	bl	8000c28 <_ZNSt6vectorIcSaIcEEixEj>
 8000ae2:	0005      	movs	r5, r0
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	331c      	adds	r3, #28
 8000ae8:	001a      	movs	r2, r3
 8000aea:	1c7b      	adds	r3, r7, #1
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	0019      	movs	r1, r3
 8000af2:	0010      	movs	r0, r2
 8000af4:	f000 f88b 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000af8:	0003      	movs	r3, r0
 8000afa:	781c      	ldrb	r4, [r3, #0]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	3328      	adds	r3, #40	; 0x28
 8000b00:	001a      	movs	r2, r3
 8000b02:	1c7b      	adds	r3, r7, #1
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	b25b      	sxtb	r3, r3
 8000b08:	0019      	movs	r1, r3
 8000b0a:	0010      	movs	r0, r2
 8000b0c:	f000 f87f 	bl	8000c0e <_ZNSt6vectorIhSaIhEEixEj>
 8000b10:	0003      	movs	r3, r0
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	469c      	mov	ip, r3
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	7ada      	ldrb	r2, [r3, #11]
 8000b1a:	1cfb      	adds	r3, r7, #3
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	18d3      	adds	r3, r2, r3
 8000b20:	b2d8      	uxtb	r0, r3
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	466b      	mov	r3, sp
 8000b26:	ca42      	ldmia	r2!, {r1, r6}
 8000b28:	c342      	stmia	r3!, {r1, r6}
 8000b2a:	0003      	movs	r3, r0
 8000b2c:	4662      	mov	r2, ip
 8000b2e:	0021      	movs	r1, r4
 8000b30:	0028      	movs	r0, r5
 8000b32:	f001 fcbd 	bl	80024b0 <_Z12sendLcdStrABPchhh11I2CSettings>
}
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	b003      	add	sp, #12
 8000b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000b3e <_ZN6Screen7setLineEPc>:

void Screen::setLine(char *line) {
 8000b3e:	b590      	push	{r4, r7, lr}
 8000b40:	b085      	sub	sp, #20
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
 8000b46:	6039      	str	r1, [r7, #0]
	this->startPos.push_back(this->line.size());
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	331c      	adds	r3, #28
 8000b4c:	001c      	movs	r4, r3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	3310      	adds	r3, #16
 8000b52:	0018      	movs	r0, r3
 8000b54:	f000 f875 	bl	8000c42 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000b58:	0003      	movs	r3, r0
 8000b5a:	b2da      	uxtb	r2, r3
 8000b5c:	210e      	movs	r1, #14
 8000b5e:	187b      	adds	r3, r7, r1
 8000b60:	701a      	strb	r2, [r3, #0]
 8000b62:	187b      	adds	r3, r7, r1
 8000b64:	0019      	movs	r1, r3
 8000b66:	0020      	movs	r0, r4
 8000b68:	f000 f878 	bl	8000c5c <_ZNSt6vectorIhSaIhEE9push_backEOh>
	while (*line) {
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d00a      	beq.n	8000b8a <_ZN6Screen7setLineEPc+0x4c>
		this->line.push_back(*line);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	3310      	adds	r3, #16
 8000b78:	683a      	ldr	r2, [r7, #0]
 8000b7a:	0011      	movs	r1, r2
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f000 f880 	bl	8000c82 <_ZNSt6vectorIcSaIcEE9push_backERKc>
		++line;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	3301      	adds	r3, #1
 8000b86:	603b      	str	r3, [r7, #0]
	while (*line) {
 8000b88:	e7f0      	b.n	8000b6c <_ZN6Screen7setLineEPc+0x2e>
	}
	this->endPos.push_back(this->line.size());
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	3328      	adds	r3, #40	; 0x28
 8000b8e:	001c      	movs	r4, r3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	3310      	adds	r3, #16
 8000b94:	0018      	movs	r0, r3
 8000b96:	f000 f854 	bl	8000c42 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000b9a:	0003      	movs	r3, r0
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	210f      	movs	r1, #15
 8000ba0:	187b      	adds	r3, r7, r1
 8000ba2:	701a      	strb	r2, [r3, #0]
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	0019      	movs	r1, r3
 8000ba8:	0020      	movs	r0, r4
 8000baa:	f000 f857 	bl	8000c5c <_ZNSt6vectorIhSaIhEE9push_backEOh>
	this->linesNum = this->startPos.size();
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	331c      	adds	r3, #28
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f000 f88b 	bl	8000cce <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8000bb8:	0003      	movs	r3, r0
 8000bba:	b2d9      	uxtb	r1, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2240      	movs	r2, #64	; 0x40
 8000bc0:	5499      	strb	r1, [r3, r2]
}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b005      	add	sp, #20
 8000bc8:	bd90      	pop	{r4, r7, pc}

08000bca <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b082      	sub	sp, #8
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f006 fecd 	bl	8007974 <_ZNSaIcEC1Ev>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f000 f883 	bl	8000ce8 <_ZNSt12_Vector_baseIcSaIcEE17_Vector_impl_dataC1Ev>
	{ }
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	0018      	movs	r0, r3
 8000be6:	46bd      	mov	sp, r7
 8000be8:	b002      	add	sp, #8
 8000bea:	bd80      	pop	{r7, pc}

08000bec <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f000 f8b4 	bl	8000d64 <_ZNSaIhEC1Ev>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f000 f8bd 	bl	8000d7e <_ZNSt12_Vector_baseIhSaIhEE17_Vector_impl_dataC1Ev>
	{ }
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	0018      	movs	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <_ZNSt6vectorIhSaIhEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
 8000c16:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	18d3      	adds	r3, r2, r3
      }
 8000c20:	0018      	movs	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b002      	add	sp, #8
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <_ZNSt6vectorIcSaIcEEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	18d3      	adds	r3, r2, r3
      }
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	b002      	add	sp, #8
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <_ZNKSt6vectorIcSaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	685a      	ldr	r2, [r3, #4]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	1ad3      	subs	r3, r2, r3
 8000c54:	0018      	movs	r0, r3
 8000c56:	46bd      	mov	sp, r7
 8000c58:	b002      	add	sp, #8
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <_ZNSt6vectorIhSaIhEE9push_backEOh>:
	  _M_realloc_insert(end(), __x);
      }

#if __cplusplus >= 201103L
      void
      push_back(value_type&& __x)
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f000 f8c6 	bl	8000dfa <_ZSt4moveIRhEONSt16remove_referenceIT_E4typeEOS2_>
 8000c6e:	0002      	movs	r2, r0
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	0011      	movs	r1, r2
 8000c74:	0018      	movs	r0, r3
 8000c76:	f000 f8c9 	bl	8000e0c <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_>
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	b002      	add	sp, #8
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <_ZNSt6vectorIcSaIcEE9push_backERKc>:
      push_back(const value_type& __x)
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b082      	sub	sp, #8
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
 8000c8a:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	685a      	ldr	r2, [r3, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d00c      	beq.n	8000cb2 <_ZNSt6vectorIcSaIcEE9push_backERKc+0x30>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	683a      	ldr	r2, [r7, #0]
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	f000 f8e4 	bl	8000e6e <_ZNSt16allocator_traitsISaIcEE9constructIcJRKcEEEvRS0_PT_DpOT0_>
	    ++this->_M_impl._M_finish;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	1c5a      	adds	r2, r3, #1
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	605a      	str	r2, [r3, #4]
      }
 8000cb0:	e009      	b.n	8000cc6 <_ZNSt6vectorIcSaIcEE9push_backERKc+0x44>
	  _M_realloc_insert(end(), __x);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f000 f8ee 	bl	8000e96 <_ZNSt6vectorIcSaIcEE3endEv>
 8000cba:	0001      	movs	r1, r0
 8000cbc:	683a      	ldr	r2, [r7, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f000 f90f 	bl	8000ee4 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>
      }
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	b002      	add	sp, #8
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <_ZNKSt6vectorIhSaIhEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	685a      	ldr	r2, [r3, #4]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	b002      	add	sp, #8
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <_ZNSt12_Vector_baseIcSaIcEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
	{ }
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	0018      	movs	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b002      	add	sp, #8
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>:
      _M_deallocate(pointer __p, size_t __n)
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
	if (__p)
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d005      	beq.n	8000d2a <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	68b9      	ldr	r1, [r7, #8]
 8000d24:	0018      	movs	r0, r3
 8000d26:	f000 f99d 	bl	8001064 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
      }
 8000d2a:	46c0      	nop			; (mov r8, r8)
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	b004      	add	sp, #16
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b082      	sub	sp, #8
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b002      	add	sp, #8
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8000d50:	68ba      	ldr	r2, [r7, #8]
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	0011      	movs	r1, r2
 8000d56:	0018      	movs	r0, r3
 8000d58:	f000 f994 	bl	8001084 <_ZSt8_DestroyIPcEvT_S1_>
    }
 8000d5c:	46c0      	nop			; (mov r8, r8)
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	b004      	add	sp, #16
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <_ZNSaIhEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f000 f997 	bl	80010a2 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	0018      	movs	r0, r3
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	b002      	add	sp, #8
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <_ZNSt12_Vector_baseIhSaIhEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2200      	movs	r2, #0
 8000d96:	609a      	str	r2, [r3, #8]
	{ }
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	b002      	add	sp, #8
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>:
      _M_deallocate(pointer __p, size_t __n)
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b084      	sub	sp, #16
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	60f8      	str	r0, [r7, #12]
 8000daa:	60b9      	str	r1, [r7, #8]
 8000dac:	607a      	str	r2, [r7, #4]
	if (__p)
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d005      	beq.n	8000dc0 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	687a      	ldr	r2, [r7, #4]
 8000db8:	68b9      	ldr	r1, [r7, #8]
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f000 f97a 	bl	80010b4 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>
      }
 8000dc0:	46c0      	nop			; (mov r8, r8)
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	b004      	add	sp, #16
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	b002      	add	sp, #8
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b084      	sub	sp, #16
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	60f8      	str	r0, [r7, #12]
 8000de2:	60b9      	str	r1, [r7, #8]
 8000de4:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8000de6:	68ba      	ldr	r2, [r7, #8]
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	0011      	movs	r1, r2
 8000dec:	0018      	movs	r0, r3
 8000dee:	f000 f971 	bl	80010d4 <_ZSt8_DestroyIPhEvT_S1_>
    }
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b004      	add	sp, #16
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <_ZSt4moveIRhEONSt16remove_referenceIT_E4typeEOS2_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b082      	sub	sp, #8
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	0018      	movs	r0, r3
 8000e06:	46bd      	mov	sp, r7
 8000e08:	b002      	add	sp, #8
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_>:
#if __cplusplus > 201402L
      typename vector<_Tp, _Alloc>::reference
#else
      void
#endif
      vector<_Tp, _Alloc>::
 8000e0c:	b5b0      	push	{r4, r5, r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
      emplace_back(_Args&&... __args)
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685a      	ldr	r2, [r3, #4]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d012      	beq.n	8000e48 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x3c>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8000e22:	687c      	ldr	r4, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	685d      	ldr	r5, [r3, #4]
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f000 f961 	bl	80010f2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 8000e30:	0003      	movs	r3, r0
 8000e32:	001a      	movs	r2, r3
 8000e34:	0029      	movs	r1, r5
 8000e36:	0020      	movs	r0, r4
 8000e38:	f000 f964 	bl	8001104 <_ZNSt16allocator_traitsISaIhEE9constructIhJhEEEvRS0_PT_DpOT0_>
				     std::forward<_Args>(__args)...);
	    ++this->_M_impl._M_finish;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	1c5a      	adds	r2, r3, #1
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	605a      	str	r2, [r3, #4]
	else
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
#if __cplusplus > 201402L
	return back();
#endif
      }
 8000e46:	e00e      	b.n	8000e66 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x5a>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	f000 f96e 	bl	800112c <_ZNSt6vectorIhSaIhEE3endEv>
 8000e50:	0004      	movs	r4, r0
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	0018      	movs	r0, r3
 8000e56:	f000 f94c 	bl	80010f2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 8000e5a:	0002      	movs	r2, r0
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	0021      	movs	r1, r4
 8000e60:	0018      	movs	r0, r3
 8000e62:	f000 f989 	bl	8001178 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
      }
 8000e66:	46c0      	nop			; (mov r8, r8)
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	b002      	add	sp, #8
 8000e6c:	bdb0      	pop	{r4, r5, r7, pc}

08000e6e <_ZNSt16allocator_traitsISaIcEE9constructIcJRKcEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b084      	sub	sp, #16
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	60f8      	str	r0, [r7, #12]
 8000e76:	60b9      	str	r1, [r7, #8]
 8000e78:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	f000 fa3b 	bl	80012f8 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8000e82:	0002      	movs	r2, r0
 8000e84:	68b9      	ldr	r1, [r7, #8]
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f000 fa3e 	bl	800130a <_ZN9__gnu_cxx13new_allocatorIcE9constructIcJRKcEEEvPT_DpOT0_>
	}
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b004      	add	sp, #16
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <_ZNSt6vectorIcSaIcEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b084      	sub	sp, #16
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	1d1a      	adds	r2, r3, #4
 8000ea2:	230c      	movs	r3, #12
 8000ea4:	18fb      	adds	r3, r7, r3
 8000ea6:	0011      	movs	r1, r2
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f000 fa46 	bl	800133a <_ZN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEC1ERKS1_>
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	b004      	add	sp, #16
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <_ZNSt6vectorIcSaIcEE15_S_use_relocateEv>:
      _S_use_relocate()
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8000ebe:	1c18      	adds	r0, r3, #0
 8000ec0:	f000 f805 	bl	8000ece <_ZNSt6vectorIcSaIcEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8000ec4:	0003      	movs	r3, r0
      }
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	b002      	add	sp, #8
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <_ZNSt6vectorIcSaIcEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	7018      	strb	r0, [r3, #0]
					  std::declval<_Tp_alloc_type&>()));
 8000ed8:	2301      	movs	r3, #1
      }
 8000eda:	0018      	movs	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	b002      	add	sp, #8
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 8000ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ee6:	b08d      	sub	sp, #52	; 0x34
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8000ef0:	4a5b      	ldr	r2, [pc, #364]	; (8001060 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x17c>)
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f000 fa2d 	bl	8001356 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc>
 8000efc:	0003      	movs	r3, r0
 8000efe:	62bb      	str	r3, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f000 fa6f 	bl	80013f2 <_ZNSt6vectorIcSaIcEE5beginEv>
 8000f14:	0003      	movs	r3, r0
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	2314      	movs	r3, #20
 8000f1a:	18fa      	adds	r2, r7, r3
 8000f1c:	2608      	movs	r6, #8
 8000f1e:	19bb      	adds	r3, r7, r6
 8000f20:	0011      	movs	r1, r2
 8000f22:	0018      	movs	r0, r3
 8000f24:	f000 fa75 	bl	8001412 <_ZN9__gnu_cxxmiIPcSt6vectorIcSaIcEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 8000f28:	0003      	movs	r3, r0
 8000f2a:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f30:	0011      	movs	r1, r2
 8000f32:	0018      	movs	r0, r3
 8000f34:	f000 fa83 	bl	800143e <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj>
 8000f38:	0003      	movs	r3, r0
 8000f3a:	61bb      	str	r3, [r7, #24]
      pointer __new_finish(__new_start);
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8000f40:	68fc      	ldr	r4, [r7, #12]
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	18d5      	adds	r5, r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	f000 f9d4 	bl	80012f8 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8000f50:	0003      	movs	r3, r0
 8000f52:	001a      	movs	r2, r3
 8000f54:	0029      	movs	r1, r5
 8000f56:	0020      	movs	r0, r4
 8000f58:	f7ff ff89 	bl	8000e6e <_ZNSt16allocator_traitsISaIcEE9constructIcJRKcEEEvRS0_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8000f60:	f7ff ffaa 	bl	8000eb8 <_ZNSt6vectorIcSaIcEE15_S_use_relocateEv>
 8000f64:	1e03      	subs	r3, r0, #0
 8000f66:	d027      	beq.n	8000fb8 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xd4>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8000f68:	19bb      	adds	r3, r7, r6
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f000 fa91 	bl	8001492 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000f70:	0003      	movs	r3, r0
 8000f72:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	0018      	movs	r0, r3
 8000f78:	f7ff fedb 	bl	8000d32 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000f7c:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000f82:	0021      	movs	r1, r4
 8000f84:	f000 fa70 	bl	8001468 <_ZNSt6vectorIcSaIcEE11_S_relocateEPcS2_S2_RS0_>
 8000f88:	0003      	movs	r3, r0
 8000f8a:	62fb      	str	r3, [r7, #44]	; 0x2c

	      ++__new_finish;
 8000f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f8e:	3301      	adds	r3, #1
 8000f90:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8000f92:	19bb      	adds	r3, r7, r6
 8000f94:	0018      	movs	r0, r3
 8000f96:	f000 fa7c 	bl	8001492 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000f9a:	0003      	movs	r3, r0
 8000f9c:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	f7ff fec6 	bl	8000d32 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000fa6:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8000fa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000faa:	6a39      	ldr	r1, [r7, #32]
 8000fac:	0020      	movs	r0, r4
 8000fae:	f000 fa5b 	bl	8001468 <_ZNSt6vectorIcSaIcEE11_S_relocateEPcS2_S2_RS0_>
 8000fb2:	0003      	movs	r3, r0
 8000fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fb6:	e027      	b.n	8001008 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x124>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8000fb8:	2508      	movs	r5, #8
 8000fba:	197b      	adds	r3, r7, r5
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	f000 fa68 	bl	8001492 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000fc2:	0003      	movs	r3, r0
 8000fc4:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	0018      	movs	r0, r3
 8000fca:	f7ff feb2 	bl	8000d32 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000fce:	0003      	movs	r3, r0
		(__old_start, __position.base(),
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000fd4:	0021      	movs	r1, r4
 8000fd6:	f000 fa65 	bl	80014a4 <_ZSt34__uninitialized_move_if_noexcept_aIPcS0_SaIcEET0_T_S3_S2_RT1_>
 8000fda:	0003      	movs	r3, r0
 8000fdc:	62fb      	str	r3, [r7, #44]	; 0x2c

	      ++__new_finish;
 8000fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8000fe4:	197b      	adds	r3, r7, r5
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f000 fa53 	bl	8001492 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000fec:	0003      	movs	r3, r0
 8000fee:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f7ff fe9d 	bl	8000d32 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000ff8:	0003      	movs	r3, r0
		(__position.base(), __old_finish,
 8000ffa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ffc:	6a39      	ldr	r1, [r7, #32]
 8000ffe:	0020      	movs	r0, r4
 8001000:	f000 fa50 	bl	80014a4 <_ZSt34__uninitialized_move_if_noexcept_aIPcS0_SaIcEET0_T_S3_S2_RT1_>
 8001004:	0003      	movs	r3, r0
 8001006:	62fb      	str	r3, [r7, #44]	; 0x2c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8001008:	f7ff ff56 	bl	8000eb8 <_ZNSt6vectorIcSaIcEE15_S_use_relocateEv>
 800100c:	0003      	movs	r3, r0
 800100e:	001a      	movs	r2, r3
 8001010:	2301      	movs	r3, #1
 8001012:	4053      	eors	r3, r2
 8001014:	b2db      	uxtb	r3, r3
 8001016:	2b00      	cmp	r3, #0
 8001018:	d009      	beq.n	800102e <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x14a>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	0018      	movs	r0, r3
 800101e:	f7ff fe88 	bl	8000d32 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8001022:	0002      	movs	r2, r0
 8001024:	6a39      	ldr	r1, [r7, #32]
 8001026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001028:	0018      	movs	r0, r3
 800102a:	f7ff fe8b 	bl	8000d44 <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 800102e:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	689a      	ldr	r2, [r3, #8]
 8001034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001036:	1ad3      	subs	r3, r2, r3
      _M_deallocate(__old_start,
 8001038:	001a      	movs	r2, r3
 800103a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103c:	0019      	movs	r1, r3
 800103e:	f7ff fe65 	bl	8000d0c <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>
      this->_M_impl._M_start = __new_start;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800104c:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001052:	18d2      	adds	r2, r2, r3
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	609a      	str	r2, [r3, #8]
    }
 8001058:	46c0      	nop			; (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	b00d      	add	sp, #52	; 0x34
 800105e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001060:	08007d14 	.word	0x08007d14

08001064 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	68b9      	ldr	r1, [r7, #8]
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	0018      	movs	r0, r3
 8001078:	f000 fa2f 	bl	80014da <_ZN9__gnu_cxx13new_allocatorIcE10deallocateEPcj>
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b004      	add	sp, #16
 8001082:	bd80      	pop	{r7, pc}

08001084 <_ZSt8_DestroyIPcEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 800108e:	683a      	ldr	r2, [r7, #0]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	0011      	movs	r1, r2
 8001094:	0018      	movs	r0, r3
 8001096:	f000 fa30 	bl	80014fa <_ZNSt12_Destroy_auxILb1EE9__destroyIPcEEvT_S3_>
    }
 800109a:	46c0      	nop			; (mov r8, r8)
 800109c:	46bd      	mov	sp, r7
 800109e:	b002      	add	sp, #8
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	0018      	movs	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	b002      	add	sp, #8
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	68b9      	ldr	r1, [r7, #8]
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	0018      	movs	r0, r3
 80010c8:	f000 fa20 	bl	800150c <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>
 80010cc:	46c0      	nop			; (mov r8, r8)
 80010ce:	46bd      	mov	sp, r7
 80010d0:	b004      	add	sp, #16
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <_ZSt8_DestroyIPhEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	0011      	movs	r1, r2
 80010e4:	0018      	movs	r0, r3
 80010e6:	f000 fa21 	bl	800152c <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>
    }
 80010ea:	46c0      	nop			; (mov r8, r8)
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b002      	add	sp, #8
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	0018      	movs	r0, r3
 80010fe:	46bd      	mov	sp, r7
 8001100:	b002      	add	sp, #8
 8001102:	bd80      	pop	{r7, pc}

08001104 <_ZNSt16allocator_traitsISaIhEE9constructIhJhEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	0018      	movs	r0, r3
 8001114:	f7ff ffed 	bl	80010f2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 8001118:	0002      	movs	r2, r0
 800111a:	68b9      	ldr	r1, [r7, #8]
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	0018      	movs	r0, r3
 8001120:	f000 fa0d 	bl	800153e <_ZN9__gnu_cxx13new_allocatorIhE9constructIhJhEEEvPT_DpOT0_>
	}
 8001124:	46c0      	nop			; (mov r8, r8)
 8001126:	46bd      	mov	sp, r7
 8001128:	b004      	add	sp, #16
 800112a:	bd80      	pop	{r7, pc}

0800112c <_ZNSt6vectorIhSaIhEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	1d1a      	adds	r2, r3, #4
 8001138:	230c      	movs	r3, #12
 800113a:	18fb      	adds	r3, r7, r3
 800113c:	0011      	movs	r1, r2
 800113e:	0018      	movs	r0, r3
 8001140:	f000 fa15 	bl	800156e <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEC1ERKS1_>
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	0018      	movs	r0, r3
 8001148:	46bd      	mov	sp, r7
 800114a:	b004      	add	sp, #16
 800114c:	bd80      	pop	{r7, pc}

0800114e <_ZNSt6vectorIhSaIhEE15_S_use_relocateEv>:
      _S_use_relocate()
 800114e:	b580      	push	{r7, lr}
 8001150:	b082      	sub	sp, #8
 8001152:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8001154:	1c18      	adds	r0, r3, #0
 8001156:	f000 f805 	bl	8001164 <_ZNSt6vectorIhSaIhEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 800115a:	0003      	movs	r3, r0
      }
 800115c:	0018      	movs	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	b002      	add	sp, #8
 8001162:	bd80      	pop	{r7, pc}

08001164 <_ZNSt6vectorIhSaIhEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	7018      	strb	r0, [r3, #0]
					  std::declval<_Tp_alloc_type&>()));
 800116e:	2301      	movs	r3, #1
      }
 8001170:	0018      	movs	r0, r3
 8001172:	46bd      	mov	sp, r7
 8001174:	b002      	add	sp, #8
 8001176:	bd80      	pop	{r7, pc}

08001178 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>:
      vector<_Tp, _Alloc>::
 8001178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800117a:	b08d      	sub	sp, #52	; 0x34
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8001184:	4a5b      	ldr	r2, [pc, #364]	; (80012f4 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x17c>)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	2101      	movs	r1, #1
 800118a:	0018      	movs	r0, r3
 800118c:	f000 f9fd 	bl	800158a <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc>
 8001190:	0003      	movs	r3, r0
 8001192:	62bb      	str	r3, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	0018      	movs	r0, r3
 80011a4:	f000 fa3f 	bl	8001626 <_ZNSt6vectorIhSaIhEE5beginEv>
 80011a8:	0003      	movs	r3, r0
 80011aa:	617b      	str	r3, [r7, #20]
 80011ac:	2314      	movs	r3, #20
 80011ae:	18fa      	adds	r2, r7, r3
 80011b0:	2608      	movs	r6, #8
 80011b2:	19bb      	adds	r3, r7, r6
 80011b4:	0011      	movs	r1, r2
 80011b6:	0018      	movs	r0, r3
 80011b8:	f000 fa45 	bl	8001646 <_ZN9__gnu_cxxmiIPhSt6vectorIhSaIhEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 80011bc:	0003      	movs	r3, r0
 80011be:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011c4:	0011      	movs	r1, r2
 80011c6:	0018      	movs	r0, r3
 80011c8:	f000 fa53 	bl	8001672 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 80011cc:	0003      	movs	r3, r0
 80011ce:	61bb      	str	r3, [r7, #24]
      pointer __new_finish(__new_start);
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	  _Alloc_traits::construct(this->_M_impl,
 80011d4:	68fc      	ldr	r4, [r7, #12]
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	18d5      	adds	r5, r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	0018      	movs	r0, r3
 80011e0:	f7ff ff87 	bl	80010f2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 80011e4:	0003      	movs	r3, r0
 80011e6:	001a      	movs	r2, r3
 80011e8:	0029      	movs	r1, r5
 80011ea:	0020      	movs	r0, r4
 80011ec:	f7ff ff8a 	bl	8001104 <_ZNSt16allocator_traitsISaIhEE9constructIhJhEEEvRS0_PT_DpOT0_>
	  __new_finish = pointer();
 80011f0:	2300      	movs	r3, #0
 80011f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 80011f4:	f7ff ffab 	bl	800114e <_ZNSt6vectorIhSaIhEE15_S_use_relocateEv>
 80011f8:	1e03      	subs	r3, r0, #0
 80011fa:	d027      	beq.n	800124c <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xd4>
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80011fc:	19bb      	adds	r3, r7, r6
 80011fe:	0018      	movs	r0, r3
 8001200:	f000 fa61 	bl	80016c6 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8001204:	0003      	movs	r3, r0
 8001206:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	0018      	movs	r0, r3
 800120c:	f7ff fddc 	bl	8000dc8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001210:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001216:	0021      	movs	r1, r4
 8001218:	f000 fa40 	bl	800169c <_ZNSt6vectorIhSaIhEE11_S_relocateEPhS2_S2_RS0_>
 800121c:	0003      	movs	r3, r0
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
	      ++__new_finish;
 8001220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001222:	3301      	adds	r3, #1
 8001224:	62fb      	str	r3, [r7, #44]	; 0x2c
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8001226:	19bb      	adds	r3, r7, r6
 8001228:	0018      	movs	r0, r3
 800122a:	f000 fa4c 	bl	80016c6 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 800122e:	0003      	movs	r3, r0
 8001230:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	0018      	movs	r0, r3
 8001236:	f7ff fdc7 	bl	8000dc8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 800123a:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 800123c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800123e:	6a39      	ldr	r1, [r7, #32]
 8001240:	0020      	movs	r0, r4
 8001242:	f000 fa2b 	bl	800169c <_ZNSt6vectorIhSaIhEE11_S_relocateEPhS2_S2_RS0_>
 8001246:	0003      	movs	r3, r0
 8001248:	62fb      	str	r3, [r7, #44]	; 0x2c
 800124a:	e027      	b.n	800129c <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x124>
		(__old_start, __position.base(),
 800124c:	2508      	movs	r5, #8
 800124e:	197b      	adds	r3, r7, r5
 8001250:	0018      	movs	r0, r3
 8001252:	f000 fa38 	bl	80016c6 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8001256:	0003      	movs	r3, r0
 8001258:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	0018      	movs	r0, r3
 800125e:	f7ff fdb3 	bl	8000dc8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001262:	0003      	movs	r3, r0
		(__old_start, __position.base(),
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001268:	0021      	movs	r1, r4
 800126a:	f000 fa35 	bl	80016d8 <_ZSt34__uninitialized_move_if_noexcept_aIPhS0_SaIhEET0_T_S3_S2_RT1_>
 800126e:	0003      	movs	r3, r0
 8001270:	62fb      	str	r3, [r7, #44]	; 0x2c
	      ++__new_finish;
 8001272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001274:	3301      	adds	r3, #1
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
		(__position.base(), __old_finish,
 8001278:	197b      	adds	r3, r7, r5
 800127a:	0018      	movs	r0, r3
 800127c:	f000 fa23 	bl	80016c6 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8001280:	0003      	movs	r3, r0
 8001282:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	0018      	movs	r0, r3
 8001288:	f7ff fd9e 	bl	8000dc8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 800128c:	0003      	movs	r3, r0
		(__position.base(), __old_finish,
 800128e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001290:	6a39      	ldr	r1, [r7, #32]
 8001292:	0020      	movs	r0, r4
 8001294:	f000 fa20 	bl	80016d8 <_ZSt34__uninitialized_move_if_noexcept_aIPhS0_SaIhEET0_T_S3_S2_RT1_>
 8001298:	0003      	movs	r3, r0
 800129a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 800129c:	f7ff ff57 	bl	800114e <_ZNSt6vectorIhSaIhEE15_S_use_relocateEv>
 80012a0:	0003      	movs	r3, r0
 80012a2:	001a      	movs	r2, r3
 80012a4:	2301      	movs	r3, #1
 80012a6:	4053      	eors	r3, r2
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d009      	beq.n	80012c2 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x14a>
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	0018      	movs	r0, r3
 80012b2:	f7ff fd89 	bl	8000dc8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 80012b6:	0002      	movs	r2, r0
 80012b8:	6a39      	ldr	r1, [r7, #32]
 80012ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012bc:	0018      	movs	r0, r3
 80012be:	f7ff fd8c 	bl	8000dda <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
      _M_deallocate(__old_start,
 80012c2:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	689a      	ldr	r2, [r3, #8]
 80012c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ca:	1ad3      	subs	r3, r2, r3
      _M_deallocate(__old_start,
 80012cc:	001a      	movs	r2, r3
 80012ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d0:	0019      	movs	r1, r3
 80012d2:	f7ff fd66 	bl	8000da2 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
      this->_M_impl._M_start = __new_start;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012e0:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e6:	18d2      	adds	r2, r2, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	609a      	str	r2, [r3, #8]
    }
 80012ec:	46c0      	nop			; (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b00d      	add	sp, #52	; 0x34
 80012f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012f4:	08007d14 	.word	0x08007d14

080012f8 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	0018      	movs	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	b002      	add	sp, #8
 8001308:	bd80      	pop	{r7, pc}

0800130a <_ZN9__gnu_cxx13new_allocatorIcE9constructIcJRKcEEEvPT_DpOT0_>:
      { return _M_max_size(); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 800130a:	b590      	push	{r4, r7, lr}
 800130c:	b085      	sub	sp, #20
 800130e:	af00      	add	r7, sp, #0
 8001310:	60f8      	str	r0, [r7, #12]
 8001312:	60b9      	str	r1, [r7, #8]
 8001314:	607a      	str	r2, [r7, #4]
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	0018      	movs	r0, r3
 800131a:	f7ff ffed 	bl	80012f8 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 800131e:	0003      	movs	r3, r0
 8001320:	781c      	ldrb	r4, [r3, #0]
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	0019      	movs	r1, r3
 8001326:	2001      	movs	r0, #1
 8001328:	f7ff f852 	bl	80003d0 <_ZnwjPv>
 800132c:	0003      	movs	r3, r0
 800132e:	1c22      	adds	r2, r4, #0
 8001330:	701a      	strb	r2, [r3, #0]
 8001332:	46c0      	nop			; (mov r8, r8)
 8001334:	46bd      	mov	sp, r7
 8001336:	b005      	add	sp, #20
 8001338:	bd90      	pop	{r4, r7, pc}

0800133a <_ZN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEC1ERKS1_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit _GLIBCXX20_CONSTEXPR
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	0018      	movs	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	b002      	add	sp, #8
 8001354:	bd80      	pop	{r7, pc}

08001356 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc>:
      { return _M_insert_rval(__position, std::move(__v)); }
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      size_type
      _M_check_len(size_type __n, const char* __s) const
 8001356:	b590      	push	{r4, r7, lr}
 8001358:	b087      	sub	sp, #28
 800135a:	af00      	add	r7, sp, #0
 800135c:	60f8      	str	r0, [r7, #12]
 800135e:	60b9      	str	r1, [r7, #8]
 8001360:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	0018      	movs	r0, r3
 8001366:	f000 f9d2 	bl	800170e <_ZNKSt6vectorIcSaIcEE8max_sizeEv>
 800136a:	0004      	movs	r4, r0
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	0018      	movs	r0, r3
 8001370:	f7ff fc67 	bl	8000c42 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8001374:	0003      	movs	r3, r0
 8001376:	1ae2      	subs	r2, r4, r3
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	429a      	cmp	r2, r3
 800137c:	419b      	sbcs	r3, r3
 800137e:	425b      	negs	r3, r3
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2b00      	cmp	r3, #0
 8001384:	d003      	beq.n	800138e <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x38>
	  __throw_length_error(__N(__s));
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	0018      	movs	r0, r3
 800138a:	f006 faf8 	bl	800797e <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	0018      	movs	r0, r3
 8001392:	f7ff fc56 	bl	8000c42 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8001396:	0004      	movs	r4, r0
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	0018      	movs	r0, r3
 800139c:	f7ff fc51 	bl	8000c42 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 80013a0:	0003      	movs	r3, r0
 80013a2:	613b      	str	r3, [r7, #16]
 80013a4:	2308      	movs	r3, #8
 80013a6:	18fa      	adds	r2, r7, r3
 80013a8:	2310      	movs	r3, #16
 80013aa:	18fb      	adds	r3, r7, r3
 80013ac:	0011      	movs	r1, r2
 80013ae:	0018      	movs	r0, r3
 80013b0:	f000 f9be 	bl	8001730 <_ZSt3maxIjERKT_S2_S2_>
 80013b4:	0003      	movs	r3, r0
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	18e3      	adds	r3, r4, r3
 80013ba:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	0018      	movs	r0, r3
 80013c0:	f7ff fc3f 	bl	8000c42 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 80013c4:	0002      	movs	r2, r0
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d307      	bcc.n	80013dc <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x86>
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	0018      	movs	r0, r3
 80013d0:	f000 f99d 	bl	800170e <_ZNKSt6vectorIcSaIcEE8max_sizeEv>
 80013d4:	0002      	movs	r2, r0
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	4293      	cmp	r3, r2
 80013da:	d905      	bls.n	80013e8 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x92>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	0018      	movs	r0, r3
 80013e0:	f000 f995 	bl	800170e <_ZNKSt6vectorIcSaIcEE8max_sizeEv>
 80013e4:	0003      	movs	r3, r0
 80013e6:	e000      	b.n	80013ea <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x94>
 80013e8:	697b      	ldr	r3, [r7, #20]
      }
 80013ea:	0018      	movs	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	b007      	add	sp, #28
 80013f0:	bd90      	pop	{r4, r7, pc}

080013f2 <_ZNSt6vectorIcSaIcEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b084      	sub	sp, #16
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	230c      	movs	r3, #12
 80013fe:	18fb      	adds	r3, r7, r3
 8001400:	0011      	movs	r1, r2
 8001402:	0018      	movs	r0, r3
 8001404:	f7ff ff99 	bl	800133a <_ZN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEC1ERKS1_>
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	0018      	movs	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	b004      	add	sp, #16
 8001410:	bd80      	pop	{r7, pc}

08001412 <_ZN9__gnu_cxxmiIPcSt6vectorIcSaIcEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001412:	b590      	push	{r4, r7, lr}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
 800141a:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	0018      	movs	r0, r3
 8001420:	f000 f837 	bl	8001492 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8001424:	0003      	movs	r3, r0
 8001426:	681c      	ldr	r4, [r3, #0]
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	0018      	movs	r0, r3
 800142c:	f000 f831 	bl	8001492 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8001430:	0003      	movs	r3, r0
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	1ae3      	subs	r3, r4, r3
 8001436:	0018      	movs	r0, r3
 8001438:	46bd      	mov	sp, r7
 800143a:	b003      	add	sp, #12
 800143c:	bd90      	pop	{r4, r7, pc}

0800143e <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800143e:	b580      	push	{r7, lr}
 8001440:	b082      	sub	sp, #8
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d007      	beq.n	800145e <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj+0x20>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	0011      	movs	r1, r2
 8001454:	0018      	movs	r0, r3
 8001456:	f000 f97d 	bl	8001754 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 800145a:	0003      	movs	r3, r0
 800145c:	e000      	b.n	8001460 <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj+0x22>
 800145e:	2300      	movs	r3, #0
      }
 8001460:	0018      	movs	r0, r3
 8001462:	46bd      	mov	sp, r7
 8001464:	b002      	add	sp, #8
 8001466:	bd80      	pop	{r7, pc}

08001468 <_ZNSt6vectorIcSaIcEE11_S_relocateEPcS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8001468:	b5b0      	push	{r4, r5, r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af02      	add	r7, sp, #8
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
 8001474:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8001476:	683c      	ldr	r4, [r7, #0]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	68b9      	ldr	r1, [r7, #8]
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	466b      	mov	r3, sp
 8001480:	701d      	strb	r5, [r3, #0]
 8001482:	0023      	movs	r3, r4
 8001484:	f000 f976 	bl	8001774 <_ZNSt6vectorIcSaIcEE14_S_do_relocateEPcS2_S2_RS0_St17integral_constantIbLb1EE>
 8001488:	0003      	movs	r3, r0
      }
 800148a:	0018      	movs	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	b004      	add	sp, #16
 8001490:	bdb0      	pop	{r4, r5, r7, pc}

08001492 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001492:	b580      	push	{r7, lr}
 8001494:	b082      	sub	sp, #8
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	0018      	movs	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	b002      	add	sp, #8
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <_ZSt34__uninitialized_move_if_noexcept_aIPcS0_SaIcEET0_T_S3_S2_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80014a4:	b590      	push	{r4, r7, lr}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	60b9      	str	r1, [r7, #8]
 80014ae:	607a      	str	r2, [r7, #4]
 80014b0:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	0018      	movs	r0, r3
 80014b6:	f000 f96f 	bl	8001798 <_ZSt32__make_move_if_noexcept_iteratorIcSt13move_iteratorIPcEET0_PT_>
 80014ba:	0004      	movs	r4, r0
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	0018      	movs	r0, r3
 80014c0:	f000 f96a 	bl	8001798 <_ZSt32__make_move_if_noexcept_iteratorIcSt13move_iteratorIPcEET0_PT_>
 80014c4:	0001      	movs	r1, r0
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	0020      	movs	r0, r4
 80014cc:	f000 f974 	bl	80017b8 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPcES1_cET0_T_S4_S3_RSaIT1_E>
 80014d0:	0003      	movs	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 80014d2:	0018      	movs	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	b005      	add	sp, #20
 80014d8:	bd90      	pop	{r4, r7, pc}

080014da <_ZN9__gnu_cxx13new_allocatorIcE10deallocateEPcj>:
      deallocate(_Tp* __p, size_type __t)
 80014da:	b580      	push	{r7, lr}
 80014dc:	b084      	sub	sp, #16
 80014de:	af00      	add	r7, sp, #0
 80014e0:	60f8      	str	r0, [r7, #12]
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	0011      	movs	r1, r2
 80014ec:	0018      	movs	r0, r3
 80014ee:	f006 fa2b 	bl	8007948 <_ZdlPvj>
      }
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b004      	add	sp, #16
 80014f8:	bd80      	pop	{r7, pc}

080014fa <_ZNSt12_Destroy_auxILb1EE9__destroyIPcEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
 8001502:	6039      	str	r1, [r7, #0]
 8001504:	46c0      	nop			; (mov r8, r8)
 8001506:	46bd      	mov	sp, r7
 8001508:	b002      	add	sp, #8
 800150a:	bd80      	pop	{r7, pc}

0800150c <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>:
      deallocate(_Tp* __p, size_type __t)
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	0011      	movs	r1, r2
 800151e:	0018      	movs	r0, r3
 8001520:	f006 fa12 	bl	8007948 <_ZdlPvj>
      }
 8001524:	46c0      	nop			; (mov r8, r8)
 8001526:	46bd      	mov	sp, r7
 8001528:	b004      	add	sp, #16
 800152a:	bd80      	pop	{r7, pc}

0800152c <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>:
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
 8001536:	46c0      	nop			; (mov r8, r8)
 8001538:	46bd      	mov	sp, r7
 800153a:	b002      	add	sp, #8
 800153c:	bd80      	pop	{r7, pc}

0800153e <_ZN9__gnu_cxx13new_allocatorIhE9constructIhJhEEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 800153e:	b590      	push	{r4, r7, lr}
 8001540:	b085      	sub	sp, #20
 8001542:	af00      	add	r7, sp, #0
 8001544:	60f8      	str	r0, [r7, #12]
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	0018      	movs	r0, r3
 800154e:	f7ff fdd0 	bl	80010f2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 8001552:	0003      	movs	r3, r0
 8001554:	781c      	ldrb	r4, [r3, #0]
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	0019      	movs	r1, r3
 800155a:	2001      	movs	r0, #1
 800155c:	f7fe ff38 	bl	80003d0 <_ZnwjPv>
 8001560:	0003      	movs	r3, r0
 8001562:	1c22      	adds	r2, r4, #0
 8001564:	701a      	strb	r2, [r3, #0]
 8001566:	46c0      	nop			; (mov r8, r8)
 8001568:	46bd      	mov	sp, r7
 800156a:	b005      	add	sp, #20
 800156c:	bd90      	pop	{r4, r7, pc}

0800156e <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEC1ERKS1_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	0018      	movs	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	b002      	add	sp, #8
 8001588:	bd80      	pop	{r7, pc}

0800158a <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 800158a:	b590      	push	{r4, r7, lr}
 800158c:	b087      	sub	sp, #28
 800158e:	af00      	add	r7, sp, #0
 8001590:	60f8      	str	r0, [r7, #12]
 8001592:	60b9      	str	r1, [r7, #8]
 8001594:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	0018      	movs	r0, r3
 800159a:	f000 f91f 	bl	80017dc <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 800159e:	0004      	movs	r4, r0
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	0018      	movs	r0, r3
 80015a4:	f7ff fb93 	bl	8000cce <_ZNKSt6vectorIhSaIhEE4sizeEv>
 80015a8:	0003      	movs	r3, r0
 80015aa:	1ae2      	subs	r2, r4, r3
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	419b      	sbcs	r3, r3
 80015b2:	425b      	negs	r3, r3
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x38>
	  __throw_length_error(__N(__s));
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	0018      	movs	r0, r3
 80015be:	f006 f9de 	bl	800797e <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	0018      	movs	r0, r3
 80015c6:	f7ff fb82 	bl	8000cce <_ZNKSt6vectorIhSaIhEE4sizeEv>
 80015ca:	0004      	movs	r4, r0
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	0018      	movs	r0, r3
 80015d0:	f7ff fb7d 	bl	8000cce <_ZNKSt6vectorIhSaIhEE4sizeEv>
 80015d4:	0003      	movs	r3, r0
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	2308      	movs	r3, #8
 80015da:	18fa      	adds	r2, r7, r3
 80015dc:	2310      	movs	r3, #16
 80015de:	18fb      	adds	r3, r7, r3
 80015e0:	0011      	movs	r1, r2
 80015e2:	0018      	movs	r0, r3
 80015e4:	f000 f8a4 	bl	8001730 <_ZSt3maxIjERKT_S2_S2_>
 80015e8:	0003      	movs	r3, r0
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	18e3      	adds	r3, r4, r3
 80015ee:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	0018      	movs	r0, r3
 80015f4:	f7ff fb6b 	bl	8000cce <_ZNKSt6vectorIhSaIhEE4sizeEv>
 80015f8:	0002      	movs	r2, r0
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d307      	bcc.n	8001610 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x86>
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	0018      	movs	r0, r3
 8001604:	f000 f8ea 	bl	80017dc <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 8001608:	0002      	movs	r2, r0
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	4293      	cmp	r3, r2
 800160e:	d905      	bls.n	800161c <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x92>
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	0018      	movs	r0, r3
 8001614:	f000 f8e2 	bl	80017dc <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 8001618:	0003      	movs	r3, r0
 800161a:	e000      	b.n	800161e <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x94>
 800161c:	697b      	ldr	r3, [r7, #20]
      }
 800161e:	0018      	movs	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	b007      	add	sp, #28
 8001624:	bd90      	pop	{r4, r7, pc}

08001626 <_ZNSt6vectorIhSaIhEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8001626:	b580      	push	{r7, lr}
 8001628:	b084      	sub	sp, #16
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	230c      	movs	r3, #12
 8001632:	18fb      	adds	r3, r7, r3
 8001634:	0011      	movs	r1, r2
 8001636:	0018      	movs	r0, r3
 8001638:	f7ff ff99 	bl	800156e <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEC1ERKS1_>
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	0018      	movs	r0, r3
 8001640:	46bd      	mov	sp, r7
 8001642:	b004      	add	sp, #16
 8001644:	bd80      	pop	{r7, pc}

08001646 <_ZN9__gnu_cxxmiIPhSt6vectorIhSaIhEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001646:	b590      	push	{r4, r7, lr}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	0018      	movs	r0, r3
 8001654:	f000 f837 	bl	80016c6 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8001658:	0003      	movs	r3, r0
 800165a:	681c      	ldr	r4, [r3, #0]
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	0018      	movs	r0, r3
 8001660:	f000 f831 	bl	80016c6 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8001664:	0003      	movs	r3, r0
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	1ae3      	subs	r3, r4, r3
 800166a:	0018      	movs	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	b003      	add	sp, #12
 8001670:	bd90      	pop	{r4, r7, pc}

08001672 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
 800167a:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d007      	beq.n	8001692 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x20>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	0011      	movs	r1, r2
 8001688:	0018      	movs	r0, r3
 800168a:	f000 f8b8 	bl	80017fe <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>
 800168e:	0003      	movs	r3, r0
 8001690:	e000      	b.n	8001694 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x22>
 8001692:	2300      	movs	r3, #0
      }
 8001694:	0018      	movs	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	b002      	add	sp, #8
 800169a:	bd80      	pop	{r7, pc}

0800169c <_ZNSt6vectorIhSaIhEE11_S_relocateEPhS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 800169c:	b5b0      	push	{r4, r5, r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af02      	add	r7, sp, #8
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
 80016a8:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 80016aa:	683c      	ldr	r4, [r7, #0]
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	68b9      	ldr	r1, [r7, #8]
 80016b0:	68f8      	ldr	r0, [r7, #12]
 80016b2:	466b      	mov	r3, sp
 80016b4:	701d      	strb	r5, [r3, #0]
 80016b6:	0023      	movs	r3, r4
 80016b8:	f000 f8b1 	bl	800181e <_ZNSt6vectorIhSaIhEE14_S_do_relocateEPhS2_S2_RS0_St17integral_constantIbLb1EE>
 80016bc:	0003      	movs	r3, r0
      }
 80016be:	0018      	movs	r0, r3
 80016c0:	46bd      	mov	sp, r7
 80016c2:	b004      	add	sp, #16
 80016c4:	bdb0      	pop	{r4, r5, r7, pc}

080016c6 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b082      	sub	sp, #8
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	0018      	movs	r0, r3
 80016d2:	46bd      	mov	sp, r7
 80016d4:	b002      	add	sp, #8
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <_ZSt34__uninitialized_move_if_noexcept_aIPhS0_SaIhEET0_T_S3_S2_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
 80016e4:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	0018      	movs	r0, r3
 80016ea:	f000 f8aa 	bl	8001842 <_ZSt32__make_move_if_noexcept_iteratorIhSt13move_iteratorIPhEET0_PT_>
 80016ee:	0004      	movs	r4, r0
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	0018      	movs	r0, r3
 80016f4:	f000 f8a5 	bl	8001842 <_ZSt32__make_move_if_noexcept_iteratorIhSt13move_iteratorIPhEET0_PT_>
 80016f8:	0001      	movs	r1, r0
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	0020      	movs	r0, r4
 8001700:	f000 f8af 	bl	8001862 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPhES1_hET0_T_S4_S3_RSaIT1_E>
 8001704:	0003      	movs	r3, r0
    }
 8001706:	0018      	movs	r0, r3
 8001708:	46bd      	mov	sp, r7
 800170a:	b005      	add	sp, #20
 800170c:	bd90      	pop	{r4, r7, pc}

0800170e <_ZNKSt6vectorIcSaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800170e:	b580      	push	{r7, lr}
 8001710:	b082      	sub	sp, #8
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	0018      	movs	r0, r3
 800171a:	f000 f8d1 	bl	80018c0 <_ZNKSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 800171e:	0003      	movs	r3, r0
 8001720:	0018      	movs	r0, r3
 8001722:	f000 f8b1 	bl	8001888 <_ZNSt6vectorIcSaIcEE11_S_max_sizeERKS0_>
 8001726:	0003      	movs	r3, r0
 8001728:	0018      	movs	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	b002      	add	sp, #8
 800172e:	bd80      	pop	{r7, pc}

08001730 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	429a      	cmp	r2, r3
 8001744:	d201      	bcs.n	800174a <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	e000      	b.n	800174c <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800174a:	687b      	ldr	r3, [r7, #4]
    }
 800174c:	0018      	movs	r0, r3
 800174e:	46bd      	mov	sp, r7
 8001750:	b002      	add	sp, #8
 8001752:	bd80      	pop	{r7, pc}

08001754 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800175e:	6839      	ldr	r1, [r7, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	0018      	movs	r0, r3
 8001766:	f000 f8b4 	bl	80018d2 <_ZN9__gnu_cxx13new_allocatorIcE8allocateEjPKv>
 800176a:	0003      	movs	r3, r0
 800176c:	0018      	movs	r0, r3
 800176e:	46bd      	mov	sp, r7
 8001770:	b002      	add	sp, #8
 8001772:	bd80      	pop	{r7, pc}

08001774 <_ZNSt6vectorIcSaIcEE14_S_do_relocateEPcS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
 8001780:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	68b9      	ldr	r1, [r7, #8]
 8001788:	68f8      	ldr	r0, [r7, #12]
 800178a:	f000 f8bf 	bl	800190c <_ZSt12__relocate_aIPcS0_SaIcEET0_T_S3_S2_RT1_>
 800178e:	0003      	movs	r3, r0
      }
 8001790:	0018      	movs	r0, r3
 8001792:	46bd      	mov	sp, r7
 8001794:	b004      	add	sp, #16
 8001796:	bd80      	pop	{r7, pc}

08001798 <_ZSt32__make_move_if_noexcept_iteratorIcSt13move_iteratorIPcEET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	230c      	movs	r3, #12
 80017a4:	18fb      	adds	r3, r7, r3
 80017a6:	0011      	movs	r1, r2
 80017a8:	0018      	movs	r0, r3
 80017aa:	f000 f8cf 	bl	800194c <_ZNSt13move_iteratorIPcEC1ES0_>
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	0018      	movs	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b004      	add	sp, #16
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPcES1_cET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
 80017c4:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	68b9      	ldr	r1, [r7, #8]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	0018      	movs	r0, r3
 80017ce:	f000 f8cf 	bl	8001970 <_ZSt18uninitialized_copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>
 80017d2:	0003      	movs	r3, r0
 80017d4:	0018      	movs	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	b004      	add	sp, #16
 80017da:	bd80      	pop	{r7, pc}

080017dc <_ZNKSt6vectorIhSaIhEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	0018      	movs	r0, r3
 80017e8:	f000 f8f4 	bl	80019d4 <_ZNKSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 80017ec:	0003      	movs	r3, r0
 80017ee:	0018      	movs	r0, r3
 80017f0:	f000 f8d4 	bl	800199c <_ZNSt6vectorIhSaIhEE11_S_max_sizeERKS0_>
 80017f4:	0003      	movs	r3, r0
 80017f6:	0018      	movs	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	b002      	add	sp, #8
 80017fc:	bd80      	pop	{r7, pc}

080017fe <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 80017fe:	b580      	push	{r7, lr}
 8001800:	b082      	sub	sp, #8
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
 8001806:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001808:	6839      	ldr	r1, [r7, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	0018      	movs	r0, r3
 8001810:	f000 f8e9 	bl	80019e6 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>
 8001814:	0003      	movs	r3, r0
 8001816:	0018      	movs	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	b002      	add	sp, #8
 800181c:	bd80      	pop	{r7, pc}

0800181e <_ZNSt6vectorIhSaIhEE14_S_do_relocateEPhS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 800181e:	b580      	push	{r7, lr}
 8001820:	b084      	sub	sp, #16
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
 800182a:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	68b9      	ldr	r1, [r7, #8]
 8001832:	68f8      	ldr	r0, [r7, #12]
 8001834:	f000 f8f4 	bl	8001a20 <_ZSt12__relocate_aIPhS0_SaIhEET0_T_S3_S2_RT1_>
 8001838:	0003      	movs	r3, r0
      }
 800183a:	0018      	movs	r0, r3
 800183c:	46bd      	mov	sp, r7
 800183e:	b004      	add	sp, #16
 8001840:	bd80      	pop	{r7, pc}

08001842 <_ZSt32__make_move_if_noexcept_iteratorIhSt13move_iteratorIPhEET0_PT_>:
    __make_move_if_noexcept_iterator(_Tp* __i)
 8001842:	b580      	push	{r7, lr}
 8001844:	b084      	sub	sp, #16
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	230c      	movs	r3, #12
 800184e:	18fb      	adds	r3, r7, r3
 8001850:	0011      	movs	r1, r2
 8001852:	0018      	movs	r0, r3
 8001854:	f000 f904 	bl	8001a60 <_ZNSt13move_iteratorIPhEC1ES0_>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	0018      	movs	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	b004      	add	sp, #16
 8001860:	bd80      	pop	{r7, pc}

08001862 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPhES1_hET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001862:	b580      	push	{r7, lr}
 8001864:	b084      	sub	sp, #16
 8001866:	af00      	add	r7, sp, #0
 8001868:	60f8      	str	r0, [r7, #12]
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	68b9      	ldr	r1, [r7, #8]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	0018      	movs	r0, r3
 8001878:	f000 f904 	bl	8001a84 <_ZSt18uninitialized_copyISt13move_iteratorIPhES1_ET0_T_S4_S3_>
 800187c:	0003      	movs	r3, r0
 800187e:	0018      	movs	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	b004      	add	sp, #16
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <_ZNSt6vectorIcSaIcEE11_S_max_sizeERKS0_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8001890:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <_ZNSt6vectorIcSaIcEE11_S_max_sizeERKS0_+0x34>)
 8001892:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	0018      	movs	r0, r3
 8001898:	f000 f909 	bl	8001aae <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 800189c:	0003      	movs	r3, r0
 800189e:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80018a0:	2308      	movs	r3, #8
 80018a2:	18fa      	adds	r2, r7, r3
 80018a4:	230c      	movs	r3, #12
 80018a6:	18fb      	adds	r3, r7, r3
 80018a8:	0011      	movs	r1, r2
 80018aa:	0018      	movs	r0, r3
 80018ac:	f000 f90c 	bl	8001ac8 <_ZSt3minIjERKT_S2_S2_>
 80018b0:	0003      	movs	r3, r0
 80018b2:	681b      	ldr	r3, [r3, #0]
      }
 80018b4:	0018      	movs	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	b004      	add	sp, #16
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	7fffffff 	.word	0x7fffffff

080018c0 <_ZNKSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	0018      	movs	r0, r3
 80018cc:	46bd      	mov	sp, r7
 80018ce:	b002      	add	sp, #8
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <_ZN9__gnu_cxx13new_allocatorIcE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	0018      	movs	r0, r3
 80018e2:	f000 f903 	bl	8001aec <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv>
 80018e6:	0002      	movs	r2, r0
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	429a      	cmp	r2, r3
 80018ec:	419b      	sbcs	r3, r3
 80018ee:	425b      	negs	r3, r3
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <_ZN9__gnu_cxx13new_allocatorIcE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80018f6:	f006 f83f 	bl	8007978 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	0018      	movs	r0, r3
 80018fe:	f006 f827 	bl	8007950 <_Znwj>
 8001902:	0003      	movs	r3, r0
      }
 8001904:	0018      	movs	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	b004      	add	sp, #16
 800190a:	bd80      	pop	{r7, pc}

0800190c <_ZSt12__relocate_aIPcS0_SaIcEET0_T_S3_S2_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 800190c:	b5b0      	push	{r4, r5, r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
 8001918:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	0018      	movs	r0, r3
 800191e:	f000 f8f1 	bl	8001b04 <_ZSt12__niter_baseIPcET_S1_>
 8001922:	0004      	movs	r4, r0
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	0018      	movs	r0, r3
 8001928:	f000 f8ec 	bl	8001b04 <_ZSt12__niter_baseIPcET_S1_>
 800192c:	0005      	movs	r5, r0
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	0018      	movs	r0, r3
 8001932:	f000 f8e7 	bl	8001b04 <_ZSt12__niter_baseIPcET_S1_>
 8001936:	0002      	movs	r2, r0
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	0029      	movs	r1, r5
 800193c:	0020      	movs	r0, r4
 800193e:	f000 f8ea 	bl	8001b16 <_ZSt14__relocate_a_1IccENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 8001942:	0003      	movs	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 8001944:	0018      	movs	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	b004      	add	sp, #16
 800194a:	bdb0      	pop	{r4, r5, r7, pc}

0800194c <_ZNSt13move_iteratorIPcEC1ES0_>:
      move_iterator(iterator_type __i)
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8001956:	003b      	movs	r3, r7
 8001958:	0018      	movs	r0, r3
 800195a:	f000 f8f7 	bl	8001b4c <_ZSt4moveIRPcEONSt16remove_referenceIT_E4typeEOS3_>
 800195e:	0003      	movs	r3, r0
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	0018      	movs	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	b002      	add	sp, #8
 800196e:	bd80      	pop	{r7, pc}

08001970 <_ZSt18uninitialized_copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 800197c:	2317      	movs	r3, #23
 800197e:	18fb      	adds	r3, r7, r3
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	68b9      	ldr	r1, [r7, #8]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	0018      	movs	r0, r3
 800198c:	f000 f8e7 	bl	8001b5e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPcES3_EET0_T_S6_S5_>
 8001990:	0003      	movs	r3, r0
    }
 8001992:	0018      	movs	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	b006      	add	sp, #24
 8001998:	bd80      	pop	{r7, pc}
	...

0800199c <_ZNSt6vectorIhSaIhEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 80019a4:	4b0a      	ldr	r3, [pc, #40]	; (80019d0 <_ZNSt6vectorIhSaIhEE11_S_max_sizeERKS0_+0x34>)
 80019a6:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	0018      	movs	r0, r3
 80019ac:	f000 f8e8 	bl	8001b80 <_ZNSt16allocator_traitsISaIhEE8max_sizeERKS0_>
 80019b0:	0003      	movs	r3, r0
 80019b2:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80019b4:	2308      	movs	r3, #8
 80019b6:	18fa      	adds	r2, r7, r3
 80019b8:	230c      	movs	r3, #12
 80019ba:	18fb      	adds	r3, r7, r3
 80019bc:	0011      	movs	r1, r2
 80019be:	0018      	movs	r0, r3
 80019c0:	f000 f882 	bl	8001ac8 <_ZSt3minIjERKT_S2_S2_>
 80019c4:	0003      	movs	r3, r0
 80019c6:	681b      	ldr	r3, [r3, #0]
      }
 80019c8:	0018      	movs	r0, r3
 80019ca:	46bd      	mov	sp, r7
 80019cc:	b004      	add	sp, #16
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	7fffffff 	.word	0x7fffffff

080019d4 <_ZNKSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	0018      	movs	r0, r3
 80019e0:	46bd      	mov	sp, r7
 80019e2:	b002      	add	sp, #8
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b084      	sub	sp, #16
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	0018      	movs	r0, r3
 80019f6:	f000 f8d1 	bl	8001b9c <_ZNK9__gnu_cxx13new_allocatorIhE11_M_max_sizeEv>
 80019fa:	0002      	movs	r2, r0
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	419b      	sbcs	r3, r3
 8001a02:	425b      	negs	r3, r3
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8001a0a:	f005 ffb5 	bl	8007978 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	0018      	movs	r0, r3
 8001a12:	f005 ff9d 	bl	8007950 <_Znwj>
 8001a16:	0003      	movs	r3, r0
      }
 8001a18:	0018      	movs	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	b004      	add	sp, #16
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <_ZSt12__relocate_aIPhS0_SaIhEET0_T_S3_S2_RT1_>:
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8001a20:	b5b0      	push	{r4, r5, r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
 8001a2c:	603b      	str	r3, [r7, #0]
      return __relocate_a_1(std::__niter_base(__first),
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	0018      	movs	r0, r3
 8001a32:	f000 f8bf 	bl	8001bb4 <_ZSt12__niter_baseIPhET_S1_>
 8001a36:	0004      	movs	r4, r0
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f000 f8ba 	bl	8001bb4 <_ZSt12__niter_baseIPhET_S1_>
 8001a40:	0005      	movs	r5, r0
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	0018      	movs	r0, r3
 8001a46:	f000 f8b5 	bl	8001bb4 <_ZSt12__niter_baseIPhET_S1_>
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	0029      	movs	r1, r5
 8001a50:	0020      	movs	r0, r4
 8001a52:	f000 f8b8 	bl	8001bc6 <_ZSt14__relocate_a_1IhhENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 8001a56:	0003      	movs	r3, r0
    }
 8001a58:	0018      	movs	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	b004      	add	sp, #16
 8001a5e:	bdb0      	pop	{r4, r5, r7, pc}

08001a60 <_ZNSt13move_iteratorIPhEC1ES0_>:
      move_iterator(iterator_type __i)
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8001a6a:	003b      	movs	r3, r7
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f000 f8c5 	bl	8001bfc <_ZSt4moveIRPhEONSt16remove_referenceIT_E4typeEOS3_>
 8001a72:	0003      	movs	r3, r0
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b002      	add	sp, #8
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <_ZSt18uninitialized_copyISt13move_iteratorIPhES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001a90:	2317      	movs	r3, #23
 8001a92:	18fb      	adds	r3, r7, r3
 8001a94:	2201      	movs	r2, #1
 8001a96:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	68b9      	ldr	r1, [r7, #8]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	0018      	movs	r0, r3
 8001aa0:	f000 f8b5 	bl	8001c0e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPhES3_EET0_T_S6_S5_>
 8001aa4:	0003      	movs	r3, r0
    }
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b006      	add	sp, #24
 8001aac:	bd80      	pop	{r7, pc}

08001aae <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	0018      	movs	r0, r3
 8001aba:	f000 f8b9 	bl	8001c30 <_ZNK9__gnu_cxx13new_allocatorIcE8max_sizeEv>
 8001abe:	0003      	movs	r3, r0
      }
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	b002      	add	sp, #8
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d201      	bcs.n	8001ae2 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	e000      	b.n	8001ae4 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8001ae2:	687b      	ldr	r3, [r7, #4]
    }
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	b002      	add	sp, #8
 8001aea:	bd80      	pop	{r7, pc}

08001aec <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001af4:	4b02      	ldr	r3, [pc, #8]	; (8001b00 <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv+0x14>)
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8001af6:	0018      	movs	r0, r3
 8001af8:	46bd      	mov	sp, r7
 8001afa:	b002      	add	sp, #8
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	46c0      	nop			; (mov r8, r8)
 8001b00:	7fffffff 	.word	0x7fffffff

08001b04 <_ZSt12__niter_baseIPcET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	0018      	movs	r0, r3
 8001b10:	46bd      	mov	sp, r7
 8001b12:	b002      	add	sp, #8
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <_ZSt14__relocate_a_1IccENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b086      	sub	sp, #24
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	60f8      	str	r0, [r7, #12]
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
 8001b22:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	dd05      	ble.n	8001b3e <_ZSt14__relocate_a_1IccENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x28>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8001b32:	697a      	ldr	r2, [r7, #20]
 8001b34:	68f9      	ldr	r1, [r7, #12]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	0018      	movs	r0, r3
 8001b3a:	f005 ff73 	bl	8007a24 <memmove>
      return __result + __count;
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	18d3      	adds	r3, r2, r3
    }
 8001b44:	0018      	movs	r0, r3
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b006      	add	sp, #24
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <_ZSt4moveIRPcEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	0018      	movs	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	b002      	add	sp, #8
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPcES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b084      	sub	sp, #16
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	68b9      	ldr	r1, [r7, #8]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	0018      	movs	r0, r3
 8001b72:	f000 f86a 	bl	8001c4a <_ZSt4copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>
 8001b76:	0003      	movs	r3, r0
 8001b78:	0018      	movs	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	b004      	add	sp, #16
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <_ZNSt16allocator_traitsISaIhEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f000 f877 	bl	8001c7e <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>
 8001b90:	0003      	movs	r3, r0
      }
 8001b92:	0018      	movs	r0, r3
 8001b94:	46bd      	mov	sp, r7
 8001b96:	b002      	add	sp, #8
 8001b98:	bd80      	pop	{r7, pc}
	...

08001b9c <_ZNK9__gnu_cxx13new_allocatorIhE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001ba4:	4b02      	ldr	r3, [pc, #8]	; (8001bb0 <_ZNK9__gnu_cxx13new_allocatorIhE11_M_max_sizeEv+0x14>)
      }
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	b002      	add	sp, #8
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	46c0      	nop			; (mov r8, r8)
 8001bb0:	7fffffff 	.word	0x7fffffff

08001bb4 <_ZSt12__niter_baseIPhET_S1_>:
    __niter_base(_Iterator __it)
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b002      	add	sp, #8
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_ZSt14__relocate_a_1IhhENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	60f8      	str	r0, [r7, #12]
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
 8001bd2:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8001bd4:	68ba      	ldr	r2, [r7, #8]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	dd05      	ble.n	8001bee <_ZSt14__relocate_a_1IhhENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x28>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8001be2:	697a      	ldr	r2, [r7, #20]
 8001be4:	68f9      	ldr	r1, [r7, #12]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	0018      	movs	r0, r3
 8001bea:	f005 ff1b 	bl	8007a24 <memmove>
      return __result + __count;
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	18d3      	adds	r3, r2, r3
    }
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	b006      	add	sp, #24
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <_ZSt4moveIRPhEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	0018      	movs	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	b002      	add	sp, #8
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPhES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b084      	sub	sp, #16
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	60f8      	str	r0, [r7, #12]
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	68b9      	ldr	r1, [r7, #8]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	0018      	movs	r0, r3
 8001c22:	f000 f839 	bl	8001c98 <_ZSt4copyISt13move_iteratorIPhES1_ET0_T_S4_S3_>
 8001c26:	0003      	movs	r3, r0
 8001c28:	0018      	movs	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	b004      	add	sp, #16
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <_ZNK9__gnu_cxx13new_allocatorIcE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	f7ff ff56 	bl	8001aec <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv>
 8001c40:	0003      	movs	r3, r0
 8001c42:	0018      	movs	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	b002      	add	sp, #8
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <_ZSt4copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8001c4a:	b590      	push	{r4, r7, lr}
 8001c4c:	b085      	sub	sp, #20
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	60f8      	str	r0, [r7, #12]
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	0018      	movs	r0, r3
 8001c5a:	f000 f837 	bl	8001ccc <_ZSt12__miter_baseIPcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8001c5e:	0004      	movs	r4, r0
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	0018      	movs	r0, r3
 8001c64:	f000 f832 	bl	8001ccc <_ZSt12__miter_baseIPcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8001c68:	0001      	movs	r1, r0
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	001a      	movs	r2, r3
 8001c6e:	0020      	movs	r0, r4
 8001c70:	f000 f83d 	bl	8001cee <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>
 8001c74:	0003      	movs	r3, r0
    }
 8001c76:	0018      	movs	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	b005      	add	sp, #20
 8001c7c:	bd90      	pop	{r4, r7, pc}

08001c7e <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	0018      	movs	r0, r3
 8001c8a:	f7ff ff87 	bl	8001b9c <_ZNK9__gnu_cxx13new_allocatorIhE11_M_max_sizeEv>
 8001c8e:	0003      	movs	r3, r0
 8001c90:	0018      	movs	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	b002      	add	sp, #8
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_ZSt4copyISt13move_iteratorIPhES1_ET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 8001c98:	b590      	push	{r4, r7, lr}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	f000 f846 	bl	8001d38 <_ZSt12__miter_baseIPhEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8001cac:	0004      	movs	r4, r0
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	f000 f841 	bl	8001d38 <_ZSt12__miter_baseIPhEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8001cb6:	0001      	movs	r1, r0
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	001a      	movs	r2, r3
 8001cbc:	0020      	movs	r0, r4
 8001cbe:	f000 f84c 	bl	8001d5a <_ZSt13__copy_move_aILb1EPhS0_ET1_T0_S2_S1_>
 8001cc2:	0003      	movs	r3, r0
    }
 8001cc4:	0018      	movs	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	b005      	add	sp, #20
 8001cca:	bd90      	pop	{r4, r7, pc}

08001ccc <_ZSt12__miter_baseIPcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
      typedef __true_type __type;
    };

  template<typename _Iterator>
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8001cd4:	1d3b      	adds	r3, r7, #4
 8001cd6:	0018      	movs	r0, r3
 8001cd8:	f000 f864 	bl	8001da4 <_ZNKSt13move_iteratorIPcE4baseEv>
 8001cdc:	0003      	movs	r3, r0
 8001cde:	0018      	movs	r0, r3
 8001ce0:	f000 f86a 	bl	8001db8 <_ZSt12__miter_baseIPcET_S1_>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	b002      	add	sp, #8
 8001cec:	bd80      	pop	{r7, pc}

08001cee <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8001cee:	b5b0      	push	{r4, r5, r7, lr}
 8001cf0:	b084      	sub	sp, #16
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	60f8      	str	r0, [r7, #12]
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f7ff ff01 	bl	8001b04 <_ZSt12__niter_baseIPcET_S1_>
 8001d02:	0004      	movs	r4, r0
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	0018      	movs	r0, r3
 8001d08:	f7ff fefc 	bl	8001b04 <_ZSt12__niter_baseIPcET_S1_>
 8001d0c:	0005      	movs	r5, r0
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	0018      	movs	r0, r3
 8001d12:	f7ff fef7 	bl	8001b04 <_ZSt12__niter_baseIPcET_S1_>
 8001d16:	0003      	movs	r3, r0
 8001d18:	001a      	movs	r2, r3
 8001d1a:	0029      	movs	r1, r5
 8001d1c:	0020      	movs	r0, r4
 8001d1e:	f000 f854 	bl	8001dca <_ZSt14__copy_move_a1ILb1EPcS0_ET1_T0_S2_S1_>
 8001d22:	0002      	movs	r2, r0
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	0011      	movs	r1, r2
 8001d28:	0018      	movs	r0, r3
 8001d2a:	f000 f85f 	bl	8001dec <_ZSt12__niter_wrapIPcET_RKS1_S1_>
 8001d2e:	0003      	movs	r3, r0
    }
 8001d30:	0018      	movs	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b004      	add	sp, #16
 8001d36:	bdb0      	pop	{r4, r5, r7, pc}

08001d38 <_ZSt12__miter_baseIPhEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    __miter_base(move_iterator<_Iterator> __it)
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
    { return __miter_base(__it.base()); }
 8001d40:	1d3b      	adds	r3, r7, #4
 8001d42:	0018      	movs	r0, r3
 8001d44:	f000 f85c 	bl	8001e00 <_ZNKSt13move_iteratorIPhE4baseEv>
 8001d48:	0003      	movs	r3, r0
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f000 f862 	bl	8001e14 <_ZSt12__miter_baseIPhET_S1_>
 8001d50:	0003      	movs	r3, r0
 8001d52:	0018      	movs	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b002      	add	sp, #8
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <_ZSt13__copy_move_aILb1EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8001d5a:	b5b0      	push	{r4, r5, r7, lr}
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	60f8      	str	r0, [r7, #12]
 8001d62:	60b9      	str	r1, [r7, #8]
 8001d64:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	0018      	movs	r0, r3
 8001d6a:	f7ff ff23 	bl	8001bb4 <_ZSt12__niter_baseIPhET_S1_>
 8001d6e:	0004      	movs	r4, r0
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	0018      	movs	r0, r3
 8001d74:	f7ff ff1e 	bl	8001bb4 <_ZSt12__niter_baseIPhET_S1_>
 8001d78:	0005      	movs	r5, r0
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	f7ff ff19 	bl	8001bb4 <_ZSt12__niter_baseIPhET_S1_>
 8001d82:	0003      	movs	r3, r0
 8001d84:	001a      	movs	r2, r3
 8001d86:	0029      	movs	r1, r5
 8001d88:	0020      	movs	r0, r4
 8001d8a:	f000 f84c 	bl	8001e26 <_ZSt14__copy_move_a1ILb1EPhS0_ET1_T0_S2_S1_>
 8001d8e:	0002      	movs	r2, r0
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	0011      	movs	r1, r2
 8001d94:	0018      	movs	r0, r3
 8001d96:	f000 f857 	bl	8001e48 <_ZSt12__niter_wrapIPhET_RKS1_S1_>
 8001d9a:	0003      	movs	r3, r0
    }
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	b004      	add	sp, #16
 8001da2:	bdb0      	pop	{r4, r5, r7, pc}

08001da4 <_ZNKSt13move_iteratorIPcE4baseEv>:
      base() const
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	0018      	movs	r0, r3
 8001db2:	46bd      	mov	sp, r7
 8001db4:	b002      	add	sp, #8
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <_ZSt12__miter_baseIPcET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	b002      	add	sp, #8
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <_ZSt14__copy_move_a1ILb1EPcS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b084      	sub	sp, #16
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	60f8      	str	r0, [r7, #12]
 8001dd2:	60b9      	str	r1, [r7, #8]
 8001dd4:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	68b9      	ldr	r1, [r7, #8]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f000 f83d 	bl	8001e5c <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
 8001de2:	0003      	movs	r3, r0
 8001de4:	0018      	movs	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	b004      	add	sp, #16
 8001dea:	bd80      	pop	{r7, pc}

08001dec <_ZSt12__niter_wrapIPcET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	0018      	movs	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	b002      	add	sp, #8
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <_ZNKSt13move_iteratorIPhE4baseEv>:
      base() const
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b002      	add	sp, #8
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <_ZSt12__miter_baseIPhET_S1_>:
    __miter_base(_Iterator __it)
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	0018      	movs	r0, r3
 8001e20:	46bd      	mov	sp, r7
 8001e22:	b002      	add	sp, #8
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <_ZSt14__copy_move_a1ILb1EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b084      	sub	sp, #16
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	68b9      	ldr	r1, [r7, #8]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f000 f820 	bl	8001e7e <_ZSt14__copy_move_a2ILb1EPhS0_ET1_T0_S2_S1_>
 8001e3e:	0003      	movs	r3, r0
 8001e40:	0018      	movs	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	b004      	add	sp, #16
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <_ZSt12__niter_wrapIPhET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	0018      	movs	r0, r3
 8001e56:	46bd      	mov	sp, r7
 8001e58:	b002      	add	sp, #8
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	68b9      	ldr	r1, [r7, #8]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f000 f816 	bl	8001ea0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_>
 8001e74:	0003      	movs	r3, r0
    }
 8001e76:	0018      	movs	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	b004      	add	sp, #16
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <_ZSt14__copy_move_a2ILb1EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b084      	sub	sp, #16
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	68b9      	ldr	r1, [r7, #8]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	0018      	movs	r0, r3
 8001e92:	f000 f81f 	bl	8001ed4 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 8001e96:	0003      	movs	r3, r0
    }
 8001e98:	0018      	movs	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b004      	add	sp, #16
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d005      	beq.n	8001ec6 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	68f9      	ldr	r1, [r7, #12]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	0018      	movs	r0, r3
 8001ec2:	f005 fdaf 	bl	8007a24 <memmove>
	  return __result + _Num;
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	18d3      	adds	r3, r2, r3
	}
 8001ecc:	0018      	movs	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	b006      	add	sp, #24
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001ee0:	68ba      	ldr	r2, [r7, #8]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d005      	beq.n	8001efa <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	68f9      	ldr	r1, [r7, #12]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	f005 fd95 	bl	8007a24 <memmove>
	  return __result + _Num;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	18d3      	adds	r3, r2, r3
	}
 8001f00:	0018      	movs	r0, r3
 8001f02:	46bd      	mov	sp, r7
 8001f04:	b006      	add	sp, #24
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <_Z9recodeCyrPc>:
#include "lcd_i2c_lib.hpp"

uint8_t i2cLcdState { };

char *recodeCyr(char *charCyr) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
	if (*charCyr == '') {
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2bc0      	cmp	r3, #192	; 0xc0
 8001f16:	d103      	bne.n	8001f20 <_Z9recodeCyrPc+0x18>
		*charCyr = 'A';
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2241      	movs	r2, #65	; 0x41
 8001f1c:	701a      	strb	r2, [r3, #0]
 8001f1e:	e1de      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2be0      	cmp	r3, #224	; 0xe0
 8001f26:	d103      	bne.n	8001f30 <_Z9recodeCyrPc+0x28>
		*charCyr = 'a';
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2261      	movs	r2, #97	; 0x61
 8001f2c:	701a      	strb	r2, [r3, #0]
 8001f2e:	e1d6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2bc1      	cmp	r3, #193	; 0xc1
 8001f36:	d103      	bne.n	8001f40 <_Z9recodeCyrPc+0x38>
		*charCyr = 0b10100000;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	22a0      	movs	r2, #160	; 0xa0
 8001f3c:	701a      	strb	r2, [r3, #0]
 8001f3e:	e1ce      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	2be1      	cmp	r3, #225	; 0xe1
 8001f46:	d103      	bne.n	8001f50 <_Z9recodeCyrPc+0x48>
		*charCyr = 0b10110010;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	22b2      	movs	r2, #178	; 0xb2
 8001f4c:	701a      	strb	r2, [r3, #0]
 8001f4e:	e1c6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2bc2      	cmp	r3, #194	; 0xc2
 8001f56:	d103      	bne.n	8001f60 <_Z9recodeCyrPc+0x58>
		*charCyr = 'B';
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2242      	movs	r2, #66	; 0x42
 8001f5c:	701a      	strb	r2, [r3, #0]
 8001f5e:	e1be      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	2be2      	cmp	r3, #226	; 0xe2
 8001f66:	d103      	bne.n	8001f70 <_Z9recodeCyrPc+0x68>
		*charCyr = 0b10110011;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	22b3      	movs	r2, #179	; 0xb3
 8001f6c:	701a      	strb	r2, [r3, #0]
 8001f6e:	e1b6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	2bc3      	cmp	r3, #195	; 0xc3
 8001f76:	d103      	bne.n	8001f80 <_Z9recodeCyrPc+0x78>
		*charCyr = 0b10100001;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	22a1      	movs	r2, #161	; 0xa1
 8001f7c:	701a      	strb	r2, [r3, #0]
 8001f7e:	e1ae      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2be3      	cmp	r3, #227	; 0xe3
 8001f86:	d103      	bne.n	8001f90 <_Z9recodeCyrPc+0x88>
		*charCyr = 0b10110100;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	22b4      	movs	r2, #180	; 0xb4
 8001f8c:	701a      	strb	r2, [r3, #0]
 8001f8e:	e1a6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2bc4      	cmp	r3, #196	; 0xc4
 8001f96:	d103      	bne.n	8001fa0 <_Z9recodeCyrPc+0x98>
		*charCyr = 0b11100000;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	22e0      	movs	r2, #224	; 0xe0
 8001f9c:	701a      	strb	r2, [r3, #0]
 8001f9e:	e19e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2be4      	cmp	r3, #228	; 0xe4
 8001fa6:	d103      	bne.n	8001fb0 <_Z9recodeCyrPc+0xa8>
		*charCyr = 0b11100011;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	22e3      	movs	r2, #227	; 0xe3
 8001fac:	701a      	strb	r2, [r3, #0]
 8001fae:	e196      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	2bc5      	cmp	r3, #197	; 0xc5
 8001fb6:	d103      	bne.n	8001fc0 <_Z9recodeCyrPc+0xb8>
		*charCyr = 'E';
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2245      	movs	r2, #69	; 0x45
 8001fbc:	701a      	strb	r2, [r3, #0]
 8001fbe:	e18e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	2be5      	cmp	r3, #229	; 0xe5
 8001fc6:	d103      	bne.n	8001fd0 <_Z9recodeCyrPc+0xc8>
		*charCyr = 'e';
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2265      	movs	r2, #101	; 0x65
 8001fcc:	701a      	strb	r2, [r3, #0]
 8001fce:	e186      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	2bc6      	cmp	r3, #198	; 0xc6
 8001fd6:	d103      	bne.n	8001fe0 <_Z9recodeCyrPc+0xd8>
		*charCyr = 0b10100011;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	22a3      	movs	r2, #163	; 0xa3
 8001fdc:	701a      	strb	r2, [r3, #0]
 8001fde:	e17e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	2be6      	cmp	r3, #230	; 0xe6
 8001fe6:	d103      	bne.n	8001ff0 <_Z9recodeCyrPc+0xe8>
		*charCyr = 0b10110110;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	22b6      	movs	r2, #182	; 0xb6
 8001fec:	701a      	strb	r2, [r3, #0]
 8001fee:	e176      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	2bc7      	cmp	r3, #199	; 0xc7
 8001ff6:	d103      	bne.n	8002000 <_Z9recodeCyrPc+0xf8>
		*charCyr = 0b10100100;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	22a4      	movs	r2, #164	; 0xa4
 8001ffc:	701a      	strb	r2, [r3, #0]
 8001ffe:	e16e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2be7      	cmp	r3, #231	; 0xe7
 8002006:	d103      	bne.n	8002010 <_Z9recodeCyrPc+0x108>
		*charCyr = 0b10110111;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	22b7      	movs	r2, #183	; 0xb7
 800200c:	701a      	strb	r2, [r3, #0]
 800200e:	e166      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	2bc8      	cmp	r3, #200	; 0xc8
 8002016:	d103      	bne.n	8002020 <_Z9recodeCyrPc+0x118>
		*charCyr = 0b10100101;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	22a5      	movs	r2, #165	; 0xa5
 800201c:	701a      	strb	r2, [r3, #0]
 800201e:	e15e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2be8      	cmp	r3, #232	; 0xe8
 8002026:	d103      	bne.n	8002030 <_Z9recodeCyrPc+0x128>
		*charCyr = 0b10111000;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	22b8      	movs	r2, #184	; 0xb8
 800202c:	701a      	strb	r2, [r3, #0]
 800202e:	e156      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2bc9      	cmp	r3, #201	; 0xc9
 8002036:	d103      	bne.n	8002040 <_Z9recodeCyrPc+0x138>
		*charCyr = 0b10100110;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	22a6      	movs	r2, #166	; 0xa6
 800203c:	701a      	strb	r2, [r3, #0]
 800203e:	e14e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	2be9      	cmp	r3, #233	; 0xe9
 8002046:	d103      	bne.n	8002050 <_Z9recodeCyrPc+0x148>
		*charCyr = 0b10111001;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	22b9      	movs	r2, #185	; 0xb9
 800204c:	701a      	strb	r2, [r3, #0]
 800204e:	e146      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	2bca      	cmp	r3, #202	; 0xca
 8002056:	d103      	bne.n	8002060 <_Z9recodeCyrPc+0x158>
		*charCyr = 'K';
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	224b      	movs	r2, #75	; 0x4b
 800205c:	701a      	strb	r2, [r3, #0]
 800205e:	e13e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2bea      	cmp	r3, #234	; 0xea
 8002066:	d103      	bne.n	8002070 <_Z9recodeCyrPc+0x168>
		*charCyr = 0b10111010;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	22ba      	movs	r2, #186	; 0xba
 800206c:	701a      	strb	r2, [r3, #0]
 800206e:	e136      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2bcb      	cmp	r3, #203	; 0xcb
 8002076:	d103      	bne.n	8002080 <_Z9recodeCyrPc+0x178>
		*charCyr = 0b10100111;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	22a7      	movs	r2, #167	; 0xa7
 800207c:	701a      	strb	r2, [r3, #0]
 800207e:	e12e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	2beb      	cmp	r3, #235	; 0xeb
 8002086:	d103      	bne.n	8002090 <_Z9recodeCyrPc+0x188>
		*charCyr = 0b10111011;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	22bb      	movs	r2, #187	; 0xbb
 800208c:	701a      	strb	r2, [r3, #0]
 800208e:	e126      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2bcc      	cmp	r3, #204	; 0xcc
 8002096:	d103      	bne.n	80020a0 <_Z9recodeCyrPc+0x198>
		*charCyr = 'M';
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	224d      	movs	r2, #77	; 0x4d
 800209c:	701a      	strb	r2, [r3, #0]
 800209e:	e11e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2bec      	cmp	r3, #236	; 0xec
 80020a6:	d103      	bne.n	80020b0 <_Z9recodeCyrPc+0x1a8>
		*charCyr = 0b10111100;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	22bc      	movs	r2, #188	; 0xbc
 80020ac:	701a      	strb	r2, [r3, #0]
 80020ae:	e116      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2bcd      	cmp	r3, #205	; 0xcd
 80020b6:	d103      	bne.n	80020c0 <_Z9recodeCyrPc+0x1b8>
		*charCyr = 'H';
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2248      	movs	r2, #72	; 0x48
 80020bc:	701a      	strb	r2, [r3, #0]
 80020be:	e10e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	2bed      	cmp	r3, #237	; 0xed
 80020c6:	d103      	bne.n	80020d0 <_Z9recodeCyrPc+0x1c8>
		*charCyr = 0b10111101;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	22bd      	movs	r2, #189	; 0xbd
 80020cc:	701a      	strb	r2, [r3, #0]
 80020ce:	e106      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2bce      	cmp	r3, #206	; 0xce
 80020d6:	d103      	bne.n	80020e0 <_Z9recodeCyrPc+0x1d8>
		*charCyr = 'O';
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	224f      	movs	r2, #79	; 0x4f
 80020dc:	701a      	strb	r2, [r3, #0]
 80020de:	e0fe      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2bee      	cmp	r3, #238	; 0xee
 80020e6:	d103      	bne.n	80020f0 <_Z9recodeCyrPc+0x1e8>
		*charCyr = 'o';
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	226f      	movs	r2, #111	; 0x6f
 80020ec:	701a      	strb	r2, [r3, #0]
 80020ee:	e0f6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2bcf      	cmp	r3, #207	; 0xcf
 80020f6:	d103      	bne.n	8002100 <_Z9recodeCyrPc+0x1f8>
		*charCyr = 0b10101000;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	22a8      	movs	r2, #168	; 0xa8
 80020fc:	701a      	strb	r2, [r3, #0]
 80020fe:	e0ee      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2bef      	cmp	r3, #239	; 0xef
 8002106:	d103      	bne.n	8002110 <_Z9recodeCyrPc+0x208>
		*charCyr = 0b10111110;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	22be      	movs	r2, #190	; 0xbe
 800210c:	701a      	strb	r2, [r3, #0]
 800210e:	e0e6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2bd0      	cmp	r3, #208	; 0xd0
 8002116:	d103      	bne.n	8002120 <_Z9recodeCyrPc+0x218>
		*charCyr = 'P';
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2250      	movs	r2, #80	; 0x50
 800211c:	701a      	strb	r2, [r3, #0]
 800211e:	e0de      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2bf0      	cmp	r3, #240	; 0xf0
 8002126:	d103      	bne.n	8002130 <_Z9recodeCyrPc+0x228>
		*charCyr = 'p';
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2270      	movs	r2, #112	; 0x70
 800212c:	701a      	strb	r2, [r3, #0]
 800212e:	e0d6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2bd1      	cmp	r3, #209	; 0xd1
 8002136:	d103      	bne.n	8002140 <_Z9recodeCyrPc+0x238>
		*charCyr = 'C';
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2243      	movs	r2, #67	; 0x43
 800213c:	701a      	strb	r2, [r3, #0]
 800213e:	e0ce      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	2bf1      	cmp	r3, #241	; 0xf1
 8002146:	d103      	bne.n	8002150 <_Z9recodeCyrPc+0x248>
		*charCyr = 'c';
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2263      	movs	r2, #99	; 0x63
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	e0c6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2bd2      	cmp	r3, #210	; 0xd2
 8002156:	d103      	bne.n	8002160 <_Z9recodeCyrPc+0x258>
		*charCyr = 'T';
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2254      	movs	r2, #84	; 0x54
 800215c:	701a      	strb	r2, [r3, #0]
 800215e:	e0be      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	2bf2      	cmp	r3, #242	; 0xf2
 8002166:	d103      	bne.n	8002170 <_Z9recodeCyrPc+0x268>
		*charCyr = 0b10111111;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	22bf      	movs	r2, #191	; 0xbf
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	e0b6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2bd3      	cmp	r3, #211	; 0xd3
 8002176:	d103      	bne.n	8002180 <_Z9recodeCyrPc+0x278>
		*charCyr = 0b10101001;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	22a9      	movs	r2, #169	; 0xa9
 800217c:	701a      	strb	r2, [r3, #0]
 800217e:	e0ae      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2bf3      	cmp	r3, #243	; 0xf3
 8002186:	d103      	bne.n	8002190 <_Z9recodeCyrPc+0x288>
		*charCyr = 'y';
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2279      	movs	r2, #121	; 0x79
 800218c:	701a      	strb	r2, [r3, #0]
 800218e:	e0a6      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2bd4      	cmp	r3, #212	; 0xd4
 8002196:	d103      	bne.n	80021a0 <_Z9recodeCyrPc+0x298>
		*charCyr = 0b10101010;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	22aa      	movs	r2, #170	; 0xaa
 800219c:	701a      	strb	r2, [r3, #0]
 800219e:	e09e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2bf4      	cmp	r3, #244	; 0xf4
 80021a6:	d103      	bne.n	80021b0 <_Z9recodeCyrPc+0x2a8>
		*charCyr = 0b11100100;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	22e4      	movs	r2, #228	; 0xe4
 80021ac:	701a      	strb	r2, [r3, #0]
 80021ae:	e096      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2bd5      	cmp	r3, #213	; 0xd5
 80021b6:	d103      	bne.n	80021c0 <_Z9recodeCyrPc+0x2b8>
		*charCyr = 'X';
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2258      	movs	r2, #88	; 0x58
 80021bc:	701a      	strb	r2, [r3, #0]
 80021be:	e08e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2bf5      	cmp	r3, #245	; 0xf5
 80021c6:	d103      	bne.n	80021d0 <_Z9recodeCyrPc+0x2c8>
		*charCyr = 'x';
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2278      	movs	r2, #120	; 0x78
 80021cc:	701a      	strb	r2, [r3, #0]
 80021ce:	e086      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	2bd6      	cmp	r3, #214	; 0xd6
 80021d6:	d103      	bne.n	80021e0 <_Z9recodeCyrPc+0x2d8>
		*charCyr = 0b11100001;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	22e1      	movs	r2, #225	; 0xe1
 80021dc:	701a      	strb	r2, [r3, #0]
 80021de:	e07e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2bf6      	cmp	r3, #246	; 0xf6
 80021e6:	d103      	bne.n	80021f0 <_Z9recodeCyrPc+0x2e8>
		*charCyr = 0b11100101;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	22e5      	movs	r2, #229	; 0xe5
 80021ec:	701a      	strb	r2, [r3, #0]
 80021ee:	e076      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2bd7      	cmp	r3, #215	; 0xd7
 80021f6:	d103      	bne.n	8002200 <_Z9recodeCyrPc+0x2f8>
		*charCyr = 0b10101011;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	22ab      	movs	r2, #171	; 0xab
 80021fc:	701a      	strb	r2, [r3, #0]
 80021fe:	e06e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	2bf7      	cmp	r3, #247	; 0xf7
 8002206:	d103      	bne.n	8002210 <_Z9recodeCyrPc+0x308>
		*charCyr = 0b11000000;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	22c0      	movs	r2, #192	; 0xc0
 800220c:	701a      	strb	r2, [r3, #0]
 800220e:	e066      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2bd8      	cmp	r3, #216	; 0xd8
 8002216:	d103      	bne.n	8002220 <_Z9recodeCyrPc+0x318>
		*charCyr = 0b10101100;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	22ac      	movs	r2, #172	; 0xac
 800221c:	701a      	strb	r2, [r3, #0]
 800221e:	e05e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	2bf8      	cmp	r3, #248	; 0xf8
 8002226:	d103      	bne.n	8002230 <_Z9recodeCyrPc+0x328>
		*charCyr = 0b11000001;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	22c1      	movs	r2, #193	; 0xc1
 800222c:	701a      	strb	r2, [r3, #0]
 800222e:	e056      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2bd9      	cmp	r3, #217	; 0xd9
 8002236:	d103      	bne.n	8002240 <_Z9recodeCyrPc+0x338>
		*charCyr = 0b11100010;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	22e2      	movs	r2, #226	; 0xe2
 800223c:	701a      	strb	r2, [r3, #0]
 800223e:	e04e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2bf9      	cmp	r3, #249	; 0xf9
 8002246:	d103      	bne.n	8002250 <_Z9recodeCyrPc+0x348>
		*charCyr = 0b11100110;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	22e6      	movs	r2, #230	; 0xe6
 800224c:	701a      	strb	r2, [r3, #0]
 800224e:	e046      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2bfa      	cmp	r3, #250	; 0xfa
 8002256:	d103      	bne.n	8002260 <_Z9recodeCyrPc+0x358>
		*charCyr = 0b11000010;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	22c2      	movs	r2, #194	; 0xc2
 800225c:	701a      	strb	r2, [r3, #0]
 800225e:	e03e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2bfb      	cmp	r3, #251	; 0xfb
 8002266:	d103      	bne.n	8002270 <_Z9recodeCyrPc+0x368>
		*charCyr = 0b11000011;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	22c3      	movs	r2, #195	; 0xc3
 800226c:	701a      	strb	r2, [r3, #0]
 800226e:	e036      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2bfc      	cmp	r3, #252	; 0xfc
 8002276:	d103      	bne.n	8002280 <_Z9recodeCyrPc+0x378>
		*charCyr = 0b11000100;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	22c4      	movs	r2, #196	; 0xc4
 800227c:	701a      	strb	r2, [r3, #0]
 800227e:	e02e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2bdd      	cmp	r3, #221	; 0xdd
 8002286:	d103      	bne.n	8002290 <_Z9recodeCyrPc+0x388>
		*charCyr = 0b10101111;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	22af      	movs	r2, #175	; 0xaf
 800228c:	701a      	strb	r2, [r3, #0]
 800228e:	e026      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2bfd      	cmp	r3, #253	; 0xfd
 8002296:	d103      	bne.n	80022a0 <_Z9recodeCyrPc+0x398>
		*charCyr = 0b11000101;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	22c5      	movs	r2, #197	; 0xc5
 800229c:	701a      	strb	r2, [r3, #0]
 800229e:	e01e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	2bde      	cmp	r3, #222	; 0xde
 80022a6:	d103      	bne.n	80022b0 <_Z9recodeCyrPc+0x3a8>
		*charCyr = 0b10110000;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	22b0      	movs	r2, #176	; 0xb0
 80022ac:	701a      	strb	r2, [r3, #0]
 80022ae:	e016      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	2bfe      	cmp	r3, #254	; 0xfe
 80022b6:	d103      	bne.n	80022c0 <_Z9recodeCyrPc+0x3b8>
		*charCyr = 0b11000110;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	22c6      	movs	r2, #198	; 0xc6
 80022bc:	701a      	strb	r2, [r3, #0]
 80022be:	e00e      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	2bdf      	cmp	r3, #223	; 0xdf
 80022c6:	d103      	bne.n	80022d0 <_Z9recodeCyrPc+0x3c8>
		*charCyr = 0b10110001;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	22b1      	movs	r2, #177	; 0xb1
 80022cc:	701a      	strb	r2, [r3, #0]
 80022ce:	e006      	b.n	80022de <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2bff      	cmp	r3, #255	; 0xff
 80022d6:	d102      	bne.n	80022de <_Z9recodeCyrPc+0x3d6>
		*charCyr = 0b11000111;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	22c7      	movs	r2, #199	; 0xc7
 80022dc:	701a      	strb	r2, [r3, #0]
	}

	return charCyr;
 80022de:	687b      	ldr	r3, [r7, #4]
}
 80022e0:	0018      	movs	r0, r3
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b002      	add	sp, #8
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <_Z18sendLcdInstructionh11I2CSettings>:
		}
	}
}
*/

void sendLcdInstruction(uint8_t instruction, I2CSettings settings) {
 80022e8:	b5b0      	push	{r4, r5, r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	1d3b      	adds	r3, r7, #4
 80022f0:	6019      	str	r1, [r3, #0]
 80022f2:	605a      	str	r2, [r3, #4]
 80022f4:	210f      	movs	r1, #15
 80022f6:	187b      	adds	r3, r7, r1
 80022f8:	1c02      	adds	r2, r0, #0
 80022fa:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = instruction & 0xF0;
 80022fc:	2517      	movs	r5, #23
 80022fe:	197b      	adds	r3, r7, r5
 8002300:	0008      	movs	r0, r1
 8002302:	187a      	adds	r2, r7, r1
 8002304:	7812      	ldrb	r2, [r2, #0]
 8002306:	210f      	movs	r1, #15
 8002308:	438a      	bics	r2, r1
 800230a:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (instruction << 4) & 0xF0;
 800230c:	183b      	adds	r3, r7, r0
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	011a      	lsls	r2, r3, #4
 8002312:	2116      	movs	r1, #22
 8002314:	187b      	adds	r3, r7, r1
 8002316:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 8002318:	2410      	movs	r4, #16
 800231a:	193b      	adds	r3, r7, r4
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | LED | EN;
 8002320:	197b      	adds	r3, r7, r5
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	220c      	movs	r2, #12
 8002326:	4313      	orrs	r3, r2
 8002328:	b2da      	uxtb	r2, r3
 800232a:	193b      	adds	r3, r7, r4
 800232c:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 800232e:	193b      	adds	r3, r7, r4
 8002330:	2200      	movs	r2, #0
 8002332:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | LED | EN;
 8002334:	187b      	adds	r3, r7, r1
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	220c      	movs	r2, #12
 800233a:	4313      	orrs	r3, r2
 800233c:	b2da      	uxtb	r2, r3
 800233e:	193b      	adds	r3, r7, r4
 8002340:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 8002342:	193b      	adds	r3, r7, r4
 8002344:	2200      	movs	r2, #0
 8002346:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8002348:	4b0a      	ldr	r3, [pc, #40]	; (8002374 <_Z18sendLcdInstructionh11I2CSettings+0x8c>)
 800234a:	2201      	movs	r2, #1
 800234c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 800234e:	1d3b      	adds	r3, r7, #4
 8002350:	6818      	ldr	r0, [r3, #0]
 8002352:	1d3b      	adds	r3, r7, #4
 8002354:	791b      	ldrb	r3, [r3, #4]
 8002356:	b299      	uxth	r1, r3
 8002358:	193a      	adds	r2, r7, r4
 800235a:	2304      	movs	r3, #4
 800235c:	f001 fdde 	bl	8003f1c <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8002360:	4b04      	ldr	r3, [pc, #16]	; (8002374 <_Z18sendLcdInstructionh11I2CSettings+0x8c>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d100      	bne.n	800236a <_Z18sendLcdInstructionh11I2CSettings+0x82>
 8002368:	e7fa      	b.n	8002360 <_Z18sendLcdInstructionh11I2CSettings+0x78>
	}
}
 800236a:	46c0      	nop			; (mov r8, r8)
 800236c:	46bd      	mov	sp, r7
 800236e:	b006      	add	sp, #24
 8002370:	bdb0      	pop	{r4, r5, r7, pc}
 8002372:	46c0      	nop			; (mov r8, r8)
 8002374:	2000008c 	.word	0x2000008c

08002378 <_Z11sendLcdCharhh11I2CSettings>:


void sendLcdChar(uint8_t character, uint8_t ddramAddr, I2CSettings settings) {
 8002378:	b5b0      	push	{r4, r5, r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	0004      	movs	r4, r0
 8002380:	0008      	movs	r0, r1
 8002382:	1d39      	adds	r1, r7, #4
 8002384:	600a      	str	r2, [r1, #0]
 8002386:	604b      	str	r3, [r1, #4]
 8002388:	250f      	movs	r5, #15
 800238a:	197b      	adds	r3, r7, r5
 800238c:	1c22      	adds	r2, r4, #0
 800238e:	701a      	strb	r2, [r3, #0]
 8002390:	210e      	movs	r1, #14
 8002392:	187b      	adds	r3, r7, r1
 8002394:	1c02      	adds	r2, r0, #0
 8002396:	701a      	strb	r2, [r3, #0]
	setDdramAddr(ddramAddr, settings);
 8002398:	1d3b      	adds	r3, r7, #4
 800239a:	187a      	adds	r2, r7, r1
 800239c:	7810      	ldrb	r0, [r2, #0]
 800239e:	6819      	ldr	r1, [r3, #0]
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	f000 f905 	bl	80025b0 <_Z12setDdramAddrh11I2CSettings>

	uint8_t upperBite = character & 0xF0;
 80023a6:	2017      	movs	r0, #23
 80023a8:	183b      	adds	r3, r7, r0
 80023aa:	197a      	adds	r2, r7, r5
 80023ac:	7812      	ldrb	r2, [r2, #0]
 80023ae:	210f      	movs	r1, #15
 80023b0:	438a      	bics	r2, r1
 80023b2:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (character << 4) & 0xF0;
 80023b4:	197b      	adds	r3, r7, r5
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	011a      	lsls	r2, r3, #4
 80023ba:	2116      	movs	r1, #22
 80023bc:	187b      	adds	r3, r7, r1
 80023be:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 80023c0:	2410      	movs	r4, #16
 80023c2:	193b      	adds	r3, r7, r4
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | 1 | LED | EN;
 80023c8:	183b      	adds	r3, r7, r0
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	220d      	movs	r2, #13
 80023ce:	4313      	orrs	r3, r2
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	193b      	adds	r3, r7, r4
 80023d4:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 80023d6:	193b      	adds	r3, r7, r4
 80023d8:	2200      	movs	r2, #0
 80023da:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | 1 | LED | EN;
 80023dc:	187b      	adds	r3, r7, r1
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	220d      	movs	r2, #13
 80023e2:	4313      	orrs	r3, r2
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	193b      	adds	r3, r7, r4
 80023e8:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 80023ea:	193b      	adds	r3, r7, r4
 80023ec:	2200      	movs	r2, #0
 80023ee:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 80023f0:	4b0a      	ldr	r3, [pc, #40]	; (800241c <_Z11sendLcdCharhh11I2CSettings+0xa4>)
 80023f2:	2201      	movs	r2, #1
 80023f4:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 80023f6:	1d3b      	adds	r3, r7, #4
 80023f8:	6818      	ldr	r0, [r3, #0]
 80023fa:	1d3b      	adds	r3, r7, #4
 80023fc:	791b      	ldrb	r3, [r3, #4]
 80023fe:	b299      	uxth	r1, r3
 8002400:	193a      	adds	r2, r7, r4
 8002402:	2304      	movs	r3, #4
 8002404:	f001 fd8a 	bl	8003f1c <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8002408:	4b04      	ldr	r3, [pc, #16]	; (800241c <_Z11sendLcdCharhh11I2CSettings+0xa4>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d100      	bne.n	8002412 <_Z11sendLcdCharhh11I2CSettings+0x9a>
 8002410:	e7fa      	b.n	8002408 <_Z11sendLcdCharhh11I2CSettings+0x90>
	}
}
 8002412:	46c0      	nop			; (mov r8, r8)
 8002414:	46bd      	mov	sp, r7
 8002416:	b006      	add	sp, #24
 8002418:	bdb0      	pop	{r4, r5, r7, pc}
 800241a:	46c0      	nop			; (mov r8, r8)
 800241c:	2000008c 	.word	0x2000008c

08002420 <_Z11sendLcdByteh11I2CSettings>:

void sendLcdByte(uint8_t character, I2CSettings settings) {
 8002420:	b5b0      	push	{r4, r5, r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	1d3b      	adds	r3, r7, #4
 8002428:	6019      	str	r1, [r3, #0]
 800242a:	605a      	str	r2, [r3, #4]
 800242c:	210f      	movs	r1, #15
 800242e:	187b      	adds	r3, r7, r1
 8002430:	1c02      	adds	r2, r0, #0
 8002432:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = character & 0xF0;
 8002434:	2517      	movs	r5, #23
 8002436:	197b      	adds	r3, r7, r5
 8002438:	0008      	movs	r0, r1
 800243a:	187a      	adds	r2, r7, r1
 800243c:	7812      	ldrb	r2, [r2, #0]
 800243e:	210f      	movs	r1, #15
 8002440:	438a      	bics	r2, r1
 8002442:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (character << 4) & 0xF0;
 8002444:	183b      	adds	r3, r7, r0
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	011a      	lsls	r2, r3, #4
 800244a:	2116      	movs	r1, #22
 800244c:	187b      	adds	r3, r7, r1
 800244e:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 8002450:	2410      	movs	r4, #16
 8002452:	193b      	adds	r3, r7, r4
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | 1 | LED | EN;
 8002458:	197b      	adds	r3, r7, r5
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	220d      	movs	r2, #13
 800245e:	4313      	orrs	r3, r2
 8002460:	b2da      	uxtb	r2, r3
 8002462:	193b      	adds	r3, r7, r4
 8002464:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 8002466:	193b      	adds	r3, r7, r4
 8002468:	2200      	movs	r2, #0
 800246a:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | 1 | LED | EN;
 800246c:	187b      	adds	r3, r7, r1
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	220d      	movs	r2, #13
 8002472:	4313      	orrs	r3, r2
 8002474:	b2da      	uxtb	r2, r3
 8002476:	193b      	adds	r3, r7, r4
 8002478:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 800247a:	193b      	adds	r3, r7, r4
 800247c:	2200      	movs	r2, #0
 800247e:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8002480:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <_Z11sendLcdByteh11I2CSettings+0x8c>)
 8002482:	2201      	movs	r2, #1
 8002484:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8002486:	1d3b      	adds	r3, r7, #4
 8002488:	6818      	ldr	r0, [r3, #0]
 800248a:	1d3b      	adds	r3, r7, #4
 800248c:	791b      	ldrb	r3, [r3, #4]
 800248e:	b299      	uxth	r1, r3
 8002490:	193a      	adds	r2, r7, r4
 8002492:	2304      	movs	r3, #4
 8002494:	f001 fd42 	bl	8003f1c <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <_Z11sendLcdByteh11I2CSettings+0x8c>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d100      	bne.n	80024a2 <_Z11sendLcdByteh11I2CSettings+0x82>
 80024a0:	e7fa      	b.n	8002498 <_Z11sendLcdByteh11I2CSettings+0x78>
	}
}
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	46bd      	mov	sp, r7
 80024a6:	b006      	add	sp, #24
 80024a8:	bdb0      	pop	{r4, r5, r7, pc}
 80024aa:	46c0      	nop			; (mov r8, r8)
 80024ac:	2000008c 	.word	0x2000008c

080024b0 <_Z12sendLcdStrABPchhh11I2CSettings>:
		++string;
	}
}


void sendLcdStrAB(char *string, uint8_t a, uint8_t b, uint8_t ddramAddr, I2CSettings settings) {
 80024b0:	b5b0      	push	{r4, r5, r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	000c      	movs	r4, r1
 80024ba:	0010      	movs	r0, r2
 80024bc:	0019      	movs	r1, r3
 80024be:	1cfb      	adds	r3, r7, #3
 80024c0:	1c22      	adds	r2, r4, #0
 80024c2:	701a      	strb	r2, [r3, #0]
 80024c4:	1cbb      	adds	r3, r7, #2
 80024c6:	1c02      	adds	r2, r0, #0
 80024c8:	701a      	strb	r2, [r3, #0]
 80024ca:	1c7b      	adds	r3, r7, #1
 80024cc:	1c0a      	adds	r2, r1, #0
 80024ce:	701a      	strb	r2, [r3, #0]
	setDdramAddr(ddramAddr, settings);
 80024d0:	2320      	movs	r3, #32
 80024d2:	18fb      	adds	r3, r7, r3
 80024d4:	1c7a      	adds	r2, r7, #1
 80024d6:	7810      	ldrb	r0, [r2, #0]
 80024d8:	6819      	ldr	r1, [r3, #0]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	f000 f868 	bl	80025b0 <_Z12setDdramAddrh11I2CSettings>
	for (uint8_t i = a; i < b; ++i) {
 80024e0:	230f      	movs	r3, #15
 80024e2:	18fb      	adds	r3, r7, r3
 80024e4:	1cfa      	adds	r2, r7, #3
 80024e6:	7812      	ldrb	r2, [r2, #0]
 80024e8:	701a      	strb	r2, [r3, #0]
 80024ea:	250f      	movs	r5, #15
 80024ec:	197a      	adds	r2, r7, r5
 80024ee:	1cbb      	adds	r3, r7, #2
 80024f0:	7812      	ldrb	r2, [r2, #0]
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d21d      	bcs.n	8002534 <_Z12sendLcdStrABPchhh11I2CSettings+0x84>
		char stringCopy = *string;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	781a      	ldrb	r2, [r3, #0]
 80024fc:	240e      	movs	r4, #14
 80024fe:	193b      	adds	r3, r7, r4
 8002500:	701a      	strb	r2, [r3, #0]
		stringCopy = *recodeCyr(&stringCopy);
 8002502:	193b      	adds	r3, r7, r4
 8002504:	0018      	movs	r0, r3
 8002506:	f7ff fcff 	bl	8001f08 <_Z9recodeCyrPc>
 800250a:	0003      	movs	r3, r0
 800250c:	781a      	ldrb	r2, [r3, #0]
 800250e:	193b      	adds	r3, r7, r4
 8002510:	701a      	strb	r2, [r3, #0]
		sendLcdByte(uint8_t(stringCopy), settings);
 8002512:	193b      	adds	r3, r7, r4
 8002514:	7818      	ldrb	r0, [r3, #0]
 8002516:	2320      	movs	r3, #32
 8002518:	18fb      	adds	r3, r7, r3
 800251a:	6819      	ldr	r1, [r3, #0]
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	f7ff ff7f 	bl	8002420 <_Z11sendLcdByteh11I2CSettings>
		++string;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3301      	adds	r3, #1
 8002526:	607b      	str	r3, [r7, #4]
	for (uint8_t i = a; i < b; ++i) {
 8002528:	197b      	adds	r3, r7, r5
 800252a:	197a      	adds	r2, r7, r5
 800252c:	7812      	ldrb	r2, [r2, #0]
 800252e:	3201      	adds	r2, #1
 8002530:	701a      	strb	r2, [r3, #0]
 8002532:	e7da      	b.n	80024ea <_Z12sendLcdStrABPchhh11I2CSettings+0x3a>
	}
}
 8002534:	46c0      	nop			; (mov r8, r8)
 8002536:	46bd      	mov	sp, r7
 8002538:	b004      	add	sp, #16
 800253a:	bdb0      	pop	{r4, r5, r7, pc}

0800253c <_Z8clearLcd11I2CSettings>:

void clearLcd(I2CSettings settings) {
 800253c:	b590      	push	{r4, r7, lr}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	003b      	movs	r3, r7
 8002544:	6018      	str	r0, [r3, #0]
 8002546:	6059      	str	r1, [r3, #4]
	uint8_t ByteArr[4] { 4, 0, 20, 0 };
 8002548:	240c      	movs	r4, #12
 800254a:	193b      	adds	r3, r7, r4
 800254c:	4a0b      	ldr	r2, [pc, #44]	; (800257c <_Z8clearLcd11I2CSettings+0x40>)
 800254e:	601a      	str	r2, [r3, #0]

	i2cLcdState = 1;
 8002550:	4b0b      	ldr	r3, [pc, #44]	; (8002580 <_Z8clearLcd11I2CSettings+0x44>)
 8002552:	2201      	movs	r2, #1
 8002554:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8002556:	003b      	movs	r3, r7
 8002558:	6818      	ldr	r0, [r3, #0]
 800255a:	003b      	movs	r3, r7
 800255c:	791b      	ldrb	r3, [r3, #4]
 800255e:	b299      	uxth	r1, r3
 8002560:	193a      	adds	r2, r7, r4
 8002562:	2304      	movs	r3, #4
 8002564:	f001 fcda 	bl	8003f1c <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8002568:	4b05      	ldr	r3, [pc, #20]	; (8002580 <_Z8clearLcd11I2CSettings+0x44>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d100      	bne.n	8002572 <_Z8clearLcd11I2CSettings+0x36>
 8002570:	e7fa      	b.n	8002568 <_Z8clearLcd11I2CSettings+0x2c>
	}
}
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	46bd      	mov	sp, r7
 8002576:	b005      	add	sp, #20
 8002578:	bd90      	pop	{r4, r7, pc}
 800257a:	46c0      	nop			; (mov r8, r8)
 800257c:	00140004 	.word	0x00140004
 8002580:	2000008c 	.word	0x2000008c

08002584 <_Z9clearCharh11I2CSettings>:

void clearChar(uint8_t charPos, I2CSettings settings) {
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	1d3b      	adds	r3, r7, #4
 800258c:	6019      	str	r1, [r3, #0]
 800258e:	605a      	str	r2, [r3, #4]
 8002590:	210f      	movs	r1, #15
 8002592:	187b      	adds	r3, r7, r1
 8002594:	1c02      	adds	r2, r0, #0
 8002596:	701a      	strb	r2, [r3, #0]
	sendLcdChar(0b10000000, charPos, settings);
 8002598:	1d3b      	adds	r3, r7, #4
 800259a:	187a      	adds	r2, r7, r1
 800259c:	7811      	ldrb	r1, [r2, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2080      	movs	r0, #128	; 0x80
 80025a4:	f7ff fee8 	bl	8002378 <_Z11sendLcdCharhh11I2CSettings>
}
 80025a8:	46c0      	nop			; (mov r8, r8)
 80025aa:	46bd      	mov	sp, r7
 80025ac:	b004      	add	sp, #16
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <_Z12setDdramAddrh11I2CSettings>:

void setDdramAddr(uint8_t ddramAddr, I2CSettings settings) {
 80025b0:	b5b0      	push	{r4, r5, r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	1d3b      	adds	r3, r7, #4
 80025b8:	6019      	str	r1, [r3, #0]
 80025ba:	605a      	str	r2, [r3, #4]
 80025bc:	210f      	movs	r1, #15
 80025be:	187b      	adds	r3, r7, r1
 80025c0:	1c02      	adds	r2, r0, #0
 80025c2:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = (ddramAddr | 0x80) & 0xF0;
 80025c4:	0008      	movs	r0, r1
 80025c6:	187b      	adds	r3, r7, r1
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	2270      	movs	r2, #112	; 0x70
 80025cc:	4013      	ands	r3, r2
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	2517      	movs	r5, #23
 80025d2:	197b      	adds	r3, r7, r5
 80025d4:	2180      	movs	r1, #128	; 0x80
 80025d6:	4249      	negs	r1, r1
 80025d8:	430a      	orrs	r2, r1
 80025da:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (ddramAddr << 4) & 0xF0;
 80025dc:	183b      	adds	r3, r7, r0
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	011a      	lsls	r2, r3, #4
 80025e2:	2116      	movs	r1, #22
 80025e4:	187b      	adds	r3, r7, r1
 80025e6:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4]{};
 80025e8:	2410      	movs	r4, #16
 80025ea:	193b      	adds	r3, r7, r4
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | EN;
 80025f0:	197b      	adds	r3, r7, r5
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2204      	movs	r2, #4
 80025f6:	4313      	orrs	r3, r2
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	193b      	adds	r3, r7, r4
 80025fc:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 80025fe:	193b      	adds	r3, r7, r4
 8002600:	2200      	movs	r2, #0
 8002602:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | EN;
 8002604:	187b      	adds	r3, r7, r1
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2204      	movs	r2, #4
 800260a:	4313      	orrs	r3, r2
 800260c:	b2da      	uxtb	r2, r3
 800260e:	193b      	adds	r3, r7, r4
 8002610:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 8002612:	193b      	adds	r3, r7, r4
 8002614:	2200      	movs	r2, #0
 8002616:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8002618:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <_Z12setDdramAddrh11I2CSettings+0x94>)
 800261a:	2201      	movs	r2, #1
 800261c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	6818      	ldr	r0, [r3, #0]
 8002622:	1d3b      	adds	r3, r7, #4
 8002624:	791b      	ldrb	r3, [r3, #4]
 8002626:	b299      	uxth	r1, r3
 8002628:	193a      	adds	r2, r7, r4
 800262a:	2304      	movs	r3, #4
 800262c:	f001 fc76 	bl	8003f1c <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8002630:	4b04      	ldr	r3, [pc, #16]	; (8002644 <_Z12setDdramAddrh11I2CSettings+0x94>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	2b01      	cmp	r3, #1
 8002636:	d100      	bne.n	800263a <_Z12setDdramAddrh11I2CSettings+0x8a>
 8002638:	e7fa      	b.n	8002630 <_Z12setDdramAddrh11I2CSettings+0x80>
	}
}
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	46bd      	mov	sp, r7
 800263e:	b006      	add	sp, #24
 8002640:	bdb0      	pop	{r4, r5, r7, pc}
 8002642:	46c0      	nop			; (mov r8, r8)
 8002644:	2000008c 	.word	0x2000008c

08002648 <_Z7initLcd11I2CSettings>:

void initLcd(I2CSettings settings) {
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	003b      	movs	r3, r7
 8002650:	6018      	str	r0, [r3, #0]
 8002652:	6059      	str	r1, [r3, #4]
	HAL_Delay(50);
 8002654:	2032      	movs	r0, #50	; 0x32
 8002656:	f000 ff19 	bl	800348c <HAL_Delay>

	sendLcdInstruction(0b00110000, settings);   // 8  
 800265a:	003b      	movs	r3, r7
 800265c:	6819      	ldr	r1, [r3, #0]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	2030      	movs	r0, #48	; 0x30
 8002662:	f7ff fe41 	bl	80022e8 <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 8002666:	2028      	movs	r0, #40	; 0x28
 8002668:	f000 ff10 	bl	800348c <HAL_Delay>

	sendLcdInstruction(0b00000010, settings);   //     
 800266c:	003b      	movs	r3, r7
 800266e:	6819      	ldr	r1, [r3, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	2002      	movs	r0, #2
 8002674:	f7ff fe38 	bl	80022e8 <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 8002678:	2028      	movs	r0, #40	; 0x28
 800267a:	f000 ff07 	bl	800348c <HAL_Delay>

	sendLcdInstruction(0b00001100, settings);   //   ,  
 800267e:	003b      	movs	r3, r7
 8002680:	6819      	ldr	r1, [r3, #0]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	200c      	movs	r0, #12
 8002686:	f7ff fe2f 	bl	80022e8 <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 800268a:	2028      	movs	r0, #40	; 0x28
 800268c:	f000 fefe 	bl	800348c <HAL_Delay>

	sendLcdInstruction(0b00000100, settings);
 8002690:	003b      	movs	r3, r7
 8002692:	6819      	ldr	r1, [r3, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	2004      	movs	r0, #4
 8002698:	f7ff fe26 	bl	80022e8 <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 800269c:	2028      	movs	r0, #40	; 0x28
 800269e:	f000 fef5 	bl	800348c <HAL_Delay>

	sendLcdInstruction(0b00000001, settings);   //  
 80026a2:	003b      	movs	r3, r7
 80026a4:	6819      	ldr	r1, [r3, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	2001      	movs	r0, #1
 80026aa:	f7ff fe1d 	bl	80022e8 <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(2);
 80026ae:	2002      	movs	r0, #2
 80026b0:	f000 feec 	bl	800348c <HAL_Delay>
}
 80026b4:	46c0      	nop			; (mov r8, r8)
 80026b6:	46bd      	mov	sp, r7
 80026b8:	b002      	add	sp, #8
 80026ba:	bd80      	pop	{r7, pc}

080026bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026c2:	f000 fe7f 	bl	80033c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026c6:	f000 f8cd 	bl	8002864 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026ca:	f000 fa05 	bl	8002ad8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80026ce:	f000 f9dd 	bl	8002a8c <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 80026d2:	f000 f935 	bl	8002940 <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 80026d6:	f000 f97f 	bl	80029d8 <_ZL12MX_TIM6_Initv>
  MX_USART2_UART_Init();
 80026da:	f000 f9a3 	bl	8002a24 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  I2CSettings i2cSettings { &hi2c1, 0x4E };
 80026de:	003b      	movs	r3, r7
 80026e0:	4a54      	ldr	r2, [pc, #336]	; (8002834 <main+0x178>)
 80026e2:	ca03      	ldmia	r2!, {r0, r1}
 80026e4:	c303      	stmia	r3!, {r0, r1}
  initLcd(i2cSettings);
 80026e6:	003b      	movs	r3, r7
 80026e8:	6818      	ldr	r0, [r3, #0]
 80026ea:	6859      	ldr	r1, [r3, #4]
 80026ec:	f7ff ffac 	bl	8002648 <_Z7initLcd11I2CSettings>
  main_screen.setLine("  ");
 80026f0:	4a51      	ldr	r2, [pc, #324]	; (8002838 <main+0x17c>)
 80026f2:	4b52      	ldr	r3, [pc, #328]	; (800283c <main+0x180>)
 80026f4:	0011      	movs	r1, r2
 80026f6:	0018      	movs	r0, r3
 80026f8:	f7fe fa21 	bl	8000b3e <_ZN6Screen7setLineEPc>
  main_screen.setLine(" ");
 80026fc:	4a50      	ldr	r2, [pc, #320]	; (8002840 <main+0x184>)
 80026fe:	4b4f      	ldr	r3, [pc, #316]	; (800283c <main+0x180>)
 8002700:	0011      	movs	r1, r2
 8002702:	0018      	movs	r0, r3
 8002704:	f7fe fa1b 	bl	8000b3e <_ZN6Screen7setLineEPc>
  main_screen.setLine(" ");
 8002708:	4a4e      	ldr	r2, [pc, #312]	; (8002844 <main+0x188>)
 800270a:	4b4c      	ldr	r3, [pc, #304]	; (800283c <main+0x180>)
 800270c:	0011      	movs	r1, r2
 800270e:	0018      	movs	r0, r3
 8002710:	f7fe fa15 	bl	8000b3e <_ZN6Screen7setLineEPc>
  main_screen.setLine(" ");
 8002714:	4a4c      	ldr	r2, [pc, #304]	; (8002848 <main+0x18c>)
 8002716:	4b49      	ldr	r3, [pc, #292]	; (800283c <main+0x180>)
 8002718:	0011      	movs	r1, r2
 800271a:	0018      	movs	r0, r3
 800271c:	f7fe fa0f 	bl	8000b3e <_ZN6Screen7setLineEPc>
  main_screen.setLine("");
 8002720:	4a4a      	ldr	r2, [pc, #296]	; (800284c <main+0x190>)
 8002722:	4b46      	ldr	r3, [pc, #280]	; (800283c <main+0x180>)
 8002724:	0011      	movs	r1, r2
 8002726:	0018      	movs	r0, r3
 8002728:	f7fe fa09 	bl	8000b3e <_ZN6Screen7setLineEPc>
  main_screen.setLine("123");
 800272c:	4a48      	ldr	r2, [pc, #288]	; (8002850 <main+0x194>)
 800272e:	4b43      	ldr	r3, [pc, #268]	; (800283c <main+0x180>)
 8002730:	0011      	movs	r1, r2
 8002732:	0018      	movs	r0, r3
 8002734:	f7fe fa03 	bl	8000b3e <_ZN6Screen7setLineEPc>
  main_screen.setLine("456");
 8002738:	4a46      	ldr	r2, [pc, #280]	; (8002854 <main+0x198>)
 800273a:	4b40      	ldr	r3, [pc, #256]	; (800283c <main+0x180>)
 800273c:	0011      	movs	r1, r2
 800273e:	0018      	movs	r0, r3
 8002740:	f7fe f9fd 	bl	8000b3e <_ZN6Screen7setLineEPc>
  main_screen.setLine("789");
 8002744:	4a44      	ldr	r2, [pc, #272]	; (8002858 <main+0x19c>)
 8002746:	4b3d      	ldr	r3, [pc, #244]	; (800283c <main+0x180>)
 8002748:	0011      	movs	r1, r2
 800274a:	0018      	movs	r0, r3
 800274c:	f7fe f9f7 	bl	8000b3e <_ZN6Screen7setLineEPc>
  main_screen.displayOneCol(1, 0, 0);
 8002750:	483a      	ldr	r0, [pc, #232]	; (800283c <main+0x180>)
 8002752:	2300      	movs	r3, #0
 8002754:	2200      	movs	r2, #0
 8002756:	2101      	movs	r1, #1
 8002758:	f7fd ff47 	bl	80005ea <_ZN6Screen13displayOneColEhha>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 800275c:	4b3f      	ldr	r3, [pc, #252]	; (800285c <main+0x1a0>)
 800275e:	0018      	movs	r0, r3
 8002760:	f7fd fd9a 	bl	8000298 <_ZN6Button7clickedEv>
 8002764:	1e03      	subs	r3, r0, #0
 8002766:	d007      	beq.n	8002778 <main+0xbc>
 8002768:	4b3c      	ldr	r3, [pc, #240]	; (800285c <main+0x1a0>)
 800276a:	0018      	movs	r0, r3
 800276c:	f7fd fd7a 	bl	8000264 <_ZN6Button9getPrevStEv>
 8002770:	1e03      	subs	r3, r0, #0
 8002772:	d101      	bne.n	8002778 <main+0xbc>
 8002774:	2301      	movs	r3, #1
 8002776:	e000      	b.n	800277a <main+0xbe>
 8002778:	2300      	movs	r3, #0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d009      	beq.n	8002792 <main+0xd6>
			button_down.setPrevSt(1);
 800277e:	4b37      	ldr	r3, [pc, #220]	; (800285c <main+0x1a0>)
 8002780:	2101      	movs	r1, #1
 8002782:	0018      	movs	r0, r3
 8002784:	f7fd fd78 	bl	8000278 <_ZN6Button9setPrevStEh>
			main_screen.cursorDown();
 8002788:	4b2c      	ldr	r3, [pc, #176]	; (800283c <main+0x180>)
 800278a:	0018      	movs	r0, r3
 800278c:	f7fd fe9f 	bl	80004ce <_ZN6Screen10cursorDownEv>
 8002790:	e019      	b.n	80027c6 <main+0x10a>
		} else if (button_down.getPrevSt() == 1) {
 8002792:	4b32      	ldr	r3, [pc, #200]	; (800285c <main+0x1a0>)
 8002794:	0018      	movs	r0, r3
 8002796:	f7fd fd65 	bl	8000264 <_ZN6Button9getPrevStEv>
 800279a:	0003      	movs	r3, r0
 800279c:	3b01      	subs	r3, #1
 800279e:	425a      	negs	r2, r3
 80027a0:	4153      	adcs	r3, r2
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00e      	beq.n	80027c6 <main+0x10a>
			if (button_down.unclicked()) {
 80027a8:	4b2c      	ldr	r3, [pc, #176]	; (800285c <main+0x1a0>)
 80027aa:	0018      	movs	r0, r3
 80027ac:	f7fd fdb8 	bl	8000320 <_ZN6Button9unclickedEv>
 80027b0:	0003      	movs	r3, r0
 80027b2:	1e5a      	subs	r2, r3, #1
 80027b4:	4193      	sbcs	r3, r2
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d004      	beq.n	80027c6 <main+0x10a>
				button_down.setPrevSt(0);
 80027bc:	4b27      	ldr	r3, [pc, #156]	; (800285c <main+0x1a0>)
 80027be:	2100      	movs	r1, #0
 80027c0:	0018      	movs	r0, r3
 80027c2:	f7fd fd59 	bl	8000278 <_ZN6Button9setPrevStEh>
			}
		}



		if (button_up.clicked() && button_up.getPrevSt() == 0) {
 80027c6:	4b26      	ldr	r3, [pc, #152]	; (8002860 <main+0x1a4>)
 80027c8:	0018      	movs	r0, r3
 80027ca:	f7fd fd65 	bl	8000298 <_ZN6Button7clickedEv>
 80027ce:	1e03      	subs	r3, r0, #0
 80027d0:	d007      	beq.n	80027e2 <main+0x126>
 80027d2:	4b23      	ldr	r3, [pc, #140]	; (8002860 <main+0x1a4>)
 80027d4:	0018      	movs	r0, r3
 80027d6:	f7fd fd45 	bl	8000264 <_ZN6Button9getPrevStEv>
 80027da:	1e03      	subs	r3, r0, #0
 80027dc:	d101      	bne.n	80027e2 <main+0x126>
 80027de:	2301      	movs	r3, #1
 80027e0:	e000      	b.n	80027e4 <main+0x128>
 80027e2:	2300      	movs	r3, #0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d009      	beq.n	80027fc <main+0x140>
			button_up.setPrevSt(1);
 80027e8:	4b1d      	ldr	r3, [pc, #116]	; (8002860 <main+0x1a4>)
 80027ea:	2101      	movs	r1, #1
 80027ec:	0018      	movs	r0, r3
 80027ee:	f7fd fd43 	bl	8000278 <_ZN6Button9setPrevStEh>
			main_screen.cursorDown();
 80027f2:	4b12      	ldr	r3, [pc, #72]	; (800283c <main+0x180>)
 80027f4:	0018      	movs	r0, r3
 80027f6:	f7fd fe6a 	bl	80004ce <_ZN6Screen10cursorDownEv>
 80027fa:	e7af      	b.n	800275c <main+0xa0>
		} else if (button_up.getPrevSt() == 1) {
 80027fc:	4b18      	ldr	r3, [pc, #96]	; (8002860 <main+0x1a4>)
 80027fe:	0018      	movs	r0, r3
 8002800:	f7fd fd30 	bl	8000264 <_ZN6Button9getPrevStEv>
 8002804:	0003      	movs	r3, r0
 8002806:	3b01      	subs	r3, #1
 8002808:	425a      	negs	r2, r3
 800280a:	4153      	adcs	r3, r2
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0a4      	beq.n	800275c <main+0xa0>
			if (button_up.unclicked()) {
 8002812:	4b13      	ldr	r3, [pc, #76]	; (8002860 <main+0x1a4>)
 8002814:	0018      	movs	r0, r3
 8002816:	f7fd fd83 	bl	8000320 <_ZN6Button9unclickedEv>
 800281a:	0003      	movs	r3, r0
 800281c:	1e5a      	subs	r2, r3, #1
 800281e:	4193      	sbcs	r3, r2
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d09a      	beq.n	800275c <main+0xa0>
				button_up.setPrevSt(0);
 8002826:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <main+0x1a4>)
 8002828:	2100      	movs	r1, #0
 800282a:	0018      	movs	r0, r3
 800282c:	f7fd fd24 	bl	8000278 <_ZN6Button9setPrevStEh>
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 8002830:	e794      	b.n	800275c <main+0xa0>
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	08007d7c 	.word	0x08007d7c
 8002838:	08007d30 	.word	0x08007d30
 800283c:	200002d4 	.word	0x200002d4
 8002840:	08007d40 	.word	0x08007d40
 8002844:	08007d4c 	.word	0x08007d4c
 8002848:	08007d58 	.word	0x08007d58
 800284c:	08007d64 	.word	0x08007d64
 8002850:	08007d70 	.word	0x08007d70
 8002854:	08007d74 	.word	0x08007d74
 8002858:	08007d78 	.word	0x08007d78
 800285c:	200002c4 	.word	0x200002c4
 8002860:	200002cc 	.word	0x200002cc

08002864 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002864:	b590      	push	{r4, r7, lr}
 8002866:	b095      	sub	sp, #84	; 0x54
 8002868:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800286a:	2420      	movs	r4, #32
 800286c:	193b      	adds	r3, r7, r4
 800286e:	0018      	movs	r0, r3
 8002870:	2330      	movs	r3, #48	; 0x30
 8002872:	001a      	movs	r2, r3
 8002874:	2100      	movs	r1, #0
 8002876:	f005 f8e8 	bl	8007a4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800287a:	2310      	movs	r3, #16
 800287c:	18fb      	adds	r3, r7, r3
 800287e:	0018      	movs	r0, r3
 8002880:	2310      	movs	r3, #16
 8002882:	001a      	movs	r2, r3
 8002884:	2100      	movs	r1, #0
 8002886:	f005 f8e0 	bl	8007a4a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800288a:	003b      	movs	r3, r7
 800288c:	0018      	movs	r0, r3
 800288e:	2310      	movs	r3, #16
 8002890:	001a      	movs	r2, r3
 8002892:	2100      	movs	r1, #0
 8002894:	f005 f8d9 	bl	8007a4a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002898:	0021      	movs	r1, r4
 800289a:	187b      	adds	r3, r7, r1
 800289c:	2202      	movs	r2, #2
 800289e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028a0:	187b      	adds	r3, r7, r1
 80028a2:	2201      	movs	r2, #1
 80028a4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028a6:	187b      	adds	r3, r7, r1
 80028a8:	2210      	movs	r2, #16
 80028aa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028ac:	187b      	adds	r3, r7, r1
 80028ae:	2202      	movs	r2, #2
 80028b0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028b2:	187b      	adds	r3, r7, r1
 80028b4:	2200      	movs	r2, #0
 80028b6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80028b8:	187b      	adds	r3, r7, r1
 80028ba:	22a0      	movs	r2, #160	; 0xa0
 80028bc:	0392      	lsls	r2, r2, #14
 80028be:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80028c0:	187b      	adds	r3, r7, r1
 80028c2:	2200      	movs	r2, #0
 80028c4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028c6:	187b      	adds	r3, r7, r1
 80028c8:	0018      	movs	r0, r3
 80028ca:	f003 f9af 	bl	8005c2c <HAL_RCC_OscConfig>
 80028ce:	0003      	movs	r3, r0
 80028d0:	1e5a      	subs	r2, r3, #1
 80028d2:	4193      	sbcs	r3, r2
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <_Z18SystemClock_Configv+0x7a>
  {
    Error_Handler();
 80028da:	f000 f9d5 	bl	8002c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028de:	2110      	movs	r1, #16
 80028e0:	187b      	adds	r3, r7, r1
 80028e2:	2207      	movs	r2, #7
 80028e4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028e6:	187b      	adds	r3, r7, r1
 80028e8:	2202      	movs	r2, #2
 80028ea:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028ec:	187b      	adds	r3, r7, r1
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028f2:	187b      	adds	r3, r7, r1
 80028f4:	2200      	movs	r2, #0
 80028f6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80028f8:	187b      	adds	r3, r7, r1
 80028fa:	2101      	movs	r1, #1
 80028fc:	0018      	movs	r0, r3
 80028fe:	f003 fcaf 	bl	8006260 <HAL_RCC_ClockConfig>
 8002902:	0003      	movs	r3, r0
 8002904:	1e5a      	subs	r2, r3, #1
 8002906:	4193      	sbcs	r3, r2
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 800290e:	f000 f9bb 	bl	8002c88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002912:	003b      	movs	r3, r7
 8002914:	2220      	movs	r2, #32
 8002916:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002918:	003b      	movs	r3, r7
 800291a:	2200      	movs	r2, #0
 800291c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800291e:	003b      	movs	r3, r7
 8002920:	0018      	movs	r0, r3
 8002922:	f003 fde1 	bl	80064e8 <HAL_RCCEx_PeriphCLKConfig>
 8002926:	0003      	movs	r3, r0
 8002928:	1e5a      	subs	r2, r3, #1
 800292a:	4193      	sbcs	r3, r2
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8002932:	f000 f9a9 	bl	8002c88 <Error_Handler>
  }
}
 8002936:	46c0      	nop			; (mov r8, r8)
 8002938:	46bd      	mov	sp, r7
 800293a:	b015      	add	sp, #84	; 0x54
 800293c:	bd90      	pop	{r4, r7, pc}
	...

08002940 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002944:	4b21      	ldr	r3, [pc, #132]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 8002946:	4a22      	ldr	r2, [pc, #136]	; (80029d0 <_ZL12MX_I2C1_Initv+0x90>)
 8002948:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800294a:	4b20      	ldr	r3, [pc, #128]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 800294c:	4a21      	ldr	r2, [pc, #132]	; (80029d4 <_ZL12MX_I2C1_Initv+0x94>)
 800294e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002950:	4b1e      	ldr	r3, [pc, #120]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 8002952:	2200      	movs	r2, #0
 8002954:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002956:	4b1d      	ldr	r3, [pc, #116]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 8002958:	2201      	movs	r2, #1
 800295a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800295c:	4b1b      	ldr	r3, [pc, #108]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 800295e:	2200      	movs	r2, #0
 8002960:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002962:	4b1a      	ldr	r3, [pc, #104]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 8002964:	2200      	movs	r2, #0
 8002966:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002968:	4b18      	ldr	r3, [pc, #96]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 800296a:	2200      	movs	r2, #0
 800296c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800296e:	4b17      	ldr	r3, [pc, #92]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 8002970:	2200      	movs	r2, #0
 8002972:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002974:	4b15      	ldr	r3, [pc, #84]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 8002976:	2200      	movs	r2, #0
 8002978:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800297a:	4b14      	ldr	r3, [pc, #80]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 800297c:	0018      	movs	r0, r3
 800297e:	f001 fa37 	bl	8003df0 <HAL_I2C_Init>
 8002982:	0003      	movs	r3, r0
 8002984:	1e5a      	subs	r2, r3, #1
 8002986:	4193      	sbcs	r3, r2
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 800298e:	f000 f97b 	bl	8002c88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002992:	4b0e      	ldr	r3, [pc, #56]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 8002994:	2100      	movs	r1, #0
 8002996:	0018      	movs	r0, r3
 8002998:	f003 f8b0 	bl	8005afc <HAL_I2CEx_ConfigAnalogFilter>
 800299c:	0003      	movs	r3, r0
 800299e:	1e5a      	subs	r2, r3, #1
 80029a0:	4193      	sbcs	r3, r2
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 80029a8:	f000 f96e 	bl	8002c88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80029ac:	4b07      	ldr	r3, [pc, #28]	; (80029cc <_ZL12MX_I2C1_Initv+0x8c>)
 80029ae:	2100      	movs	r1, #0
 80029b0:	0018      	movs	r0, r3
 80029b2:	f003 f8ef 	bl	8005b94 <HAL_I2CEx_ConfigDigitalFilter>
 80029b6:	0003      	movs	r3, r0
 80029b8:	1e5a      	subs	r2, r3, #1
 80029ba:	4193      	sbcs	r3, r2
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 80029c2:	f000 f961 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029c6:	46c0      	nop			; (mov r8, r8)
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	20000090 	.word	0x20000090
 80029d0:	40005400 	.word	0x40005400
 80029d4:	2000090e 	.word	0x2000090e

080029d8 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80029dc:	4b0e      	ldr	r3, [pc, #56]	; (8002a18 <_ZL12MX_TIM6_Initv+0x40>)
 80029de:	4a0f      	ldr	r2, [pc, #60]	; (8002a1c <_ZL12MX_TIM6_Initv+0x44>)
 80029e0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 23999;
 80029e2:	4b0d      	ldr	r3, [pc, #52]	; (8002a18 <_ZL12MX_TIM6_Initv+0x40>)
 80029e4:	4a0e      	ldr	r2, [pc, #56]	; (8002a20 <_ZL12MX_TIM6_Initv+0x48>)
 80029e6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029e8:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <_ZL12MX_TIM6_Initv+0x40>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1;
 80029ee:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <_ZL12MX_TIM6_Initv+0x40>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029f4:	4b08      	ldr	r3, [pc, #32]	; (8002a18 <_ZL12MX_TIM6_Initv+0x40>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80029fa:	4b07      	ldr	r3, [pc, #28]	; (8002a18 <_ZL12MX_TIM6_Initv+0x40>)
 80029fc:	0018      	movs	r0, r3
 80029fe:	f003 fe41 	bl	8006684 <HAL_TIM_Base_Init>
 8002a02:	0003      	movs	r3, r0
 8002a04:	1e5a      	subs	r2, r3, #1
 8002a06:	4193      	sbcs	r3, r2
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 8002a0e:	f000 f93b 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	2000016c 	.word	0x2000016c
 8002a1c:	40001000 	.word	0x40001000
 8002a20:	00005dbf 	.word	0x00005dbf

08002a24 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a28:	4b16      	ldr	r3, [pc, #88]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a2a:	4a17      	ldr	r2, [pc, #92]	; (8002a88 <_ZL19MX_USART2_UART_Initv+0x64>)
 8002a2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002a2e:	4b15      	ldr	r3, [pc, #84]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a30:	2296      	movs	r2, #150	; 0x96
 8002a32:	0212      	lsls	r2, r2, #8
 8002a34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a36:	4b13      	ldr	r3, [pc, #76]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a3c:	4b11      	ldr	r3, [pc, #68]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a42:	4b10      	ldr	r3, [pc, #64]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a48:	4b0e      	ldr	r3, [pc, #56]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a4a:	220c      	movs	r2, #12
 8002a4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a4e:	4b0d      	ldr	r3, [pc, #52]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a54:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a5a:	4b0a      	ldr	r3, [pc, #40]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a60:	4b08      	ldr	r3, [pc, #32]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a66:	4b07      	ldr	r3, [pc, #28]	; (8002a84 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f004 f891 	bl	8006b90 <HAL_UART_Init>
 8002a6e:	0003      	movs	r3, r0
 8002a70:	1e5a      	subs	r2, r3, #1
 8002a72:	4193      	sbcs	r3, r2
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 8002a7a:	f000 f905 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a7e:	46c0      	nop			; (mov r8, r8)
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	200001b4 	.word	0x200001b4
 8002a88:	40004400 	.word	0x40004400

08002a8c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a92:	4b10      	ldr	r3, [pc, #64]	; (8002ad4 <_ZL11MX_DMA_Initv+0x48>)
 8002a94:	695a      	ldr	r2, [r3, #20]
 8002a96:	4b0f      	ldr	r3, [pc, #60]	; (8002ad4 <_ZL11MX_DMA_Initv+0x48>)
 8002a98:	2101      	movs	r1, #1
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	615a      	str	r2, [r3, #20]
 8002a9e:	4b0d      	ldr	r3, [pc, #52]	; (8002ad4 <_ZL11MX_DMA_Initv+0x48>)
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	607b      	str	r3, [r7, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2100      	movs	r1, #0
 8002aae:	200a      	movs	r0, #10
 8002ab0:	f000 fdbc 	bl	800362c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002ab4:	200a      	movs	r0, #10
 8002ab6:	f000 fdce 	bl	8003656 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8002aba:	2200      	movs	r2, #0
 8002abc:	2100      	movs	r1, #0
 8002abe:	200b      	movs	r0, #11
 8002ac0:	f000 fdb4 	bl	800362c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002ac4:	200b      	movs	r0, #11
 8002ac6:	f000 fdc6 	bl	8003656 <HAL_NVIC_EnableIRQ>

}
 8002aca:	46c0      	nop			; (mov r8, r8)
 8002acc:	46bd      	mov	sp, r7
 8002ace:	b002      	add	sp, #8
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	46c0      	nop			; (mov r8, r8)
 8002ad4:	40021000 	.word	0x40021000

08002ad8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ad8:	b590      	push	{r4, r7, lr}
 8002ada:	b089      	sub	sp, #36	; 0x24
 8002adc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ade:	240c      	movs	r4, #12
 8002ae0:	193b      	adds	r3, r7, r4
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	2314      	movs	r3, #20
 8002ae6:	001a      	movs	r2, r3
 8002ae8:	2100      	movs	r1, #0
 8002aea:	f004 ffae 	bl	8007a4a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aee:	4b49      	ldr	r3, [pc, #292]	; (8002c14 <_ZL12MX_GPIO_Initv+0x13c>)
 8002af0:	695a      	ldr	r2, [r3, #20]
 8002af2:	4b48      	ldr	r3, [pc, #288]	; (8002c14 <_ZL12MX_GPIO_Initv+0x13c>)
 8002af4:	2180      	movs	r1, #128	; 0x80
 8002af6:	0289      	lsls	r1, r1, #10
 8002af8:	430a      	orrs	r2, r1
 8002afa:	615a      	str	r2, [r3, #20]
 8002afc:	4b45      	ldr	r3, [pc, #276]	; (8002c14 <_ZL12MX_GPIO_Initv+0x13c>)
 8002afe:	695a      	ldr	r2, [r3, #20]
 8002b00:	2380      	movs	r3, #128	; 0x80
 8002b02:	029b      	lsls	r3, r3, #10
 8002b04:	4013      	ands	r3, r2
 8002b06:	60bb      	str	r3, [r7, #8]
 8002b08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b0a:	4b42      	ldr	r3, [pc, #264]	; (8002c14 <_ZL12MX_GPIO_Initv+0x13c>)
 8002b0c:	695a      	ldr	r2, [r3, #20]
 8002b0e:	4b41      	ldr	r3, [pc, #260]	; (8002c14 <_ZL12MX_GPIO_Initv+0x13c>)
 8002b10:	2180      	movs	r1, #128	; 0x80
 8002b12:	02c9      	lsls	r1, r1, #11
 8002b14:	430a      	orrs	r2, r1
 8002b16:	615a      	str	r2, [r3, #20]
 8002b18:	4b3e      	ldr	r3, [pc, #248]	; (8002c14 <_ZL12MX_GPIO_Initv+0x13c>)
 8002b1a:	695a      	ldr	r2, [r3, #20]
 8002b1c:	2380      	movs	r3, #128	; 0x80
 8002b1e:	02db      	lsls	r3, r3, #11
 8002b20:	4013      	ands	r3, r2
 8002b22:	607b      	str	r3, [r7, #4]
 8002b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b26:	4b3b      	ldr	r3, [pc, #236]	; (8002c14 <_ZL12MX_GPIO_Initv+0x13c>)
 8002b28:	695a      	ldr	r2, [r3, #20]
 8002b2a:	4b3a      	ldr	r3, [pc, #232]	; (8002c14 <_ZL12MX_GPIO_Initv+0x13c>)
 8002b2c:	2180      	movs	r1, #128	; 0x80
 8002b2e:	0309      	lsls	r1, r1, #12
 8002b30:	430a      	orrs	r2, r1
 8002b32:	615a      	str	r2, [r3, #20]
 8002b34:	4b37      	ldr	r3, [pc, #220]	; (8002c14 <_ZL12MX_GPIO_Initv+0x13c>)
 8002b36:	695a      	ldr	r2, [r3, #20]
 8002b38:	2380      	movs	r3, #128	; 0x80
 8002b3a:	031b      	lsls	r3, r3, #12
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002b42:	23f0      	movs	r3, #240	; 0xf0
 8002b44:	021b      	lsls	r3, r3, #8
 8002b46:	4834      	ldr	r0, [pc, #208]	; (8002c18 <_ZL12MX_GPIO_Initv+0x140>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	0019      	movs	r1, r3
 8002b4c:	f001 f932 	bl	8003db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8002b50:	23f0      	movs	r3, #240	; 0xf0
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4831      	ldr	r0, [pc, #196]	; (8002c1c <_ZL12MX_GPIO_Initv+0x144>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	0019      	movs	r1, r3
 8002b5a:	f001 f92b 	bl	8003db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8002b5e:	23d8      	movs	r3, #216	; 0xd8
 8002b60:	0159      	lsls	r1, r3, #5
 8002b62:	2390      	movs	r3, #144	; 0x90
 8002b64:	05db      	lsls	r3, r3, #23
 8002b66:	2200      	movs	r2, #0
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f001 f923 	bl	8003db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 8002b6e:	193b      	adds	r3, r7, r4
 8002b70:	4a2b      	ldr	r2, [pc, #172]	; (8002c20 <_ZL12MX_GPIO_Initv+0x148>)
 8002b72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b74:	193b      	adds	r3, r7, r4
 8002b76:	2200      	movs	r2, #0
 8002b78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7a:	193b      	adds	r3, r7, r4
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b80:	193a      	adds	r2, r7, r4
 8002b82:	2390      	movs	r3, #144	; 0x90
 8002b84:	05db      	lsls	r3, r3, #23
 8002b86:	0011      	movs	r1, r2
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f000 ffa3 	bl	8003ad4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002b8e:	0021      	movs	r1, r4
 8002b90:	187b      	adds	r3, r7, r1
 8002b92:	22f0      	movs	r2, #240	; 0xf0
 8002b94:	0212      	lsls	r2, r2, #8
 8002b96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b98:	000c      	movs	r4, r1
 8002b9a:	193b      	adds	r3, r7, r4
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba0:	193b      	adds	r3, r7, r4
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba6:	193b      	adds	r3, r7, r4
 8002ba8:	2200      	movs	r2, #0
 8002baa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bac:	193b      	adds	r3, r7, r4
 8002bae:	4a1a      	ldr	r2, [pc, #104]	; (8002c18 <_ZL12MX_GPIO_Initv+0x140>)
 8002bb0:	0019      	movs	r1, r3
 8002bb2:	0010      	movs	r0, r2
 8002bb4:	f000 ff8e 	bl	8003ad4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002bb8:	0021      	movs	r1, r4
 8002bba:	187b      	adds	r3, r7, r1
 8002bbc:	22f0      	movs	r2, #240	; 0xf0
 8002bbe:	0092      	lsls	r2, r2, #2
 8002bc0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bc2:	000c      	movs	r4, r1
 8002bc4:	193b      	adds	r3, r7, r4
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bca:	193b      	adds	r3, r7, r4
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd0:	193b      	adds	r3, r7, r4
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bd6:	193b      	adds	r3, r7, r4
 8002bd8:	4a10      	ldr	r2, [pc, #64]	; (8002c1c <_ZL12MX_GPIO_Initv+0x144>)
 8002bda:	0019      	movs	r1, r3
 8002bdc:	0010      	movs	r0, r2
 8002bde:	f000 ff79 	bl	8003ad4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8002be2:	0021      	movs	r1, r4
 8002be4:	187b      	adds	r3, r7, r1
 8002be6:	22d8      	movs	r2, #216	; 0xd8
 8002be8:	0152      	lsls	r2, r2, #5
 8002bea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bec:	187b      	adds	r3, r7, r1
 8002bee:	2201      	movs	r2, #1
 8002bf0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf8:	187b      	adds	r3, r7, r1
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bfe:	187a      	adds	r2, r7, r1
 8002c00:	2390      	movs	r3, #144	; 0x90
 8002c02:	05db      	lsls	r3, r3, #23
 8002c04:	0011      	movs	r1, r2
 8002c06:	0018      	movs	r0, r3
 8002c08:	f000 ff64 	bl	8003ad4 <HAL_GPIO_Init>

}
 8002c0c:	46c0      	nop			; (mov r8, r8)
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	b009      	add	sp, #36	; 0x24
 8002c12:	bd90      	pop	{r4, r7, pc}
 8002c14:	40021000 	.word	0x40021000
 8002c18:	48000400 	.word	0x48000400
 8002c1c:	48000800 	.word	0x48000800
 8002c20:	00000401 	.word	0x00000401

08002c24 <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
	i2cLcdState = 0;
 8002c2c:	4b03      	ldr	r3, [pc, #12]	; (8002c3c <HAL_I2C_MasterTxCpltCallback+0x18>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	701a      	strb	r2, [r3, #0]
}
 8002c32:	46c0      	nop			; (mov r8, r8)
 8002c34:	46bd      	mov	sp, r7
 8002c36:	b002      	add	sp, #8
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	2000008c 	.word	0x2000008c

08002c40 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]

}
 8002c48:	46c0      	nop			; (mov r8, r8)
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	b002      	add	sp, #8
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]

}
 8002c58:	46c0      	nop			; (mov r8, r8)
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	b002      	add	sp, #8
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
	button_down.interrupt();
 8002c68:	4b05      	ldr	r3, [pc, #20]	; (8002c80 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f7fd fb9a 	bl	80003a4 <_ZN6Button9interruptEv>
	button_up.interrupt();
 8002c70:	4b04      	ldr	r3, [pc, #16]	; (8002c84 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002c72:	0018      	movs	r0, r3
 8002c74:	f7fd fb96 	bl	80003a4 <_ZN6Button9interruptEv>
}
 8002c78:	46c0      	nop			; (mov r8, r8)
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	b002      	add	sp, #8
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	200002c4 	.word	0x200002c4
 8002c84:	200002cc 	.word	0x200002cc

08002c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c8c:	b672      	cpsid	i
}
 8002c8e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c90:	e7fe      	b.n	8002c90 <Error_Handler+0x8>

08002c92 <_ZN6ScreenD1Ev>:
#ifndef SRC_SCREEN_HPP_
#define SRC_SCREEN_HPP_

extern I2C_HandleTypeDef hi2c1;

class Screen {
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b082      	sub	sp, #8
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	3334      	adds	r3, #52	; 0x34
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f000 f869 	bl	8002d76 <_ZNSt6vectorIhSaIhEED1Ev>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	3328      	adds	r3, #40	; 0x28
 8002ca8:	0018      	movs	r0, r3
 8002caa:	f000 f864 	bl	8002d76 <_ZNSt6vectorIhSaIhEED1Ev>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	331c      	adds	r3, #28
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	f000 f85f 	bl	8002d76 <_ZNSt6vectorIhSaIhEED1Ev>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	3310      	adds	r3, #16
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f000 f83f 	bl	8002d40 <_ZNSt6vectorIcSaIcEED1Ev>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	b002      	add	sp, #8
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d117      	bne.n	8002d0c <_Z41__static_initialization_and_destruction_0ii+0x40>
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	4a13      	ldr	r2, [pc, #76]	; (8002d2c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d113      	bne.n	8002d0c <_Z41__static_initialization_and_destruction_0ii+0x40>
Button button_down(GPIOA, 0);
 8002ce4:	2390      	movs	r3, #144	; 0x90
 8002ce6:	05d9      	lsls	r1, r3, #23
 8002ce8:	4b11      	ldr	r3, [pc, #68]	; (8002d30 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	0018      	movs	r0, r3
 8002cee:	f7fd fa97 	bl	8000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>
Button button_up(GPIOA, 10);
 8002cf2:	2390      	movs	r3, #144	; 0x90
 8002cf4:	05d9      	lsls	r1, r3, #23
 8002cf6:	4b0f      	ldr	r3, [pc, #60]	; (8002d34 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8002cf8:	220a      	movs	r2, #10
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	f7fd fa90 	bl	8000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>
Screen main_screen(&hi2c1, 0x4E);
 8002d00:	490d      	ldr	r1, [pc, #52]	; (8002d38 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002d02:	4b0e      	ldr	r3, [pc, #56]	; (8002d3c <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002d04:	224e      	movs	r2, #78	; 0x4e
 8002d06:	0018      	movs	r0, r3
 8002d08:	f7fd fba0 	bl	800044c <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d107      	bne.n	8002d22 <_Z41__static_initialization_and_destruction_0ii+0x56>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	4a05      	ldr	r2, [pc, #20]	; (8002d2c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d103      	bne.n	8002d22 <_Z41__static_initialization_and_destruction_0ii+0x56>
 8002d1a:	4b08      	ldr	r3, [pc, #32]	; (8002d3c <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	f7ff ffb8 	bl	8002c92 <_ZN6ScreenD1Ev>
}
 8002d22:	46c0      	nop			; (mov r8, r8)
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b002      	add	sp, #8
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	46c0      	nop			; (mov r8, r8)
 8002d2c:	0000ffff 	.word	0x0000ffff
 8002d30:	200002c4 	.word	0x200002c4
 8002d34:	200002cc 	.word	0x200002cc
 8002d38:	20000090 	.word	0x20000090
 8002d3c:	200002d4 	.word	0x200002d4

08002d40 <_ZNSt6vectorIcSaIcEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002d40:	b5b0      	push	{r4, r5, r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681c      	ldr	r4, [r3, #0]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	0018      	movs	r0, r3
 8002d54:	f7fd ffed 	bl	8000d32 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8002d58:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002d5a:	001a      	movs	r2, r3
 8002d5c:	0029      	movs	r1, r5
 8002d5e:	0020      	movs	r0, r4
 8002d60:	f7fd fff0 	bl	8000d44 <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>
      }
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	0018      	movs	r0, r3
 8002d68:	f000 f82d 	bl	8002dc6 <_ZNSt12_Vector_baseIcSaIcEED1Ev>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	0018      	movs	r0, r3
 8002d70:	46bd      	mov	sp, r7
 8002d72:	b002      	add	sp, #8
 8002d74:	bdb0      	pop	{r4, r5, r7, pc}

08002d76 <_ZNSt6vectorIhSaIhEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002d76:	b5b0      	push	{r4, r5, r7, lr}
 8002d78:	b082      	sub	sp, #8
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681c      	ldr	r4, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f7fe f81d 	bl	8000dc8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8002d8e:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002d90:	001a      	movs	r2, r3
 8002d92:	0029      	movs	r1, r5
 8002d94:	0020      	movs	r0, r4
 8002d96:	f7fe f820 	bl	8000dda <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
      }
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f000 f838 	bl	8002e12 <_ZNSt12_Vector_baseIhSaIhEED1Ev>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	0018      	movs	r0, r3
 8002da6:	46bd      	mov	sp, r7
 8002da8:	b002      	add	sp, #8
 8002daa:	bdb0      	pop	{r4, r5, r7, pc}

08002dac <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	0018      	movs	r0, r3
 8002db8:	f004 fddd 	bl	8007976 <_ZNSaIcED1Ev>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	b002      	add	sp, #8
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <_ZNSt12_Vector_baseIcSaIcEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b082      	sub	sp, #8
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	689a      	ldr	r2, [r3, #8]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8002ddc:	001a      	movs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	0018      	movs	r0, r3
 8002de2:	f7fd ff93 	bl	8000d0c <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>
      }
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	0018      	movs	r0, r3
 8002dea:	f7ff ffdf 	bl	8002dac <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implD1Ev>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	0018      	movs	r0, r3
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b002      	add	sp, #8
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	0018      	movs	r0, r3
 8002e04:	f000 f81e 	bl	8002e44 <_ZNSaIhED1Ev>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	b002      	add	sp, #8
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <_ZNSt12_Vector_baseIhSaIhEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b082      	sub	sp, #8
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8002e28:	001a      	movs	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f7fd ffb8 	bl	8000da2 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
      }
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	0018      	movs	r0, r3
 8002e36:	f7ff ffdf 	bl	8002df8 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	0018      	movs	r0, r3
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	b002      	add	sp, #8
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <_ZNSaIhED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	0018      	movs	r0, r3
 8002e50:	f000 f805 	bl	8002e5e <_ZN9__gnu_cxx13new_allocatorIhED1Ev>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	0018      	movs	r0, r3
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	b002      	add	sp, #8
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <_ZN9__gnu_cxx13new_allocatorIhED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b082      	sub	sp, #8
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	0018      	movs	r0, r3
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	b002      	add	sp, #8
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <_GLOBAL__sub_I_hi2c1>:
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	4b03      	ldr	r3, [pc, #12]	; (8002e84 <_GLOBAL__sub_I_hi2c1+0x14>)
 8002e76:	0019      	movs	r1, r3
 8002e78:	2001      	movs	r0, #1
 8002e7a:	f7ff ff27 	bl	8002ccc <_Z41__static_initialization_and_destruction_0ii>
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	46c0      	nop			; (mov r8, r8)
 8002e84:	0000ffff 	.word	0x0000ffff

08002e88 <_GLOBAL__sub_D_hi2c1>:
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	4b03      	ldr	r3, [pc, #12]	; (8002e9c <_GLOBAL__sub_D_hi2c1+0x14>)
 8002e8e:	0019      	movs	r1, r3
 8002e90:	2000      	movs	r0, #0
 8002e92:	f7ff ff1b 	bl	8002ccc <_Z41__static_initialization_and_destruction_0ii>
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	0000ffff 	.word	0x0000ffff

08002ea0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ea6:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <HAL_MspInit+0x44>)
 8002ea8:	699a      	ldr	r2, [r3, #24]
 8002eaa:	4b0e      	ldr	r3, [pc, #56]	; (8002ee4 <HAL_MspInit+0x44>)
 8002eac:	2101      	movs	r1, #1
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	619a      	str	r2, [r3, #24]
 8002eb2:	4b0c      	ldr	r3, [pc, #48]	; (8002ee4 <HAL_MspInit+0x44>)
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	4013      	ands	r3, r2
 8002eba:	607b      	str	r3, [r7, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ebe:	4b09      	ldr	r3, [pc, #36]	; (8002ee4 <HAL_MspInit+0x44>)
 8002ec0:	69da      	ldr	r2, [r3, #28]
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <HAL_MspInit+0x44>)
 8002ec4:	2180      	movs	r1, #128	; 0x80
 8002ec6:	0549      	lsls	r1, r1, #21
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	61da      	str	r2, [r3, #28]
 8002ecc:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <HAL_MspInit+0x44>)
 8002ece:	69da      	ldr	r2, [r3, #28]
 8002ed0:	2380      	movs	r3, #128	; 0x80
 8002ed2:	055b      	lsls	r3, r3, #21
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	603b      	str	r3, [r7, #0]
 8002ed8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	46bd      	mov	sp, r7
 8002ede:	b002      	add	sp, #8
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	40021000 	.word	0x40021000

08002ee8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ee8:	b590      	push	{r4, r7, lr}
 8002eea:	b08b      	sub	sp, #44	; 0x2c
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef0:	2414      	movs	r4, #20
 8002ef2:	193b      	adds	r3, r7, r4
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	2314      	movs	r3, #20
 8002ef8:	001a      	movs	r2, r3
 8002efa:	2100      	movs	r1, #0
 8002efc:	f004 fda5 	bl	8007a4a <memset>
  if(hi2c->Instance==I2C1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a46      	ldr	r2, [pc, #280]	; (8003020 <HAL_I2C_MspInit+0x138>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d000      	beq.n	8002f0c <HAL_I2C_MspInit+0x24>
 8002f0a:	e085      	b.n	8003018 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0c:	4b45      	ldr	r3, [pc, #276]	; (8003024 <HAL_I2C_MspInit+0x13c>)
 8002f0e:	695a      	ldr	r2, [r3, #20]
 8002f10:	4b44      	ldr	r3, [pc, #272]	; (8003024 <HAL_I2C_MspInit+0x13c>)
 8002f12:	2180      	movs	r1, #128	; 0x80
 8002f14:	02c9      	lsls	r1, r1, #11
 8002f16:	430a      	orrs	r2, r1
 8002f18:	615a      	str	r2, [r3, #20]
 8002f1a:	4b42      	ldr	r3, [pc, #264]	; (8003024 <HAL_I2C_MspInit+0x13c>)
 8002f1c:	695a      	ldr	r2, [r3, #20]
 8002f1e:	2380      	movs	r3, #128	; 0x80
 8002f20:	02db      	lsls	r3, r3, #11
 8002f22:	4013      	ands	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f28:	0021      	movs	r1, r4
 8002f2a:	187b      	adds	r3, r7, r1
 8002f2c:	22c0      	movs	r2, #192	; 0xc0
 8002f2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f30:	187b      	adds	r3, r7, r1
 8002f32:	2212      	movs	r2, #18
 8002f34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f36:	187b      	adds	r3, r7, r1
 8002f38:	2200      	movs	r2, #0
 8002f3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f3c:	187b      	adds	r3, r7, r1
 8002f3e:	2203      	movs	r2, #3
 8002f40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002f42:	187b      	adds	r3, r7, r1
 8002f44:	2201      	movs	r2, #1
 8002f46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f48:	187b      	adds	r3, r7, r1
 8002f4a:	4a37      	ldr	r2, [pc, #220]	; (8003028 <HAL_I2C_MspInit+0x140>)
 8002f4c:	0019      	movs	r1, r3
 8002f4e:	0010      	movs	r0, r2
 8002f50:	f000 fdc0 	bl	8003ad4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f54:	4b33      	ldr	r3, [pc, #204]	; (8003024 <HAL_I2C_MspInit+0x13c>)
 8002f56:	69da      	ldr	r2, [r3, #28]
 8002f58:	4b32      	ldr	r3, [pc, #200]	; (8003024 <HAL_I2C_MspInit+0x13c>)
 8002f5a:	2180      	movs	r1, #128	; 0x80
 8002f5c:	0389      	lsls	r1, r1, #14
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	61da      	str	r2, [r3, #28]
 8002f62:	4b30      	ldr	r3, [pc, #192]	; (8003024 <HAL_I2C_MspInit+0x13c>)
 8002f64:	69da      	ldr	r2, [r3, #28]
 8002f66:	2380      	movs	r3, #128	; 0x80
 8002f68:	039b      	lsls	r3, r3, #14
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	60fb      	str	r3, [r7, #12]
 8002f6e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8002f70:	4b2e      	ldr	r3, [pc, #184]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002f72:	4a2f      	ldr	r2, [pc, #188]	; (8003030 <HAL_I2C_MspInit+0x148>)
 8002f74:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f76:	4b2d      	ldr	r3, [pc, #180]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f7c:	4b2b      	ldr	r3, [pc, #172]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f82:	4b2a      	ldr	r3, [pc, #168]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002f84:	2280      	movs	r2, #128	; 0x80
 8002f86:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f88:	4b28      	ldr	r3, [pc, #160]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f8e:	4b27      	ldr	r3, [pc, #156]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002f94:	4b25      	ldr	r3, [pc, #148]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f9a:	4b24      	ldr	r3, [pc, #144]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002fa0:	4b22      	ldr	r3, [pc, #136]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002fa2:	0018      	movs	r0, r3
 8002fa4:	f000 fb74 	bl	8003690 <HAL_DMA_Init>
 8002fa8:	1e03      	subs	r3, r0, #0
 8002faa:	d001      	beq.n	8002fb0 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8002fac:	f7ff fe6c 	bl	8002c88 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a1e      	ldr	r2, [pc, #120]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002fb4:	63da      	str	r2, [r3, #60]	; 0x3c
 8002fb6:	4b1d      	ldr	r3, [pc, #116]	; (800302c <HAL_I2C_MspInit+0x144>)
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002fbc:	4b1d      	ldr	r3, [pc, #116]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8002fbe:	4a1e      	ldr	r2, [pc, #120]	; (8003038 <HAL_I2C_MspInit+0x150>)
 8002fc0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fc2:	4b1c      	ldr	r3, [pc, #112]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8002fc4:	2210      	movs	r2, #16
 8002fc6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fc8:	4b1a      	ldr	r3, [pc, #104]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fce:	4b19      	ldr	r3, [pc, #100]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8002fd0:	2280      	movs	r2, #128	; 0x80
 8002fd2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fd4:	4b17      	ldr	r3, [pc, #92]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fda:	4b16      	ldr	r3, [pc, #88]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002fe0:	4b14      	ldr	r3, [pc, #80]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002fe6:	4b13      	ldr	r3, [pc, #76]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002fec:	4b11      	ldr	r3, [pc, #68]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f000 fb4e 	bl	8003690 <HAL_DMA_Init>
 8002ff4:	1e03      	subs	r3, r0, #0
 8002ff6:	d001      	beq.n	8002ffc <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 8002ff8:	f7ff fe46 	bl	8002c88 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a0d      	ldr	r2, [pc, #52]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8003000:	639a      	str	r2, [r3, #56]	; 0x38
 8003002:	4b0c      	ldr	r3, [pc, #48]	; (8003034 <HAL_I2C_MspInit+0x14c>)
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8003008:	2200      	movs	r2, #0
 800300a:	2100      	movs	r1, #0
 800300c:	2017      	movs	r0, #23
 800300e:	f000 fb0d 	bl	800362c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8003012:	2017      	movs	r0, #23
 8003014:	f000 fb1f 	bl	8003656 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003018:	46c0      	nop			; (mov r8, r8)
 800301a:	46bd      	mov	sp, r7
 800301c:	b00b      	add	sp, #44	; 0x2c
 800301e:	bd90      	pop	{r4, r7, pc}
 8003020:	40005400 	.word	0x40005400
 8003024:	40021000 	.word	0x40021000
 8003028:	48000400 	.word	0x48000400
 800302c:	200000e4 	.word	0x200000e4
 8003030:	40020030 	.word	0x40020030
 8003034:	20000128 	.word	0x20000128
 8003038:	4002001c 	.word	0x4002001c

0800303c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a0d      	ldr	r2, [pc, #52]	; (8003080 <HAL_TIM_Base_MspInit+0x44>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d113      	bne.n	8003076 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800304e:	4b0d      	ldr	r3, [pc, #52]	; (8003084 <HAL_TIM_Base_MspInit+0x48>)
 8003050:	69da      	ldr	r2, [r3, #28]
 8003052:	4b0c      	ldr	r3, [pc, #48]	; (8003084 <HAL_TIM_Base_MspInit+0x48>)
 8003054:	2110      	movs	r1, #16
 8003056:	430a      	orrs	r2, r1
 8003058:	61da      	str	r2, [r3, #28]
 800305a:	4b0a      	ldr	r3, [pc, #40]	; (8003084 <HAL_TIM_Base_MspInit+0x48>)
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	2210      	movs	r2, #16
 8003060:	4013      	ands	r3, r2
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003066:	2200      	movs	r2, #0
 8003068:	2100      	movs	r1, #0
 800306a:	2011      	movs	r0, #17
 800306c:	f000 fade 	bl	800362c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003070:	2011      	movs	r0, #17
 8003072:	f000 faf0 	bl	8003656 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	46bd      	mov	sp, r7
 800307a:	b004      	add	sp, #16
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	40001000 	.word	0x40001000
 8003084:	40021000 	.word	0x40021000

08003088 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003088:	b590      	push	{r4, r7, lr}
 800308a:	b08b      	sub	sp, #44	; 0x2c
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003090:	2414      	movs	r4, #20
 8003092:	193b      	adds	r3, r7, r4
 8003094:	0018      	movs	r0, r3
 8003096:	2314      	movs	r3, #20
 8003098:	001a      	movs	r2, r3
 800309a:	2100      	movs	r1, #0
 800309c:	f004 fcd5 	bl	8007a4a <memset>
  if(huart->Instance==USART2)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a47      	ldr	r2, [pc, #284]	; (80031c4 <HAL_UART_MspInit+0x13c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d000      	beq.n	80030ac <HAL_UART_MspInit+0x24>
 80030aa:	e086      	b.n	80031ba <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030ac:	4b46      	ldr	r3, [pc, #280]	; (80031c8 <HAL_UART_MspInit+0x140>)
 80030ae:	69da      	ldr	r2, [r3, #28]
 80030b0:	4b45      	ldr	r3, [pc, #276]	; (80031c8 <HAL_UART_MspInit+0x140>)
 80030b2:	2180      	movs	r1, #128	; 0x80
 80030b4:	0289      	lsls	r1, r1, #10
 80030b6:	430a      	orrs	r2, r1
 80030b8:	61da      	str	r2, [r3, #28]
 80030ba:	4b43      	ldr	r3, [pc, #268]	; (80031c8 <HAL_UART_MspInit+0x140>)
 80030bc:	69da      	ldr	r2, [r3, #28]
 80030be:	2380      	movs	r3, #128	; 0x80
 80030c0:	029b      	lsls	r3, r3, #10
 80030c2:	4013      	ands	r3, r2
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c8:	4b3f      	ldr	r3, [pc, #252]	; (80031c8 <HAL_UART_MspInit+0x140>)
 80030ca:	695a      	ldr	r2, [r3, #20]
 80030cc:	4b3e      	ldr	r3, [pc, #248]	; (80031c8 <HAL_UART_MspInit+0x140>)
 80030ce:	2180      	movs	r1, #128	; 0x80
 80030d0:	0289      	lsls	r1, r1, #10
 80030d2:	430a      	orrs	r2, r1
 80030d4:	615a      	str	r2, [r3, #20]
 80030d6:	4b3c      	ldr	r3, [pc, #240]	; (80031c8 <HAL_UART_MspInit+0x140>)
 80030d8:	695a      	ldr	r2, [r3, #20]
 80030da:	2380      	movs	r3, #128	; 0x80
 80030dc:	029b      	lsls	r3, r3, #10
 80030de:	4013      	ands	r3, r2
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80030e4:	0021      	movs	r1, r4
 80030e6:	187b      	adds	r3, r7, r1
 80030e8:	220c      	movs	r2, #12
 80030ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ec:	187b      	adds	r3, r7, r1
 80030ee:	2202      	movs	r2, #2
 80030f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f2:	187b      	adds	r3, r7, r1
 80030f4:	2200      	movs	r2, #0
 80030f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030f8:	187b      	adds	r3, r7, r1
 80030fa:	2203      	movs	r2, #3
 80030fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80030fe:	187b      	adds	r3, r7, r1
 8003100:	2201      	movs	r2, #1
 8003102:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003104:	187a      	adds	r2, r7, r1
 8003106:	2390      	movs	r3, #144	; 0x90
 8003108:	05db      	lsls	r3, r3, #23
 800310a:	0011      	movs	r1, r2
 800310c:	0018      	movs	r0, r3
 800310e:	f000 fce1 	bl	8003ad4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8003112:	4b2e      	ldr	r3, [pc, #184]	; (80031cc <HAL_UART_MspInit+0x144>)
 8003114:	4a2e      	ldr	r2, [pc, #184]	; (80031d0 <HAL_UART_MspInit+0x148>)
 8003116:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003118:	4b2c      	ldr	r3, [pc, #176]	; (80031cc <HAL_UART_MspInit+0x144>)
 800311a:	2200      	movs	r2, #0
 800311c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800311e:	4b2b      	ldr	r3, [pc, #172]	; (80031cc <HAL_UART_MspInit+0x144>)
 8003120:	2200      	movs	r2, #0
 8003122:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003124:	4b29      	ldr	r3, [pc, #164]	; (80031cc <HAL_UART_MspInit+0x144>)
 8003126:	2280      	movs	r2, #128	; 0x80
 8003128:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800312a:	4b28      	ldr	r3, [pc, #160]	; (80031cc <HAL_UART_MspInit+0x144>)
 800312c:	2200      	movs	r2, #0
 800312e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003130:	4b26      	ldr	r3, [pc, #152]	; (80031cc <HAL_UART_MspInit+0x144>)
 8003132:	2200      	movs	r2, #0
 8003134:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003136:	4b25      	ldr	r3, [pc, #148]	; (80031cc <HAL_UART_MspInit+0x144>)
 8003138:	2200      	movs	r2, #0
 800313a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800313c:	4b23      	ldr	r3, [pc, #140]	; (80031cc <HAL_UART_MspInit+0x144>)
 800313e:	2200      	movs	r2, #0
 8003140:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003142:	4b22      	ldr	r3, [pc, #136]	; (80031cc <HAL_UART_MspInit+0x144>)
 8003144:	0018      	movs	r0, r3
 8003146:	f000 faa3 	bl	8003690 <HAL_DMA_Init>
 800314a:	1e03      	subs	r3, r0, #0
 800314c:	d001      	beq.n	8003152 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800314e:	f7ff fd9b 	bl	8002c88 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a1d      	ldr	r2, [pc, #116]	; (80031cc <HAL_UART_MspInit+0x144>)
 8003156:	675a      	str	r2, [r3, #116]	; 0x74
 8003158:	4b1c      	ldr	r3, [pc, #112]	; (80031cc <HAL_UART_MspInit+0x144>)
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 800315e:	4b1d      	ldr	r3, [pc, #116]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 8003160:	4a1d      	ldr	r2, [pc, #116]	; (80031d8 <HAL_UART_MspInit+0x150>)
 8003162:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003164:	4b1b      	ldr	r3, [pc, #108]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 8003166:	2210      	movs	r2, #16
 8003168:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800316a:	4b1a      	ldr	r3, [pc, #104]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 800316c:	2200      	movs	r2, #0
 800316e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003170:	4b18      	ldr	r3, [pc, #96]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 8003172:	2280      	movs	r2, #128	; 0x80
 8003174:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003176:	4b17      	ldr	r3, [pc, #92]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 8003178:	2200      	movs	r2, #0
 800317a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800317c:	4b15      	ldr	r3, [pc, #84]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 800317e:	2200      	movs	r2, #0
 8003180:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003182:	4b14      	ldr	r3, [pc, #80]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 8003184:	2200      	movs	r2, #0
 8003186:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003188:	4b12      	ldr	r3, [pc, #72]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 800318a:	2200      	movs	r2, #0
 800318c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800318e:	4b11      	ldr	r3, [pc, #68]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 8003190:	0018      	movs	r0, r3
 8003192:	f000 fa7d 	bl	8003690 <HAL_DMA_Init>
 8003196:	1e03      	subs	r3, r0, #0
 8003198:	d001      	beq.n	800319e <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 800319a:	f7ff fd75 	bl	8002c88 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a0c      	ldr	r2, [pc, #48]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 80031a2:	671a      	str	r2, [r3, #112]	; 0x70
 80031a4:	4b0b      	ldr	r3, [pc, #44]	; (80031d4 <HAL_UART_MspInit+0x14c>)
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80031aa:	2200      	movs	r2, #0
 80031ac:	2100      	movs	r1, #0
 80031ae:	201c      	movs	r0, #28
 80031b0:	f000 fa3c 	bl	800362c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80031b4:	201c      	movs	r0, #28
 80031b6:	f000 fa4e 	bl	8003656 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	46bd      	mov	sp, r7
 80031be:	b00b      	add	sp, #44	; 0x2c
 80031c0:	bd90      	pop	{r4, r7, pc}
 80031c2:	46c0      	nop			; (mov r8, r8)
 80031c4:	40004400 	.word	0x40004400
 80031c8:	40021000 	.word	0x40021000
 80031cc:	2000023c 	.word	0x2000023c
 80031d0:	40020058 	.word	0x40020058
 80031d4:	20000280 	.word	0x20000280
 80031d8:	40020044 	.word	0x40020044

080031dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031e0:	e7fe      	b.n	80031e0 <NMI_Handler+0x4>

080031e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031e6:	e7fe      	b.n	80031e6 <HardFault_Handler+0x4>

080031e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80031ec:	46c0      	nop			; (mov r8, r8)
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003200:	f000 f928 	bl	8003454 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003204:	46c0      	nop			; (mov r8, r8)
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
	...

0800320c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003210:	4b05      	ldr	r3, [pc, #20]	; (8003228 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8003212:	0018      	movs	r0, r3
 8003214:	f000 fb67 	bl	80038e6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003218:	4b04      	ldr	r3, [pc, #16]	; (800322c <DMA1_Channel2_3_IRQHandler+0x20>)
 800321a:	0018      	movs	r0, r3
 800321c:	f000 fb63 	bl	80038e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003220:	46c0      	nop			; (mov r8, r8)
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	20000128 	.word	0x20000128
 800322c:	200000e4 	.word	0x200000e4

08003230 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003234:	4b05      	ldr	r3, [pc, #20]	; (800324c <DMA1_Channel4_5_IRQHandler+0x1c>)
 8003236:	0018      	movs	r0, r3
 8003238:	f000 fb55 	bl	80038e6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800323c:	4b04      	ldr	r3, [pc, #16]	; (8003250 <DMA1_Channel4_5_IRQHandler+0x20>)
 800323e:	0018      	movs	r0, r3
 8003240:	f000 fb51 	bl	80038e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8003244:	46c0      	nop			; (mov r8, r8)
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	46c0      	nop			; (mov r8, r8)
 800324c:	20000280 	.word	0x20000280
 8003250:	2000023c 	.word	0x2000023c

08003254 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003258:	4b03      	ldr	r3, [pc, #12]	; (8003268 <TIM6_IRQHandler+0x14>)
 800325a:	0018      	movs	r0, r3
 800325c:	f003 fadc 	bl	8006818 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003260:	46c0      	nop			; (mov r8, r8)
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	46c0      	nop			; (mov r8, r8)
 8003268:	2000016c 	.word	0x2000016c

0800326c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8003270:	4b09      	ldr	r3, [pc, #36]	; (8003298 <I2C1_IRQHandler+0x2c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	699a      	ldr	r2, [r3, #24]
 8003276:	23e0      	movs	r3, #224	; 0xe0
 8003278:	00db      	lsls	r3, r3, #3
 800327a:	4013      	ands	r3, r2
 800327c:	d004      	beq.n	8003288 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800327e:	4b06      	ldr	r3, [pc, #24]	; (8003298 <I2C1_IRQHandler+0x2c>)
 8003280:	0018      	movs	r0, r3
 8003282:	f000 ff6b 	bl	800415c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8003286:	e003      	b.n	8003290 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8003288:	4b03      	ldr	r3, [pc, #12]	; (8003298 <I2C1_IRQHandler+0x2c>)
 800328a:	0018      	movs	r0, r3
 800328c:	f000 ff4c 	bl	8004128 <HAL_I2C_EV_IRQHandler>
}
 8003290:	46c0      	nop			; (mov r8, r8)
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	46c0      	nop			; (mov r8, r8)
 8003298:	20000090 	.word	0x20000090

0800329c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80032a0:	4b03      	ldr	r3, [pc, #12]	; (80032b0 <USART2_IRQHandler+0x14>)
 80032a2:	0018      	movs	r0, r3
 80032a4:	f003 fcc8 	bl	8006c38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80032a8:	46c0      	nop			; (mov r8, r8)
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	200001b4 	.word	0x200001b4

080032b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
	return 1;
 80032b8:	2301      	movs	r3, #1
}
 80032ba:	0018      	movs	r0, r3
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <_kill>:

int _kill(int pid, int sig)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80032ca:	f004 fb6d 	bl	80079a8 <__errno>
 80032ce:	0003      	movs	r3, r0
 80032d0:	2216      	movs	r2, #22
 80032d2:	601a      	str	r2, [r3, #0]
	return -1;
 80032d4:	2301      	movs	r3, #1
 80032d6:	425b      	negs	r3, r3
}
 80032d8:	0018      	movs	r0, r3
 80032da:	46bd      	mov	sp, r7
 80032dc:	b002      	add	sp, #8
 80032de:	bd80      	pop	{r7, pc}

080032e0 <_exit>:

void _exit (int status)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80032e8:	2301      	movs	r3, #1
 80032ea:	425a      	negs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	0011      	movs	r1, r2
 80032f0:	0018      	movs	r0, r3
 80032f2:	f7ff ffe5 	bl	80032c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80032f6:	e7fe      	b.n	80032f6 <_exit+0x16>

080032f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b086      	sub	sp, #24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003300:	4a14      	ldr	r2, [pc, #80]	; (8003354 <_sbrk+0x5c>)
 8003302:	4b15      	ldr	r3, [pc, #84]	; (8003358 <_sbrk+0x60>)
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800330c:	4b13      	ldr	r3, [pc, #76]	; (800335c <_sbrk+0x64>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d102      	bne.n	800331a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003314:	4b11      	ldr	r3, [pc, #68]	; (800335c <_sbrk+0x64>)
 8003316:	4a12      	ldr	r2, [pc, #72]	; (8003360 <_sbrk+0x68>)
 8003318:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800331a:	4b10      	ldr	r3, [pc, #64]	; (800335c <_sbrk+0x64>)
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	18d3      	adds	r3, r2, r3
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	429a      	cmp	r2, r3
 8003326:	d207      	bcs.n	8003338 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003328:	f004 fb3e 	bl	80079a8 <__errno>
 800332c:	0003      	movs	r3, r0
 800332e:	220c      	movs	r2, #12
 8003330:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003332:	2301      	movs	r3, #1
 8003334:	425b      	negs	r3, r3
 8003336:	e009      	b.n	800334c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003338:	4b08      	ldr	r3, [pc, #32]	; (800335c <_sbrk+0x64>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800333e:	4b07      	ldr	r3, [pc, #28]	; (800335c <_sbrk+0x64>)
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	18d2      	adds	r2, r2, r3
 8003346:	4b05      	ldr	r3, [pc, #20]	; (800335c <_sbrk+0x64>)
 8003348:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800334a:	68fb      	ldr	r3, [r7, #12]
}
 800334c:	0018      	movs	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	b006      	add	sp, #24
 8003352:	bd80      	pop	{r7, pc}
 8003354:	20002000 	.word	0x20002000
 8003358:	00000400 	.word	0x00000400
 800335c:	20000318 	.word	0x20000318
 8003360:	20000338 	.word	0x20000338

08003364 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003368:	46c0      	nop			; (mov r8, r8)
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
	...

08003370 <Reset_Handler>:
 8003370:	480d      	ldr	r0, [pc, #52]	; (80033a8 <LoopForever+0x2>)
 8003372:	4685      	mov	sp, r0
 8003374:	f7ff fff6 	bl	8003364 <SystemInit>
 8003378:	480c      	ldr	r0, [pc, #48]	; (80033ac <LoopForever+0x6>)
 800337a:	490d      	ldr	r1, [pc, #52]	; (80033b0 <LoopForever+0xa>)
 800337c:	4a0d      	ldr	r2, [pc, #52]	; (80033b4 <LoopForever+0xe>)
 800337e:	2300      	movs	r3, #0
 8003380:	e002      	b.n	8003388 <LoopCopyDataInit>

08003382 <CopyDataInit>:
 8003382:	58d4      	ldr	r4, [r2, r3]
 8003384:	50c4      	str	r4, [r0, r3]
 8003386:	3304      	adds	r3, #4

08003388 <LoopCopyDataInit>:
 8003388:	18c4      	adds	r4, r0, r3
 800338a:	428c      	cmp	r4, r1
 800338c:	d3f9      	bcc.n	8003382 <CopyDataInit>
 800338e:	4a0a      	ldr	r2, [pc, #40]	; (80033b8 <LoopForever+0x12>)
 8003390:	4c0a      	ldr	r4, [pc, #40]	; (80033bc <LoopForever+0x16>)
 8003392:	2300      	movs	r3, #0
 8003394:	e001      	b.n	800339a <LoopFillZerobss>

08003396 <FillZerobss>:
 8003396:	6013      	str	r3, [r2, #0]
 8003398:	3204      	adds	r2, #4

0800339a <LoopFillZerobss>:
 800339a:	42a2      	cmp	r2, r4
 800339c:	d3fb      	bcc.n	8003396 <FillZerobss>
 800339e:	f004 fb09 	bl	80079b4 <__libc_init_array>
 80033a2:	f7ff f98b 	bl	80026bc <main>

080033a6 <LoopForever>:
 80033a6:	e7fe      	b.n	80033a6 <LoopForever>
 80033a8:	20002000 	.word	0x20002000
 80033ac:	20000000 	.word	0x20000000
 80033b0:	20000070 	.word	0x20000070
 80033b4:	08007dcc 	.word	0x08007dcc
 80033b8:	20000070 	.word	0x20000070
 80033bc:	20000334 	.word	0x20000334

080033c0 <ADC1_IRQHandler>:
 80033c0:	e7fe      	b.n	80033c0 <ADC1_IRQHandler>
	...

080033c4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033c8:	4b07      	ldr	r3, [pc, #28]	; (80033e8 <HAL_Init+0x24>)
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <HAL_Init+0x24>)
 80033ce:	2110      	movs	r1, #16
 80033d0:	430a      	orrs	r2, r1
 80033d2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80033d4:	2000      	movs	r0, #0
 80033d6:	f000 f809 	bl	80033ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033da:	f7ff fd61 	bl	8002ea0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	0018      	movs	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	46c0      	nop			; (mov r8, r8)
 80033e8:	40022000 	.word	0x40022000

080033ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033f4:	4b14      	ldr	r3, [pc, #80]	; (8003448 <HAL_InitTick+0x5c>)
 80033f6:	681c      	ldr	r4, [r3, #0]
 80033f8:	4b14      	ldr	r3, [pc, #80]	; (800344c <HAL_InitTick+0x60>)
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	0019      	movs	r1, r3
 80033fe:	23fa      	movs	r3, #250	; 0xfa
 8003400:	0098      	lsls	r0, r3, #2
 8003402:	f7fc fe81 	bl	8000108 <__udivsi3>
 8003406:	0003      	movs	r3, r0
 8003408:	0019      	movs	r1, r3
 800340a:	0020      	movs	r0, r4
 800340c:	f7fc fe7c 	bl	8000108 <__udivsi3>
 8003410:	0003      	movs	r3, r0
 8003412:	0018      	movs	r0, r3
 8003414:	f000 f92f 	bl	8003676 <HAL_SYSTICK_Config>
 8003418:	1e03      	subs	r3, r0, #0
 800341a:	d001      	beq.n	8003420 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e00f      	b.n	8003440 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2b03      	cmp	r3, #3
 8003424:	d80b      	bhi.n	800343e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	2301      	movs	r3, #1
 800342a:	425b      	negs	r3, r3
 800342c:	2200      	movs	r2, #0
 800342e:	0018      	movs	r0, r3
 8003430:	f000 f8fc 	bl	800362c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003434:	4b06      	ldr	r3, [pc, #24]	; (8003450 <HAL_InitTick+0x64>)
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	e000      	b.n	8003440 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
}
 8003440:	0018      	movs	r0, r3
 8003442:	46bd      	mov	sp, r7
 8003444:	b003      	add	sp, #12
 8003446:	bd90      	pop	{r4, r7, pc}
 8003448:	20000000 	.word	0x20000000
 800344c:	20000008 	.word	0x20000008
 8003450:	20000004 	.word	0x20000004

08003454 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003458:	4b05      	ldr	r3, [pc, #20]	; (8003470 <HAL_IncTick+0x1c>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	001a      	movs	r2, r3
 800345e:	4b05      	ldr	r3, [pc, #20]	; (8003474 <HAL_IncTick+0x20>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	18d2      	adds	r2, r2, r3
 8003464:	4b03      	ldr	r3, [pc, #12]	; (8003474 <HAL_IncTick+0x20>)
 8003466:	601a      	str	r2, [r3, #0]
}
 8003468:	46c0      	nop			; (mov r8, r8)
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	46c0      	nop			; (mov r8, r8)
 8003470:	20000008 	.word	0x20000008
 8003474:	2000031c 	.word	0x2000031c

08003478 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  return uwTick;
 800347c:	4b02      	ldr	r3, [pc, #8]	; (8003488 <HAL_GetTick+0x10>)
 800347e:	681b      	ldr	r3, [r3, #0]
}
 8003480:	0018      	movs	r0, r3
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	46c0      	nop			; (mov r8, r8)
 8003488:	2000031c 	.word	0x2000031c

0800348c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003494:	f7ff fff0 	bl	8003478 <HAL_GetTick>
 8003498:	0003      	movs	r3, r0
 800349a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	3301      	adds	r3, #1
 80034a4:	d005      	beq.n	80034b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034a6:	4b0a      	ldr	r3, [pc, #40]	; (80034d0 <HAL_Delay+0x44>)
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	001a      	movs	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	189b      	adds	r3, r3, r2
 80034b0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	f7ff ffe0 	bl	8003478 <HAL_GetTick>
 80034b8:	0002      	movs	r2, r0
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d8f7      	bhi.n	80034b4 <HAL_Delay+0x28>
  {
  }
}
 80034c4:	46c0      	nop			; (mov r8, r8)
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	46bd      	mov	sp, r7
 80034ca:	b004      	add	sp, #16
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	20000008 	.word	0x20000008

080034d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	0002      	movs	r2, r0
 80034dc:	1dfb      	adds	r3, r7, #7
 80034de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80034e0:	1dfb      	adds	r3, r7, #7
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	2b7f      	cmp	r3, #127	; 0x7f
 80034e6:	d809      	bhi.n	80034fc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034e8:	1dfb      	adds	r3, r7, #7
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	001a      	movs	r2, r3
 80034ee:	231f      	movs	r3, #31
 80034f0:	401a      	ands	r2, r3
 80034f2:	4b04      	ldr	r3, [pc, #16]	; (8003504 <__NVIC_EnableIRQ+0x30>)
 80034f4:	2101      	movs	r1, #1
 80034f6:	4091      	lsls	r1, r2
 80034f8:	000a      	movs	r2, r1
 80034fa:	601a      	str	r2, [r3, #0]
  }
}
 80034fc:	46c0      	nop			; (mov r8, r8)
 80034fe:	46bd      	mov	sp, r7
 8003500:	b002      	add	sp, #8
 8003502:	bd80      	pop	{r7, pc}
 8003504:	e000e100 	.word	0xe000e100

08003508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003508:	b590      	push	{r4, r7, lr}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	0002      	movs	r2, r0
 8003510:	6039      	str	r1, [r7, #0]
 8003512:	1dfb      	adds	r3, r7, #7
 8003514:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003516:	1dfb      	adds	r3, r7, #7
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	2b7f      	cmp	r3, #127	; 0x7f
 800351c:	d828      	bhi.n	8003570 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800351e:	4a2f      	ldr	r2, [pc, #188]	; (80035dc <__NVIC_SetPriority+0xd4>)
 8003520:	1dfb      	adds	r3, r7, #7
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	b25b      	sxtb	r3, r3
 8003526:	089b      	lsrs	r3, r3, #2
 8003528:	33c0      	adds	r3, #192	; 0xc0
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	589b      	ldr	r3, [r3, r2]
 800352e:	1dfa      	adds	r2, r7, #7
 8003530:	7812      	ldrb	r2, [r2, #0]
 8003532:	0011      	movs	r1, r2
 8003534:	2203      	movs	r2, #3
 8003536:	400a      	ands	r2, r1
 8003538:	00d2      	lsls	r2, r2, #3
 800353a:	21ff      	movs	r1, #255	; 0xff
 800353c:	4091      	lsls	r1, r2
 800353e:	000a      	movs	r2, r1
 8003540:	43d2      	mvns	r2, r2
 8003542:	401a      	ands	r2, r3
 8003544:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	019b      	lsls	r3, r3, #6
 800354a:	22ff      	movs	r2, #255	; 0xff
 800354c:	401a      	ands	r2, r3
 800354e:	1dfb      	adds	r3, r7, #7
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	0018      	movs	r0, r3
 8003554:	2303      	movs	r3, #3
 8003556:	4003      	ands	r3, r0
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800355c:	481f      	ldr	r0, [pc, #124]	; (80035dc <__NVIC_SetPriority+0xd4>)
 800355e:	1dfb      	adds	r3, r7, #7
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	b25b      	sxtb	r3, r3
 8003564:	089b      	lsrs	r3, r3, #2
 8003566:	430a      	orrs	r2, r1
 8003568:	33c0      	adds	r3, #192	; 0xc0
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800356e:	e031      	b.n	80035d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003570:	4a1b      	ldr	r2, [pc, #108]	; (80035e0 <__NVIC_SetPriority+0xd8>)
 8003572:	1dfb      	adds	r3, r7, #7
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	0019      	movs	r1, r3
 8003578:	230f      	movs	r3, #15
 800357a:	400b      	ands	r3, r1
 800357c:	3b08      	subs	r3, #8
 800357e:	089b      	lsrs	r3, r3, #2
 8003580:	3306      	adds	r3, #6
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	18d3      	adds	r3, r2, r3
 8003586:	3304      	adds	r3, #4
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	1dfa      	adds	r2, r7, #7
 800358c:	7812      	ldrb	r2, [r2, #0]
 800358e:	0011      	movs	r1, r2
 8003590:	2203      	movs	r2, #3
 8003592:	400a      	ands	r2, r1
 8003594:	00d2      	lsls	r2, r2, #3
 8003596:	21ff      	movs	r1, #255	; 0xff
 8003598:	4091      	lsls	r1, r2
 800359a:	000a      	movs	r2, r1
 800359c:	43d2      	mvns	r2, r2
 800359e:	401a      	ands	r2, r3
 80035a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	019b      	lsls	r3, r3, #6
 80035a6:	22ff      	movs	r2, #255	; 0xff
 80035a8:	401a      	ands	r2, r3
 80035aa:	1dfb      	adds	r3, r7, #7
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	0018      	movs	r0, r3
 80035b0:	2303      	movs	r3, #3
 80035b2:	4003      	ands	r3, r0
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80035b8:	4809      	ldr	r0, [pc, #36]	; (80035e0 <__NVIC_SetPriority+0xd8>)
 80035ba:	1dfb      	adds	r3, r7, #7
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	001c      	movs	r4, r3
 80035c0:	230f      	movs	r3, #15
 80035c2:	4023      	ands	r3, r4
 80035c4:	3b08      	subs	r3, #8
 80035c6:	089b      	lsrs	r3, r3, #2
 80035c8:	430a      	orrs	r2, r1
 80035ca:	3306      	adds	r3, #6
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	18c3      	adds	r3, r0, r3
 80035d0:	3304      	adds	r3, #4
 80035d2:	601a      	str	r2, [r3, #0]
}
 80035d4:	46c0      	nop			; (mov r8, r8)
 80035d6:	46bd      	mov	sp, r7
 80035d8:	b003      	add	sp, #12
 80035da:	bd90      	pop	{r4, r7, pc}
 80035dc:	e000e100 	.word	0xe000e100
 80035e0:	e000ed00 	.word	0xe000ed00

080035e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	1e5a      	subs	r2, r3, #1
 80035f0:	2380      	movs	r3, #128	; 0x80
 80035f2:	045b      	lsls	r3, r3, #17
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d301      	bcc.n	80035fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035f8:	2301      	movs	r3, #1
 80035fa:	e010      	b.n	800361e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035fc:	4b0a      	ldr	r3, [pc, #40]	; (8003628 <SysTick_Config+0x44>)
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	3a01      	subs	r2, #1
 8003602:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003604:	2301      	movs	r3, #1
 8003606:	425b      	negs	r3, r3
 8003608:	2103      	movs	r1, #3
 800360a:	0018      	movs	r0, r3
 800360c:	f7ff ff7c 	bl	8003508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003610:	4b05      	ldr	r3, [pc, #20]	; (8003628 <SysTick_Config+0x44>)
 8003612:	2200      	movs	r2, #0
 8003614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003616:	4b04      	ldr	r3, [pc, #16]	; (8003628 <SysTick_Config+0x44>)
 8003618:	2207      	movs	r2, #7
 800361a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800361c:	2300      	movs	r3, #0
}
 800361e:	0018      	movs	r0, r3
 8003620:	46bd      	mov	sp, r7
 8003622:	b002      	add	sp, #8
 8003624:	bd80      	pop	{r7, pc}
 8003626:	46c0      	nop			; (mov r8, r8)
 8003628:	e000e010 	.word	0xe000e010

0800362c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	607a      	str	r2, [r7, #4]
 8003636:	210f      	movs	r1, #15
 8003638:	187b      	adds	r3, r7, r1
 800363a:	1c02      	adds	r2, r0, #0
 800363c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	187b      	adds	r3, r7, r1
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	b25b      	sxtb	r3, r3
 8003646:	0011      	movs	r1, r2
 8003648:	0018      	movs	r0, r3
 800364a:	f7ff ff5d 	bl	8003508 <__NVIC_SetPriority>
}
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	46bd      	mov	sp, r7
 8003652:	b004      	add	sp, #16
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b082      	sub	sp, #8
 800365a:	af00      	add	r7, sp, #0
 800365c:	0002      	movs	r2, r0
 800365e:	1dfb      	adds	r3, r7, #7
 8003660:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003662:	1dfb      	adds	r3, r7, #7
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	b25b      	sxtb	r3, r3
 8003668:	0018      	movs	r0, r3
 800366a:	f7ff ff33 	bl	80034d4 <__NVIC_EnableIRQ>
}
 800366e:	46c0      	nop			; (mov r8, r8)
 8003670:	46bd      	mov	sp, r7
 8003672:	b002      	add	sp, #8
 8003674:	bd80      	pop	{r7, pc}

08003676 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b082      	sub	sp, #8
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	0018      	movs	r0, r3
 8003682:	f7ff ffaf 	bl	80035e4 <SysTick_Config>
 8003686:	0003      	movs	r3, r0
}
 8003688:	0018      	movs	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	b002      	add	sp, #8
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e036      	b.n	8003714 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2221      	movs	r2, #33	; 0x21
 80036aa:	2102      	movs	r1, #2
 80036ac:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	4a18      	ldr	r2, [pc, #96]	; (800371c <HAL_DMA_Init+0x8c>)
 80036ba:	4013      	ands	r3, r2
 80036bc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80036c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	69db      	ldr	r3, [r3, #28]
 80036e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	0018      	movs	r0, r3
 80036f8:	f000 f9d0 	bl	8003a9c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2221      	movs	r2, #33	; 0x21
 8003706:	2101      	movs	r1, #1
 8003708:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2220      	movs	r2, #32
 800370e:	2100      	movs	r1, #0
 8003710:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	0018      	movs	r0, r3
 8003716:	46bd      	mov	sp, r7
 8003718:	b004      	add	sp, #16
 800371a:	bd80      	pop	{r7, pc}
 800371c:	ffffc00f 	.word	0xffffc00f

08003720 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
 800372c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800372e:	2317      	movs	r3, #23
 8003730:	18fb      	adds	r3, r7, r3
 8003732:	2200      	movs	r2, #0
 8003734:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2220      	movs	r2, #32
 800373a:	5c9b      	ldrb	r3, [r3, r2]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d101      	bne.n	8003744 <HAL_DMA_Start_IT+0x24>
 8003740:	2302      	movs	r3, #2
 8003742:	e04f      	b.n	80037e4 <HAL_DMA_Start_IT+0xc4>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2220      	movs	r2, #32
 8003748:	2101      	movs	r1, #1
 800374a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2221      	movs	r2, #33	; 0x21
 8003750:	5c9b      	ldrb	r3, [r3, r2]
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b01      	cmp	r3, #1
 8003756:	d13a      	bne.n	80037ce <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2221      	movs	r2, #33	; 0x21
 800375c:	2102      	movs	r1, #2
 800375e:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2101      	movs	r1, #1
 8003772:	438a      	bics	r2, r1
 8003774:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	68b9      	ldr	r1, [r7, #8]
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 f960 	bl	8003a42 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003786:	2b00      	cmp	r3, #0
 8003788:	d008      	beq.n	800379c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	210e      	movs	r1, #14
 8003796:	430a      	orrs	r2, r1
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	e00f      	b.n	80037bc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	210a      	movs	r1, #10
 80037a8:	430a      	orrs	r2, r1
 80037aa:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2104      	movs	r1, #4
 80037b8:	438a      	bics	r2, r1
 80037ba:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2101      	movs	r1, #1
 80037c8:	430a      	orrs	r2, r1
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	e007      	b.n	80037de <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2220      	movs	r2, #32
 80037d2:	2100      	movs	r1, #0
 80037d4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80037d6:	2317      	movs	r3, #23
 80037d8:	18fb      	adds	r3, r7, r3
 80037da:	2202      	movs	r2, #2
 80037dc:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80037de:	2317      	movs	r3, #23
 80037e0:	18fb      	adds	r3, r7, r3
 80037e2:	781b      	ldrb	r3, [r3, #0]
}
 80037e4:	0018      	movs	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	b006      	add	sp, #24
 80037ea:	bd80      	pop	{r7, pc}

080037ec <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2221      	movs	r2, #33	; 0x21
 80037f8:	5c9b      	ldrb	r3, [r3, r2]
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d008      	beq.n	8003812 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2204      	movs	r2, #4
 8003804:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2220      	movs	r2, #32
 800380a:	2100      	movs	r1, #0
 800380c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e020      	b.n	8003854 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	210e      	movs	r1, #14
 800381e:	438a      	bics	r2, r1
 8003820:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2101      	movs	r1, #1
 800382e:	438a      	bics	r2, r1
 8003830:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800383a:	2101      	movs	r1, #1
 800383c:	4091      	lsls	r1, r2
 800383e:	000a      	movs	r2, r1
 8003840:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2221      	movs	r2, #33	; 0x21
 8003846:	2101      	movs	r1, #1
 8003848:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2220      	movs	r2, #32
 800384e:	2100      	movs	r1, #0
 8003850:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	0018      	movs	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	b002      	add	sp, #8
 800385a:	bd80      	pop	{r7, pc}

0800385c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003864:	210f      	movs	r1, #15
 8003866:	187b      	adds	r3, r7, r1
 8003868:	2200      	movs	r2, #0
 800386a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2221      	movs	r2, #33	; 0x21
 8003870:	5c9b      	ldrb	r3, [r3, r2]
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d006      	beq.n	8003886 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2204      	movs	r2, #4
 800387c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800387e:	187b      	adds	r3, r7, r1
 8003880:	2201      	movs	r2, #1
 8003882:	701a      	strb	r2, [r3, #0]
 8003884:	e028      	b.n	80038d8 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	210e      	movs	r1, #14
 8003892:	438a      	bics	r2, r1
 8003894:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2101      	movs	r1, #1
 80038a2:	438a      	bics	r2, r1
 80038a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ae:	2101      	movs	r1, #1
 80038b0:	4091      	lsls	r1, r2
 80038b2:	000a      	movs	r2, r1
 80038b4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2221      	movs	r2, #33	; 0x21
 80038ba:	2101      	movs	r1, #1
 80038bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2220      	movs	r2, #32
 80038c2:	2100      	movs	r1, #0
 80038c4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d004      	beq.n	80038d8 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	0010      	movs	r0, r2
 80038d6:	4798      	blx	r3
    }
  }
  return status;
 80038d8:	230f      	movs	r3, #15
 80038da:	18fb      	adds	r3, r7, r3
 80038dc:	781b      	ldrb	r3, [r3, #0]
}
 80038de:	0018      	movs	r0, r3
 80038e0:	46bd      	mov	sp, r7
 80038e2:	b004      	add	sp, #16
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	2204      	movs	r2, #4
 8003904:	409a      	lsls	r2, r3
 8003906:	0013      	movs	r3, r2
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	4013      	ands	r3, r2
 800390c:	d024      	beq.n	8003958 <HAL_DMA_IRQHandler+0x72>
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	2204      	movs	r2, #4
 8003912:	4013      	ands	r3, r2
 8003914:	d020      	beq.n	8003958 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2220      	movs	r2, #32
 800391e:	4013      	ands	r3, r2
 8003920:	d107      	bne.n	8003932 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2104      	movs	r1, #4
 800392e:	438a      	bics	r2, r1
 8003930:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800393a:	2104      	movs	r1, #4
 800393c:	4091      	lsls	r1, r2
 800393e:	000a      	movs	r2, r1
 8003940:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003946:	2b00      	cmp	r3, #0
 8003948:	d100      	bne.n	800394c <HAL_DMA_IRQHandler+0x66>
 800394a:	e06a      	b.n	8003a22 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	0010      	movs	r0, r2
 8003954:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003956:	e064      	b.n	8003a22 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395c:	2202      	movs	r2, #2
 800395e:	409a      	lsls	r2, r3
 8003960:	0013      	movs	r3, r2
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	4013      	ands	r3, r2
 8003966:	d02b      	beq.n	80039c0 <HAL_DMA_IRQHandler+0xda>
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2202      	movs	r2, #2
 800396c:	4013      	ands	r3, r2
 800396e:	d027      	beq.n	80039c0 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2220      	movs	r2, #32
 8003978:	4013      	ands	r3, r2
 800397a:	d10b      	bne.n	8003994 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	210a      	movs	r1, #10
 8003988:	438a      	bics	r2, r1
 800398a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2221      	movs	r2, #33	; 0x21
 8003990:	2101      	movs	r1, #1
 8003992:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800399c:	2102      	movs	r1, #2
 800399e:	4091      	lsls	r1, r2
 80039a0:	000a      	movs	r2, r1
 80039a2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2220      	movs	r2, #32
 80039a8:	2100      	movs	r1, #0
 80039aa:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d036      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	0010      	movs	r0, r2
 80039bc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80039be:	e030      	b.n	8003a22 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c4:	2208      	movs	r2, #8
 80039c6:	409a      	lsls	r2, r3
 80039c8:	0013      	movs	r3, r2
 80039ca:	68fa      	ldr	r2, [r7, #12]
 80039cc:	4013      	ands	r3, r2
 80039ce:	d028      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x13c>
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	2208      	movs	r2, #8
 80039d4:	4013      	ands	r3, r2
 80039d6:	d024      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	210e      	movs	r1, #14
 80039e4:	438a      	bics	r2, r1
 80039e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f0:	2101      	movs	r1, #1
 80039f2:	4091      	lsls	r1, r2
 80039f4:	000a      	movs	r2, r1
 80039f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2221      	movs	r2, #33	; 0x21
 8003a02:	2101      	movs	r1, #1
 8003a04:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2220      	movs	r2, #32
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	0010      	movs	r0, r2
 8003a1e:	4798      	blx	r3
    }
  }
}
 8003a20:	e7ff      	b.n	8003a22 <HAL_DMA_IRQHandler+0x13c>
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	46bd      	mov	sp, r7
 8003a26:	b004      	add	sp, #16
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b082      	sub	sp, #8
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2221      	movs	r2, #33	; 0x21
 8003a36:	5c9b      	ldrb	r3, [r3, r2]
 8003a38:	b2db      	uxtb	r3, r3
}
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	b002      	add	sp, #8
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b084      	sub	sp, #16
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	607a      	str	r2, [r7, #4]
 8003a4e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a58:	2101      	movs	r1, #1
 8003a5a:	4091      	lsls	r1, r2
 8003a5c:	000a      	movs	r2, r1
 8003a5e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b10      	cmp	r3, #16
 8003a6e:	d108      	bne.n	8003a82 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a80:	e007      	b.n	8003a92 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	60da      	str	r2, [r3, #12]
}
 8003a92:	46c0      	nop			; (mov r8, r8)
 8003a94:	46bd      	mov	sp, r7
 8003a96:	b004      	add	sp, #16
 8003a98:	bd80      	pop	{r7, pc}
	...

08003a9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a08      	ldr	r2, [pc, #32]	; (8003acc <DMA_CalcBaseAndBitshift+0x30>)
 8003aaa:	4694      	mov	ip, r2
 8003aac:	4463      	add	r3, ip
 8003aae:	2114      	movs	r1, #20
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	f7fc fb29 	bl	8000108 <__udivsi3>
 8003ab6:	0003      	movs	r3, r0
 8003ab8:	009a      	lsls	r2, r3, #2
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a03      	ldr	r2, [pc, #12]	; (8003ad0 <DMA_CalcBaseAndBitshift+0x34>)
 8003ac2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003ac4:	46c0      	nop			; (mov r8, r8)
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	b002      	add	sp, #8
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	bffdfff8 	.word	0xbffdfff8
 8003ad0:	40020000 	.word	0x40020000

08003ad4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ae2:	e14f      	b.n	8003d84 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2101      	movs	r1, #1
 8003aea:	697a      	ldr	r2, [r7, #20]
 8003aec:	4091      	lsls	r1, r2
 8003aee:	000a      	movs	r2, r1
 8003af0:	4013      	ands	r3, r2
 8003af2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d100      	bne.n	8003afc <HAL_GPIO_Init+0x28>
 8003afa:	e140      	b.n	8003d7e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	2203      	movs	r2, #3
 8003b02:	4013      	ands	r3, r2
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d005      	beq.n	8003b14 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	2203      	movs	r2, #3
 8003b0e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d130      	bne.n	8003b76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	005b      	lsls	r3, r3, #1
 8003b1e:	2203      	movs	r2, #3
 8003b20:	409a      	lsls	r2, r3
 8003b22:	0013      	movs	r3, r2
 8003b24:	43da      	mvns	r2, r3
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	68da      	ldr	r2, [r3, #12]
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	005b      	lsls	r3, r3, #1
 8003b34:	409a      	lsls	r2, r3
 8003b36:	0013      	movs	r3, r2
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	409a      	lsls	r2, r3
 8003b50:	0013      	movs	r3, r2
 8003b52:	43da      	mvns	r2, r3
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	4013      	ands	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	091b      	lsrs	r3, r3, #4
 8003b60:	2201      	movs	r2, #1
 8003b62:	401a      	ands	r2, r3
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	409a      	lsls	r2, r3
 8003b68:	0013      	movs	r3, r2
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2203      	movs	r2, #3
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d017      	beq.n	8003bb2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	2203      	movs	r2, #3
 8003b8e:	409a      	lsls	r2, r3
 8003b90:	0013      	movs	r3, r2
 8003b92:	43da      	mvns	r2, r3
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	4013      	ands	r3, r2
 8003b98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	689a      	ldr	r2, [r3, #8]
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	409a      	lsls	r2, r3
 8003ba4:	0013      	movs	r3, r2
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2203      	movs	r2, #3
 8003bb8:	4013      	ands	r3, r2
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d123      	bne.n	8003c06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	08da      	lsrs	r2, r3, #3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	3208      	adds	r2, #8
 8003bc6:	0092      	lsls	r2, r2, #2
 8003bc8:	58d3      	ldr	r3, [r2, r3]
 8003bca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	2207      	movs	r2, #7
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	220f      	movs	r2, #15
 8003bd6:	409a      	lsls	r2, r3
 8003bd8:	0013      	movs	r3, r2
 8003bda:	43da      	mvns	r2, r3
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	4013      	ands	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	691a      	ldr	r2, [r3, #16]
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	2107      	movs	r1, #7
 8003bea:	400b      	ands	r3, r1
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	409a      	lsls	r2, r3
 8003bf0:	0013      	movs	r3, r2
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	08da      	lsrs	r2, r3, #3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	3208      	adds	r2, #8
 8003c00:	0092      	lsls	r2, r2, #2
 8003c02:	6939      	ldr	r1, [r7, #16]
 8003c04:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	005b      	lsls	r3, r3, #1
 8003c10:	2203      	movs	r2, #3
 8003c12:	409a      	lsls	r2, r3
 8003c14:	0013      	movs	r3, r2
 8003c16:	43da      	mvns	r2, r3
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2203      	movs	r2, #3
 8003c24:	401a      	ands	r2, r3
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	409a      	lsls	r2, r3
 8003c2c:	0013      	movs	r3, r2
 8003c2e:	693a      	ldr	r2, [r7, #16]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	23c0      	movs	r3, #192	; 0xc0
 8003c40:	029b      	lsls	r3, r3, #10
 8003c42:	4013      	ands	r3, r2
 8003c44:	d100      	bne.n	8003c48 <HAL_GPIO_Init+0x174>
 8003c46:	e09a      	b.n	8003d7e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c48:	4b54      	ldr	r3, [pc, #336]	; (8003d9c <HAL_GPIO_Init+0x2c8>)
 8003c4a:	699a      	ldr	r2, [r3, #24]
 8003c4c:	4b53      	ldr	r3, [pc, #332]	; (8003d9c <HAL_GPIO_Init+0x2c8>)
 8003c4e:	2101      	movs	r1, #1
 8003c50:	430a      	orrs	r2, r1
 8003c52:	619a      	str	r2, [r3, #24]
 8003c54:	4b51      	ldr	r3, [pc, #324]	; (8003d9c <HAL_GPIO_Init+0x2c8>)
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	60bb      	str	r3, [r7, #8]
 8003c5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c60:	4a4f      	ldr	r2, [pc, #316]	; (8003da0 <HAL_GPIO_Init+0x2cc>)
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	089b      	lsrs	r3, r3, #2
 8003c66:	3302      	adds	r3, #2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	589b      	ldr	r3, [r3, r2]
 8003c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2203      	movs	r2, #3
 8003c72:	4013      	ands	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	220f      	movs	r2, #15
 8003c78:	409a      	lsls	r2, r3
 8003c7a:	0013      	movs	r3, r2
 8003c7c:	43da      	mvns	r2, r3
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	4013      	ands	r3, r2
 8003c82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	2390      	movs	r3, #144	; 0x90
 8003c88:	05db      	lsls	r3, r3, #23
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d013      	beq.n	8003cb6 <HAL_GPIO_Init+0x1e2>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a44      	ldr	r2, [pc, #272]	; (8003da4 <HAL_GPIO_Init+0x2d0>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d00d      	beq.n	8003cb2 <HAL_GPIO_Init+0x1de>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a43      	ldr	r2, [pc, #268]	; (8003da8 <HAL_GPIO_Init+0x2d4>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d007      	beq.n	8003cae <HAL_GPIO_Init+0x1da>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a42      	ldr	r2, [pc, #264]	; (8003dac <HAL_GPIO_Init+0x2d8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d101      	bne.n	8003caa <HAL_GPIO_Init+0x1d6>
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e006      	b.n	8003cb8 <HAL_GPIO_Init+0x1e4>
 8003caa:	2305      	movs	r3, #5
 8003cac:	e004      	b.n	8003cb8 <HAL_GPIO_Init+0x1e4>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e002      	b.n	8003cb8 <HAL_GPIO_Init+0x1e4>
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e000      	b.n	8003cb8 <HAL_GPIO_Init+0x1e4>
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	2103      	movs	r1, #3
 8003cbc:	400a      	ands	r2, r1
 8003cbe:	0092      	lsls	r2, r2, #2
 8003cc0:	4093      	lsls	r3, r2
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003cc8:	4935      	ldr	r1, [pc, #212]	; (8003da0 <HAL_GPIO_Init+0x2cc>)
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	089b      	lsrs	r3, r3, #2
 8003cce:	3302      	adds	r3, #2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cd6:	4b36      	ldr	r3, [pc, #216]	; (8003db0 <HAL_GPIO_Init+0x2dc>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	43da      	mvns	r2, r3
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	2380      	movs	r3, #128	; 0x80
 8003cec:	035b      	lsls	r3, r3, #13
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d003      	beq.n	8003cfa <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003cfa:	4b2d      	ldr	r3, [pc, #180]	; (8003db0 <HAL_GPIO_Init+0x2dc>)
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003d00:	4b2b      	ldr	r3, [pc, #172]	; (8003db0 <HAL_GPIO_Init+0x2dc>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	43da      	mvns	r2, r3
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	2380      	movs	r3, #128	; 0x80
 8003d16:	039b      	lsls	r3, r3, #14
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d003      	beq.n	8003d24 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003d24:	4b22      	ldr	r3, [pc, #136]	; (8003db0 <HAL_GPIO_Init+0x2dc>)
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003d2a:	4b21      	ldr	r3, [pc, #132]	; (8003db0 <HAL_GPIO_Init+0x2dc>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	43da      	mvns	r2, r3
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	4013      	ands	r3, r2
 8003d38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685a      	ldr	r2, [r3, #4]
 8003d3e:	2380      	movs	r3, #128	; 0x80
 8003d40:	029b      	lsls	r3, r3, #10
 8003d42:	4013      	ands	r3, r2
 8003d44:	d003      	beq.n	8003d4e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003d4e:	4b18      	ldr	r3, [pc, #96]	; (8003db0 <HAL_GPIO_Init+0x2dc>)
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003d54:	4b16      	ldr	r3, [pc, #88]	; (8003db0 <HAL_GPIO_Init+0x2dc>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	4013      	ands	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	2380      	movs	r3, #128	; 0x80
 8003d6a:	025b      	lsls	r3, r3, #9
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	d003      	beq.n	8003d78 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003d78:	4b0d      	ldr	r3, [pc, #52]	; (8003db0 <HAL_GPIO_Init+0x2dc>)
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	3301      	adds	r3, #1
 8003d82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	40da      	lsrs	r2, r3
 8003d8c:	1e13      	subs	r3, r2, #0
 8003d8e:	d000      	beq.n	8003d92 <HAL_GPIO_Init+0x2be>
 8003d90:	e6a8      	b.n	8003ae4 <HAL_GPIO_Init+0x10>
  } 
}
 8003d92:	46c0      	nop			; (mov r8, r8)
 8003d94:	46c0      	nop			; (mov r8, r8)
 8003d96:	46bd      	mov	sp, r7
 8003d98:	b006      	add	sp, #24
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	40010000 	.word	0x40010000
 8003da4:	48000400 	.word	0x48000400
 8003da8:	48000800 	.word	0x48000800
 8003dac:	48000c00 	.word	0x48000c00
 8003db0:	40010400 	.word	0x40010400

08003db4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	0008      	movs	r0, r1
 8003dbe:	0011      	movs	r1, r2
 8003dc0:	1cbb      	adds	r3, r7, #2
 8003dc2:	1c02      	adds	r2, r0, #0
 8003dc4:	801a      	strh	r2, [r3, #0]
 8003dc6:	1c7b      	adds	r3, r7, #1
 8003dc8:	1c0a      	adds	r2, r1, #0
 8003dca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dcc:	1c7b      	adds	r3, r7, #1
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d004      	beq.n	8003dde <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003dd4:	1cbb      	adds	r3, r7, #2
 8003dd6:	881a      	ldrh	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ddc:	e003      	b.n	8003de6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003dde:	1cbb      	adds	r3, r7, #2
 8003de0:	881a      	ldrh	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	46bd      	mov	sp, r7
 8003dea:	b002      	add	sp, #8
 8003dec:	bd80      	pop	{r7, pc}
	...

08003df0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e082      	b.n	8003f08 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2241      	movs	r2, #65	; 0x41
 8003e06:	5c9b      	ldrb	r3, [r3, r2]
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d107      	bne.n	8003e1e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2240      	movs	r2, #64	; 0x40
 8003e12:	2100      	movs	r1, #0
 8003e14:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	0018      	movs	r0, r3
 8003e1a:	f7ff f865 	bl	8002ee8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2241      	movs	r2, #65	; 0x41
 8003e22:	2124      	movs	r1, #36	; 0x24
 8003e24:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2101      	movs	r1, #1
 8003e32:	438a      	bics	r2, r1
 8003e34:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4934      	ldr	r1, [pc, #208]	; (8003f10 <HAL_I2C_Init+0x120>)
 8003e40:	400a      	ands	r2, r1
 8003e42:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4931      	ldr	r1, [pc, #196]	; (8003f14 <HAL_I2C_Init+0x124>)
 8003e50:	400a      	ands	r2, r1
 8003e52:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d108      	bne.n	8003e6e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2180      	movs	r1, #128	; 0x80
 8003e66:	0209      	lsls	r1, r1, #8
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	609a      	str	r2, [r3, #8]
 8003e6c:	e007      	b.n	8003e7e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689a      	ldr	r2, [r3, #8]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2184      	movs	r1, #132	; 0x84
 8003e78:	0209      	lsls	r1, r1, #8
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d104      	bne.n	8003e90 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2280      	movs	r2, #128	; 0x80
 8003e8c:	0112      	lsls	r2, r2, #4
 8003e8e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	685a      	ldr	r2, [r3, #4]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	491f      	ldr	r1, [pc, #124]	; (8003f18 <HAL_I2C_Init+0x128>)
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68da      	ldr	r2, [r3, #12]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	491a      	ldr	r1, [pc, #104]	; (8003f14 <HAL_I2C_Init+0x124>)
 8003eac:	400a      	ands	r2, r1
 8003eae:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691a      	ldr	r2, [r3, #16]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	431a      	orrs	r2, r3
 8003eba:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	69d9      	ldr	r1, [r3, #28]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1a      	ldr	r2, [r3, #32]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2101      	movs	r1, #1
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2241      	movs	r2, #65	; 0x41
 8003ef4:	2120      	movs	r1, #32
 8003ef6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2242      	movs	r2, #66	; 0x42
 8003f02:	2100      	movs	r1, #0
 8003f04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	0018      	movs	r0, r3
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	b002      	add	sp, #8
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	f0ffffff 	.word	0xf0ffffff
 8003f14:	ffff7fff 	.word	0xffff7fff
 8003f18:	02008000 	.word	0x02008000

08003f1c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003f1c:	b5b0      	push	{r4, r5, r7, lr}
 8003f1e:	b088      	sub	sp, #32
 8003f20:	af02      	add	r7, sp, #8
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	0008      	movs	r0, r1
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	0019      	movs	r1, r3
 8003f2a:	230a      	movs	r3, #10
 8003f2c:	18fb      	adds	r3, r7, r3
 8003f2e:	1c02      	adds	r2, r0, #0
 8003f30:	801a      	strh	r2, [r3, #0]
 8003f32:	2308      	movs	r3, #8
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	1c0a      	adds	r2, r1, #0
 8003f38:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2241      	movs	r2, #65	; 0x41
 8003f3e:	5c9b      	ldrb	r3, [r3, r2]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b20      	cmp	r3, #32
 8003f44:	d000      	beq.n	8003f48 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8003f46:	e0dd      	b.n	8004104 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	699a      	ldr	r2, [r3, #24]
 8003f4e:	2380      	movs	r3, #128	; 0x80
 8003f50:	021b      	lsls	r3, r3, #8
 8003f52:	401a      	ands	r2, r3
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	021b      	lsls	r3, r3, #8
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d101      	bne.n	8003f60 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	e0d2      	b.n	8004106 <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2240      	movs	r2, #64	; 0x40
 8003f64:	5c9b      	ldrb	r3, [r3, r2]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d101      	bne.n	8003f6e <HAL_I2C_Master_Transmit_DMA+0x52>
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	e0cb      	b.n	8004106 <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2240      	movs	r2, #64	; 0x40
 8003f72:	2101      	movs	r1, #1
 8003f74:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2241      	movs	r2, #65	; 0x41
 8003f7a:	2121      	movs	r1, #33	; 0x21
 8003f7c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2242      	movs	r2, #66	; 0x42
 8003f82:	2110      	movs	r1, #16
 8003f84:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2208      	movs	r2, #8
 8003f96:	18ba      	adds	r2, r7, r2
 8003f98:	8812      	ldrh	r2, [r2, #0]
 8003f9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	4a5c      	ldr	r2, [pc, #368]	; (8004110 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8003fa0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4a5b      	ldr	r2, [pc, #364]	; (8004114 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8003fa6:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	2bff      	cmp	r3, #255	; 0xff
 8003fb0:	d906      	bls.n	8003fc0 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	22ff      	movs	r2, #255	; 0xff
 8003fb6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003fb8:	2380      	movs	r3, #128	; 0x80
 8003fba:	045b      	lsls	r3, r3, #17
 8003fbc:	617b      	str	r3, [r7, #20]
 8003fbe:	e007      	b.n	8003fd0 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003fca:	2380      	movs	r3, #128	; 0x80
 8003fcc:	049b      	lsls	r3, r3, #18
 8003fce:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d100      	bne.n	8003fda <HAL_I2C_Master_Transmit_DMA+0xbe>
 8003fd8:	e078      	b.n	80040cc <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d023      	beq.n	800402a <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe6:	4a4c      	ldr	r2, [pc, #304]	; (8004118 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8003fe8:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fee:	4a4b      	ldr	r2, [pc, #300]	; (800411c <HAL_I2C_Master_Transmit_DMA+0x200>)
 8003ff0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffe:	2200      	movs	r2, #0
 8004000:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3328      	adds	r3, #40	; 0x28
 800400e:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004014:	2513      	movs	r5, #19
 8004016:	197c      	adds	r4, r7, r5
 8004018:	f7ff fb82 	bl	8003720 <HAL_DMA_Start_IT>
 800401c:	0003      	movs	r3, r0
 800401e:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004020:	197b      	adds	r3, r7, r5
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d13d      	bne.n	80040a4 <HAL_I2C_Master_Transmit_DMA+0x188>
 8004028:	e013      	b.n	8004052 <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2241      	movs	r2, #65	; 0x41
 800402e:	2120      	movs	r1, #32
 8004030:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2242      	movs	r2, #66	; 0x42
 8004036:	2100      	movs	r1, #0
 8004038:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800403e:	2280      	movs	r2, #128	; 0x80
 8004040:	431a      	orrs	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2240      	movs	r2, #64	; 0x40
 800404a:	2100      	movs	r1, #0
 800404c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e059      	b.n	8004106 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004056:	b2da      	uxtb	r2, r3
 8004058:	697c      	ldr	r4, [r7, #20]
 800405a:	230a      	movs	r3, #10
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	8819      	ldrh	r1, [r3, #0]
 8004060:	68f8      	ldr	r0, [r7, #12]
 8004062:	4b2f      	ldr	r3, [pc, #188]	; (8004120 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	0023      	movs	r3, r4
 8004068:	f001 fc1c 	bl	80058a4 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004070:	b29a      	uxth	r2, r3
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	b29a      	uxth	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2240      	movs	r2, #64	; 0x40
 8004082:	2100      	movs	r1, #0
 8004084:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2110      	movs	r1, #16
 800408a:	0018      	movs	r0, r3
 800408c:	f001 fc44 	bl	8005918 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2180      	movs	r1, #128	; 0x80
 800409c:	01c9      	lsls	r1, r1, #7
 800409e:	430a      	orrs	r2, r1
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	e02d      	b.n	8004100 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2241      	movs	r2, #65	; 0x41
 80040a8:	2120      	movs	r1, #32
 80040aa:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2242      	movs	r2, #66	; 0x42
 80040b0:	2100      	movs	r1, #0
 80040b2:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b8:	2210      	movs	r2, #16
 80040ba:	431a      	orrs	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2240      	movs	r2, #64	; 0x40
 80040c4:	2100      	movs	r1, #0
 80040c6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e01c      	b.n	8004106 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4a15      	ldr	r2, [pc, #84]	; (8004124 <HAL_I2C_Master_Transmit_DMA+0x208>)
 80040d0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	2380      	movs	r3, #128	; 0x80
 80040da:	049c      	lsls	r4, r3, #18
 80040dc:	230a      	movs	r3, #10
 80040de:	18fb      	adds	r3, r7, r3
 80040e0:	8819      	ldrh	r1, [r3, #0]
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	4b0e      	ldr	r3, [pc, #56]	; (8004120 <HAL_I2C_Master_Transmit_DMA+0x204>)
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	0023      	movs	r3, r4
 80040ea:	f001 fbdb 	bl	80058a4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2240      	movs	r2, #64	; 0x40
 80040f2:	2100      	movs	r1, #0
 80040f4:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2101      	movs	r1, #1
 80040fa:	0018      	movs	r0, r3
 80040fc:	f001 fc0c 	bl	8005918 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8004100:	2300      	movs	r3, #0
 8004102:	e000      	b.n	8004106 <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004104:	2302      	movs	r3, #2
  }
}
 8004106:	0018      	movs	r0, r3
 8004108:	46bd      	mov	sp, r7
 800410a:	b006      	add	sp, #24
 800410c:	bdb0      	pop	{r4, r5, r7, pc}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	ffff0000 	.word	0xffff0000
 8004114:	0800475d 	.word	0x0800475d
 8004118:	08005795 	.word	0x08005795
 800411c:	08005835 	.word	0x08005835
 8004120:	80002000 	.word	0x80002000
 8004124:	080042b1 	.word	0x080042b1

08004128 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	68f9      	ldr	r1, [r7, #12]
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	4798      	blx	r3
  }
}
 8004154:	46c0      	nop			; (mov r8, r8)
 8004156:	46bd      	mov	sp, r7
 8004158:	b004      	add	sp, #16
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	0a1b      	lsrs	r3, r3, #8
 8004178:	001a      	movs	r2, r3
 800417a:	2301      	movs	r3, #1
 800417c:	4013      	ands	r3, r2
 800417e:	d010      	beq.n	80041a2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	09db      	lsrs	r3, r3, #7
 8004184:	001a      	movs	r2, r3
 8004186:	2301      	movs	r3, #1
 8004188:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800418a:	d00a      	beq.n	80041a2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004190:	2201      	movs	r2, #1
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2280      	movs	r2, #128	; 0x80
 800419e:	0052      	lsls	r2, r2, #1
 80041a0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	0a9b      	lsrs	r3, r3, #10
 80041a6:	001a      	movs	r2, r3
 80041a8:	2301      	movs	r3, #1
 80041aa:	4013      	ands	r3, r2
 80041ac:	d010      	beq.n	80041d0 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	09db      	lsrs	r3, r3, #7
 80041b2:	001a      	movs	r2, r3
 80041b4:	2301      	movs	r3, #1
 80041b6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80041b8:	d00a      	beq.n	80041d0 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041be:	2208      	movs	r2, #8
 80041c0:	431a      	orrs	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2280      	movs	r2, #128	; 0x80
 80041cc:	00d2      	lsls	r2, r2, #3
 80041ce:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	0a5b      	lsrs	r3, r3, #9
 80041d4:	001a      	movs	r2, r3
 80041d6:	2301      	movs	r3, #1
 80041d8:	4013      	ands	r3, r2
 80041da:	d010      	beq.n	80041fe <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	09db      	lsrs	r3, r3, #7
 80041e0:	001a      	movs	r2, r3
 80041e2:	2301      	movs	r3, #1
 80041e4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80041e6:	d00a      	beq.n	80041fe <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ec:	2202      	movs	r2, #2
 80041ee:	431a      	orrs	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2280      	movs	r2, #128	; 0x80
 80041fa:	0092      	lsls	r2, r2, #2
 80041fc:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004202:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	220b      	movs	r2, #11
 8004208:	4013      	ands	r3, r2
 800420a:	d005      	beq.n	8004218 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	0011      	movs	r1, r2
 8004212:	0018      	movs	r0, r3
 8004214:	f001 f970 	bl	80054f8 <I2C_ITError>
  }
}
 8004218:	46c0      	nop			; (mov r8, r8)
 800421a:	46bd      	mov	sp, r7
 800421c:	b006      	add	sp, #24
 800421e:	bd80      	pop	{r7, pc}

08004220 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004228:	46c0      	nop			; (mov r8, r8)
 800422a:	46bd      	mov	sp, r7
 800422c:	b002      	add	sp, #8
 800422e:	bd80      	pop	{r7, pc}

08004230 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004238:	46c0      	nop			; (mov r8, r8)
 800423a:	46bd      	mov	sp, r7
 800423c:	b002      	add	sp, #8
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004248:	46c0      	nop			; (mov r8, r8)
 800424a:	46bd      	mov	sp, r7
 800424c:	b002      	add	sp, #8
 800424e:	bd80      	pop	{r7, pc}

08004250 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	0008      	movs	r0, r1
 800425a:	0011      	movs	r1, r2
 800425c:	1cfb      	adds	r3, r7, #3
 800425e:	1c02      	adds	r2, r0, #0
 8004260:	701a      	strb	r2, [r3, #0]
 8004262:	003b      	movs	r3, r7
 8004264:	1c0a      	adds	r2, r1, #0
 8004266:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004268:	46c0      	nop			; (mov r8, r8)
 800426a:	46bd      	mov	sp, r7
 800426c:	b002      	add	sp, #8
 800426e:	bd80      	pop	{r7, pc}

08004270 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004278:	46c0      	nop			; (mov r8, r8)
 800427a:	46bd      	mov	sp, r7
 800427c:	b002      	add	sp, #8
 800427e:	bd80      	pop	{r7, pc}

08004280 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004288:	46c0      	nop			; (mov r8, r8)
 800428a:	46bd      	mov	sp, r7
 800428c:	b002      	add	sp, #8
 800428e:	bd80      	pop	{r7, pc}

08004290 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b082      	sub	sp, #8
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004298:	46c0      	nop			; (mov r8, r8)
 800429a:	46bd      	mov	sp, r7
 800429c:	b002      	add	sp, #8
 800429e:	bd80      	pop	{r7, pc}

080042a0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80042a8:	46c0      	nop			; (mov r8, r8)
 80042aa:	46bd      	mov	sp, r7
 80042ac:	b002      	add	sp, #8
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80042b0:	b590      	push	{r4, r7, lr}
 80042b2:	b089      	sub	sp, #36	; 0x24
 80042b4:	af02      	add	r7, sp, #8
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2240      	movs	r2, #64	; 0x40
 80042c4:	5c9b      	ldrb	r3, [r3, r2]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d101      	bne.n	80042ce <I2C_Master_ISR_IT+0x1e>
 80042ca:	2302      	movs	r3, #2
 80042cc:	e12b      	b.n	8004526 <I2C_Master_ISR_IT+0x276>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2240      	movs	r2, #64	; 0x40
 80042d2:	2101      	movs	r1, #1
 80042d4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	091b      	lsrs	r3, r3, #4
 80042da:	001a      	movs	r2, r3
 80042dc:	2301      	movs	r3, #1
 80042de:	4013      	ands	r3, r2
 80042e0:	d014      	beq.n	800430c <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	091b      	lsrs	r3, r3, #4
 80042e6:	001a      	movs	r2, r3
 80042e8:	2301      	movs	r3, #1
 80042ea:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80042ec:	d00e      	beq.n	800430c <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2210      	movs	r2, #16
 80042f4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fa:	2204      	movs	r2, #4
 80042fc:	431a      	orrs	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	0018      	movs	r0, r3
 8004306:	f001 fa22 	bl	800574e <I2C_Flush_TXDR>
 800430a:	e0f5      	b.n	80044f8 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	089b      	lsrs	r3, r3, #2
 8004310:	001a      	movs	r2, r3
 8004312:	2301      	movs	r3, #1
 8004314:	4013      	ands	r3, r2
 8004316:	d023      	beq.n	8004360 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	089b      	lsrs	r3, r3, #2
 800431c:	001a      	movs	r2, r3
 800431e:	2301      	movs	r3, #1
 8004320:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004322:	d01d      	beq.n	8004360 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2204      	movs	r2, #4
 8004328:	4393      	bics	r3, r2
 800432a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	b2d2      	uxtb	r2, r2
 8004338:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433e:	1c5a      	adds	r2, r3, #1
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004348:	3b01      	subs	r3, #1
 800434a:	b29a      	uxth	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004354:	b29b      	uxth	r3, r3
 8004356:	3b01      	subs	r3, #1
 8004358:	b29a      	uxth	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800435e:	e0cb      	b.n	80044f8 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	085b      	lsrs	r3, r3, #1
 8004364:	001a      	movs	r2, r3
 8004366:	2301      	movs	r3, #1
 8004368:	4013      	ands	r3, r2
 800436a:	d01e      	beq.n	80043aa <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	085b      	lsrs	r3, r3, #1
 8004370:	001a      	movs	r2, r3
 8004372:	2301      	movs	r3, #1
 8004374:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004376:	d018      	beq.n	80043aa <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437c:	781a      	ldrb	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	1c5a      	adds	r2, r3, #1
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004392:	3b01      	subs	r3, #1
 8004394:	b29a      	uxth	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800439e:	b29b      	uxth	r3, r3
 80043a0:	3b01      	subs	r3, #1
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043a8:	e0a6      	b.n	80044f8 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	09db      	lsrs	r3, r3, #7
 80043ae:	001a      	movs	r2, r3
 80043b0:	2301      	movs	r3, #1
 80043b2:	4013      	ands	r3, r2
 80043b4:	d100      	bne.n	80043b8 <I2C_Master_ISR_IT+0x108>
 80043b6:	e06b      	b.n	8004490 <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	099b      	lsrs	r3, r3, #6
 80043bc:	001a      	movs	r2, r3
 80043be:	2301      	movs	r3, #1
 80043c0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80043c2:	d065      	beq.n	8004490 <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d04a      	beq.n	8004464 <I2C_Master_ISR_IT+0x1b4>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d146      	bne.n	8004464 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	b29a      	uxth	r2, r3
 80043de:	2112      	movs	r1, #18
 80043e0:	187b      	adds	r3, r7, r1
 80043e2:	0592      	lsls	r2, r2, #22
 80043e4:	0d92      	lsrs	r2, r2, #22
 80043e6:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	2bff      	cmp	r3, #255	; 0xff
 80043f0:	d910      	bls.n	8004414 <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	22ff      	movs	r2, #255	; 0xff
 80043f6:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	2380      	movs	r3, #128	; 0x80
 8004400:	045c      	lsls	r4, r3, #17
 8004402:	187b      	adds	r3, r7, r1
 8004404:	8819      	ldrh	r1, [r3, #0]
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	2300      	movs	r3, #0
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	0023      	movs	r3, r4
 800440e:	f001 fa49 	bl	80058a4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004412:	e03c      	b.n	800448e <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004418:	b29a      	uxth	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004422:	4a43      	ldr	r2, [pc, #268]	; (8004530 <I2C_Master_ISR_IT+0x280>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d00e      	beq.n	8004446 <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800442c:	b2da      	uxtb	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8004432:	2312      	movs	r3, #18
 8004434:	18fb      	adds	r3, r7, r3
 8004436:	8819      	ldrh	r1, [r3, #0]
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	2300      	movs	r3, #0
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	0023      	movs	r3, r4
 8004440:	f001 fa30 	bl	80058a4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004444:	e023      	b.n	800448e <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800444a:	b2da      	uxtb	r2, r3
 800444c:	2380      	movs	r3, #128	; 0x80
 800444e:	049c      	lsls	r4, r3, #18
 8004450:	2312      	movs	r3, #18
 8004452:	18fb      	adds	r3, r7, r3
 8004454:	8819      	ldrh	r1, [r3, #0]
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	2300      	movs	r3, #0
 800445a:	9300      	str	r3, [sp, #0]
 800445c:	0023      	movs	r3, r4
 800445e:	f001 fa21 	bl	80058a4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004462:	e014      	b.n	800448e <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	2380      	movs	r3, #128	; 0x80
 800446c:	049b      	lsls	r3, r3, #18
 800446e:	401a      	ands	r2, r3
 8004470:	2380      	movs	r3, #128	; 0x80
 8004472:	049b      	lsls	r3, r3, #18
 8004474:	429a      	cmp	r2, r3
 8004476:	d004      	beq.n	8004482 <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	0018      	movs	r0, r3
 800447c:	f000 fd44 	bl	8004f08 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004480:	e03a      	b.n	80044f8 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2140      	movs	r1, #64	; 0x40
 8004486:	0018      	movs	r0, r3
 8004488:	f001 f836 	bl	80054f8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800448c:	e034      	b.n	80044f8 <I2C_Master_ISR_IT+0x248>
 800448e:	e033      	b.n	80044f8 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	099b      	lsrs	r3, r3, #6
 8004494:	001a      	movs	r2, r3
 8004496:	2301      	movs	r3, #1
 8004498:	4013      	ands	r3, r2
 800449a:	d02d      	beq.n	80044f8 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	099b      	lsrs	r3, r3, #6
 80044a0:	001a      	movs	r2, r3
 80044a2:	2301      	movs	r3, #1
 80044a4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80044a6:	d027      	beq.n	80044f8 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d11d      	bne.n	80044ee <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	685a      	ldr	r2, [r3, #4]
 80044b8:	2380      	movs	r3, #128	; 0x80
 80044ba:	049b      	lsls	r3, r3, #18
 80044bc:	401a      	ands	r2, r3
 80044be:	2380      	movs	r3, #128	; 0x80
 80044c0:	049b      	lsls	r3, r3, #18
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d018      	beq.n	80044f8 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ca:	4a19      	ldr	r2, [pc, #100]	; (8004530 <I2C_Master_ISR_IT+0x280>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d109      	bne.n	80044e4 <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2180      	movs	r1, #128	; 0x80
 80044dc:	01c9      	lsls	r1, r1, #7
 80044de:	430a      	orrs	r2, r1
 80044e0:	605a      	str	r2, [r3, #4]
 80044e2:	e009      	b.n	80044f8 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	0018      	movs	r0, r3
 80044e8:	f000 fd0e 	bl	8004f08 <I2C_ITMasterSeqCplt>
 80044ec:	e004      	b.n	80044f8 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2140      	movs	r1, #64	; 0x40
 80044f2:	0018      	movs	r0, r3
 80044f4:	f001 f800 	bl	80054f8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	095b      	lsrs	r3, r3, #5
 80044fc:	001a      	movs	r2, r3
 80044fe:	2301      	movs	r3, #1
 8004500:	4013      	ands	r3, r2
 8004502:	d00b      	beq.n	800451c <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	095b      	lsrs	r3, r3, #5
 8004508:	001a      	movs	r2, r3
 800450a:	2301      	movs	r3, #1
 800450c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800450e:	d005      	beq.n	800451c <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	0011      	movs	r1, r2
 8004516:	0018      	movs	r0, r3
 8004518:	f000 fd9e 	bl	8005058 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2240      	movs	r2, #64	; 0x40
 8004520:	2100      	movs	r1, #0
 8004522:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	0018      	movs	r0, r3
 8004528:	46bd      	mov	sp, r7
 800452a:	b007      	add	sp, #28
 800452c:	bd90      	pop	{r4, r7, pc}
 800452e:	46c0      	nop			; (mov r8, r8)
 8004530:	ffff0000 	.word	0xffff0000

08004534 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004544:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2240      	movs	r2, #64	; 0x40
 800454e:	5c9b      	ldrb	r3, [r3, r2]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d101      	bne.n	8004558 <I2C_Slave_ISR_IT+0x24>
 8004554:	2302      	movs	r3, #2
 8004556:	e0fa      	b.n	800474e <I2C_Slave_ISR_IT+0x21a>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2240      	movs	r2, #64	; 0x40
 800455c:	2101      	movs	r1, #1
 800455e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	095b      	lsrs	r3, r3, #5
 8004564:	001a      	movs	r2, r3
 8004566:	2301      	movs	r3, #1
 8004568:	4013      	ands	r3, r2
 800456a:	d00b      	beq.n	8004584 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	095b      	lsrs	r3, r3, #5
 8004570:	001a      	movs	r2, r3
 8004572:	2301      	movs	r3, #1
 8004574:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004576:	d005      	beq.n	8004584 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	0011      	movs	r1, r2
 800457e:	0018      	movs	r0, r3
 8004580:	f000 fe3c 	bl	80051fc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	091b      	lsrs	r3, r3, #4
 8004588:	001a      	movs	r2, r3
 800458a:	2301      	movs	r3, #1
 800458c:	4013      	ands	r3, r2
 800458e:	d054      	beq.n	800463a <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	091b      	lsrs	r3, r3, #4
 8004594:	001a      	movs	r2, r3
 8004596:	2301      	movs	r3, #1
 8004598:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800459a:	d04e      	beq.n	800463a <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d12d      	bne.n	8004602 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2241      	movs	r2, #65	; 0x41
 80045aa:	5c9b      	ldrb	r3, [r3, r2]
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b28      	cmp	r3, #40	; 0x28
 80045b0:	d10b      	bne.n	80045ca <I2C_Slave_ISR_IT+0x96>
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	2380      	movs	r3, #128	; 0x80
 80045b6:	049b      	lsls	r3, r3, #18
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d106      	bne.n	80045ca <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	0011      	movs	r1, r2
 80045c2:	0018      	movs	r0, r3
 80045c4:	f000 ff3e 	bl	8005444 <I2C_ITListenCplt>
 80045c8:	e036      	b.n	8004638 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2241      	movs	r2, #65	; 0x41
 80045ce:	5c9b      	ldrb	r3, [r3, r2]
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b29      	cmp	r3, #41	; 0x29
 80045d4:	d110      	bne.n	80045f8 <I2C_Slave_ISR_IT+0xc4>
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	4a5f      	ldr	r2, [pc, #380]	; (8004758 <I2C_Slave_ISR_IT+0x224>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d00c      	beq.n	80045f8 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	2210      	movs	r2, #16
 80045e4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	0018      	movs	r0, r3
 80045ea:	f001 f8b0 	bl	800574e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	0018      	movs	r0, r3
 80045f2:	f000 fccb 	bl	8004f8c <I2C_ITSlaveSeqCplt>
 80045f6:	e01f      	b.n	8004638 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2210      	movs	r2, #16
 80045fe:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004600:	e09d      	b.n	800473e <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2210      	movs	r2, #16
 8004608:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800460e:	2204      	movs	r2, #4
 8004610:	431a      	orrs	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d005      	beq.n	8004628 <I2C_Slave_ISR_IT+0xf4>
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	2380      	movs	r3, #128	; 0x80
 8004620:	045b      	lsls	r3, r3, #17
 8004622:	429a      	cmp	r2, r3
 8004624:	d000      	beq.n	8004628 <I2C_Slave_ISR_IT+0xf4>
 8004626:	e08a      	b.n	800473e <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	0011      	movs	r1, r2
 8004630:	0018      	movs	r0, r3
 8004632:	f000 ff61 	bl	80054f8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004636:	e082      	b.n	800473e <I2C_Slave_ISR_IT+0x20a>
 8004638:	e081      	b.n	800473e <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	089b      	lsrs	r3, r3, #2
 800463e:	001a      	movs	r2, r3
 8004640:	2301      	movs	r3, #1
 8004642:	4013      	ands	r3, r2
 8004644:	d031      	beq.n	80046aa <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	089b      	lsrs	r3, r3, #2
 800464a:	001a      	movs	r2, r3
 800464c:	2301      	movs	r3, #1
 800464e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004650:	d02b      	beq.n	80046aa <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004656:	b29b      	uxth	r3, r3
 8004658:	2b00      	cmp	r3, #0
 800465a:	d018      	beq.n	800468e <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	b2d2      	uxtb	r2, r2
 8004668:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004678:	3b01      	subs	r3, #1
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004684:	b29b      	uxth	r3, r3
 8004686:	3b01      	subs	r3, #1
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004692:	b29b      	uxth	r3, r3
 8004694:	2b00      	cmp	r3, #0
 8004696:	d154      	bne.n	8004742 <I2C_Slave_ISR_IT+0x20e>
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	4a2f      	ldr	r2, [pc, #188]	; (8004758 <I2C_Slave_ISR_IT+0x224>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d050      	beq.n	8004742 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	0018      	movs	r0, r3
 80046a4:	f000 fc72 	bl	8004f8c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80046a8:	e04b      	b.n	8004742 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	08db      	lsrs	r3, r3, #3
 80046ae:	001a      	movs	r2, r3
 80046b0:	2301      	movs	r3, #1
 80046b2:	4013      	ands	r3, r2
 80046b4:	d00c      	beq.n	80046d0 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	08db      	lsrs	r3, r3, #3
 80046ba:	001a      	movs	r2, r3
 80046bc:	2301      	movs	r3, #1
 80046be:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80046c0:	d006      	beq.n	80046d0 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	0011      	movs	r1, r2
 80046c8:	0018      	movs	r0, r3
 80046ca:	f000 fb79 	bl	8004dc0 <I2C_ITAddrCplt>
 80046ce:	e039      	b.n	8004744 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	085b      	lsrs	r3, r3, #1
 80046d4:	001a      	movs	r2, r3
 80046d6:	2301      	movs	r3, #1
 80046d8:	4013      	ands	r3, r2
 80046da:	d033      	beq.n	8004744 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	085b      	lsrs	r3, r3, #1
 80046e0:	001a      	movs	r2, r3
 80046e2:	2301      	movs	r3, #1
 80046e4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80046e6:	d02d      	beq.n	8004744 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d018      	beq.n	8004724 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f6:	781a      	ldrb	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004702:	1c5a      	adds	r2, r3, #1
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470c:	b29b      	uxth	r3, r3
 800470e:	3b01      	subs	r3, #1
 8004710:	b29a      	uxth	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800471a:	3b01      	subs	r3, #1
 800471c:	b29a      	uxth	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	851a      	strh	r2, [r3, #40]	; 0x28
 8004722:	e00f      	b.n	8004744 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004724:	697a      	ldr	r2, [r7, #20]
 8004726:	2380      	movs	r3, #128	; 0x80
 8004728:	045b      	lsls	r3, r3, #17
 800472a:	429a      	cmp	r2, r3
 800472c:	d002      	beq.n	8004734 <I2C_Slave_ISR_IT+0x200>
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d107      	bne.n	8004744 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	0018      	movs	r0, r3
 8004738:	f000 fc28 	bl	8004f8c <I2C_ITSlaveSeqCplt>
 800473c:	e002      	b.n	8004744 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 800473e:	46c0      	nop			; (mov r8, r8)
 8004740:	e000      	b.n	8004744 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8004742:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2240      	movs	r2, #64	; 0x40
 8004748:	2100      	movs	r1, #0
 800474a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	0018      	movs	r0, r3
 8004750:	46bd      	mov	sp, r7
 8004752:	b006      	add	sp, #24
 8004754:	bd80      	pop	{r7, pc}
 8004756:	46c0      	nop			; (mov r8, r8)
 8004758:	ffff0000 	.word	0xffff0000

0800475c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800475c:	b590      	push	{r4, r7, lr}
 800475e:	b089      	sub	sp, #36	; 0x24
 8004760:	af02      	add	r7, sp, #8
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2240      	movs	r2, #64	; 0x40
 800476c:	5c9b      	ldrb	r3, [r3, r2]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <I2C_Master_ISR_DMA+0x1a>
 8004772:	2302      	movs	r3, #2
 8004774:	e0f7      	b.n	8004966 <I2C_Master_ISR_DMA+0x20a>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2240      	movs	r2, #64	; 0x40
 800477a:	2101      	movs	r1, #1
 800477c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	091b      	lsrs	r3, r3, #4
 8004782:	001a      	movs	r2, r3
 8004784:	2301      	movs	r3, #1
 8004786:	4013      	ands	r3, r2
 8004788:	d019      	beq.n	80047be <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	091b      	lsrs	r3, r3, #4
 800478e:	001a      	movs	r2, r3
 8004790:	2301      	movs	r3, #1
 8004792:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004794:	d013      	beq.n	80047be <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2210      	movs	r2, #16
 800479c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a2:	2204      	movs	r2, #4
 80047a4:	431a      	orrs	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2120      	movs	r1, #32
 80047ae:	0018      	movs	r0, r3
 80047b0:	f001 f8b2 	bl	8005918 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	0018      	movs	r0, r3
 80047b8:	f000 ffc9 	bl	800574e <I2C_Flush_TXDR>
 80047bc:	e0ce      	b.n	800495c <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	09db      	lsrs	r3, r3, #7
 80047c2:	001a      	movs	r2, r3
 80047c4:	2301      	movs	r3, #1
 80047c6:	4013      	ands	r3, r2
 80047c8:	d100      	bne.n	80047cc <I2C_Master_ISR_DMA+0x70>
 80047ca:	e07e      	b.n	80048ca <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	099b      	lsrs	r3, r3, #6
 80047d0:	001a      	movs	r2, r3
 80047d2:	2301      	movs	r3, #1
 80047d4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80047d6:	d100      	bne.n	80047da <I2C_Master_ISR_DMA+0x7e>
 80047d8:	e077      	b.n	80048ca <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2140      	movs	r1, #64	; 0x40
 80047e6:	438a      	bics	r2, r1
 80047e8:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d055      	beq.n	80048a0 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	2312      	movs	r3, #18
 80047fe:	18fb      	adds	r3, r7, r3
 8004800:	0592      	lsls	r2, r2, #22
 8004802:	0d92      	lsrs	r2, r2, #22
 8004804:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800480a:	b29b      	uxth	r3, r3
 800480c:	2bff      	cmp	r3, #255	; 0xff
 800480e:	d906      	bls.n	800481e <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	22ff      	movs	r2, #255	; 0xff
 8004814:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8004816:	2380      	movs	r3, #128	; 0x80
 8004818:	045b      	lsls	r3, r3, #17
 800481a:	617b      	str	r3, [r7, #20]
 800481c:	e010      	b.n	8004840 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004822:	b29a      	uxth	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482c:	4a50      	ldr	r2, [pc, #320]	; (8004970 <I2C_Master_ISR_DMA+0x214>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d003      	beq.n	800483a <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	e002      	b.n	8004840 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800483a:	2380      	movs	r3, #128	; 0x80
 800483c:	049b      	lsls	r3, r3, #18
 800483e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004844:	b2da      	uxtb	r2, r3
 8004846:	697c      	ldr	r4, [r7, #20]
 8004848:	2312      	movs	r3, #18
 800484a:	18fb      	adds	r3, r7, r3
 800484c:	8819      	ldrh	r1, [r3, #0]
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	2300      	movs	r3, #0
 8004852:	9300      	str	r3, [sp, #0]
 8004854:	0023      	movs	r3, r4
 8004856:	f001 f825 	bl	80058a4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800485e:	b29a      	uxth	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2241      	movs	r2, #65	; 0x41
 8004870:	5c9b      	ldrb	r3, [r3, r2]
 8004872:	b2db      	uxtb	r3, r3
 8004874:	2b22      	cmp	r3, #34	; 0x22
 8004876:	d109      	bne.n	800488c <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2180      	movs	r1, #128	; 0x80
 8004884:	0209      	lsls	r1, r1, #8
 8004886:	430a      	orrs	r2, r1
 8004888:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800488a:	e067      	b.n	800495c <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2180      	movs	r1, #128	; 0x80
 8004898:	01c9      	lsls	r1, r1, #7
 800489a:	430a      	orrs	r2, r1
 800489c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800489e:	e05d      	b.n	800495c <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	2380      	movs	r3, #128	; 0x80
 80048a8:	049b      	lsls	r3, r3, #18
 80048aa:	401a      	ands	r2, r3
 80048ac:	2380      	movs	r3, #128	; 0x80
 80048ae:	049b      	lsls	r3, r3, #18
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d004      	beq.n	80048be <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	0018      	movs	r0, r3
 80048b8:	f000 fb26 	bl	8004f08 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80048bc:	e04e      	b.n	800495c <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2140      	movs	r1, #64	; 0x40
 80048c2:	0018      	movs	r0, r3
 80048c4:	f000 fe18 	bl	80054f8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80048c8:	e048      	b.n	800495c <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	099b      	lsrs	r3, r3, #6
 80048ce:	001a      	movs	r2, r3
 80048d0:	2301      	movs	r3, #1
 80048d2:	4013      	ands	r3, r2
 80048d4:	d02e      	beq.n	8004934 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	099b      	lsrs	r3, r3, #6
 80048da:	001a      	movs	r2, r3
 80048dc:	2301      	movs	r3, #1
 80048de:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80048e0:	d028      	beq.n	8004934 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d11d      	bne.n	8004928 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	2380      	movs	r3, #128	; 0x80
 80048f4:	049b      	lsls	r3, r3, #18
 80048f6:	401a      	ands	r2, r3
 80048f8:	2380      	movs	r3, #128	; 0x80
 80048fa:	049b      	lsls	r3, r3, #18
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d02c      	beq.n	800495a <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004904:	4a1a      	ldr	r2, [pc, #104]	; (8004970 <I2C_Master_ISR_DMA+0x214>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d109      	bne.n	800491e <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	685a      	ldr	r2, [r3, #4]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2180      	movs	r1, #128	; 0x80
 8004916:	01c9      	lsls	r1, r1, #7
 8004918:	430a      	orrs	r2, r1
 800491a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800491c:	e01d      	b.n	800495a <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	0018      	movs	r0, r3
 8004922:	f000 faf1 	bl	8004f08 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8004926:	e018      	b.n	800495a <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2140      	movs	r1, #64	; 0x40
 800492c:	0018      	movs	r0, r3
 800492e:	f000 fde3 	bl	80054f8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004932:	e012      	b.n	800495a <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	095b      	lsrs	r3, r3, #5
 8004938:	001a      	movs	r2, r3
 800493a:	2301      	movs	r3, #1
 800493c:	4013      	ands	r3, r2
 800493e:	d00d      	beq.n	800495c <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	095b      	lsrs	r3, r3, #5
 8004944:	001a      	movs	r2, r3
 8004946:	2301      	movs	r3, #1
 8004948:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800494a:	d007      	beq.n	800495c <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	0011      	movs	r1, r2
 8004952:	0018      	movs	r0, r3
 8004954:	f000 fb80 	bl	8005058 <I2C_ITMasterCplt>
 8004958:	e000      	b.n	800495c <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 800495a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2240      	movs	r2, #64	; 0x40
 8004960:	2100      	movs	r1, #0
 8004962:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	0018      	movs	r0, r3
 8004968:	46bd      	mov	sp, r7
 800496a:	b007      	add	sp, #28
 800496c:	bd90      	pop	{r4, r7, pc}
 800496e:	46c0      	nop			; (mov r8, r8)
 8004970:	ffff0000 	.word	0xffff0000

08004974 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8004974:	b590      	push	{r4, r7, lr}
 8004976:	b089      	sub	sp, #36	; 0x24
 8004978:	af02      	add	r7, sp, #8
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8004980:	4b92      	ldr	r3, [pc, #584]	; (8004bcc <I2C_Mem_ISR_DMA+0x258>)
 8004982:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2240      	movs	r2, #64	; 0x40
 8004988:	5c9b      	ldrb	r3, [r3, r2]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d101      	bne.n	8004992 <I2C_Mem_ISR_DMA+0x1e>
 800498e:	2302      	movs	r3, #2
 8004990:	e118      	b.n	8004bc4 <I2C_Mem_ISR_DMA+0x250>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2240      	movs	r2, #64	; 0x40
 8004996:	2101      	movs	r1, #1
 8004998:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	091b      	lsrs	r3, r3, #4
 800499e:	001a      	movs	r2, r3
 80049a0:	2301      	movs	r3, #1
 80049a2:	4013      	ands	r3, r2
 80049a4:	d019      	beq.n	80049da <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	091b      	lsrs	r3, r3, #4
 80049aa:	001a      	movs	r2, r3
 80049ac:	2301      	movs	r3, #1
 80049ae:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80049b0:	d013      	beq.n	80049da <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2210      	movs	r2, #16
 80049b8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049be:	2204      	movs	r2, #4
 80049c0:	431a      	orrs	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2120      	movs	r1, #32
 80049ca:	0018      	movs	r0, r3
 80049cc:	f000 ffa4 	bl	8005918 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	0018      	movs	r0, r3
 80049d4:	f000 febb 	bl	800574e <I2C_Flush_TXDR>
 80049d8:	e0ef      	b.n	8004bba <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	085b      	lsrs	r3, r3, #1
 80049de:	001a      	movs	r2, r3
 80049e0:	2301      	movs	r3, #1
 80049e2:	4013      	ands	r3, r2
 80049e4:	d00f      	beq.n	8004a06 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	085b      	lsrs	r3, r3, #1
 80049ea:	001a      	movs	r2, r3
 80049ec:	2301      	movs	r3, #1
 80049ee:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80049f0:	d009      	beq.n	8004a06 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80049fa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2201      	movs	r2, #1
 8004a00:	4252      	negs	r2, r2
 8004a02:	651a      	str	r2, [r3, #80]	; 0x50
 8004a04:	e0d9      	b.n	8004bba <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	09db      	lsrs	r3, r3, #7
 8004a0a:	001a      	movs	r2, r3
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	4013      	ands	r3, r2
 8004a10:	d060      	beq.n	8004ad4 <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	099b      	lsrs	r3, r3, #6
 8004a16:	001a      	movs	r2, r3
 8004a18:	2301      	movs	r3, #1
 8004a1a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004a1c:	d05a      	beq.n	8004ad4 <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2110      	movs	r1, #16
 8004a22:	0018      	movs	r0, r3
 8004a24:	f000 ff78 	bl	8005918 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d04a      	beq.n	8004ac8 <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	2bff      	cmp	r3, #255	; 0xff
 8004a3a:	d910      	bls.n	8004a5e <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	22ff      	movs	r2, #255	; 0xff
 8004a40:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a46:	b299      	uxth	r1, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a4c:	b2da      	uxtb	r2, r3
 8004a4e:	2380      	movs	r3, #128	; 0x80
 8004a50:	045b      	lsls	r3, r3, #17
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	2400      	movs	r4, #0
 8004a56:	9400      	str	r4, [sp, #0]
 8004a58:	f000 ff24 	bl	80058a4 <I2C_TransferConfig>
 8004a5c:	e011      	b.n	8004a82 <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a6c:	b299      	uxth	r1, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a72:	b2da      	uxtb	r2, r3
 8004a74:	2380      	movs	r3, #128	; 0x80
 8004a76:	049b      	lsls	r3, r3, #18
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	2400      	movs	r4, #0
 8004a7c:	9400      	str	r4, [sp, #0]
 8004a7e:	f000 ff11 	bl	80058a4 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2241      	movs	r2, #65	; 0x41
 8004a98:	5c9b      	ldrb	r3, [r3, r2]
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	2b22      	cmp	r3, #34	; 0x22
 8004a9e:	d109      	bne.n	8004ab4 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2180      	movs	r1, #128	; 0x80
 8004aac:	0209      	lsls	r1, r1, #8
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004ab2:	e082      	b.n	8004bba <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2180      	movs	r1, #128	; 0x80
 8004ac0:	01c9      	lsls	r1, r1, #7
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004ac6:	e078      	b.n	8004bba <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2140      	movs	r1, #64	; 0x40
 8004acc:	0018      	movs	r0, r3
 8004ace:	f000 fd13 	bl	80054f8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004ad2:	e072      	b.n	8004bba <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	099b      	lsrs	r3, r3, #6
 8004ad8:	001a      	movs	r2, r3
 8004ada:	2301      	movs	r3, #1
 8004adc:	4013      	ands	r3, r2
 8004ade:	d05a      	beq.n	8004b96 <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	099b      	lsrs	r3, r3, #6
 8004ae4:	001a      	movs	r2, r3
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004aea:	d054      	beq.n	8004b96 <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2241      	movs	r2, #65	; 0x41
 8004af0:	5c9b      	ldrb	r3, [r3, r2]
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b22      	cmp	r3, #34	; 0x22
 8004af6:	d101      	bne.n	8004afc <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 8004af8:	4b35      	ldr	r3, [pc, #212]	; (8004bd0 <I2C_Mem_ISR_DMA+0x25c>)
 8004afa:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2bff      	cmp	r3, #255	; 0xff
 8004b04:	d911      	bls.n	8004b2a <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	22ff      	movs	r2, #255	; 0xff
 8004b0a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b10:	b299      	uxth	r1, r3
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b16:	b2da      	uxtb	r2, r3
 8004b18:	2380      	movs	r3, #128	; 0x80
 8004b1a:	045c      	lsls	r4, r3, #17
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	0023      	movs	r3, r4
 8004b24:	f000 febe 	bl	80058a4 <I2C_TransferConfig>
 8004b28:	e012      	b.n	8004b50 <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b38:	b299      	uxth	r1, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b3e:	b2da      	uxtb	r2, r3
 8004b40:	2380      	movs	r3, #128	; 0x80
 8004b42:	049c      	lsls	r4, r3, #18
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	0023      	movs	r3, r4
 8004b4c:	f000 feaa 	bl	80058a4 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b54:	b29a      	uxth	r2, r3
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2241      	movs	r2, #65	; 0x41
 8004b66:	5c9b      	ldrb	r3, [r3, r2]
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b22      	cmp	r3, #34	; 0x22
 8004b6c:	d109      	bne.n	8004b82 <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2180      	movs	r1, #128	; 0x80
 8004b7a:	0209      	lsls	r1, r1, #8
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b80:	e01b      	b.n	8004bba <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2180      	movs	r1, #128	; 0x80
 8004b8e:	01c9      	lsls	r1, r1, #7
 8004b90:	430a      	orrs	r2, r1
 8004b92:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b94:	e011      	b.n	8004bba <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	095b      	lsrs	r3, r3, #5
 8004b9a:	001a      	movs	r2, r3
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	d00b      	beq.n	8004bba <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	095b      	lsrs	r3, r3, #5
 8004ba6:	001a      	movs	r2, r3
 8004ba8:	2301      	movs	r3, #1
 8004baa:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004bac:	d005      	beq.n	8004bba <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004bae:	68ba      	ldr	r2, [r7, #8]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	0011      	movs	r1, r2
 8004bb4:	0018      	movs	r0, r3
 8004bb6:	f000 fa4f 	bl	8005058 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2240      	movs	r2, #64	; 0x40
 8004bbe:	2100      	movs	r1, #0
 8004bc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	b007      	add	sp, #28
 8004bca:	bd90      	pop	{r4, r7, pc}
 8004bcc:	80002000 	.word	0x80002000
 8004bd0:	80002400 	.word	0x80002400

08004bd4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2240      	movs	r2, #64	; 0x40
 8004bee:	5c9b      	ldrb	r3, [r3, r2]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d101      	bne.n	8004bf8 <I2C_Slave_ISR_DMA+0x24>
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	e0dd      	b.n	8004db4 <I2C_Slave_ISR_DMA+0x1e0>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2240      	movs	r2, #64	; 0x40
 8004bfc:	2101      	movs	r1, #1
 8004bfe:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	095b      	lsrs	r3, r3, #5
 8004c04:	001a      	movs	r2, r3
 8004c06:	2301      	movs	r3, #1
 8004c08:	4013      	ands	r3, r2
 8004c0a:	d00b      	beq.n	8004c24 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	095b      	lsrs	r3, r3, #5
 8004c10:	001a      	movs	r2, r3
 8004c12:	2301      	movs	r3, #1
 8004c14:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004c16:	d005      	beq.n	8004c24 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004c18:	68ba      	ldr	r2, [r7, #8]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	0011      	movs	r1, r2
 8004c1e:	0018      	movs	r0, r3
 8004c20:	f000 faec 	bl	80051fc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	091b      	lsrs	r3, r3, #4
 8004c28:	001a      	movs	r2, r3
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	d100      	bne.n	8004c32 <I2C_Slave_ISR_DMA+0x5e>
 8004c30:	e0a9      	b.n	8004d86 <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	091b      	lsrs	r3, r3, #4
 8004c36:	001a      	movs	r2, r3
 8004c38:	2301      	movs	r3, #1
 8004c3a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004c3c:	d100      	bne.n	8004c40 <I2C_Slave_ISR_DMA+0x6c>
 8004c3e:	e0a2      	b.n	8004d86 <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	0b9b      	lsrs	r3, r3, #14
 8004c44:	001a      	movs	r2, r3
 8004c46:	2301      	movs	r3, #1
 8004c48:	4013      	ands	r3, r2
 8004c4a:	d106      	bne.n	8004c5a <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	0bdb      	lsrs	r3, r3, #15
 8004c50:	001a      	movs	r2, r3
 8004c52:	2301      	movs	r3, #1
 8004c54:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c56:	d100      	bne.n	8004c5a <I2C_Slave_ISR_DMA+0x86>
 8004c58:	e08e      	b.n	8004d78 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00d      	beq.n	8004c7e <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	0bdb      	lsrs	r3, r3, #15
 8004c66:	001a      	movs	r2, r3
 8004c68:	2301      	movs	r3, #1
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	d007      	beq.n	8004c7e <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00d      	beq.n	8004ca2 <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	0b9b      	lsrs	r3, r3, #14
 8004c8a:	001a      	movs	r2, r3
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	4013      	ands	r3, r2
 8004c90:	d007      	beq.n	8004ca2 <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d12d      	bne.n	8004d04 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2241      	movs	r2, #65	; 0x41
 8004cac:	5c9b      	ldrb	r3, [r3, r2]
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b28      	cmp	r3, #40	; 0x28
 8004cb2:	d10b      	bne.n	8004ccc <I2C_Slave_ISR_DMA+0xf8>
 8004cb4:	69ba      	ldr	r2, [r7, #24]
 8004cb6:	2380      	movs	r3, #128	; 0x80
 8004cb8:	049b      	lsls	r3, r3, #18
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d106      	bne.n	8004ccc <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	0011      	movs	r1, r2
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	f000 fbbd 	bl	8005444 <I2C_ITListenCplt>
 8004cca:	e054      	b.n	8004d76 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2241      	movs	r2, #65	; 0x41
 8004cd0:	5c9b      	ldrb	r3, [r3, r2]
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	2b29      	cmp	r3, #41	; 0x29
 8004cd6:	d110      	bne.n	8004cfa <I2C_Slave_ISR_DMA+0x126>
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	4a38      	ldr	r2, [pc, #224]	; (8004dbc <I2C_Slave_ISR_DMA+0x1e8>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d00c      	beq.n	8004cfa <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2210      	movs	r2, #16
 8004ce6:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	0018      	movs	r0, r3
 8004cec:	f000 fd2f 	bl	800574e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	0018      	movs	r0, r3
 8004cf4:	f000 f94a 	bl	8004f8c <I2C_ITSlaveSeqCplt>
 8004cf8:	e03d      	b.n	8004d76 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2210      	movs	r2, #16
 8004d00:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004d02:	e03e      	b.n	8004d82 <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2210      	movs	r2, #16
 8004d0a:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d10:	2204      	movs	r2, #4
 8004d12:	431a      	orrs	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004d18:	2317      	movs	r3, #23
 8004d1a:	18fb      	adds	r3, r7, r3
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	2141      	movs	r1, #65	; 0x41
 8004d20:	5c52      	ldrb	r2, [r2, r1]
 8004d22:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d004      	beq.n	8004d34 <I2C_Slave_ISR_DMA+0x160>
 8004d2a:	69ba      	ldr	r2, [r7, #24]
 8004d2c:	2380      	movs	r3, #128	; 0x80
 8004d2e:	045b      	lsls	r3, r3, #17
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d126      	bne.n	8004d82 <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004d34:	2217      	movs	r2, #23
 8004d36:	18bb      	adds	r3, r7, r2
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	2b21      	cmp	r3, #33	; 0x21
 8004d3c:	d003      	beq.n	8004d46 <I2C_Slave_ISR_DMA+0x172>
 8004d3e:	18bb      	adds	r3, r7, r2
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	2b29      	cmp	r3, #41	; 0x29
 8004d44:	d103      	bne.n	8004d4e <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2221      	movs	r2, #33	; 0x21
 8004d4a:	631a      	str	r2, [r3, #48]	; 0x30
 8004d4c:	e00b      	b.n	8004d66 <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004d4e:	2217      	movs	r2, #23
 8004d50:	18bb      	adds	r3, r7, r2
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	2b22      	cmp	r3, #34	; 0x22
 8004d56:	d003      	beq.n	8004d60 <I2C_Slave_ISR_DMA+0x18c>
 8004d58:	18bb      	adds	r3, r7, r2
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	2b2a      	cmp	r3, #42	; 0x2a
 8004d5e:	d102      	bne.n	8004d66 <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2222      	movs	r2, #34	; 0x22
 8004d64:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	0011      	movs	r1, r2
 8004d6e:	0018      	movs	r0, r3
 8004d70:	f000 fbc2 	bl	80054f8 <I2C_ITError>
      if (treatdmanack == 1U)
 8004d74:	e005      	b.n	8004d82 <I2C_Slave_ISR_DMA+0x1ae>
 8004d76:	e004      	b.n	8004d82 <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2210      	movs	r2, #16
 8004d7e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004d80:	e013      	b.n	8004daa <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 8004d82:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004d84:	e011      	b.n	8004daa <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	08db      	lsrs	r3, r3, #3
 8004d8a:	001a      	movs	r2, r3
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	4013      	ands	r3, r2
 8004d90:	d00b      	beq.n	8004daa <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	08db      	lsrs	r3, r3, #3
 8004d96:	001a      	movs	r2, r3
 8004d98:	2301      	movs	r3, #1
 8004d9a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004d9c:	d005      	beq.n	8004daa <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	0011      	movs	r1, r2
 8004da4:	0018      	movs	r0, r3
 8004da6:	f000 f80b 	bl	8004dc0 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2240      	movs	r2, #64	; 0x40
 8004dae:	2100      	movs	r1, #0
 8004db0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	0018      	movs	r0, r3
 8004db6:	46bd      	mov	sp, r7
 8004db8:	b008      	add	sp, #32
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	ffff0000 	.word	0xffff0000

08004dc0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004dc0:	b5b0      	push	{r4, r5, r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2241      	movs	r2, #65	; 0x41
 8004dce:	5c9b      	ldrb	r3, [r3, r2]
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	001a      	movs	r2, r3
 8004dd4:	2328      	movs	r3, #40	; 0x28
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	2b28      	cmp	r3, #40	; 0x28
 8004dda:	d000      	beq.n	8004dde <I2C_ITAddrCplt+0x1e>
 8004ddc:	e088      	b.n	8004ef0 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	699b      	ldr	r3, [r3, #24]
 8004de4:	0c1b      	lsrs	r3, r3, #16
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	250f      	movs	r5, #15
 8004dea:	197b      	adds	r3, r7, r5
 8004dec:	2101      	movs	r1, #1
 8004dee:	400a      	ands	r2, r1
 8004df0:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	0c1b      	lsrs	r3, r3, #16
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	200c      	movs	r0, #12
 8004dfe:	183b      	adds	r3, r7, r0
 8004e00:	21fe      	movs	r1, #254	; 0xfe
 8004e02:	400a      	ands	r2, r1
 8004e04:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	b29a      	uxth	r2, r3
 8004e0e:	240a      	movs	r4, #10
 8004e10:	193b      	adds	r3, r7, r4
 8004e12:	0592      	lsls	r2, r2, #22
 8004e14:	0d92      	lsrs	r2, r2, #22
 8004e16:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	b29a      	uxth	r2, r3
 8004e20:	2308      	movs	r3, #8
 8004e22:	18fb      	adds	r3, r7, r3
 8004e24:	21fe      	movs	r1, #254	; 0xfe
 8004e26:	400a      	ands	r2, r1
 8004e28:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d148      	bne.n	8004ec4 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004e32:	0021      	movs	r1, r4
 8004e34:	187b      	adds	r3, r7, r1
 8004e36:	881b      	ldrh	r3, [r3, #0]
 8004e38:	09db      	lsrs	r3, r3, #7
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	183b      	adds	r3, r7, r0
 8004e3e:	881b      	ldrh	r3, [r3, #0]
 8004e40:	4053      	eors	r3, r2
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	001a      	movs	r2, r3
 8004e46:	2306      	movs	r3, #6
 8004e48:	4013      	ands	r3, r2
 8004e4a:	d120      	bne.n	8004e8e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004e4c:	183b      	adds	r3, r7, r0
 8004e4e:	187a      	adds	r2, r7, r1
 8004e50:	8812      	ldrh	r2, [r2, #0]
 8004e52:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e58:	1c5a      	adds	r2, r3, #1
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d14c      	bne.n	8004f00 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2208      	movs	r2, #8
 8004e72:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2240      	movs	r2, #64	; 0x40
 8004e78:	2100      	movs	r1, #0
 8004e7a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004e7c:	183b      	adds	r3, r7, r0
 8004e7e:	881a      	ldrh	r2, [r3, #0]
 8004e80:	197b      	adds	r3, r7, r5
 8004e82:	7819      	ldrb	r1, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	0018      	movs	r0, r3
 8004e88:	f7ff f9e2 	bl	8004250 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004e8c:	e038      	b.n	8004f00 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8004e8e:	240c      	movs	r4, #12
 8004e90:	193b      	adds	r3, r7, r4
 8004e92:	2208      	movs	r2, #8
 8004e94:	18ba      	adds	r2, r7, r2
 8004e96:	8812      	ldrh	r2, [r2, #0]
 8004e98:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004e9a:	2380      	movs	r3, #128	; 0x80
 8004e9c:	021a      	lsls	r2, r3, #8
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	0011      	movs	r1, r2
 8004ea2:	0018      	movs	r0, r3
 8004ea4:	f000 fdc6 	bl	8005a34 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2240      	movs	r2, #64	; 0x40
 8004eac:	2100      	movs	r1, #0
 8004eae:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004eb0:	193b      	adds	r3, r7, r4
 8004eb2:	881a      	ldrh	r2, [r3, #0]
 8004eb4:	230f      	movs	r3, #15
 8004eb6:	18fb      	adds	r3, r7, r3
 8004eb8:	7819      	ldrb	r1, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	0018      	movs	r0, r3
 8004ebe:	f7ff f9c7 	bl	8004250 <HAL_I2C_AddrCallback>
}
 8004ec2:	e01d      	b.n	8004f00 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004ec4:	2380      	movs	r3, #128	; 0x80
 8004ec6:	021a      	lsls	r2, r3, #8
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	0011      	movs	r1, r2
 8004ecc:	0018      	movs	r0, r3
 8004ece:	f000 fdb1 	bl	8005a34 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2240      	movs	r2, #64	; 0x40
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004eda:	230c      	movs	r3, #12
 8004edc:	18fb      	adds	r3, r7, r3
 8004ede:	881a      	ldrh	r2, [r3, #0]
 8004ee0:	230f      	movs	r3, #15
 8004ee2:	18fb      	adds	r3, r7, r3
 8004ee4:	7819      	ldrb	r1, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	0018      	movs	r0, r3
 8004eea:	f7ff f9b1 	bl	8004250 <HAL_I2C_AddrCallback>
}
 8004eee:	e007      	b.n	8004f00 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2208      	movs	r2, #8
 8004ef6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2240      	movs	r2, #64	; 0x40
 8004efc:	2100      	movs	r1, #0
 8004efe:	5499      	strb	r1, [r3, r2]
}
 8004f00:	46c0      	nop			; (mov r8, r8)
 8004f02:	46bd      	mov	sp, r7
 8004f04:	b004      	add	sp, #16
 8004f06:	bdb0      	pop	{r4, r5, r7, pc}

08004f08 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2242      	movs	r2, #66	; 0x42
 8004f14:	2100      	movs	r1, #0
 8004f16:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2241      	movs	r2, #65	; 0x41
 8004f1c:	5c9b      	ldrb	r3, [r3, r2]
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	2b21      	cmp	r3, #33	; 0x21
 8004f22:	d117      	bne.n	8004f54 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2241      	movs	r2, #65	; 0x41
 8004f28:	2120      	movs	r1, #32
 8004f2a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2211      	movs	r2, #17
 8004f30:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2101      	movs	r1, #1
 8004f3c:	0018      	movs	r0, r3
 8004f3e:	f000 fd79 	bl	8005a34 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2240      	movs	r2, #64	; 0x40
 8004f46:	2100      	movs	r1, #0
 8004f48:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	0018      	movs	r0, r3
 8004f4e:	f7fd fe69 	bl	8002c24 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f52:	e016      	b.n	8004f82 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2241      	movs	r2, #65	; 0x41
 8004f58:	2120      	movs	r1, #32
 8004f5a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2212      	movs	r2, #18
 8004f60:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2102      	movs	r1, #2
 8004f6c:	0018      	movs	r0, r3
 8004f6e:	f000 fd61 	bl	8005a34 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2240      	movs	r2, #64	; 0x40
 8004f76:	2100      	movs	r1, #0
 8004f78:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	0018      	movs	r0, r3
 8004f7e:	f7ff f94f 	bl	8004220 <HAL_I2C_MasterRxCpltCallback>
}
 8004f82:	46c0      	nop			; (mov r8, r8)
 8004f84:	46bd      	mov	sp, r7
 8004f86:	b002      	add	sp, #8
 8004f88:	bd80      	pop	{r7, pc}
	...

08004f8c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2242      	movs	r2, #66	; 0x42
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	0b9b      	lsrs	r3, r3, #14
 8004fa8:	001a      	movs	r2, r3
 8004faa:	2301      	movs	r3, #1
 8004fac:	4013      	ands	r3, r2
 8004fae:	d008      	beq.n	8004fc2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4925      	ldr	r1, [pc, #148]	; (8005050 <I2C_ITSlaveSeqCplt+0xc4>)
 8004fbc:	400a      	ands	r2, r1
 8004fbe:	601a      	str	r2, [r3, #0]
 8004fc0:	e00d      	b.n	8004fde <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	0bdb      	lsrs	r3, r3, #15
 8004fc6:	001a      	movs	r2, r3
 8004fc8:	2301      	movs	r3, #1
 8004fca:	4013      	ands	r3, r2
 8004fcc:	d007      	beq.n	8004fde <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	491e      	ldr	r1, [pc, #120]	; (8005054 <I2C_ITSlaveSeqCplt+0xc8>)
 8004fda:	400a      	ands	r2, r1
 8004fdc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2241      	movs	r2, #65	; 0x41
 8004fe2:	5c9b      	ldrb	r3, [r3, r2]
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b29      	cmp	r3, #41	; 0x29
 8004fe8:	d114      	bne.n	8005014 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2241      	movs	r2, #65	; 0x41
 8004fee:	2128      	movs	r1, #40	; 0x28
 8004ff0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2221      	movs	r2, #33	; 0x21
 8004ff6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2101      	movs	r1, #1
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	f000 fd19 	bl	8005a34 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2240      	movs	r2, #64	; 0x40
 8005006:	2100      	movs	r1, #0
 8005008:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	0018      	movs	r0, r3
 800500e:	f7ff f90f 	bl	8004230 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005012:	e019      	b.n	8005048 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2241      	movs	r2, #65	; 0x41
 8005018:	5c9b      	ldrb	r3, [r3, r2]
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b2a      	cmp	r3, #42	; 0x2a
 800501e:	d113      	bne.n	8005048 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2241      	movs	r2, #65	; 0x41
 8005024:	2128      	movs	r1, #40	; 0x28
 8005026:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2222      	movs	r2, #34	; 0x22
 800502c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2102      	movs	r1, #2
 8005032:	0018      	movs	r0, r3
 8005034:	f000 fcfe 	bl	8005a34 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2240      	movs	r2, #64	; 0x40
 800503c:	2100      	movs	r1, #0
 800503e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	0018      	movs	r0, r3
 8005044:	f7ff f8fc 	bl	8004240 <HAL_I2C_SlaveRxCpltCallback>
}
 8005048:	46c0      	nop			; (mov r8, r8)
 800504a:	46bd      	mov	sp, r7
 800504c:	b004      	add	sp, #16
 800504e:	bd80      	pop	{r7, pc}
 8005050:	ffffbfff 	.word	0xffffbfff
 8005054:	ffff7fff 	.word	0xffff7fff

08005058 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2220      	movs	r2, #32
 800506c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2241      	movs	r2, #65	; 0x41
 8005072:	5c9b      	ldrb	r3, [r3, r2]
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b21      	cmp	r3, #33	; 0x21
 8005078:	d108      	bne.n	800508c <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2101      	movs	r1, #1
 800507e:	0018      	movs	r0, r3
 8005080:	f000 fcd8 	bl	8005a34 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2211      	movs	r2, #17
 8005088:	631a      	str	r2, [r3, #48]	; 0x30
 800508a:	e00d      	b.n	80050a8 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2241      	movs	r2, #65	; 0x41
 8005090:	5c9b      	ldrb	r3, [r3, r2]
 8005092:	b2db      	uxtb	r3, r3
 8005094:	2b22      	cmp	r3, #34	; 0x22
 8005096:	d107      	bne.n	80050a8 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2102      	movs	r1, #2
 800509c:	0018      	movs	r0, r3
 800509e:	f000 fcc9 	bl	8005a34 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2212      	movs	r2, #18
 80050a6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4950      	ldr	r1, [pc, #320]	; (80051f4 <I2C_ITMasterCplt+0x19c>)
 80050b4:	400a      	ands	r2, r1
 80050b6:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a4d      	ldr	r2, [pc, #308]	; (80051f8 <I2C_ITMasterCplt+0x1a0>)
 80050c2:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	091b      	lsrs	r3, r3, #4
 80050c8:	001a      	movs	r2, r3
 80050ca:	2301      	movs	r3, #1
 80050cc:	4013      	ands	r3, r2
 80050ce:	d009      	beq.n	80050e4 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2210      	movs	r2, #16
 80050d6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050dc:	2204      	movs	r2, #4
 80050de:	431a      	orrs	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2241      	movs	r2, #65	; 0x41
 80050e8:	5c9b      	ldrb	r3, [r3, r2]
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2b60      	cmp	r3, #96	; 0x60
 80050ee:	d10b      	bne.n	8005108 <I2C_ITMasterCplt+0xb0>
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	089b      	lsrs	r3, r3, #2
 80050f4:	001a      	movs	r2, r3
 80050f6:	2301      	movs	r3, #1
 80050f8:	4013      	ands	r3, r2
 80050fa:	d005      	beq.n	8005108 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005102:	b2db      	uxtb	r3, r3
 8005104:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005106:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	0018      	movs	r0, r3
 800510c:	f000 fb1f 	bl	800574e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005114:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2241      	movs	r2, #65	; 0x41
 800511a:	5c9b      	ldrb	r3, [r3, r2]
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b60      	cmp	r3, #96	; 0x60
 8005120:	d002      	beq.n	8005128 <I2C_ITMasterCplt+0xd0>
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d007      	beq.n	8005138 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	0011      	movs	r1, r2
 8005130:	0018      	movs	r0, r3
 8005132:	f000 f9e1 	bl	80054f8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005136:	e058      	b.n	80051ea <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2241      	movs	r2, #65	; 0x41
 800513c:	5c9b      	ldrb	r3, [r3, r2]
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b21      	cmp	r3, #33	; 0x21
 8005142:	d126      	bne.n	8005192 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2241      	movs	r2, #65	; 0x41
 8005148:	2120      	movs	r1, #32
 800514a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2242      	movs	r2, #66	; 0x42
 8005156:	5c9b      	ldrb	r3, [r3, r2]
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b40      	cmp	r3, #64	; 0x40
 800515c:	d10c      	bne.n	8005178 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2242      	movs	r2, #66	; 0x42
 8005162:	2100      	movs	r1, #0
 8005164:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2240      	movs	r2, #64	; 0x40
 800516a:	2100      	movs	r1, #0
 800516c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	0018      	movs	r0, r3
 8005172:	f7ff f885 	bl	8004280 <HAL_I2C_MemTxCpltCallback>
}
 8005176:	e038      	b.n	80051ea <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2242      	movs	r2, #66	; 0x42
 800517c:	2100      	movs	r1, #0
 800517e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2240      	movs	r2, #64	; 0x40
 8005184:	2100      	movs	r1, #0
 8005186:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	0018      	movs	r0, r3
 800518c:	f7fd fd4a 	bl	8002c24 <HAL_I2C_MasterTxCpltCallback>
}
 8005190:	e02b      	b.n	80051ea <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2241      	movs	r2, #65	; 0x41
 8005196:	5c9b      	ldrb	r3, [r3, r2]
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b22      	cmp	r3, #34	; 0x22
 800519c:	d125      	bne.n	80051ea <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2241      	movs	r2, #65	; 0x41
 80051a2:	2120      	movs	r1, #32
 80051a4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2242      	movs	r2, #66	; 0x42
 80051b0:	5c9b      	ldrb	r3, [r3, r2]
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	2b40      	cmp	r3, #64	; 0x40
 80051b6:	d10c      	bne.n	80051d2 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2242      	movs	r2, #66	; 0x42
 80051bc:	2100      	movs	r1, #0
 80051be:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2240      	movs	r2, #64	; 0x40
 80051c4:	2100      	movs	r1, #0
 80051c6:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	0018      	movs	r0, r3
 80051cc:	f7ff f860 	bl	8004290 <HAL_I2C_MemRxCpltCallback>
}
 80051d0:	e00b      	b.n	80051ea <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2242      	movs	r2, #66	; 0x42
 80051d6:	2100      	movs	r1, #0
 80051d8:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2240      	movs	r2, #64	; 0x40
 80051de:	2100      	movs	r1, #0
 80051e0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	0018      	movs	r0, r3
 80051e6:	f7ff f81b 	bl	8004220 <HAL_I2C_MasterRxCpltCallback>
}
 80051ea:	46c0      	nop			; (mov r8, r8)
 80051ec:	46bd      	mov	sp, r7
 80051ee:	b006      	add	sp, #24
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	46c0      	nop			; (mov r8, r8)
 80051f4:	fe00e800 	.word	0xfe00e800
 80051f8:	ffff0000 	.word	0xffff0000

080051fc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005212:	200f      	movs	r0, #15
 8005214:	183b      	adds	r3, r7, r0
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	2141      	movs	r1, #65	; 0x41
 800521a:	5c52      	ldrb	r2, [r2, r1]
 800521c:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2220      	movs	r2, #32
 8005224:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005226:	183b      	adds	r3, r7, r0
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	2b21      	cmp	r3, #33	; 0x21
 800522c:	d003      	beq.n	8005236 <I2C_ITSlaveCplt+0x3a>
 800522e:	183b      	adds	r3, r7, r0
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	2b29      	cmp	r3, #41	; 0x29
 8005234:	d109      	bne.n	800524a <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005236:	4a7d      	ldr	r2, [pc, #500]	; (800542c <I2C_ITSlaveCplt+0x230>)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	0011      	movs	r1, r2
 800523c:	0018      	movs	r0, r3
 800523e:	f000 fbf9 	bl	8005a34 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2221      	movs	r2, #33	; 0x21
 8005246:	631a      	str	r2, [r3, #48]	; 0x30
 8005248:	e011      	b.n	800526e <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800524a:	220f      	movs	r2, #15
 800524c:	18bb      	adds	r3, r7, r2
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	2b22      	cmp	r3, #34	; 0x22
 8005252:	d003      	beq.n	800525c <I2C_ITSlaveCplt+0x60>
 8005254:	18bb      	adds	r3, r7, r2
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	2b2a      	cmp	r3, #42	; 0x2a
 800525a:	d108      	bne.n	800526e <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800525c:	4a74      	ldr	r2, [pc, #464]	; (8005430 <I2C_ITSlaveCplt+0x234>)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	0011      	movs	r1, r2
 8005262:	0018      	movs	r0, r3
 8005264:	f000 fbe6 	bl	8005a34 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2222      	movs	r2, #34	; 0x22
 800526c:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	685a      	ldr	r2, [r3, #4]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2180      	movs	r1, #128	; 0x80
 800527a:	0209      	lsls	r1, r1, #8
 800527c:	430a      	orrs	r2, r1
 800527e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	496a      	ldr	r1, [pc, #424]	; (8005434 <I2C_ITSlaveCplt+0x238>)
 800528c:	400a      	ands	r2, r1
 800528e:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	0018      	movs	r0, r3
 8005294:	f000 fa5b 	bl	800574e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	0b9b      	lsrs	r3, r3, #14
 800529c:	001a      	movs	r2, r3
 800529e:	2301      	movs	r3, #1
 80052a0:	4013      	ands	r3, r2
 80052a2:	d013      	beq.n	80052cc <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4962      	ldr	r1, [pc, #392]	; (8005438 <I2C_ITSlaveCplt+0x23c>)
 80052b0:	400a      	ands	r2, r1
 80052b2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d020      	beq.n	80052fe <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052ca:	e018      	b.n	80052fe <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	0bdb      	lsrs	r3, r3, #15
 80052d0:	001a      	movs	r2, r3
 80052d2:	2301      	movs	r3, #1
 80052d4:	4013      	ands	r3, r2
 80052d6:	d012      	beq.n	80052fe <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4956      	ldr	r1, [pc, #344]	; (800543c <I2C_ITSlaveCplt+0x240>)
 80052e4:	400a      	ands	r2, r1
 80052e6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d006      	beq.n	80052fe <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	089b      	lsrs	r3, r3, #2
 8005302:	001a      	movs	r2, r3
 8005304:	2301      	movs	r3, #1
 8005306:	4013      	ands	r3, r2
 8005308:	d020      	beq.n	800534c <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	2204      	movs	r2, #4
 800530e:	4393      	bics	r3, r2
 8005310:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531c:	b2d2      	uxtb	r2, r2
 800531e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005324:	1c5a      	adds	r2, r3, #1
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00c      	beq.n	800534c <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005336:	3b01      	subs	r3, #1
 8005338:	b29a      	uxth	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005342:	b29b      	uxth	r3, r3
 8005344:	3b01      	subs	r3, #1
 8005346:	b29a      	uxth	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005350:	b29b      	uxth	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d005      	beq.n	8005362 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800535a:	2204      	movs	r2, #4
 800535c:	431a      	orrs	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2242      	movs	r2, #66	; 0x42
 8005366:	2100      	movs	r1, #0
 8005368:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005374:	2b00      	cmp	r3, #0
 8005376:	d013      	beq.n	80053a0 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	0011      	movs	r1, r2
 8005380:	0018      	movs	r0, r3
 8005382:	f000 f8b9 	bl	80054f8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2241      	movs	r2, #65	; 0x41
 800538a:	5c9b      	ldrb	r3, [r3, r2]
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b28      	cmp	r3, #40	; 0x28
 8005390:	d147      	bne.n	8005422 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	0011      	movs	r1, r2
 8005398:	0018      	movs	r0, r3
 800539a:	f000 f853 	bl	8005444 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800539e:	e040      	b.n	8005422 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a4:	4a26      	ldr	r2, [pc, #152]	; (8005440 <I2C_ITSlaveCplt+0x244>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d016      	beq.n	80053d8 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	0018      	movs	r0, r3
 80053ae:	f7ff fded 	bl	8004f8c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a22      	ldr	r2, [pc, #136]	; (8005440 <I2C_ITSlaveCplt+0x244>)
 80053b6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2241      	movs	r2, #65	; 0x41
 80053bc:	2120      	movs	r1, #32
 80053be:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2240      	movs	r2, #64	; 0x40
 80053ca:	2100      	movs	r1, #0
 80053cc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	0018      	movs	r0, r3
 80053d2:	f7fe ff4d 	bl	8004270 <HAL_I2C_ListenCpltCallback>
}
 80053d6:	e024      	b.n	8005422 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2241      	movs	r2, #65	; 0x41
 80053dc:	5c9b      	ldrb	r3, [r3, r2]
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b22      	cmp	r3, #34	; 0x22
 80053e2:	d10f      	bne.n	8005404 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2241      	movs	r2, #65	; 0x41
 80053e8:	2120      	movs	r1, #32
 80053ea:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2240      	movs	r2, #64	; 0x40
 80053f6:	2100      	movs	r1, #0
 80053f8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	0018      	movs	r0, r3
 80053fe:	f7fe ff1f 	bl	8004240 <HAL_I2C_SlaveRxCpltCallback>
}
 8005402:	e00e      	b.n	8005422 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2241      	movs	r2, #65	; 0x41
 8005408:	2120      	movs	r1, #32
 800540a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2240      	movs	r2, #64	; 0x40
 8005416:	2100      	movs	r1, #0
 8005418:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	0018      	movs	r0, r3
 800541e:	f7fe ff07 	bl	8004230 <HAL_I2C_SlaveTxCpltCallback>
}
 8005422:	46c0      	nop			; (mov r8, r8)
 8005424:	46bd      	mov	sp, r7
 8005426:	b006      	add	sp, #24
 8005428:	bd80      	pop	{r7, pc}
 800542a:	46c0      	nop			; (mov r8, r8)
 800542c:	00008001 	.word	0x00008001
 8005430:	00008002 	.word	0x00008002
 8005434:	fe00e800 	.word	0xfe00e800
 8005438:	ffffbfff 	.word	0xffffbfff
 800543c:	ffff7fff 	.word	0xffff7fff
 8005440:	ffff0000 	.word	0xffff0000

08005444 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a27      	ldr	r2, [pc, #156]	; (80054f0 <I2C_ITListenCplt+0xac>)
 8005452:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2241      	movs	r2, #65	; 0x41
 800545e:	2120      	movs	r1, #32
 8005460:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2242      	movs	r2, #66	; 0x42
 8005466:	2100      	movs	r1, #0
 8005468:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	089b      	lsrs	r3, r3, #2
 8005474:	001a      	movs	r2, r3
 8005476:	2301      	movs	r3, #1
 8005478:	4013      	ands	r3, r2
 800547a:	d022      	beq.n	80054c2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005486:	b2d2      	uxtb	r2, r2
 8005488:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548e:	1c5a      	adds	r2, r3, #1
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005498:	2b00      	cmp	r3, #0
 800549a:	d012      	beq.n	80054c2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054a0:	3b01      	subs	r3, #1
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	3b01      	subs	r3, #1
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ba:	2204      	movs	r2, #4
 80054bc:	431a      	orrs	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80054c2:	4a0c      	ldr	r2, [pc, #48]	; (80054f4 <I2C_ITListenCplt+0xb0>)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	0011      	movs	r1, r2
 80054c8:	0018      	movs	r0, r3
 80054ca:	f000 fab3 	bl	8005a34 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2210      	movs	r2, #16
 80054d4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2240      	movs	r2, #64	; 0x40
 80054da:	2100      	movs	r1, #0
 80054dc:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	0018      	movs	r0, r3
 80054e2:	f7fe fec5 	bl	8004270 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80054e6:	46c0      	nop			; (mov r8, r8)
 80054e8:	46bd      	mov	sp, r7
 80054ea:	b002      	add	sp, #8
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	46c0      	nop			; (mov r8, r8)
 80054f0:	ffff0000 	.word	0xffff0000
 80054f4:	00008003 	.word	0x00008003

080054f8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005502:	200f      	movs	r0, #15
 8005504:	183b      	adds	r3, r7, r0
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	2141      	movs	r1, #65	; 0x41
 800550a:	5c52      	ldrb	r2, [r2, r1]
 800550c:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2242      	movs	r2, #66	; 0x42
 8005512:	2100      	movs	r1, #0
 8005514:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a72      	ldr	r2, [pc, #456]	; (80056e4 <I2C_ITError+0x1ec>)
 800551a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	431a      	orrs	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800552e:	183b      	adds	r3, r7, r0
 8005530:	781b      	ldrb	r3, [r3, #0]
 8005532:	2b28      	cmp	r3, #40	; 0x28
 8005534:	d007      	beq.n	8005546 <I2C_ITError+0x4e>
 8005536:	183b      	adds	r3, r7, r0
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	2b29      	cmp	r3, #41	; 0x29
 800553c:	d003      	beq.n	8005546 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800553e:	183b      	adds	r3, r7, r0
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	2b2a      	cmp	r3, #42	; 0x2a
 8005544:	d10c      	bne.n	8005560 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2103      	movs	r1, #3
 800554a:	0018      	movs	r0, r3
 800554c:	f000 fa72 	bl	8005a34 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2241      	movs	r2, #65	; 0x41
 8005554:	2128      	movs	r1, #40	; 0x28
 8005556:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a63      	ldr	r2, [pc, #396]	; (80056e8 <I2C_ITError+0x1f0>)
 800555c:	635a      	str	r2, [r3, #52]	; 0x34
 800555e:	e032      	b.n	80055c6 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005560:	4a62      	ldr	r2, [pc, #392]	; (80056ec <I2C_ITError+0x1f4>)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	0011      	movs	r1, r2
 8005566:	0018      	movs	r0, r3
 8005568:	f000 fa64 	bl	8005a34 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	0018      	movs	r0, r3
 8005570:	f000 f8ed 	bl	800574e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2241      	movs	r2, #65	; 0x41
 8005578:	5c9b      	ldrb	r3, [r3, r2]
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b60      	cmp	r3, #96	; 0x60
 800557e:	d01f      	beq.n	80055c0 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2241      	movs	r2, #65	; 0x41
 8005584:	2120      	movs	r1, #32
 8005586:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	2220      	movs	r2, #32
 8005590:	4013      	ands	r3, r2
 8005592:	2b20      	cmp	r3, #32
 8005594:	d114      	bne.n	80055c0 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	2210      	movs	r2, #16
 800559e:	4013      	ands	r3, r2
 80055a0:	2b10      	cmp	r3, #16
 80055a2:	d109      	bne.n	80055b8 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2210      	movs	r2, #16
 80055aa:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b0:	2204      	movs	r2, #4
 80055b2:	431a      	orrs	r2, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2220      	movs	r2, #32
 80055be:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ca:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d03b      	beq.n	800564c <I2C_ITError+0x154>
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	2b11      	cmp	r3, #17
 80055d8:	d002      	beq.n	80055e0 <I2C_ITError+0xe8>
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	2b21      	cmp	r3, #33	; 0x21
 80055de:	d135      	bne.n	800564c <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	2380      	movs	r3, #128	; 0x80
 80055e8:	01db      	lsls	r3, r3, #7
 80055ea:	401a      	ands	r2, r3
 80055ec:	2380      	movs	r3, #128	; 0x80
 80055ee:	01db      	lsls	r3, r3, #7
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d107      	bne.n	8005604 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	493c      	ldr	r1, [pc, #240]	; (80056f0 <I2C_ITError+0x1f8>)
 8005600:	400a      	ands	r2, r1
 8005602:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005608:	0018      	movs	r0, r3
 800560a:	f7fe fa0e 	bl	8003a2a <HAL_DMA_GetState>
 800560e:	0003      	movs	r3, r0
 8005610:	2b01      	cmp	r3, #1
 8005612:	d016      	beq.n	8005642 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005618:	4a36      	ldr	r2, [pc, #216]	; (80056f4 <I2C_ITError+0x1fc>)
 800561a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2240      	movs	r2, #64	; 0x40
 8005620:	2100      	movs	r1, #0
 8005622:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005628:	0018      	movs	r0, r3
 800562a:	f7fe f917 	bl	800385c <HAL_DMA_Abort_IT>
 800562e:	1e03      	subs	r3, r0, #0
 8005630:	d051      	beq.n	80056d6 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005636:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563c:	0018      	movs	r0, r3
 800563e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005640:	e049      	b.n	80056d6 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	0018      	movs	r0, r3
 8005646:	f000 f859 	bl	80056fc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800564a:	e044      	b.n	80056d6 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005650:	2b00      	cmp	r3, #0
 8005652:	d03b      	beq.n	80056cc <I2C_ITError+0x1d4>
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	2b12      	cmp	r3, #18
 8005658:	d002      	beq.n	8005660 <I2C_ITError+0x168>
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	2b22      	cmp	r3, #34	; 0x22
 800565e:	d135      	bne.n	80056cc <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	2380      	movs	r3, #128	; 0x80
 8005668:	021b      	lsls	r3, r3, #8
 800566a:	401a      	ands	r2, r3
 800566c:	2380      	movs	r3, #128	; 0x80
 800566e:	021b      	lsls	r3, r3, #8
 8005670:	429a      	cmp	r2, r3
 8005672:	d107      	bne.n	8005684 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	491e      	ldr	r1, [pc, #120]	; (80056f8 <I2C_ITError+0x200>)
 8005680:	400a      	ands	r2, r1
 8005682:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005688:	0018      	movs	r0, r3
 800568a:	f7fe f9ce 	bl	8003a2a <HAL_DMA_GetState>
 800568e:	0003      	movs	r3, r0
 8005690:	2b01      	cmp	r3, #1
 8005692:	d016      	beq.n	80056c2 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005698:	4a16      	ldr	r2, [pc, #88]	; (80056f4 <I2C_ITError+0x1fc>)
 800569a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2240      	movs	r2, #64	; 0x40
 80056a0:	2100      	movs	r1, #0
 80056a2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a8:	0018      	movs	r0, r3
 80056aa:	f7fe f8d7 	bl	800385c <HAL_DMA_Abort_IT>
 80056ae:	1e03      	subs	r3, r0, #0
 80056b0:	d013      	beq.n	80056da <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056bc:	0018      	movs	r0, r3
 80056be:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80056c0:	e00b      	b.n	80056da <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	0018      	movs	r0, r3
 80056c6:	f000 f819 	bl	80056fc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80056ca:	e006      	b.n	80056da <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	0018      	movs	r0, r3
 80056d0:	f000 f814 	bl	80056fc <I2C_TreatErrorCallback>
  }
}
 80056d4:	e002      	b.n	80056dc <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80056d6:	46c0      	nop			; (mov r8, r8)
 80056d8:	e000      	b.n	80056dc <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80056da:	46c0      	nop			; (mov r8, r8)
}
 80056dc:	46c0      	nop			; (mov r8, r8)
 80056de:	46bd      	mov	sp, r7
 80056e0:	b004      	add	sp, #16
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	ffff0000 	.word	0xffff0000
 80056e8:	08004535 	.word	0x08004535
 80056ec:	00008003 	.word	0x00008003
 80056f0:	ffffbfff 	.word	0xffffbfff
 80056f4:	08005867 	.word	0x08005867
 80056f8:	ffff7fff 	.word	0xffff7fff

080056fc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2241      	movs	r2, #65	; 0x41
 8005708:	5c9b      	ldrb	r3, [r3, r2]
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b60      	cmp	r3, #96	; 0x60
 800570e:	d10f      	bne.n	8005730 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2241      	movs	r2, #65	; 0x41
 8005714:	2120      	movs	r1, #32
 8005716:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2240      	movs	r2, #64	; 0x40
 8005722:	2100      	movs	r1, #0
 8005724:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	0018      	movs	r0, r3
 800572a:	f7fe fdb9 	bl	80042a0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800572e:	e00a      	b.n	8005746 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2240      	movs	r2, #64	; 0x40
 800573a:	2100      	movs	r1, #0
 800573c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	0018      	movs	r0, r3
 8005742:	f7fd fa7d 	bl	8002c40 <HAL_I2C_ErrorCallback>
}
 8005746:	46c0      	nop			; (mov r8, r8)
 8005748:	46bd      	mov	sp, r7
 800574a:	b002      	add	sp, #8
 800574c:	bd80      	pop	{r7, pc}

0800574e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b082      	sub	sp, #8
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	2202      	movs	r2, #2
 800575e:	4013      	ands	r3, r2
 8005760:	2b02      	cmp	r3, #2
 8005762:	d103      	bne.n	800576c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2200      	movs	r2, #0
 800576a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	699b      	ldr	r3, [r3, #24]
 8005772:	2201      	movs	r2, #1
 8005774:	4013      	ands	r3, r2
 8005776:	2b01      	cmp	r3, #1
 8005778:	d007      	beq.n	800578a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	699a      	ldr	r2, [r3, #24]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2101      	movs	r1, #1
 8005786:	430a      	orrs	r2, r1
 8005788:	619a      	str	r2, [r3, #24]
  }
}
 800578a:	46c0      	nop			; (mov r8, r8)
 800578c:	46bd      	mov	sp, r7
 800578e:	b002      	add	sp, #8
 8005790:	bd80      	pop	{r7, pc}
	...

08005794 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a0:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4920      	ldr	r1, [pc, #128]	; (8005830 <I2C_DMAMasterTransmitCplt+0x9c>)
 80057ae:	400a      	ands	r2, r1
 80057b0:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d105      	bne.n	80057c8 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2120      	movs	r1, #32
 80057c0:	0018      	movs	r0, r3
 80057c2:	f000 f8a9 	bl	8005918 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80057c6:	e02e      	b.n	8005826 <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80057d0:	189a      	adds	r2, r3, r2
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057da:	b29b      	uxth	r3, r3
 80057dc:	2bff      	cmp	r3, #255	; 0xff
 80057de:	d903      	bls.n	80057e8 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	22ff      	movs	r2, #255	; 0xff
 80057e4:	851a      	strh	r2, [r3, #40]	; 0x28
 80057e6:	e004      	b.n	80057f2 <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fa:	0019      	movs	r1, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	3328      	adds	r3, #40	; 0x28
 8005802:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005808:	f7fd ff8a 	bl	8003720 <HAL_DMA_Start_IT>
 800580c:	1e03      	subs	r3, r0, #0
 800580e:	d005      	beq.n	800581c <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2110      	movs	r1, #16
 8005814:	0018      	movs	r0, r3
 8005816:	f7ff fe6f 	bl	80054f8 <I2C_ITError>
}
 800581a:	e004      	b.n	8005826 <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2140      	movs	r1, #64	; 0x40
 8005820:	0018      	movs	r0, r3
 8005822:	f000 f879 	bl	8005918 <I2C_Enable_IRQ>
}
 8005826:	46c0      	nop			; (mov r8, r8)
 8005828:	46bd      	mov	sp, r7
 800582a:	b004      	add	sp, #16
 800582c:	bd80      	pop	{r7, pc}
 800582e:	46c0      	nop			; (mov r8, r8)
 8005830:	ffffbfff 	.word	0xffffbfff

08005834 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005840:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2180      	movs	r1, #128	; 0x80
 800584e:	0209      	lsls	r1, r1, #8
 8005850:	430a      	orrs	r2, r1
 8005852:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2110      	movs	r1, #16
 8005858:	0018      	movs	r0, r3
 800585a:	f7ff fe4d 	bl	80054f8 <I2C_ITError>
}
 800585e:	46c0      	nop			; (mov r8, r8)
 8005860:	46bd      	mov	sp, r7
 8005862:	b004      	add	sp, #16
 8005864:	bd80      	pop	{r7, pc}

08005866 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005866:	b580      	push	{r7, lr}
 8005868:	b084      	sub	sp, #16
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005880:	2200      	movs	r2, #0
 8005882:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005890:	2200      	movs	r2, #0
 8005892:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	0018      	movs	r0, r3
 8005898:	f7ff ff30 	bl	80056fc <I2C_TreatErrorCallback>
}
 800589c:	46c0      	nop			; (mov r8, r8)
 800589e:	46bd      	mov	sp, r7
 80058a0:	b004      	add	sp, #16
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80058a4:	b590      	push	{r4, r7, lr}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	0008      	movs	r0, r1
 80058ae:	0011      	movs	r1, r2
 80058b0:	607b      	str	r3, [r7, #4]
 80058b2:	240a      	movs	r4, #10
 80058b4:	193b      	adds	r3, r7, r4
 80058b6:	1c02      	adds	r2, r0, #0
 80058b8:	801a      	strh	r2, [r3, #0]
 80058ba:	2009      	movs	r0, #9
 80058bc:	183b      	adds	r3, r7, r0
 80058be:	1c0a      	adds	r2, r1, #0
 80058c0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058c2:	193b      	adds	r3, r7, r4
 80058c4:	881b      	ldrh	r3, [r3, #0]
 80058c6:	059b      	lsls	r3, r3, #22
 80058c8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80058ca:	183b      	adds	r3, r7, r0
 80058cc:	781b      	ldrb	r3, [r3, #0]
 80058ce:	0419      	lsls	r1, r3, #16
 80058d0:	23ff      	movs	r3, #255	; 0xff
 80058d2:	041b      	lsls	r3, r3, #16
 80058d4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058d6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058de:	4313      	orrs	r3, r2
 80058e0:	005b      	lsls	r3, r3, #1
 80058e2:	085b      	lsrs	r3, r3, #1
 80058e4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058ee:	0d51      	lsrs	r1, r2, #21
 80058f0:	2280      	movs	r2, #128	; 0x80
 80058f2:	00d2      	lsls	r2, r2, #3
 80058f4:	400a      	ands	r2, r1
 80058f6:	4907      	ldr	r1, [pc, #28]	; (8005914 <I2C_TransferConfig+0x70>)
 80058f8:	430a      	orrs	r2, r1
 80058fa:	43d2      	mvns	r2, r2
 80058fc:	401a      	ands	r2, r3
 80058fe:	0011      	movs	r1, r2
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	430a      	orrs	r2, r1
 8005908:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800590a:	46c0      	nop			; (mov r8, r8)
 800590c:	46bd      	mov	sp, r7
 800590e:	b007      	add	sp, #28
 8005910:	bd90      	pop	{r4, r7, pc}
 8005912:	46c0      	nop			; (mov r8, r8)
 8005914:	03ff63ff 	.word	0x03ff63ff

08005918 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	000a      	movs	r2, r1
 8005922:	1cbb      	adds	r3, r7, #2
 8005924:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8005926:	2300      	movs	r3, #0
 8005928:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800592e:	4b3e      	ldr	r3, [pc, #248]	; (8005a28 <I2C_Enable_IRQ+0x110>)
 8005930:	429a      	cmp	r2, r3
 8005932:	d035      	beq.n	80059a0 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005938:	4b3c      	ldr	r3, [pc, #240]	; (8005a2c <I2C_Enable_IRQ+0x114>)
 800593a:	429a      	cmp	r2, r3
 800593c:	d030      	beq.n	80059a0 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8005942:	4b3b      	ldr	r3, [pc, #236]	; (8005a30 <I2C_Enable_IRQ+0x118>)
 8005944:	429a      	cmp	r2, r3
 8005946:	d02b      	beq.n	80059a0 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005948:	1cbb      	adds	r3, r7, #2
 800594a:	2200      	movs	r2, #0
 800594c:	5e9b      	ldrsh	r3, [r3, r2]
 800594e:	2b00      	cmp	r3, #0
 8005950:	da03      	bge.n	800595a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	22b8      	movs	r2, #184	; 0xb8
 8005956:	4313      	orrs	r3, r2
 8005958:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800595a:	1cbb      	adds	r3, r7, #2
 800595c:	881b      	ldrh	r3, [r3, #0]
 800595e:	2201      	movs	r2, #1
 8005960:	4013      	ands	r3, r2
 8005962:	d003      	beq.n	800596c <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	22f2      	movs	r2, #242	; 0xf2
 8005968:	4313      	orrs	r3, r2
 800596a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800596c:	1cbb      	adds	r3, r7, #2
 800596e:	881b      	ldrh	r3, [r3, #0]
 8005970:	2202      	movs	r2, #2
 8005972:	4013      	ands	r3, r2
 8005974:	d003      	beq.n	800597e <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	22f4      	movs	r2, #244	; 0xf4
 800597a:	4313      	orrs	r3, r2
 800597c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800597e:	1cbb      	adds	r3, r7, #2
 8005980:	881b      	ldrh	r3, [r3, #0]
 8005982:	2b10      	cmp	r3, #16
 8005984:	d103      	bne.n	800598e <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2290      	movs	r2, #144	; 0x90
 800598a:	4313      	orrs	r3, r2
 800598c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800598e:	1cbb      	adds	r3, r7, #2
 8005990:	881b      	ldrh	r3, [r3, #0]
 8005992:	2b20      	cmp	r3, #32
 8005994:	d13c      	bne.n	8005a10 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2220      	movs	r2, #32
 800599a:	4313      	orrs	r3, r2
 800599c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800599e:	e037      	b.n	8005a10 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80059a0:	1cbb      	adds	r3, r7, #2
 80059a2:	2200      	movs	r2, #0
 80059a4:	5e9b      	ldrsh	r3, [r3, r2]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	da03      	bge.n	80059b2 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	22b8      	movs	r2, #184	; 0xb8
 80059ae:	4313      	orrs	r3, r2
 80059b0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80059b2:	1cbb      	adds	r3, r7, #2
 80059b4:	881b      	ldrh	r3, [r3, #0]
 80059b6:	2201      	movs	r2, #1
 80059b8:	4013      	ands	r3, r2
 80059ba:	d003      	beq.n	80059c4 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	22f2      	movs	r2, #242	; 0xf2
 80059c0:	4313      	orrs	r3, r2
 80059c2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80059c4:	1cbb      	adds	r3, r7, #2
 80059c6:	881b      	ldrh	r3, [r3, #0]
 80059c8:	2202      	movs	r2, #2
 80059ca:	4013      	ands	r3, r2
 80059cc:	d003      	beq.n	80059d6 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	22f4      	movs	r2, #244	; 0xf4
 80059d2:	4313      	orrs	r3, r2
 80059d4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80059d6:	1cbb      	adds	r3, r7, #2
 80059d8:	881b      	ldrh	r3, [r3, #0]
 80059da:	2b10      	cmp	r3, #16
 80059dc:	d103      	bne.n	80059e6 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2290      	movs	r2, #144	; 0x90
 80059e2:	4313      	orrs	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80059e6:	1cbb      	adds	r3, r7, #2
 80059e8:	881b      	ldrh	r3, [r3, #0]
 80059ea:	2b20      	cmp	r3, #32
 80059ec:	d103      	bne.n	80059f6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2260      	movs	r2, #96	; 0x60
 80059f2:	4313      	orrs	r3, r2
 80059f4:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059fa:	4b0d      	ldr	r3, [pc, #52]	; (8005a30 <I2C_Enable_IRQ+0x118>)
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d007      	beq.n	8005a10 <I2C_Enable_IRQ+0xf8>
 8005a00:	1cbb      	adds	r3, r7, #2
 8005a02:	881b      	ldrh	r3, [r3, #0]
 8005a04:	2b40      	cmp	r3, #64	; 0x40
 8005a06:	d103      	bne.n	8005a10 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2240      	movs	r2, #64	; 0x40
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6819      	ldr	r1, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	601a      	str	r2, [r3, #0]
}
 8005a20:	46c0      	nop			; (mov r8, r8)
 8005a22:	46bd      	mov	sp, r7
 8005a24:	b004      	add	sp, #16
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	0800475d 	.word	0x0800475d
 8005a2c:	08004bd5 	.word	0x08004bd5
 8005a30:	08004975 	.word	0x08004975

08005a34 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	000a      	movs	r2, r1
 8005a3e:	1cbb      	adds	r3, r7, #2
 8005a40:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005a46:	1cbb      	adds	r3, r7, #2
 8005a48:	881b      	ldrh	r3, [r3, #0]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	d010      	beq.n	8005a72 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2242      	movs	r2, #66	; 0x42
 8005a54:	4313      	orrs	r3, r2
 8005a56:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2241      	movs	r2, #65	; 0x41
 8005a5c:	5c9b      	ldrb	r3, [r3, r2]
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	001a      	movs	r2, r3
 8005a62:	2328      	movs	r3, #40	; 0x28
 8005a64:	4013      	ands	r3, r2
 8005a66:	2b28      	cmp	r3, #40	; 0x28
 8005a68:	d003      	beq.n	8005a72 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	22b0      	movs	r2, #176	; 0xb0
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005a72:	1cbb      	adds	r3, r7, #2
 8005a74:	881b      	ldrh	r3, [r3, #0]
 8005a76:	2202      	movs	r2, #2
 8005a78:	4013      	ands	r3, r2
 8005a7a:	d010      	beq.n	8005a9e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2244      	movs	r2, #68	; 0x44
 8005a80:	4313      	orrs	r3, r2
 8005a82:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2241      	movs	r2, #65	; 0x41
 8005a88:	5c9b      	ldrb	r3, [r3, r2]
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	001a      	movs	r2, r3
 8005a8e:	2328      	movs	r3, #40	; 0x28
 8005a90:	4013      	ands	r3, r2
 8005a92:	2b28      	cmp	r3, #40	; 0x28
 8005a94:	d003      	beq.n	8005a9e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	22b0      	movs	r2, #176	; 0xb0
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005a9e:	1cbb      	adds	r3, r7, #2
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	5e9b      	ldrsh	r3, [r3, r2]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	da03      	bge.n	8005ab0 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	22b8      	movs	r2, #184	; 0xb8
 8005aac:	4313      	orrs	r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005ab0:	1cbb      	adds	r3, r7, #2
 8005ab2:	881b      	ldrh	r3, [r3, #0]
 8005ab4:	2b10      	cmp	r3, #16
 8005ab6:	d103      	bne.n	8005ac0 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2290      	movs	r2, #144	; 0x90
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005ac0:	1cbb      	adds	r3, r7, #2
 8005ac2:	881b      	ldrh	r3, [r3, #0]
 8005ac4:	2b20      	cmp	r3, #32
 8005ac6:	d103      	bne.n	8005ad0 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2220      	movs	r2, #32
 8005acc:	4313      	orrs	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005ad0:	1cbb      	adds	r3, r7, #2
 8005ad2:	881b      	ldrh	r3, [r3, #0]
 8005ad4:	2b40      	cmp	r3, #64	; 0x40
 8005ad6:	d103      	bne.n	8005ae0 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2240      	movs	r2, #64	; 0x40
 8005adc:	4313      	orrs	r3, r2
 8005ade:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	43d9      	mvns	r1, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	400a      	ands	r2, r1
 8005af0:	601a      	str	r2, [r3, #0]
}
 8005af2:	46c0      	nop			; (mov r8, r8)
 8005af4:	46bd      	mov	sp, r7
 8005af6:	b004      	add	sp, #16
 8005af8:	bd80      	pop	{r7, pc}
	...

08005afc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2241      	movs	r2, #65	; 0x41
 8005b0a:	5c9b      	ldrb	r3, [r3, r2]
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b20      	cmp	r3, #32
 8005b10:	d138      	bne.n	8005b84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2240      	movs	r2, #64	; 0x40
 8005b16:	5c9b      	ldrb	r3, [r3, r2]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d101      	bne.n	8005b20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	e032      	b.n	8005b86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2240      	movs	r2, #64	; 0x40
 8005b24:	2101      	movs	r1, #1
 8005b26:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2241      	movs	r2, #65	; 0x41
 8005b2c:	2124      	movs	r1, #36	; 0x24
 8005b2e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2101      	movs	r1, #1
 8005b3c:	438a      	bics	r2, r1
 8005b3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4911      	ldr	r1, [pc, #68]	; (8005b90 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005b4c:	400a      	ands	r2, r1
 8005b4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6819      	ldr	r1, [r3, #0]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	683a      	ldr	r2, [r7, #0]
 8005b5c:	430a      	orrs	r2, r1
 8005b5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2101      	movs	r1, #1
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2241      	movs	r2, #65	; 0x41
 8005b74:	2120      	movs	r1, #32
 8005b76:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2240      	movs	r2, #64	; 0x40
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005b80:	2300      	movs	r3, #0
 8005b82:	e000      	b.n	8005b86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005b84:	2302      	movs	r3, #2
  }
}
 8005b86:	0018      	movs	r0, r3
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	b002      	add	sp, #8
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	46c0      	nop			; (mov r8, r8)
 8005b90:	ffffefff 	.word	0xffffefff

08005b94 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2241      	movs	r2, #65	; 0x41
 8005ba2:	5c9b      	ldrb	r3, [r3, r2]
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b20      	cmp	r3, #32
 8005ba8:	d139      	bne.n	8005c1e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2240      	movs	r2, #64	; 0x40
 8005bae:	5c9b      	ldrb	r3, [r3, r2]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d101      	bne.n	8005bb8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005bb4:	2302      	movs	r3, #2
 8005bb6:	e033      	b.n	8005c20 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2240      	movs	r2, #64	; 0x40
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2241      	movs	r2, #65	; 0x41
 8005bc4:	2124      	movs	r1, #36	; 0x24
 8005bc6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2101      	movs	r1, #1
 8005bd4:	438a      	bics	r2, r1
 8005bd6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	4a11      	ldr	r2, [pc, #68]	; (8005c28 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005be4:	4013      	ands	r3, r2
 8005be6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	021b      	lsls	r3, r3, #8
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2101      	movs	r1, #1
 8005c06:	430a      	orrs	r2, r1
 8005c08:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2241      	movs	r2, #65	; 0x41
 8005c0e:	2120      	movs	r1, #32
 8005c10:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2240      	movs	r2, #64	; 0x40
 8005c16:	2100      	movs	r1, #0
 8005c18:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	e000      	b.n	8005c20 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005c1e:	2302      	movs	r3, #2
  }
}
 8005c20:	0018      	movs	r0, r3
 8005c22:	46bd      	mov	sp, r7
 8005c24:	b004      	add	sp, #16
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	fffff0ff 	.word	0xfffff0ff

08005c2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b088      	sub	sp, #32
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d101      	bne.n	8005c3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e301      	b.n	8006242 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	2201      	movs	r2, #1
 8005c44:	4013      	ands	r3, r2
 8005c46:	d100      	bne.n	8005c4a <HAL_RCC_OscConfig+0x1e>
 8005c48:	e08d      	b.n	8005d66 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005c4a:	4bc3      	ldr	r3, [pc, #780]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	220c      	movs	r2, #12
 8005c50:	4013      	ands	r3, r2
 8005c52:	2b04      	cmp	r3, #4
 8005c54:	d00e      	beq.n	8005c74 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005c56:	4bc0      	ldr	r3, [pc, #768]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	220c      	movs	r2, #12
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	2b08      	cmp	r3, #8
 8005c60:	d116      	bne.n	8005c90 <HAL_RCC_OscConfig+0x64>
 8005c62:	4bbd      	ldr	r3, [pc, #756]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	2380      	movs	r3, #128	; 0x80
 8005c68:	025b      	lsls	r3, r3, #9
 8005c6a:	401a      	ands	r2, r3
 8005c6c:	2380      	movs	r3, #128	; 0x80
 8005c6e:	025b      	lsls	r3, r3, #9
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d10d      	bne.n	8005c90 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c74:	4bb8      	ldr	r3, [pc, #736]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	2380      	movs	r3, #128	; 0x80
 8005c7a:	029b      	lsls	r3, r3, #10
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	d100      	bne.n	8005c82 <HAL_RCC_OscConfig+0x56>
 8005c80:	e070      	b.n	8005d64 <HAL_RCC_OscConfig+0x138>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d000      	beq.n	8005c8c <HAL_RCC_OscConfig+0x60>
 8005c8a:	e06b      	b.n	8005d64 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e2d8      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d107      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x7c>
 8005c98:	4baf      	ldr	r3, [pc, #700]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	4bae      	ldr	r3, [pc, #696]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005c9e:	2180      	movs	r1, #128	; 0x80
 8005ca0:	0249      	lsls	r1, r1, #9
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	601a      	str	r2, [r3, #0]
 8005ca6:	e02f      	b.n	8005d08 <HAL_RCC_OscConfig+0xdc>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10c      	bne.n	8005cca <HAL_RCC_OscConfig+0x9e>
 8005cb0:	4ba9      	ldr	r3, [pc, #676]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	4ba8      	ldr	r3, [pc, #672]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005cb6:	49a9      	ldr	r1, [pc, #676]	; (8005f5c <HAL_RCC_OscConfig+0x330>)
 8005cb8:	400a      	ands	r2, r1
 8005cba:	601a      	str	r2, [r3, #0]
 8005cbc:	4ba6      	ldr	r3, [pc, #664]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	4ba5      	ldr	r3, [pc, #660]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005cc2:	49a7      	ldr	r1, [pc, #668]	; (8005f60 <HAL_RCC_OscConfig+0x334>)
 8005cc4:	400a      	ands	r2, r1
 8005cc6:	601a      	str	r2, [r3, #0]
 8005cc8:	e01e      	b.n	8005d08 <HAL_RCC_OscConfig+0xdc>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2b05      	cmp	r3, #5
 8005cd0:	d10e      	bne.n	8005cf0 <HAL_RCC_OscConfig+0xc4>
 8005cd2:	4ba1      	ldr	r3, [pc, #644]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	4ba0      	ldr	r3, [pc, #640]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005cd8:	2180      	movs	r1, #128	; 0x80
 8005cda:	02c9      	lsls	r1, r1, #11
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	601a      	str	r2, [r3, #0]
 8005ce0:	4b9d      	ldr	r3, [pc, #628]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	4b9c      	ldr	r3, [pc, #624]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005ce6:	2180      	movs	r1, #128	; 0x80
 8005ce8:	0249      	lsls	r1, r1, #9
 8005cea:	430a      	orrs	r2, r1
 8005cec:	601a      	str	r2, [r3, #0]
 8005cee:	e00b      	b.n	8005d08 <HAL_RCC_OscConfig+0xdc>
 8005cf0:	4b99      	ldr	r3, [pc, #612]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	4b98      	ldr	r3, [pc, #608]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005cf6:	4999      	ldr	r1, [pc, #612]	; (8005f5c <HAL_RCC_OscConfig+0x330>)
 8005cf8:	400a      	ands	r2, r1
 8005cfa:	601a      	str	r2, [r3, #0]
 8005cfc:	4b96      	ldr	r3, [pc, #600]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	4b95      	ldr	r3, [pc, #596]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005d02:	4997      	ldr	r1, [pc, #604]	; (8005f60 <HAL_RCC_OscConfig+0x334>)
 8005d04:	400a      	ands	r2, r1
 8005d06:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d014      	beq.n	8005d3a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d10:	f7fd fbb2 	bl	8003478 <HAL_GetTick>
 8005d14:	0003      	movs	r3, r0
 8005d16:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d18:	e008      	b.n	8005d2c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d1a:	f7fd fbad 	bl	8003478 <HAL_GetTick>
 8005d1e:	0002      	movs	r2, r0
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	2b64      	cmp	r3, #100	; 0x64
 8005d26:	d901      	bls.n	8005d2c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e28a      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d2c:	4b8a      	ldr	r3, [pc, #552]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	2380      	movs	r3, #128	; 0x80
 8005d32:	029b      	lsls	r3, r3, #10
 8005d34:	4013      	ands	r3, r2
 8005d36:	d0f0      	beq.n	8005d1a <HAL_RCC_OscConfig+0xee>
 8005d38:	e015      	b.n	8005d66 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d3a:	f7fd fb9d 	bl	8003478 <HAL_GetTick>
 8005d3e:	0003      	movs	r3, r0
 8005d40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d42:	e008      	b.n	8005d56 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d44:	f7fd fb98 	bl	8003478 <HAL_GetTick>
 8005d48:	0002      	movs	r2, r0
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	2b64      	cmp	r3, #100	; 0x64
 8005d50:	d901      	bls.n	8005d56 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e275      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d56:	4b80      	ldr	r3, [pc, #512]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	2380      	movs	r3, #128	; 0x80
 8005d5c:	029b      	lsls	r3, r3, #10
 8005d5e:	4013      	ands	r3, r2
 8005d60:	d1f0      	bne.n	8005d44 <HAL_RCC_OscConfig+0x118>
 8005d62:	e000      	b.n	8005d66 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d64:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2202      	movs	r2, #2
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	d100      	bne.n	8005d72 <HAL_RCC_OscConfig+0x146>
 8005d70:	e069      	b.n	8005e46 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005d72:	4b79      	ldr	r3, [pc, #484]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	220c      	movs	r2, #12
 8005d78:	4013      	ands	r3, r2
 8005d7a:	d00b      	beq.n	8005d94 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005d7c:	4b76      	ldr	r3, [pc, #472]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	220c      	movs	r2, #12
 8005d82:	4013      	ands	r3, r2
 8005d84:	2b08      	cmp	r3, #8
 8005d86:	d11c      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x196>
 8005d88:	4b73      	ldr	r3, [pc, #460]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	2380      	movs	r3, #128	; 0x80
 8005d8e:	025b      	lsls	r3, r3, #9
 8005d90:	4013      	ands	r3, r2
 8005d92:	d116      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d94:	4b70      	ldr	r3, [pc, #448]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2202      	movs	r2, #2
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	d005      	beq.n	8005daa <HAL_RCC_OscConfig+0x17e>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d001      	beq.n	8005daa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e24b      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005daa:	4b6b      	ldr	r3, [pc, #428]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	22f8      	movs	r2, #248	; 0xf8
 8005db0:	4393      	bics	r3, r2
 8005db2:	0019      	movs	r1, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	00da      	lsls	r2, r3, #3
 8005dba:	4b67      	ldr	r3, [pc, #412]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005dbc:	430a      	orrs	r2, r1
 8005dbe:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dc0:	e041      	b.n	8005e46 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d024      	beq.n	8005e14 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005dca:	4b63      	ldr	r3, [pc, #396]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	4b62      	ldr	r3, [pc, #392]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005dd0:	2101      	movs	r1, #1
 8005dd2:	430a      	orrs	r2, r1
 8005dd4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd6:	f7fd fb4f 	bl	8003478 <HAL_GetTick>
 8005dda:	0003      	movs	r3, r0
 8005ddc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dde:	e008      	b.n	8005df2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005de0:	f7fd fb4a 	bl	8003478 <HAL_GetTick>
 8005de4:	0002      	movs	r2, r0
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d901      	bls.n	8005df2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e227      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005df2:	4b59      	ldr	r3, [pc, #356]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2202      	movs	r2, #2
 8005df8:	4013      	ands	r3, r2
 8005dfa:	d0f1      	beq.n	8005de0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dfc:	4b56      	ldr	r3, [pc, #344]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	22f8      	movs	r2, #248	; 0xf8
 8005e02:	4393      	bics	r3, r2
 8005e04:	0019      	movs	r1, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	00da      	lsls	r2, r3, #3
 8005e0c:	4b52      	ldr	r3, [pc, #328]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005e0e:	430a      	orrs	r2, r1
 8005e10:	601a      	str	r2, [r3, #0]
 8005e12:	e018      	b.n	8005e46 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e14:	4b50      	ldr	r3, [pc, #320]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	4b4f      	ldr	r3, [pc, #316]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005e1a:	2101      	movs	r1, #1
 8005e1c:	438a      	bics	r2, r1
 8005e1e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e20:	f7fd fb2a 	bl	8003478 <HAL_GetTick>
 8005e24:	0003      	movs	r3, r0
 8005e26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e28:	e008      	b.n	8005e3c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e2a:	f7fd fb25 	bl	8003478 <HAL_GetTick>
 8005e2e:	0002      	movs	r2, r0
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d901      	bls.n	8005e3c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e202      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e3c:	4b46      	ldr	r3, [pc, #280]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2202      	movs	r2, #2
 8005e42:	4013      	ands	r3, r2
 8005e44:	d1f1      	bne.n	8005e2a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2208      	movs	r2, #8
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	d036      	beq.n	8005ebe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	69db      	ldr	r3, [r3, #28]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d019      	beq.n	8005e8c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e58:	4b3f      	ldr	r3, [pc, #252]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005e5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e5c:	4b3e      	ldr	r3, [pc, #248]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005e5e:	2101      	movs	r1, #1
 8005e60:	430a      	orrs	r2, r1
 8005e62:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e64:	f7fd fb08 	bl	8003478 <HAL_GetTick>
 8005e68:	0003      	movs	r3, r0
 8005e6a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e6c:	e008      	b.n	8005e80 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e6e:	f7fd fb03 	bl	8003478 <HAL_GetTick>
 8005e72:	0002      	movs	r2, r0
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d901      	bls.n	8005e80 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e1e0      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e80:	4b35      	ldr	r3, [pc, #212]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e84:	2202      	movs	r2, #2
 8005e86:	4013      	ands	r3, r2
 8005e88:	d0f1      	beq.n	8005e6e <HAL_RCC_OscConfig+0x242>
 8005e8a:	e018      	b.n	8005ebe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e8c:	4b32      	ldr	r3, [pc, #200]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005e8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e90:	4b31      	ldr	r3, [pc, #196]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005e92:	2101      	movs	r1, #1
 8005e94:	438a      	bics	r2, r1
 8005e96:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e98:	f7fd faee 	bl	8003478 <HAL_GetTick>
 8005e9c:	0003      	movs	r3, r0
 8005e9e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ea0:	e008      	b.n	8005eb4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ea2:	f7fd fae9 	bl	8003478 <HAL_GetTick>
 8005ea6:	0002      	movs	r2, r0
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d901      	bls.n	8005eb4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e1c6      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eb4:	4b28      	ldr	r3, [pc, #160]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb8:	2202      	movs	r2, #2
 8005eba:	4013      	ands	r3, r2
 8005ebc:	d1f1      	bne.n	8005ea2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2204      	movs	r2, #4
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	d100      	bne.n	8005eca <HAL_RCC_OscConfig+0x29e>
 8005ec8:	e0b4      	b.n	8006034 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eca:	201f      	movs	r0, #31
 8005ecc:	183b      	adds	r3, r7, r0
 8005ece:	2200      	movs	r2, #0
 8005ed0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ed2:	4b21      	ldr	r3, [pc, #132]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005ed4:	69da      	ldr	r2, [r3, #28]
 8005ed6:	2380      	movs	r3, #128	; 0x80
 8005ed8:	055b      	lsls	r3, r3, #21
 8005eda:	4013      	ands	r3, r2
 8005edc:	d110      	bne.n	8005f00 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ede:	4b1e      	ldr	r3, [pc, #120]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005ee0:	69da      	ldr	r2, [r3, #28]
 8005ee2:	4b1d      	ldr	r3, [pc, #116]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005ee4:	2180      	movs	r1, #128	; 0x80
 8005ee6:	0549      	lsls	r1, r1, #21
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	61da      	str	r2, [r3, #28]
 8005eec:	4b1a      	ldr	r3, [pc, #104]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005eee:	69da      	ldr	r2, [r3, #28]
 8005ef0:	2380      	movs	r3, #128	; 0x80
 8005ef2:	055b      	lsls	r3, r3, #21
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	60fb      	str	r3, [r7, #12]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005efa:	183b      	adds	r3, r7, r0
 8005efc:	2201      	movs	r2, #1
 8005efe:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f00:	4b18      	ldr	r3, [pc, #96]	; (8005f64 <HAL_RCC_OscConfig+0x338>)
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	2380      	movs	r3, #128	; 0x80
 8005f06:	005b      	lsls	r3, r3, #1
 8005f08:	4013      	ands	r3, r2
 8005f0a:	d11a      	bne.n	8005f42 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f0c:	4b15      	ldr	r3, [pc, #84]	; (8005f64 <HAL_RCC_OscConfig+0x338>)
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	4b14      	ldr	r3, [pc, #80]	; (8005f64 <HAL_RCC_OscConfig+0x338>)
 8005f12:	2180      	movs	r1, #128	; 0x80
 8005f14:	0049      	lsls	r1, r1, #1
 8005f16:	430a      	orrs	r2, r1
 8005f18:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f1a:	f7fd faad 	bl	8003478 <HAL_GetTick>
 8005f1e:	0003      	movs	r3, r0
 8005f20:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f22:	e008      	b.n	8005f36 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f24:	f7fd faa8 	bl	8003478 <HAL_GetTick>
 8005f28:	0002      	movs	r2, r0
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	2b64      	cmp	r3, #100	; 0x64
 8005f30:	d901      	bls.n	8005f36 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e185      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f36:	4b0b      	ldr	r3, [pc, #44]	; (8005f64 <HAL_RCC_OscConfig+0x338>)
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	2380      	movs	r3, #128	; 0x80
 8005f3c:	005b      	lsls	r3, r3, #1
 8005f3e:	4013      	ands	r3, r2
 8005f40:	d0f0      	beq.n	8005f24 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d10e      	bne.n	8005f68 <HAL_RCC_OscConfig+0x33c>
 8005f4a:	4b03      	ldr	r3, [pc, #12]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005f4c:	6a1a      	ldr	r2, [r3, #32]
 8005f4e:	4b02      	ldr	r3, [pc, #8]	; (8005f58 <HAL_RCC_OscConfig+0x32c>)
 8005f50:	2101      	movs	r1, #1
 8005f52:	430a      	orrs	r2, r1
 8005f54:	621a      	str	r2, [r3, #32]
 8005f56:	e035      	b.n	8005fc4 <HAL_RCC_OscConfig+0x398>
 8005f58:	40021000 	.word	0x40021000
 8005f5c:	fffeffff 	.word	0xfffeffff
 8005f60:	fffbffff 	.word	0xfffbffff
 8005f64:	40007000 	.word	0x40007000
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10c      	bne.n	8005f8a <HAL_RCC_OscConfig+0x35e>
 8005f70:	4bb6      	ldr	r3, [pc, #728]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005f72:	6a1a      	ldr	r2, [r3, #32]
 8005f74:	4bb5      	ldr	r3, [pc, #724]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005f76:	2101      	movs	r1, #1
 8005f78:	438a      	bics	r2, r1
 8005f7a:	621a      	str	r2, [r3, #32]
 8005f7c:	4bb3      	ldr	r3, [pc, #716]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005f7e:	6a1a      	ldr	r2, [r3, #32]
 8005f80:	4bb2      	ldr	r3, [pc, #712]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005f82:	2104      	movs	r1, #4
 8005f84:	438a      	bics	r2, r1
 8005f86:	621a      	str	r2, [r3, #32]
 8005f88:	e01c      	b.n	8005fc4 <HAL_RCC_OscConfig+0x398>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	2b05      	cmp	r3, #5
 8005f90:	d10c      	bne.n	8005fac <HAL_RCC_OscConfig+0x380>
 8005f92:	4bae      	ldr	r3, [pc, #696]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005f94:	6a1a      	ldr	r2, [r3, #32]
 8005f96:	4bad      	ldr	r3, [pc, #692]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005f98:	2104      	movs	r1, #4
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	621a      	str	r2, [r3, #32]
 8005f9e:	4bab      	ldr	r3, [pc, #684]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005fa0:	6a1a      	ldr	r2, [r3, #32]
 8005fa2:	4baa      	ldr	r3, [pc, #680]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005fa4:	2101      	movs	r1, #1
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	621a      	str	r2, [r3, #32]
 8005faa:	e00b      	b.n	8005fc4 <HAL_RCC_OscConfig+0x398>
 8005fac:	4ba7      	ldr	r3, [pc, #668]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005fae:	6a1a      	ldr	r2, [r3, #32]
 8005fb0:	4ba6      	ldr	r3, [pc, #664]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005fb2:	2101      	movs	r1, #1
 8005fb4:	438a      	bics	r2, r1
 8005fb6:	621a      	str	r2, [r3, #32]
 8005fb8:	4ba4      	ldr	r3, [pc, #656]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005fba:	6a1a      	ldr	r2, [r3, #32]
 8005fbc:	4ba3      	ldr	r3, [pc, #652]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005fbe:	2104      	movs	r1, #4
 8005fc0:	438a      	bics	r2, r1
 8005fc2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d014      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fcc:	f7fd fa54 	bl	8003478 <HAL_GetTick>
 8005fd0:	0003      	movs	r3, r0
 8005fd2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fd4:	e009      	b.n	8005fea <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fd6:	f7fd fa4f 	bl	8003478 <HAL_GetTick>
 8005fda:	0002      	movs	r2, r0
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	4a9b      	ldr	r2, [pc, #620]	; (8006250 <HAL_RCC_OscConfig+0x624>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d901      	bls.n	8005fea <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e12b      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fea:	4b98      	ldr	r3, [pc, #608]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	2202      	movs	r2, #2
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	d0f0      	beq.n	8005fd6 <HAL_RCC_OscConfig+0x3aa>
 8005ff4:	e013      	b.n	800601e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ff6:	f7fd fa3f 	bl	8003478 <HAL_GetTick>
 8005ffa:	0003      	movs	r3, r0
 8005ffc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ffe:	e009      	b.n	8006014 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006000:	f7fd fa3a 	bl	8003478 <HAL_GetTick>
 8006004:	0002      	movs	r2, r0
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	1ad3      	subs	r3, r2, r3
 800600a:	4a91      	ldr	r2, [pc, #580]	; (8006250 <HAL_RCC_OscConfig+0x624>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d901      	bls.n	8006014 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e116      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006014:	4b8d      	ldr	r3, [pc, #564]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006016:	6a1b      	ldr	r3, [r3, #32]
 8006018:	2202      	movs	r2, #2
 800601a:	4013      	ands	r3, r2
 800601c:	d1f0      	bne.n	8006000 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800601e:	231f      	movs	r3, #31
 8006020:	18fb      	adds	r3, r7, r3
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d105      	bne.n	8006034 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006028:	4b88      	ldr	r3, [pc, #544]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800602a:	69da      	ldr	r2, [r3, #28]
 800602c:	4b87      	ldr	r3, [pc, #540]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800602e:	4989      	ldr	r1, [pc, #548]	; (8006254 <HAL_RCC_OscConfig+0x628>)
 8006030:	400a      	ands	r2, r1
 8006032:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2210      	movs	r2, #16
 800603a:	4013      	ands	r3, r2
 800603c:	d063      	beq.n	8006106 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	2b01      	cmp	r3, #1
 8006044:	d12a      	bne.n	800609c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006046:	4b81      	ldr	r3, [pc, #516]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006048:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800604a:	4b80      	ldr	r3, [pc, #512]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800604c:	2104      	movs	r1, #4
 800604e:	430a      	orrs	r2, r1
 8006050:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8006052:	4b7e      	ldr	r3, [pc, #504]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006054:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006056:	4b7d      	ldr	r3, [pc, #500]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006058:	2101      	movs	r1, #1
 800605a:	430a      	orrs	r2, r1
 800605c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800605e:	f7fd fa0b 	bl	8003478 <HAL_GetTick>
 8006062:	0003      	movs	r3, r0
 8006064:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8006066:	e008      	b.n	800607a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006068:	f7fd fa06 	bl	8003478 <HAL_GetTick>
 800606c:	0002      	movs	r2, r0
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b02      	cmp	r3, #2
 8006074:	d901      	bls.n	800607a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e0e3      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800607a:	4b74      	ldr	r3, [pc, #464]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800607c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800607e:	2202      	movs	r2, #2
 8006080:	4013      	ands	r3, r2
 8006082:	d0f1      	beq.n	8006068 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006084:	4b71      	ldr	r3, [pc, #452]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006086:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006088:	22f8      	movs	r2, #248	; 0xf8
 800608a:	4393      	bics	r3, r2
 800608c:	0019      	movs	r1, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	00da      	lsls	r2, r3, #3
 8006094:	4b6d      	ldr	r3, [pc, #436]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006096:	430a      	orrs	r2, r1
 8006098:	635a      	str	r2, [r3, #52]	; 0x34
 800609a:	e034      	b.n	8006106 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	3305      	adds	r3, #5
 80060a2:	d111      	bne.n	80060c8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80060a4:	4b69      	ldr	r3, [pc, #420]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80060a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060a8:	4b68      	ldr	r3, [pc, #416]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80060aa:	2104      	movs	r1, #4
 80060ac:	438a      	bics	r2, r1
 80060ae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80060b0:	4b66      	ldr	r3, [pc, #408]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80060b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060b4:	22f8      	movs	r2, #248	; 0xf8
 80060b6:	4393      	bics	r3, r2
 80060b8:	0019      	movs	r1, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	00da      	lsls	r2, r3, #3
 80060c0:	4b62      	ldr	r3, [pc, #392]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80060c2:	430a      	orrs	r2, r1
 80060c4:	635a      	str	r2, [r3, #52]	; 0x34
 80060c6:	e01e      	b.n	8006106 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80060c8:	4b60      	ldr	r3, [pc, #384]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80060ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060cc:	4b5f      	ldr	r3, [pc, #380]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80060ce:	2104      	movs	r1, #4
 80060d0:	430a      	orrs	r2, r1
 80060d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80060d4:	4b5d      	ldr	r3, [pc, #372]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80060d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060d8:	4b5c      	ldr	r3, [pc, #368]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80060da:	2101      	movs	r1, #1
 80060dc:	438a      	bics	r2, r1
 80060de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060e0:	f7fd f9ca 	bl	8003478 <HAL_GetTick>
 80060e4:	0003      	movs	r3, r0
 80060e6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80060e8:	e008      	b.n	80060fc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80060ea:	f7fd f9c5 	bl	8003478 <HAL_GetTick>
 80060ee:	0002      	movs	r2, r0
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	1ad3      	subs	r3, r2, r3
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d901      	bls.n	80060fc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e0a2      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80060fc:	4b53      	ldr	r3, [pc, #332]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80060fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006100:	2202      	movs	r2, #2
 8006102:	4013      	ands	r3, r2
 8006104:	d1f1      	bne.n	80060ea <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d100      	bne.n	8006110 <HAL_RCC_OscConfig+0x4e4>
 800610e:	e097      	b.n	8006240 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006110:	4b4e      	ldr	r3, [pc, #312]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	220c      	movs	r2, #12
 8006116:	4013      	ands	r3, r2
 8006118:	2b08      	cmp	r3, #8
 800611a:	d100      	bne.n	800611e <HAL_RCC_OscConfig+0x4f2>
 800611c:	e06b      	b.n	80061f6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	2b02      	cmp	r3, #2
 8006124:	d14c      	bne.n	80061c0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006126:	4b49      	ldr	r3, [pc, #292]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	4b48      	ldr	r3, [pc, #288]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800612c:	494a      	ldr	r1, [pc, #296]	; (8006258 <HAL_RCC_OscConfig+0x62c>)
 800612e:	400a      	ands	r2, r1
 8006130:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006132:	f7fd f9a1 	bl	8003478 <HAL_GetTick>
 8006136:	0003      	movs	r3, r0
 8006138:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800613a:	e008      	b.n	800614e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800613c:	f7fd f99c 	bl	8003478 <HAL_GetTick>
 8006140:	0002      	movs	r2, r0
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	2b02      	cmp	r3, #2
 8006148:	d901      	bls.n	800614e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e079      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800614e:	4b3f      	ldr	r3, [pc, #252]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	2380      	movs	r3, #128	; 0x80
 8006154:	049b      	lsls	r3, r3, #18
 8006156:	4013      	ands	r3, r2
 8006158:	d1f0      	bne.n	800613c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800615a:	4b3c      	ldr	r3, [pc, #240]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800615c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615e:	220f      	movs	r2, #15
 8006160:	4393      	bics	r3, r2
 8006162:	0019      	movs	r1, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006168:	4b38      	ldr	r3, [pc, #224]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800616a:	430a      	orrs	r2, r1
 800616c:	62da      	str	r2, [r3, #44]	; 0x2c
 800616e:	4b37      	ldr	r3, [pc, #220]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	4a3a      	ldr	r2, [pc, #232]	; (800625c <HAL_RCC_OscConfig+0x630>)
 8006174:	4013      	ands	r3, r2
 8006176:	0019      	movs	r1, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006180:	431a      	orrs	r2, r3
 8006182:	4b32      	ldr	r3, [pc, #200]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006184:	430a      	orrs	r2, r1
 8006186:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006188:	4b30      	ldr	r3, [pc, #192]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	4b2f      	ldr	r3, [pc, #188]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800618e:	2180      	movs	r1, #128	; 0x80
 8006190:	0449      	lsls	r1, r1, #17
 8006192:	430a      	orrs	r2, r1
 8006194:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006196:	f7fd f96f 	bl	8003478 <HAL_GetTick>
 800619a:	0003      	movs	r3, r0
 800619c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800619e:	e008      	b.n	80061b2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061a0:	f7fd f96a 	bl	8003478 <HAL_GetTick>
 80061a4:	0002      	movs	r2, r0
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d901      	bls.n	80061b2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e047      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80061b2:	4b26      	ldr	r3, [pc, #152]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	2380      	movs	r3, #128	; 0x80
 80061b8:	049b      	lsls	r3, r3, #18
 80061ba:	4013      	ands	r3, r2
 80061bc:	d0f0      	beq.n	80061a0 <HAL_RCC_OscConfig+0x574>
 80061be:	e03f      	b.n	8006240 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061c0:	4b22      	ldr	r3, [pc, #136]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	4b21      	ldr	r3, [pc, #132]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80061c6:	4924      	ldr	r1, [pc, #144]	; (8006258 <HAL_RCC_OscConfig+0x62c>)
 80061c8:	400a      	ands	r2, r1
 80061ca:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061cc:	f7fd f954 	bl	8003478 <HAL_GetTick>
 80061d0:	0003      	movs	r3, r0
 80061d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061d4:	e008      	b.n	80061e8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061d6:	f7fd f94f 	bl	8003478 <HAL_GetTick>
 80061da:	0002      	movs	r2, r0
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d901      	bls.n	80061e8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80061e4:	2303      	movs	r3, #3
 80061e6:	e02c      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061e8:	4b18      	ldr	r3, [pc, #96]	; (800624c <HAL_RCC_OscConfig+0x620>)
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	2380      	movs	r3, #128	; 0x80
 80061ee:	049b      	lsls	r3, r3, #18
 80061f0:	4013      	ands	r3, r2
 80061f2:	d1f0      	bne.n	80061d6 <HAL_RCC_OscConfig+0x5aa>
 80061f4:	e024      	b.n	8006240 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d101      	bne.n	8006202 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e01f      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8006202:	4b12      	ldr	r3, [pc, #72]	; (800624c <HAL_RCC_OscConfig+0x620>)
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006208:	4b10      	ldr	r3, [pc, #64]	; (800624c <HAL_RCC_OscConfig+0x620>)
 800620a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800620e:	697a      	ldr	r2, [r7, #20]
 8006210:	2380      	movs	r3, #128	; 0x80
 8006212:	025b      	lsls	r3, r3, #9
 8006214:	401a      	ands	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800621a:	429a      	cmp	r2, r3
 800621c:	d10e      	bne.n	800623c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	220f      	movs	r2, #15
 8006222:	401a      	ands	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006228:	429a      	cmp	r2, r3
 800622a:	d107      	bne.n	800623c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800622c:	697a      	ldr	r2, [r7, #20]
 800622e:	23f0      	movs	r3, #240	; 0xf0
 8006230:	039b      	lsls	r3, r3, #14
 8006232:	401a      	ands	r2, r3
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006238:	429a      	cmp	r2, r3
 800623a:	d001      	beq.n	8006240 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	0018      	movs	r0, r3
 8006244:	46bd      	mov	sp, r7
 8006246:	b008      	add	sp, #32
 8006248:	bd80      	pop	{r7, pc}
 800624a:	46c0      	nop			; (mov r8, r8)
 800624c:	40021000 	.word	0x40021000
 8006250:	00001388 	.word	0x00001388
 8006254:	efffffff 	.word	0xefffffff
 8006258:	feffffff 	.word	0xfeffffff
 800625c:	ffc2ffff 	.word	0xffc2ffff

08006260 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d101      	bne.n	8006274 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e0b3      	b.n	80063dc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006274:	4b5b      	ldr	r3, [pc, #364]	; (80063e4 <HAL_RCC_ClockConfig+0x184>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2201      	movs	r2, #1
 800627a:	4013      	ands	r3, r2
 800627c:	683a      	ldr	r2, [r7, #0]
 800627e:	429a      	cmp	r2, r3
 8006280:	d911      	bls.n	80062a6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006282:	4b58      	ldr	r3, [pc, #352]	; (80063e4 <HAL_RCC_ClockConfig+0x184>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2201      	movs	r2, #1
 8006288:	4393      	bics	r3, r2
 800628a:	0019      	movs	r1, r3
 800628c:	4b55      	ldr	r3, [pc, #340]	; (80063e4 <HAL_RCC_ClockConfig+0x184>)
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006294:	4b53      	ldr	r3, [pc, #332]	; (80063e4 <HAL_RCC_ClockConfig+0x184>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2201      	movs	r2, #1
 800629a:	4013      	ands	r3, r2
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d001      	beq.n	80062a6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e09a      	b.n	80063dc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2202      	movs	r2, #2
 80062ac:	4013      	ands	r3, r2
 80062ae:	d015      	beq.n	80062dc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2204      	movs	r2, #4
 80062b6:	4013      	ands	r3, r2
 80062b8:	d006      	beq.n	80062c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80062ba:	4b4b      	ldr	r3, [pc, #300]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	4b4a      	ldr	r3, [pc, #296]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 80062c0:	21e0      	movs	r1, #224	; 0xe0
 80062c2:	00c9      	lsls	r1, r1, #3
 80062c4:	430a      	orrs	r2, r1
 80062c6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062c8:	4b47      	ldr	r3, [pc, #284]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	22f0      	movs	r2, #240	; 0xf0
 80062ce:	4393      	bics	r3, r2
 80062d0:	0019      	movs	r1, r3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	689a      	ldr	r2, [r3, #8]
 80062d6:	4b44      	ldr	r3, [pc, #272]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 80062d8:	430a      	orrs	r2, r1
 80062da:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2201      	movs	r2, #1
 80062e2:	4013      	ands	r3, r2
 80062e4:	d040      	beq.n	8006368 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d107      	bne.n	80062fe <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ee:	4b3e      	ldr	r3, [pc, #248]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	2380      	movs	r3, #128	; 0x80
 80062f4:	029b      	lsls	r3, r3, #10
 80062f6:	4013      	ands	r3, r2
 80062f8:	d114      	bne.n	8006324 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e06e      	b.n	80063dc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	2b02      	cmp	r3, #2
 8006304:	d107      	bne.n	8006316 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006306:	4b38      	ldr	r3, [pc, #224]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	2380      	movs	r3, #128	; 0x80
 800630c:	049b      	lsls	r3, r3, #18
 800630e:	4013      	ands	r3, r2
 8006310:	d108      	bne.n	8006324 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e062      	b.n	80063dc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006316:	4b34      	ldr	r3, [pc, #208]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2202      	movs	r2, #2
 800631c:	4013      	ands	r3, r2
 800631e:	d101      	bne.n	8006324 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e05b      	b.n	80063dc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006324:	4b30      	ldr	r3, [pc, #192]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	2203      	movs	r2, #3
 800632a:	4393      	bics	r3, r2
 800632c:	0019      	movs	r1, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685a      	ldr	r2, [r3, #4]
 8006332:	4b2d      	ldr	r3, [pc, #180]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 8006334:	430a      	orrs	r2, r1
 8006336:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006338:	f7fd f89e 	bl	8003478 <HAL_GetTick>
 800633c:	0003      	movs	r3, r0
 800633e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006340:	e009      	b.n	8006356 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006342:	f7fd f899 	bl	8003478 <HAL_GetTick>
 8006346:	0002      	movs	r2, r0
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	4a27      	ldr	r2, [pc, #156]	; (80063ec <HAL_RCC_ClockConfig+0x18c>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d901      	bls.n	8006356 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8006352:	2303      	movs	r3, #3
 8006354:	e042      	b.n	80063dc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006356:	4b24      	ldr	r3, [pc, #144]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	220c      	movs	r2, #12
 800635c:	401a      	ands	r2, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	429a      	cmp	r2, r3
 8006366:	d1ec      	bne.n	8006342 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006368:	4b1e      	ldr	r3, [pc, #120]	; (80063e4 <HAL_RCC_ClockConfig+0x184>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2201      	movs	r2, #1
 800636e:	4013      	ands	r3, r2
 8006370:	683a      	ldr	r2, [r7, #0]
 8006372:	429a      	cmp	r2, r3
 8006374:	d211      	bcs.n	800639a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006376:	4b1b      	ldr	r3, [pc, #108]	; (80063e4 <HAL_RCC_ClockConfig+0x184>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2201      	movs	r2, #1
 800637c:	4393      	bics	r3, r2
 800637e:	0019      	movs	r1, r3
 8006380:	4b18      	ldr	r3, [pc, #96]	; (80063e4 <HAL_RCC_ClockConfig+0x184>)
 8006382:	683a      	ldr	r2, [r7, #0]
 8006384:	430a      	orrs	r2, r1
 8006386:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006388:	4b16      	ldr	r3, [pc, #88]	; (80063e4 <HAL_RCC_ClockConfig+0x184>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2201      	movs	r2, #1
 800638e:	4013      	ands	r3, r2
 8006390:	683a      	ldr	r2, [r7, #0]
 8006392:	429a      	cmp	r2, r3
 8006394:	d001      	beq.n	800639a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e020      	b.n	80063dc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2204      	movs	r2, #4
 80063a0:	4013      	ands	r3, r2
 80063a2:	d009      	beq.n	80063b8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80063a4:	4b10      	ldr	r3, [pc, #64]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	4a11      	ldr	r2, [pc, #68]	; (80063f0 <HAL_RCC_ClockConfig+0x190>)
 80063aa:	4013      	ands	r3, r2
 80063ac:	0019      	movs	r1, r3
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68da      	ldr	r2, [r3, #12]
 80063b2:	4b0d      	ldr	r3, [pc, #52]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 80063b4:	430a      	orrs	r2, r1
 80063b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80063b8:	f000 f820 	bl	80063fc <HAL_RCC_GetSysClockFreq>
 80063bc:	0001      	movs	r1, r0
 80063be:	4b0a      	ldr	r3, [pc, #40]	; (80063e8 <HAL_RCC_ClockConfig+0x188>)
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	091b      	lsrs	r3, r3, #4
 80063c4:	220f      	movs	r2, #15
 80063c6:	4013      	ands	r3, r2
 80063c8:	4a0a      	ldr	r2, [pc, #40]	; (80063f4 <HAL_RCC_ClockConfig+0x194>)
 80063ca:	5cd3      	ldrb	r3, [r2, r3]
 80063cc:	000a      	movs	r2, r1
 80063ce:	40da      	lsrs	r2, r3
 80063d0:	4b09      	ldr	r3, [pc, #36]	; (80063f8 <HAL_RCC_ClockConfig+0x198>)
 80063d2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80063d4:	2000      	movs	r0, #0
 80063d6:	f7fd f809 	bl	80033ec <HAL_InitTick>
  
  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	0018      	movs	r0, r3
 80063de:	46bd      	mov	sp, r7
 80063e0:	b004      	add	sp, #16
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	40022000 	.word	0x40022000
 80063e8:	40021000 	.word	0x40021000
 80063ec:	00001388 	.word	0x00001388
 80063f0:	fffff8ff 	.word	0xfffff8ff
 80063f4:	08007d84 	.word	0x08007d84
 80063f8:	20000000 	.word	0x20000000

080063fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006402:	2300      	movs	r3, #0
 8006404:	60fb      	str	r3, [r7, #12]
 8006406:	2300      	movs	r3, #0
 8006408:	60bb      	str	r3, [r7, #8]
 800640a:	2300      	movs	r3, #0
 800640c:	617b      	str	r3, [r7, #20]
 800640e:	2300      	movs	r3, #0
 8006410:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006412:	2300      	movs	r3, #0
 8006414:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006416:	4b20      	ldr	r3, [pc, #128]	; (8006498 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	220c      	movs	r2, #12
 8006420:	4013      	ands	r3, r2
 8006422:	2b04      	cmp	r3, #4
 8006424:	d002      	beq.n	800642c <HAL_RCC_GetSysClockFreq+0x30>
 8006426:	2b08      	cmp	r3, #8
 8006428:	d003      	beq.n	8006432 <HAL_RCC_GetSysClockFreq+0x36>
 800642a:	e02c      	b.n	8006486 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800642c:	4b1b      	ldr	r3, [pc, #108]	; (800649c <HAL_RCC_GetSysClockFreq+0xa0>)
 800642e:	613b      	str	r3, [r7, #16]
      break;
 8006430:	e02c      	b.n	800648c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	0c9b      	lsrs	r3, r3, #18
 8006436:	220f      	movs	r2, #15
 8006438:	4013      	ands	r3, r2
 800643a:	4a19      	ldr	r2, [pc, #100]	; (80064a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800643c:	5cd3      	ldrb	r3, [r2, r3]
 800643e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006440:	4b15      	ldr	r3, [pc, #84]	; (8006498 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006444:	220f      	movs	r2, #15
 8006446:	4013      	ands	r3, r2
 8006448:	4a16      	ldr	r2, [pc, #88]	; (80064a4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800644a:	5cd3      	ldrb	r3, [r2, r3]
 800644c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	2380      	movs	r3, #128	; 0x80
 8006452:	025b      	lsls	r3, r3, #9
 8006454:	4013      	ands	r3, r2
 8006456:	d009      	beq.n	800646c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006458:	68b9      	ldr	r1, [r7, #8]
 800645a:	4810      	ldr	r0, [pc, #64]	; (800649c <HAL_RCC_GetSysClockFreq+0xa0>)
 800645c:	f7f9 fe54 	bl	8000108 <__udivsi3>
 8006460:	0003      	movs	r3, r0
 8006462:	001a      	movs	r2, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4353      	muls	r3, r2
 8006468:	617b      	str	r3, [r7, #20]
 800646a:	e009      	b.n	8006480 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800646c:	6879      	ldr	r1, [r7, #4]
 800646e:	000a      	movs	r2, r1
 8006470:	0152      	lsls	r2, r2, #5
 8006472:	1a52      	subs	r2, r2, r1
 8006474:	0193      	lsls	r3, r2, #6
 8006476:	1a9b      	subs	r3, r3, r2
 8006478:	00db      	lsls	r3, r3, #3
 800647a:	185b      	adds	r3, r3, r1
 800647c:	021b      	lsls	r3, r3, #8
 800647e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	613b      	str	r3, [r7, #16]
      break;
 8006484:	e002      	b.n	800648c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006486:	4b05      	ldr	r3, [pc, #20]	; (800649c <HAL_RCC_GetSysClockFreq+0xa0>)
 8006488:	613b      	str	r3, [r7, #16]
      break;
 800648a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800648c:	693b      	ldr	r3, [r7, #16]
}
 800648e:	0018      	movs	r0, r3
 8006490:	46bd      	mov	sp, r7
 8006492:	b006      	add	sp, #24
 8006494:	bd80      	pop	{r7, pc}
 8006496:	46c0      	nop			; (mov r8, r8)
 8006498:	40021000 	.word	0x40021000
 800649c:	007a1200 	.word	0x007a1200
 80064a0:	08007d9c 	.word	0x08007d9c
 80064a4:	08007dac 	.word	0x08007dac

080064a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064ac:	4b02      	ldr	r3, [pc, #8]	; (80064b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80064ae:	681b      	ldr	r3, [r3, #0]
}
 80064b0:	0018      	movs	r0, r3
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	46c0      	nop			; (mov r8, r8)
 80064b8:	20000000 	.word	0x20000000

080064bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80064c0:	f7ff fff2 	bl	80064a8 <HAL_RCC_GetHCLKFreq>
 80064c4:	0001      	movs	r1, r0
 80064c6:	4b06      	ldr	r3, [pc, #24]	; (80064e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	0a1b      	lsrs	r3, r3, #8
 80064cc:	2207      	movs	r2, #7
 80064ce:	4013      	ands	r3, r2
 80064d0:	4a04      	ldr	r2, [pc, #16]	; (80064e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80064d2:	5cd3      	ldrb	r3, [r2, r3]
 80064d4:	40d9      	lsrs	r1, r3
 80064d6:	000b      	movs	r3, r1
}    
 80064d8:	0018      	movs	r0, r3
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	46c0      	nop			; (mov r8, r8)
 80064e0:	40021000 	.word	0x40021000
 80064e4:	08007d94 	.word	0x08007d94

080064e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b086      	sub	sp, #24
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80064f0:	2300      	movs	r3, #0
 80064f2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80064f4:	2300      	movs	r3, #0
 80064f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	2380      	movs	r3, #128	; 0x80
 80064fe:	025b      	lsls	r3, r3, #9
 8006500:	4013      	ands	r3, r2
 8006502:	d100      	bne.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8006504:	e08e      	b.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8006506:	2017      	movs	r0, #23
 8006508:	183b      	adds	r3, r7, r0
 800650a:	2200      	movs	r2, #0
 800650c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800650e:	4b57      	ldr	r3, [pc, #348]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006510:	69da      	ldr	r2, [r3, #28]
 8006512:	2380      	movs	r3, #128	; 0x80
 8006514:	055b      	lsls	r3, r3, #21
 8006516:	4013      	ands	r3, r2
 8006518:	d110      	bne.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800651a:	4b54      	ldr	r3, [pc, #336]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800651c:	69da      	ldr	r2, [r3, #28]
 800651e:	4b53      	ldr	r3, [pc, #332]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006520:	2180      	movs	r1, #128	; 0x80
 8006522:	0549      	lsls	r1, r1, #21
 8006524:	430a      	orrs	r2, r1
 8006526:	61da      	str	r2, [r3, #28]
 8006528:	4b50      	ldr	r3, [pc, #320]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800652a:	69da      	ldr	r2, [r3, #28]
 800652c:	2380      	movs	r3, #128	; 0x80
 800652e:	055b      	lsls	r3, r3, #21
 8006530:	4013      	ands	r3, r2
 8006532:	60bb      	str	r3, [r7, #8]
 8006534:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006536:	183b      	adds	r3, r7, r0
 8006538:	2201      	movs	r2, #1
 800653a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800653c:	4b4c      	ldr	r3, [pc, #304]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	2380      	movs	r3, #128	; 0x80
 8006542:	005b      	lsls	r3, r3, #1
 8006544:	4013      	ands	r3, r2
 8006546:	d11a      	bne.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006548:	4b49      	ldr	r3, [pc, #292]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	4b48      	ldr	r3, [pc, #288]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800654e:	2180      	movs	r1, #128	; 0x80
 8006550:	0049      	lsls	r1, r1, #1
 8006552:	430a      	orrs	r2, r1
 8006554:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006556:	f7fc ff8f 	bl	8003478 <HAL_GetTick>
 800655a:	0003      	movs	r3, r0
 800655c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800655e:	e008      	b.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006560:	f7fc ff8a 	bl	8003478 <HAL_GetTick>
 8006564:	0002      	movs	r2, r0
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	2b64      	cmp	r3, #100	; 0x64
 800656c:	d901      	bls.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e077      	b.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006572:	4b3f      	ldr	r3, [pc, #252]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	2380      	movs	r3, #128	; 0x80
 8006578:	005b      	lsls	r3, r3, #1
 800657a:	4013      	ands	r3, r2
 800657c:	d0f0      	beq.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800657e:	4b3b      	ldr	r3, [pc, #236]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006580:	6a1a      	ldr	r2, [r3, #32]
 8006582:	23c0      	movs	r3, #192	; 0xc0
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	4013      	ands	r3, r2
 8006588:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d034      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x112>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	23c0      	movs	r3, #192	; 0xc0
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4013      	ands	r3, r2
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	429a      	cmp	r2, r3
 800659e:	d02c      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065a0:	4b32      	ldr	r3, [pc, #200]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80065a2:	6a1b      	ldr	r3, [r3, #32]
 80065a4:	4a33      	ldr	r2, [pc, #204]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80065a6:	4013      	ands	r3, r2
 80065a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80065aa:	4b30      	ldr	r3, [pc, #192]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80065ac:	6a1a      	ldr	r2, [r3, #32]
 80065ae:	4b2f      	ldr	r3, [pc, #188]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80065b0:	2180      	movs	r1, #128	; 0x80
 80065b2:	0249      	lsls	r1, r1, #9
 80065b4:	430a      	orrs	r2, r1
 80065b6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80065b8:	4b2c      	ldr	r3, [pc, #176]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80065ba:	6a1a      	ldr	r2, [r3, #32]
 80065bc:	4b2b      	ldr	r3, [pc, #172]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80065be:	492e      	ldr	r1, [pc, #184]	; (8006678 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80065c0:	400a      	ands	r2, r1
 80065c2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80065c4:	4b29      	ldr	r3, [pc, #164]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2201      	movs	r2, #1
 80065ce:	4013      	ands	r3, r2
 80065d0:	d013      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065d2:	f7fc ff51 	bl	8003478 <HAL_GetTick>
 80065d6:	0003      	movs	r3, r0
 80065d8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065da:	e009      	b.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065dc:	f7fc ff4c 	bl	8003478 <HAL_GetTick>
 80065e0:	0002      	movs	r2, r0
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	4a25      	ldr	r2, [pc, #148]	; (800667c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d901      	bls.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80065ec:	2303      	movs	r3, #3
 80065ee:	e038      	b.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065f0:	4b1e      	ldr	r3, [pc, #120]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	2202      	movs	r2, #2
 80065f6:	4013      	ands	r3, r2
 80065f8:	d0f0      	beq.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80065fa:	4b1c      	ldr	r3, [pc, #112]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	4a1d      	ldr	r2, [pc, #116]	; (8006674 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006600:	4013      	ands	r3, r2
 8006602:	0019      	movs	r1, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685a      	ldr	r2, [r3, #4]
 8006608:	4b18      	ldr	r3, [pc, #96]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800660a:	430a      	orrs	r2, r1
 800660c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800660e:	2317      	movs	r3, #23
 8006610:	18fb      	adds	r3, r7, r3
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	2b01      	cmp	r3, #1
 8006616:	d105      	bne.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006618:	4b14      	ldr	r3, [pc, #80]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800661a:	69da      	ldr	r2, [r3, #28]
 800661c:	4b13      	ldr	r3, [pc, #76]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800661e:	4918      	ldr	r1, [pc, #96]	; (8006680 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8006620:	400a      	ands	r2, r1
 8006622:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2201      	movs	r2, #1
 800662a:	4013      	ands	r3, r2
 800662c:	d009      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800662e:	4b0f      	ldr	r3, [pc, #60]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006632:	2203      	movs	r2, #3
 8006634:	4393      	bics	r3, r2
 8006636:	0019      	movs	r1, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689a      	ldr	r2, [r3, #8]
 800663c:	4b0b      	ldr	r3, [pc, #44]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800663e:	430a      	orrs	r2, r1
 8006640:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2220      	movs	r2, #32
 8006648:	4013      	ands	r3, r2
 800664a:	d009      	beq.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800664c:	4b07      	ldr	r3, [pc, #28]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800664e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006650:	2210      	movs	r2, #16
 8006652:	4393      	bics	r3, r2
 8006654:	0019      	movs	r1, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	68da      	ldr	r2, [r3, #12]
 800665a:	4b04      	ldr	r3, [pc, #16]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800665c:	430a      	orrs	r2, r1
 800665e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006660:	2300      	movs	r3, #0
}
 8006662:	0018      	movs	r0, r3
 8006664:	46bd      	mov	sp, r7
 8006666:	b006      	add	sp, #24
 8006668:	bd80      	pop	{r7, pc}
 800666a:	46c0      	nop			; (mov r8, r8)
 800666c:	40021000 	.word	0x40021000
 8006670:	40007000 	.word	0x40007000
 8006674:	fffffcff 	.word	0xfffffcff
 8006678:	fffeffff 	.word	0xfffeffff
 800667c:	00001388 	.word	0x00001388
 8006680:	efffffff 	.word	0xefffffff

08006684 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d101      	bne.n	8006696 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e042      	b.n	800671c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	223d      	movs	r2, #61	; 0x3d
 800669a:	5c9b      	ldrb	r3, [r3, r2]
 800669c:	b2db      	uxtb	r3, r3
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d107      	bne.n	80066b2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	223c      	movs	r2, #60	; 0x3c
 80066a6:	2100      	movs	r1, #0
 80066a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	0018      	movs	r0, r3
 80066ae:	f7fc fcc5 	bl	800303c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	223d      	movs	r2, #61	; 0x3d
 80066b6:	2102      	movs	r1, #2
 80066b8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	3304      	adds	r3, #4
 80066c2:	0019      	movs	r1, r3
 80066c4:	0010      	movs	r0, r2
 80066c6:	f000 f9dd 	bl	8006a84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2246      	movs	r2, #70	; 0x46
 80066ce:	2101      	movs	r1, #1
 80066d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	223e      	movs	r2, #62	; 0x3e
 80066d6:	2101      	movs	r1, #1
 80066d8:	5499      	strb	r1, [r3, r2]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	223f      	movs	r2, #63	; 0x3f
 80066de:	2101      	movs	r1, #1
 80066e0:	5499      	strb	r1, [r3, r2]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2240      	movs	r2, #64	; 0x40
 80066e6:	2101      	movs	r1, #1
 80066e8:	5499      	strb	r1, [r3, r2]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2241      	movs	r2, #65	; 0x41
 80066ee:	2101      	movs	r1, #1
 80066f0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2242      	movs	r2, #66	; 0x42
 80066f6:	2101      	movs	r1, #1
 80066f8:	5499      	strb	r1, [r3, r2]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2243      	movs	r2, #67	; 0x43
 80066fe:	2101      	movs	r1, #1
 8006700:	5499      	strb	r1, [r3, r2]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2244      	movs	r2, #68	; 0x44
 8006706:	2101      	movs	r1, #1
 8006708:	5499      	strb	r1, [r3, r2]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2245      	movs	r2, #69	; 0x45
 800670e:	2101      	movs	r1, #1
 8006710:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	223d      	movs	r2, #61	; 0x3d
 8006716:	2101      	movs	r1, #1
 8006718:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	0018      	movs	r0, r3
 800671e:	46bd      	mov	sp, r7
 8006720:	b002      	add	sp, #8
 8006722:	bd80      	pop	{r7, pc}

08006724 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	223d      	movs	r2, #61	; 0x3d
 8006730:	5c9b      	ldrb	r3, [r3, r2]
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b01      	cmp	r3, #1
 8006736:	d001      	beq.n	800673c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e035      	b.n	80067a8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	223d      	movs	r2, #61	; 0x3d
 8006740:	2102      	movs	r1, #2
 8006742:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68da      	ldr	r2, [r3, #12]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2101      	movs	r1, #1
 8006750:	430a      	orrs	r2, r1
 8006752:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a15      	ldr	r2, [pc, #84]	; (80067b0 <HAL_TIM_Base_Start_IT+0x8c>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d009      	beq.n	8006772 <HAL_TIM_Base_Start_IT+0x4e>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a14      	ldr	r2, [pc, #80]	; (80067b4 <HAL_TIM_Base_Start_IT+0x90>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d004      	beq.n	8006772 <HAL_TIM_Base_Start_IT+0x4e>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a12      	ldr	r2, [pc, #72]	; (80067b8 <HAL_TIM_Base_Start_IT+0x94>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d111      	bne.n	8006796 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	2207      	movs	r2, #7
 800677a:	4013      	ands	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2b06      	cmp	r3, #6
 8006782:	d010      	beq.n	80067a6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2101      	movs	r1, #1
 8006790:	430a      	orrs	r2, r1
 8006792:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006794:	e007      	b.n	80067a6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2101      	movs	r1, #1
 80067a2:	430a      	orrs	r2, r1
 80067a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	0018      	movs	r0, r3
 80067aa:	46bd      	mov	sp, r7
 80067ac:	b004      	add	sp, #16
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	40012c00 	.word	0x40012c00
 80067b4:	40000400 	.word	0x40000400
 80067b8:	40014000 	.word	0x40014000

080067bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68da      	ldr	r2, [r3, #12]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2101      	movs	r1, #1
 80067d0:	438a      	bics	r2, r1
 80067d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	6a1b      	ldr	r3, [r3, #32]
 80067da:	4a0d      	ldr	r2, [pc, #52]	; (8006810 <HAL_TIM_Base_Stop_IT+0x54>)
 80067dc:	4013      	ands	r3, r2
 80067de:	d10d      	bne.n	80067fc <HAL_TIM_Base_Stop_IT+0x40>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	4a0b      	ldr	r2, [pc, #44]	; (8006814 <HAL_TIM_Base_Stop_IT+0x58>)
 80067e8:	4013      	ands	r3, r2
 80067ea:	d107      	bne.n	80067fc <HAL_TIM_Base_Stop_IT+0x40>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	2101      	movs	r1, #1
 80067f8:	438a      	bics	r2, r1
 80067fa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	223d      	movs	r2, #61	; 0x3d
 8006800:	2101      	movs	r1, #1
 8006802:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	0018      	movs	r0, r3
 8006808:	46bd      	mov	sp, r7
 800680a:	b002      	add	sp, #8
 800680c:	bd80      	pop	{r7, pc}
 800680e:	46c0      	nop			; (mov r8, r8)
 8006810:	00001111 	.word	0x00001111
 8006814:	00000444 	.word	0x00000444

08006818 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b082      	sub	sp, #8
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	2202      	movs	r2, #2
 8006828:	4013      	ands	r3, r2
 800682a:	2b02      	cmp	r3, #2
 800682c:	d124      	bne.n	8006878 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	2202      	movs	r2, #2
 8006836:	4013      	ands	r3, r2
 8006838:	2b02      	cmp	r3, #2
 800683a:	d11d      	bne.n	8006878 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2203      	movs	r2, #3
 8006842:	4252      	negs	r2, r2
 8006844:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	2203      	movs	r2, #3
 8006854:	4013      	ands	r3, r2
 8006856:	d004      	beq.n	8006862 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	0018      	movs	r0, r3
 800685c:	f000 f8fa 	bl	8006a54 <HAL_TIM_IC_CaptureCallback>
 8006860:	e007      	b.n	8006872 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	0018      	movs	r0, r3
 8006866:	f000 f8ed 	bl	8006a44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	0018      	movs	r0, r3
 800686e:	f000 f8f9 	bl	8006a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	2204      	movs	r2, #4
 8006880:	4013      	ands	r3, r2
 8006882:	2b04      	cmp	r3, #4
 8006884:	d125      	bne.n	80068d2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	2204      	movs	r2, #4
 800688e:	4013      	ands	r3, r2
 8006890:	2b04      	cmp	r3, #4
 8006892:	d11e      	bne.n	80068d2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2205      	movs	r2, #5
 800689a:	4252      	negs	r2, r2
 800689c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2202      	movs	r2, #2
 80068a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	699a      	ldr	r2, [r3, #24]
 80068aa:	23c0      	movs	r3, #192	; 0xc0
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4013      	ands	r3, r2
 80068b0:	d004      	beq.n	80068bc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	0018      	movs	r0, r3
 80068b6:	f000 f8cd 	bl	8006a54 <HAL_TIM_IC_CaptureCallback>
 80068ba:	e007      	b.n	80068cc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	0018      	movs	r0, r3
 80068c0:	f000 f8c0 	bl	8006a44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	0018      	movs	r0, r3
 80068c8:	f000 f8cc 	bl	8006a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	2208      	movs	r2, #8
 80068da:	4013      	ands	r3, r2
 80068dc:	2b08      	cmp	r3, #8
 80068de:	d124      	bne.n	800692a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	2208      	movs	r2, #8
 80068e8:	4013      	ands	r3, r2
 80068ea:	2b08      	cmp	r3, #8
 80068ec:	d11d      	bne.n	800692a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2209      	movs	r2, #9
 80068f4:	4252      	negs	r2, r2
 80068f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2204      	movs	r2, #4
 80068fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69db      	ldr	r3, [r3, #28]
 8006904:	2203      	movs	r2, #3
 8006906:	4013      	ands	r3, r2
 8006908:	d004      	beq.n	8006914 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	0018      	movs	r0, r3
 800690e:	f000 f8a1 	bl	8006a54 <HAL_TIM_IC_CaptureCallback>
 8006912:	e007      	b.n	8006924 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	0018      	movs	r0, r3
 8006918:	f000 f894 	bl	8006a44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	0018      	movs	r0, r3
 8006920:	f000 f8a0 	bl	8006a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	2210      	movs	r2, #16
 8006932:	4013      	ands	r3, r2
 8006934:	2b10      	cmp	r3, #16
 8006936:	d125      	bne.n	8006984 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68db      	ldr	r3, [r3, #12]
 800693e:	2210      	movs	r2, #16
 8006940:	4013      	ands	r3, r2
 8006942:	2b10      	cmp	r3, #16
 8006944:	d11e      	bne.n	8006984 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2211      	movs	r2, #17
 800694c:	4252      	negs	r2, r2
 800694e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2208      	movs	r2, #8
 8006954:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	69da      	ldr	r2, [r3, #28]
 800695c:	23c0      	movs	r3, #192	; 0xc0
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	4013      	ands	r3, r2
 8006962:	d004      	beq.n	800696e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	0018      	movs	r0, r3
 8006968:	f000 f874 	bl	8006a54 <HAL_TIM_IC_CaptureCallback>
 800696c:	e007      	b.n	800697e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	0018      	movs	r0, r3
 8006972:	f000 f867 	bl	8006a44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	0018      	movs	r0, r3
 800697a:	f000 f873 	bl	8006a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	2201      	movs	r2, #1
 800698c:	4013      	ands	r3, r2
 800698e:	2b01      	cmp	r3, #1
 8006990:	d10f      	bne.n	80069b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	2201      	movs	r2, #1
 800699a:	4013      	ands	r3, r2
 800699c:	2b01      	cmp	r3, #1
 800699e:	d108      	bne.n	80069b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2202      	movs	r2, #2
 80069a6:	4252      	negs	r2, r2
 80069a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	0018      	movs	r0, r3
 80069ae:	f7fc f957 	bl	8002c60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	2280      	movs	r2, #128	; 0x80
 80069ba:	4013      	ands	r3, r2
 80069bc:	2b80      	cmp	r3, #128	; 0x80
 80069be:	d10f      	bne.n	80069e0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	2280      	movs	r2, #128	; 0x80
 80069c8:	4013      	ands	r3, r2
 80069ca:	2b80      	cmp	r3, #128	; 0x80
 80069cc:	d108      	bne.n	80069e0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2281      	movs	r2, #129	; 0x81
 80069d4:	4252      	negs	r2, r2
 80069d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	0018      	movs	r0, r3
 80069dc:	f000 f8d0 	bl	8006b80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	2240      	movs	r2, #64	; 0x40
 80069e8:	4013      	ands	r3, r2
 80069ea:	2b40      	cmp	r3, #64	; 0x40
 80069ec:	d10f      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	2240      	movs	r2, #64	; 0x40
 80069f6:	4013      	ands	r3, r2
 80069f8:	2b40      	cmp	r3, #64	; 0x40
 80069fa:	d108      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2241      	movs	r2, #65	; 0x41
 8006a02:	4252      	negs	r2, r2
 8006a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	0018      	movs	r0, r3
 8006a0a:	f000 f833 	bl	8006a74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	2220      	movs	r2, #32
 8006a16:	4013      	ands	r3, r2
 8006a18:	2b20      	cmp	r3, #32
 8006a1a:	d10f      	bne.n	8006a3c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	2220      	movs	r2, #32
 8006a24:	4013      	ands	r3, r2
 8006a26:	2b20      	cmp	r3, #32
 8006a28:	d108      	bne.n	8006a3c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	2221      	movs	r2, #33	; 0x21
 8006a30:	4252      	negs	r2, r2
 8006a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	0018      	movs	r0, r3
 8006a38:	f000 f89a 	bl	8006b70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a3c:	46c0      	nop			; (mov r8, r8)
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	b002      	add	sp, #8
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b082      	sub	sp, #8
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a4c:	46c0      	nop			; (mov r8, r8)
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	b002      	add	sp, #8
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a5c:	46c0      	nop			; (mov r8, r8)
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	b002      	add	sp, #8
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a6c:	46c0      	nop			; (mov r8, r8)
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	b002      	add	sp, #8
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a7c:	46c0      	nop			; (mov r8, r8)
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	b002      	add	sp, #8
 8006a82:	bd80      	pop	{r7, pc}

08006a84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a2f      	ldr	r2, [pc, #188]	; (8006b54 <TIM_Base_SetConfig+0xd0>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d003      	beq.n	8006aa4 <TIM_Base_SetConfig+0x20>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a2e      	ldr	r2, [pc, #184]	; (8006b58 <TIM_Base_SetConfig+0xd4>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d108      	bne.n	8006ab6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2270      	movs	r2, #112	; 0x70
 8006aa8:	4393      	bics	r3, r2
 8006aaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	4a26      	ldr	r2, [pc, #152]	; (8006b54 <TIM_Base_SetConfig+0xd0>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d013      	beq.n	8006ae6 <TIM_Base_SetConfig+0x62>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a25      	ldr	r2, [pc, #148]	; (8006b58 <TIM_Base_SetConfig+0xd4>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d00f      	beq.n	8006ae6 <TIM_Base_SetConfig+0x62>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a24      	ldr	r2, [pc, #144]	; (8006b5c <TIM_Base_SetConfig+0xd8>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d00b      	beq.n	8006ae6 <TIM_Base_SetConfig+0x62>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a23      	ldr	r2, [pc, #140]	; (8006b60 <TIM_Base_SetConfig+0xdc>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d007      	beq.n	8006ae6 <TIM_Base_SetConfig+0x62>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a22      	ldr	r2, [pc, #136]	; (8006b64 <TIM_Base_SetConfig+0xe0>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d003      	beq.n	8006ae6 <TIM_Base_SetConfig+0x62>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a21      	ldr	r2, [pc, #132]	; (8006b68 <TIM_Base_SetConfig+0xe4>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d108      	bne.n	8006af8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	4a20      	ldr	r2, [pc, #128]	; (8006b6c <TIM_Base_SetConfig+0xe8>)
 8006aea:	4013      	ands	r3, r2
 8006aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	4313      	orrs	r3, r2
 8006af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2280      	movs	r2, #128	; 0x80
 8006afc:	4393      	bics	r3, r2
 8006afe:	001a      	movs	r2, r3
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	695b      	ldr	r3, [r3, #20]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	689a      	ldr	r2, [r3, #8]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a0c      	ldr	r2, [pc, #48]	; (8006b54 <TIM_Base_SetConfig+0xd0>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d00b      	beq.n	8006b3e <TIM_Base_SetConfig+0xba>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a0d      	ldr	r2, [pc, #52]	; (8006b60 <TIM_Base_SetConfig+0xdc>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d007      	beq.n	8006b3e <TIM_Base_SetConfig+0xba>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a0c      	ldr	r2, [pc, #48]	; (8006b64 <TIM_Base_SetConfig+0xe0>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d003      	beq.n	8006b3e <TIM_Base_SetConfig+0xba>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a0b      	ldr	r2, [pc, #44]	; (8006b68 <TIM_Base_SetConfig+0xe4>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d103      	bne.n	8006b46 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	691a      	ldr	r2, [r3, #16]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	615a      	str	r2, [r3, #20]
}
 8006b4c:	46c0      	nop			; (mov r8, r8)
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	b004      	add	sp, #16
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	40012c00 	.word	0x40012c00
 8006b58:	40000400 	.word	0x40000400
 8006b5c:	40002000 	.word	0x40002000
 8006b60:	40014000 	.word	0x40014000
 8006b64:	40014400 	.word	0x40014400
 8006b68:	40014800 	.word	0x40014800
 8006b6c:	fffffcff 	.word	0xfffffcff

08006b70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b082      	sub	sp, #8
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b78:	46c0      	nop			; (mov r8, r8)
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	b002      	add	sp, #8
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b082      	sub	sp, #8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b88:	46c0      	nop			; (mov r8, r8)
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	b002      	add	sp, #8
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d101      	bne.n	8006ba2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e044      	b.n	8006c2c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d107      	bne.n	8006bba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2278      	movs	r2, #120	; 0x78
 8006bae:	2100      	movs	r1, #0
 8006bb0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	0018      	movs	r0, r3
 8006bb6:	f7fc fa67 	bl	8003088 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2224      	movs	r2, #36	; 0x24
 8006bbe:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	2101      	movs	r1, #1
 8006bcc:	438a      	bics	r2, r1
 8006bce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	0018      	movs	r0, r3
 8006bd4:	f000 fb0c 	bl	80071f0 <UART_SetConfig>
 8006bd8:	0003      	movs	r3, r0
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d101      	bne.n	8006be2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e024      	b.n	8006c2c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d003      	beq.n	8006bf2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	0018      	movs	r0, r3
 8006bee:	f000 fc3f 	bl	8007470 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	685a      	ldr	r2, [r3, #4]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	490d      	ldr	r1, [pc, #52]	; (8006c34 <HAL_UART_Init+0xa4>)
 8006bfe:	400a      	ands	r2, r1
 8006c00:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	689a      	ldr	r2, [r3, #8]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2108      	movs	r1, #8
 8006c0e:	438a      	bics	r2, r1
 8006c10:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	2101      	movs	r1, #1
 8006c1e:	430a      	orrs	r2, r1
 8006c20:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	0018      	movs	r0, r3
 8006c26:	f000 fcd7 	bl	80075d8 <UART_CheckIdleState>
 8006c2a:	0003      	movs	r3, r0
}
 8006c2c:	0018      	movs	r0, r3
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	b002      	add	sp, #8
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	fffff7ff 	.word	0xfffff7ff

08006c38 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c38:	b590      	push	{r4, r7, lr}
 8006c3a:	b0ab      	sub	sp, #172	; 0xac
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	69db      	ldr	r3, [r3, #28]
 8006c46:	22a4      	movs	r2, #164	; 0xa4
 8006c48:	18b9      	adds	r1, r7, r2
 8006c4a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	20a0      	movs	r0, #160	; 0xa0
 8006c54:	1839      	adds	r1, r7, r0
 8006c56:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	219c      	movs	r1, #156	; 0x9c
 8006c60:	1879      	adds	r1, r7, r1
 8006c62:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006c64:	0011      	movs	r1, r2
 8006c66:	18bb      	adds	r3, r7, r2
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a99      	ldr	r2, [pc, #612]	; (8006ed0 <HAL_UART_IRQHandler+0x298>)
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	2298      	movs	r2, #152	; 0x98
 8006c70:	18bc      	adds	r4, r7, r2
 8006c72:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8006c74:	18bb      	adds	r3, r7, r2
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d114      	bne.n	8006ca6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006c7c:	187b      	adds	r3, r7, r1
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2220      	movs	r2, #32
 8006c82:	4013      	ands	r3, r2
 8006c84:	d00f      	beq.n	8006ca6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006c86:	183b      	adds	r3, r7, r0
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2220      	movs	r2, #32
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	d00a      	beq.n	8006ca6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d100      	bne.n	8006c9a <HAL_UART_IRQHandler+0x62>
 8006c98:	e286      	b.n	80071a8 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	0010      	movs	r0, r2
 8006ca2:	4798      	blx	r3
      }
      return;
 8006ca4:	e280      	b.n	80071a8 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006ca6:	2398      	movs	r3, #152	; 0x98
 8006ca8:	18fb      	adds	r3, r7, r3
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d100      	bne.n	8006cb2 <HAL_UART_IRQHandler+0x7a>
 8006cb0:	e114      	b.n	8006edc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006cb2:	239c      	movs	r3, #156	; 0x9c
 8006cb4:	18fb      	adds	r3, r7, r3
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	4013      	ands	r3, r2
 8006cbc:	d106      	bne.n	8006ccc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006cbe:	23a0      	movs	r3, #160	; 0xa0
 8006cc0:	18fb      	adds	r3, r7, r3
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a83      	ldr	r2, [pc, #524]	; (8006ed4 <HAL_UART_IRQHandler+0x29c>)
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	d100      	bne.n	8006ccc <HAL_UART_IRQHandler+0x94>
 8006cca:	e107      	b.n	8006edc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ccc:	23a4      	movs	r3, #164	; 0xa4
 8006cce:	18fb      	adds	r3, r7, r3
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	d012      	beq.n	8006cfe <HAL_UART_IRQHandler+0xc6>
 8006cd8:	23a0      	movs	r3, #160	; 0xa0
 8006cda:	18fb      	adds	r3, r7, r3
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	2380      	movs	r3, #128	; 0x80
 8006ce0:	005b      	lsls	r3, r3, #1
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	d00b      	beq.n	8006cfe <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2201      	movs	r2, #1
 8006cec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2284      	movs	r2, #132	; 0x84
 8006cf2:	589b      	ldr	r3, [r3, r2]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	431a      	orrs	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2184      	movs	r1, #132	; 0x84
 8006cfc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006cfe:	23a4      	movs	r3, #164	; 0xa4
 8006d00:	18fb      	adds	r3, r7, r3
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2202      	movs	r2, #2
 8006d06:	4013      	ands	r3, r2
 8006d08:	d011      	beq.n	8006d2e <HAL_UART_IRQHandler+0xf6>
 8006d0a:	239c      	movs	r3, #156	; 0x9c
 8006d0c:	18fb      	adds	r3, r7, r3
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2201      	movs	r2, #1
 8006d12:	4013      	ands	r3, r2
 8006d14:	d00b      	beq.n	8006d2e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2202      	movs	r2, #2
 8006d1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2284      	movs	r2, #132	; 0x84
 8006d22:	589b      	ldr	r3, [r3, r2]
 8006d24:	2204      	movs	r2, #4
 8006d26:	431a      	orrs	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2184      	movs	r1, #132	; 0x84
 8006d2c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d2e:	23a4      	movs	r3, #164	; 0xa4
 8006d30:	18fb      	adds	r3, r7, r3
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2204      	movs	r2, #4
 8006d36:	4013      	ands	r3, r2
 8006d38:	d011      	beq.n	8006d5e <HAL_UART_IRQHandler+0x126>
 8006d3a:	239c      	movs	r3, #156	; 0x9c
 8006d3c:	18fb      	adds	r3, r7, r3
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2201      	movs	r2, #1
 8006d42:	4013      	ands	r3, r2
 8006d44:	d00b      	beq.n	8006d5e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	2204      	movs	r2, #4
 8006d4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2284      	movs	r2, #132	; 0x84
 8006d52:	589b      	ldr	r3, [r3, r2]
 8006d54:	2202      	movs	r2, #2
 8006d56:	431a      	orrs	r2, r3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2184      	movs	r1, #132	; 0x84
 8006d5c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006d5e:	23a4      	movs	r3, #164	; 0xa4
 8006d60:	18fb      	adds	r3, r7, r3
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2208      	movs	r2, #8
 8006d66:	4013      	ands	r3, r2
 8006d68:	d017      	beq.n	8006d9a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006d6a:	23a0      	movs	r3, #160	; 0xa0
 8006d6c:	18fb      	adds	r3, r7, r3
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2220      	movs	r2, #32
 8006d72:	4013      	ands	r3, r2
 8006d74:	d105      	bne.n	8006d82 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006d76:	239c      	movs	r3, #156	; 0x9c
 8006d78:	18fb      	adds	r3, r7, r3
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006d80:	d00b      	beq.n	8006d9a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2208      	movs	r2, #8
 8006d88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2284      	movs	r2, #132	; 0x84
 8006d8e:	589b      	ldr	r3, [r3, r2]
 8006d90:	2208      	movs	r2, #8
 8006d92:	431a      	orrs	r2, r3
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2184      	movs	r1, #132	; 0x84
 8006d98:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006d9a:	23a4      	movs	r3, #164	; 0xa4
 8006d9c:	18fb      	adds	r3, r7, r3
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	2380      	movs	r3, #128	; 0x80
 8006da2:	011b      	lsls	r3, r3, #4
 8006da4:	4013      	ands	r3, r2
 8006da6:	d013      	beq.n	8006dd0 <HAL_UART_IRQHandler+0x198>
 8006da8:	23a0      	movs	r3, #160	; 0xa0
 8006daa:	18fb      	adds	r3, r7, r3
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	2380      	movs	r3, #128	; 0x80
 8006db0:	04db      	lsls	r3, r3, #19
 8006db2:	4013      	ands	r3, r2
 8006db4:	d00c      	beq.n	8006dd0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2280      	movs	r2, #128	; 0x80
 8006dbc:	0112      	lsls	r2, r2, #4
 8006dbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2284      	movs	r2, #132	; 0x84
 8006dc4:	589b      	ldr	r3, [r3, r2]
 8006dc6:	2220      	movs	r2, #32
 8006dc8:	431a      	orrs	r2, r3
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2184      	movs	r1, #132	; 0x84
 8006dce:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2284      	movs	r2, #132	; 0x84
 8006dd4:	589b      	ldr	r3, [r3, r2]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d100      	bne.n	8006ddc <HAL_UART_IRQHandler+0x1a4>
 8006dda:	e1e7      	b.n	80071ac <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006ddc:	23a4      	movs	r3, #164	; 0xa4
 8006dde:	18fb      	adds	r3, r7, r3
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2220      	movs	r2, #32
 8006de4:	4013      	ands	r3, r2
 8006de6:	d00e      	beq.n	8006e06 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006de8:	23a0      	movs	r3, #160	; 0xa0
 8006dea:	18fb      	adds	r3, r7, r3
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2220      	movs	r2, #32
 8006df0:	4013      	ands	r3, r2
 8006df2:	d008      	beq.n	8006e06 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d004      	beq.n	8006e06 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	0010      	movs	r0, r2
 8006e04:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2284      	movs	r2, #132	; 0x84
 8006e0a:	589b      	ldr	r3, [r3, r2]
 8006e0c:	2194      	movs	r1, #148	; 0x94
 8006e0e:	187a      	adds	r2, r7, r1
 8006e10:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	2240      	movs	r2, #64	; 0x40
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	2b40      	cmp	r3, #64	; 0x40
 8006e1e:	d004      	beq.n	8006e2a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006e20:	187b      	adds	r3, r7, r1
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2228      	movs	r2, #40	; 0x28
 8006e26:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e28:	d047      	beq.n	8006eba <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	0018      	movs	r0, r3
 8006e2e:	f000 fce5 	bl	80077fc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	2240      	movs	r2, #64	; 0x40
 8006e3a:	4013      	ands	r3, r2
 8006e3c:	2b40      	cmp	r3, #64	; 0x40
 8006e3e:	d137      	bne.n	8006eb0 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e40:	f3ef 8310 	mrs	r3, PRIMASK
 8006e44:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8006e46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e48:	2090      	movs	r0, #144	; 0x90
 8006e4a:	183a      	adds	r2, r7, r0
 8006e4c:	6013      	str	r3, [r2, #0]
 8006e4e:	2301      	movs	r3, #1
 8006e50:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e54:	f383 8810 	msr	PRIMASK, r3
}
 8006e58:	46c0      	nop			; (mov r8, r8)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	689a      	ldr	r2, [r3, #8]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2140      	movs	r1, #64	; 0x40
 8006e66:	438a      	bics	r2, r1
 8006e68:	609a      	str	r2, [r3, #8]
 8006e6a:	183b      	adds	r3, r7, r0
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006e72:	f383 8810 	msr	PRIMASK, r3
}
 8006e76:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d012      	beq.n	8006ea6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e84:	4a14      	ldr	r2, [pc, #80]	; (8006ed8 <HAL_UART_IRQHandler+0x2a0>)
 8006e86:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e8c:	0018      	movs	r0, r3
 8006e8e:	f7fc fce5 	bl	800385c <HAL_DMA_Abort_IT>
 8006e92:	1e03      	subs	r3, r0, #0
 8006e94:	d01a      	beq.n	8006ecc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ea0:	0018      	movs	r0, r3
 8006ea2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ea4:	e012      	b.n	8006ecc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	0018      	movs	r0, r3
 8006eaa:	f000 f98d 	bl	80071c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eae:	e00d      	b.n	8006ecc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	0018      	movs	r0, r3
 8006eb4:	f000 f988 	bl	80071c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb8:	e008      	b.n	8006ecc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	0018      	movs	r0, r3
 8006ebe:	f000 f983 	bl	80071c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2284      	movs	r2, #132	; 0x84
 8006ec6:	2100      	movs	r1, #0
 8006ec8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006eca:	e16f      	b.n	80071ac <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ecc:	46c0      	nop			; (mov r8, r8)
    return;
 8006ece:	e16d      	b.n	80071ac <HAL_UART_IRQHandler+0x574>
 8006ed0:	0000080f 	.word	0x0000080f
 8006ed4:	04000120 	.word	0x04000120
 8006ed8:	080078c5 	.word	0x080078c5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d000      	beq.n	8006ee6 <HAL_UART_IRQHandler+0x2ae>
 8006ee4:	e139      	b.n	800715a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006ee6:	23a4      	movs	r3, #164	; 0xa4
 8006ee8:	18fb      	adds	r3, r7, r3
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	2210      	movs	r2, #16
 8006eee:	4013      	ands	r3, r2
 8006ef0:	d100      	bne.n	8006ef4 <HAL_UART_IRQHandler+0x2bc>
 8006ef2:	e132      	b.n	800715a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006ef4:	23a0      	movs	r3, #160	; 0xa0
 8006ef6:	18fb      	adds	r3, r7, r3
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	2210      	movs	r2, #16
 8006efc:	4013      	ands	r3, r2
 8006efe:	d100      	bne.n	8006f02 <HAL_UART_IRQHandler+0x2ca>
 8006f00:	e12b      	b.n	800715a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2210      	movs	r2, #16
 8006f08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	2240      	movs	r2, #64	; 0x40
 8006f12:	4013      	ands	r3, r2
 8006f14:	2b40      	cmp	r3, #64	; 0x40
 8006f16:	d000      	beq.n	8006f1a <HAL_UART_IRQHandler+0x2e2>
 8006f18:	e09f      	b.n	800705a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	217e      	movs	r1, #126	; 0x7e
 8006f24:	187b      	adds	r3, r7, r1
 8006f26:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006f28:	187b      	adds	r3, r7, r1
 8006f2a:	881b      	ldrh	r3, [r3, #0]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d100      	bne.n	8006f32 <HAL_UART_IRQHandler+0x2fa>
 8006f30:	e13e      	b.n	80071b0 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2258      	movs	r2, #88	; 0x58
 8006f36:	5a9b      	ldrh	r3, [r3, r2]
 8006f38:	187a      	adds	r2, r7, r1
 8006f3a:	8812      	ldrh	r2, [r2, #0]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d300      	bcc.n	8006f42 <HAL_UART_IRQHandler+0x30a>
 8006f40:	e136      	b.n	80071b0 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	187a      	adds	r2, r7, r1
 8006f46:	215a      	movs	r1, #90	; 0x5a
 8006f48:	8812      	ldrh	r2, [r2, #0]
 8006f4a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	2b20      	cmp	r3, #32
 8006f54:	d06f      	beq.n	8007036 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f56:	f3ef 8310 	mrs	r3, PRIMASK
 8006f5a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f5e:	67bb      	str	r3, [r7, #120]	; 0x78
 8006f60:	2301      	movs	r3, #1
 8006f62:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f66:	f383 8810 	msr	PRIMASK, r3
}
 8006f6a:	46c0      	nop			; (mov r8, r8)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4992      	ldr	r1, [pc, #584]	; (80071c0 <HAL_UART_IRQHandler+0x588>)
 8006f78:	400a      	ands	r2, r1
 8006f7a:	601a      	str	r2, [r3, #0]
 8006f7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f7e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f82:	f383 8810 	msr	PRIMASK, r3
}
 8006f86:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f88:	f3ef 8310 	mrs	r3, PRIMASK
 8006f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8006f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f90:	677b      	str	r3, [r7, #116]	; 0x74
 8006f92:	2301      	movs	r3, #1
 8006f94:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f98:	f383 8810 	msr	PRIMASK, r3
}
 8006f9c:	46c0      	nop			; (mov r8, r8)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	689a      	ldr	r2, [r3, #8]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2101      	movs	r1, #1
 8006faa:	438a      	bics	r2, r1
 8006fac:	609a      	str	r2, [r3, #8]
 8006fae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fb0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fb4:	f383 8810 	msr	PRIMASK, r3
}
 8006fb8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fba:	f3ef 8310 	mrs	r3, PRIMASK
 8006fbe:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006fc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fc2:	673b      	str	r3, [r7, #112]	; 0x70
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fca:	f383 8810 	msr	PRIMASK, r3
}
 8006fce:	46c0      	nop			; (mov r8, r8)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	689a      	ldr	r2, [r3, #8]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2140      	movs	r1, #64	; 0x40
 8006fdc:	438a      	bics	r2, r1
 8006fde:	609a      	str	r2, [r3, #8]
 8006fe0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006fe2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fe4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fe6:	f383 8810 	msr	PRIMASK, r3
}
 8006fea:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2280      	movs	r2, #128	; 0x80
 8006ff0:	2120      	movs	r1, #32
 8006ff2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ffa:	f3ef 8310 	mrs	r3, PRIMASK
 8006ffe:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8007000:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007002:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007004:	2301      	movs	r3, #1
 8007006:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007008:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800700a:	f383 8810 	msr	PRIMASK, r3
}
 800700e:	46c0      	nop			; (mov r8, r8)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2110      	movs	r1, #16
 800701c:	438a      	bics	r2, r1
 800701e:	601a      	str	r2, [r3, #0]
 8007020:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007022:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007024:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007026:	f383 8810 	msr	PRIMASK, r3
}
 800702a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007030:	0018      	movs	r0, r3
 8007032:	f7fc fbdb 	bl	80037ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2202      	movs	r2, #2
 800703a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2258      	movs	r2, #88	; 0x58
 8007040:	5a9a      	ldrh	r2, [r3, r2]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	215a      	movs	r1, #90	; 0x5a
 8007046:	5a5b      	ldrh	r3, [r3, r1]
 8007048:	b29b      	uxth	r3, r3
 800704a:	1ad3      	subs	r3, r2, r3
 800704c:	b29a      	uxth	r2, r3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	0011      	movs	r1, r2
 8007052:	0018      	movs	r0, r3
 8007054:	f000 f8c0 	bl	80071d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007058:	e0aa      	b.n	80071b0 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2258      	movs	r2, #88	; 0x58
 800705e:	5a99      	ldrh	r1, [r3, r2]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	225a      	movs	r2, #90	; 0x5a
 8007064:	5a9b      	ldrh	r3, [r3, r2]
 8007066:	b29a      	uxth	r2, r3
 8007068:	208e      	movs	r0, #142	; 0x8e
 800706a:	183b      	adds	r3, r7, r0
 800706c:	1a8a      	subs	r2, r1, r2
 800706e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	225a      	movs	r2, #90	; 0x5a
 8007074:	5a9b      	ldrh	r3, [r3, r2]
 8007076:	b29b      	uxth	r3, r3
 8007078:	2b00      	cmp	r3, #0
 800707a:	d100      	bne.n	800707e <HAL_UART_IRQHandler+0x446>
 800707c:	e09a      	b.n	80071b4 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 800707e:	183b      	adds	r3, r7, r0
 8007080:	881b      	ldrh	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d100      	bne.n	8007088 <HAL_UART_IRQHandler+0x450>
 8007086:	e095      	b.n	80071b4 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007088:	f3ef 8310 	mrs	r3, PRIMASK
 800708c:	60fb      	str	r3, [r7, #12]
  return(result);
 800708e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007090:	2488      	movs	r4, #136	; 0x88
 8007092:	193a      	adds	r2, r7, r4
 8007094:	6013      	str	r3, [r2, #0]
 8007096:	2301      	movs	r3, #1
 8007098:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	f383 8810 	msr	PRIMASK, r3
}
 80070a0:	46c0      	nop			; (mov r8, r8)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4945      	ldr	r1, [pc, #276]	; (80071c4 <HAL_UART_IRQHandler+0x58c>)
 80070ae:	400a      	ands	r2, r1
 80070b0:	601a      	str	r2, [r3, #0]
 80070b2:	193b      	adds	r3, r7, r4
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f383 8810 	msr	PRIMASK, r3
}
 80070be:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070c0:	f3ef 8310 	mrs	r3, PRIMASK
 80070c4:	61bb      	str	r3, [r7, #24]
  return(result);
 80070c6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070c8:	2484      	movs	r4, #132	; 0x84
 80070ca:	193a      	adds	r2, r7, r4
 80070cc:	6013      	str	r3, [r2, #0]
 80070ce:	2301      	movs	r3, #1
 80070d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	f383 8810 	msr	PRIMASK, r3
}
 80070d8:	46c0      	nop			; (mov r8, r8)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	689a      	ldr	r2, [r3, #8]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2101      	movs	r1, #1
 80070e6:	438a      	bics	r2, r1
 80070e8:	609a      	str	r2, [r3, #8]
 80070ea:	193b      	adds	r3, r7, r4
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070f0:	6a3b      	ldr	r3, [r7, #32]
 80070f2:	f383 8810 	msr	PRIMASK, r3
}
 80070f6:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2280      	movs	r2, #128	; 0x80
 80070fc:	2120      	movs	r1, #32
 80070fe:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800710c:	f3ef 8310 	mrs	r3, PRIMASK
 8007110:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007112:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007114:	2480      	movs	r4, #128	; 0x80
 8007116:	193a      	adds	r2, r7, r4
 8007118:	6013      	str	r3, [r2, #0]
 800711a:	2301      	movs	r3, #1
 800711c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800711e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007120:	f383 8810 	msr	PRIMASK, r3
}
 8007124:	46c0      	nop			; (mov r8, r8)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2110      	movs	r1, #16
 8007132:	438a      	bics	r2, r1
 8007134:	601a      	str	r2, [r3, #0]
 8007136:	193b      	adds	r3, r7, r4
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800713c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800713e:	f383 8810 	msr	PRIMASK, r3
}
 8007142:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2202      	movs	r2, #2
 8007148:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800714a:	183b      	adds	r3, r7, r0
 800714c:	881a      	ldrh	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	0011      	movs	r1, r2
 8007152:	0018      	movs	r0, r3
 8007154:	f000 f840 	bl	80071d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007158:	e02c      	b.n	80071b4 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800715a:	23a4      	movs	r3, #164	; 0xa4
 800715c:	18fb      	adds	r3, r7, r3
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	2280      	movs	r2, #128	; 0x80
 8007162:	4013      	ands	r3, r2
 8007164:	d00f      	beq.n	8007186 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007166:	23a0      	movs	r3, #160	; 0xa0
 8007168:	18fb      	adds	r3, r7, r3
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2280      	movs	r2, #128	; 0x80
 800716e:	4013      	ands	r3, r2
 8007170:	d009      	beq.n	8007186 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007176:	2b00      	cmp	r3, #0
 8007178:	d01e      	beq.n	80071b8 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	0010      	movs	r0, r2
 8007182:	4798      	blx	r3
    }
    return;
 8007184:	e018      	b.n	80071b8 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007186:	23a4      	movs	r3, #164	; 0xa4
 8007188:	18fb      	adds	r3, r7, r3
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2240      	movs	r2, #64	; 0x40
 800718e:	4013      	ands	r3, r2
 8007190:	d013      	beq.n	80071ba <HAL_UART_IRQHandler+0x582>
 8007192:	23a0      	movs	r3, #160	; 0xa0
 8007194:	18fb      	adds	r3, r7, r3
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	2240      	movs	r2, #64	; 0x40
 800719a:	4013      	ands	r3, r2
 800719c:	d00d      	beq.n	80071ba <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	0018      	movs	r0, r3
 80071a2:	f000 fba6 	bl	80078f2 <UART_EndTransmit_IT>
    return;
 80071a6:	e008      	b.n	80071ba <HAL_UART_IRQHandler+0x582>
      return;
 80071a8:	46c0      	nop			; (mov r8, r8)
 80071aa:	e006      	b.n	80071ba <HAL_UART_IRQHandler+0x582>
    return;
 80071ac:	46c0      	nop			; (mov r8, r8)
 80071ae:	e004      	b.n	80071ba <HAL_UART_IRQHandler+0x582>
      return;
 80071b0:	46c0      	nop			; (mov r8, r8)
 80071b2:	e002      	b.n	80071ba <HAL_UART_IRQHandler+0x582>
      return;
 80071b4:	46c0      	nop			; (mov r8, r8)
 80071b6:	e000      	b.n	80071ba <HAL_UART_IRQHandler+0x582>
    return;
 80071b8:	46c0      	nop			; (mov r8, r8)
  }

}
 80071ba:	46bd      	mov	sp, r7
 80071bc:	b02b      	add	sp, #172	; 0xac
 80071be:	bd90      	pop	{r4, r7, pc}
 80071c0:	fffffeff 	.word	0xfffffeff
 80071c4:	fffffedf 	.word	0xfffffedf

080071c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80071d0:	46c0      	nop			; (mov r8, r8)
 80071d2:	46bd      	mov	sp, r7
 80071d4:	b002      	add	sp, #8
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b082      	sub	sp, #8
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	000a      	movs	r2, r1
 80071e2:	1cbb      	adds	r3, r7, #2
 80071e4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80071e6:	46c0      	nop			; (mov r8, r8)
 80071e8:	46bd      	mov	sp, r7
 80071ea:	b002      	add	sp, #8
 80071ec:	bd80      	pop	{r7, pc}
	...

080071f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b088      	sub	sp, #32
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071f8:	231e      	movs	r3, #30
 80071fa:	18fb      	adds	r3, r7, r3
 80071fc:	2200      	movs	r2, #0
 80071fe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	689a      	ldr	r2, [r3, #8]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	431a      	orrs	r2, r3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	431a      	orrs	r2, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	69db      	ldr	r3, [r3, #28]
 8007214:	4313      	orrs	r3, r2
 8007216:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a8d      	ldr	r2, [pc, #564]	; (8007454 <UART_SetConfig+0x264>)
 8007220:	4013      	ands	r3, r2
 8007222:	0019      	movs	r1, r3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	697a      	ldr	r2, [r7, #20]
 800722a:	430a      	orrs	r2, r1
 800722c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	4a88      	ldr	r2, [pc, #544]	; (8007458 <UART_SetConfig+0x268>)
 8007236:	4013      	ands	r3, r2
 8007238:	0019      	movs	r1, r3
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	68da      	ldr	r2, [r3, #12]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	697a      	ldr	r2, [r7, #20]
 8007252:	4313      	orrs	r3, r2
 8007254:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	4a7f      	ldr	r2, [pc, #508]	; (800745c <UART_SetConfig+0x26c>)
 800725e:	4013      	ands	r3, r2
 8007260:	0019      	movs	r1, r3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	697a      	ldr	r2, [r7, #20]
 8007268:	430a      	orrs	r2, r1
 800726a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a7b      	ldr	r2, [pc, #492]	; (8007460 <UART_SetConfig+0x270>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d127      	bne.n	80072c6 <UART_SetConfig+0xd6>
 8007276:	4b7b      	ldr	r3, [pc, #492]	; (8007464 <UART_SetConfig+0x274>)
 8007278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800727a:	2203      	movs	r2, #3
 800727c:	4013      	ands	r3, r2
 800727e:	2b03      	cmp	r3, #3
 8007280:	d00d      	beq.n	800729e <UART_SetConfig+0xae>
 8007282:	d81b      	bhi.n	80072bc <UART_SetConfig+0xcc>
 8007284:	2b02      	cmp	r3, #2
 8007286:	d014      	beq.n	80072b2 <UART_SetConfig+0xc2>
 8007288:	d818      	bhi.n	80072bc <UART_SetConfig+0xcc>
 800728a:	2b00      	cmp	r3, #0
 800728c:	d002      	beq.n	8007294 <UART_SetConfig+0xa4>
 800728e:	2b01      	cmp	r3, #1
 8007290:	d00a      	beq.n	80072a8 <UART_SetConfig+0xb8>
 8007292:	e013      	b.n	80072bc <UART_SetConfig+0xcc>
 8007294:	231f      	movs	r3, #31
 8007296:	18fb      	adds	r3, r7, r3
 8007298:	2200      	movs	r2, #0
 800729a:	701a      	strb	r2, [r3, #0]
 800729c:	e021      	b.n	80072e2 <UART_SetConfig+0xf2>
 800729e:	231f      	movs	r3, #31
 80072a0:	18fb      	adds	r3, r7, r3
 80072a2:	2202      	movs	r2, #2
 80072a4:	701a      	strb	r2, [r3, #0]
 80072a6:	e01c      	b.n	80072e2 <UART_SetConfig+0xf2>
 80072a8:	231f      	movs	r3, #31
 80072aa:	18fb      	adds	r3, r7, r3
 80072ac:	2204      	movs	r2, #4
 80072ae:	701a      	strb	r2, [r3, #0]
 80072b0:	e017      	b.n	80072e2 <UART_SetConfig+0xf2>
 80072b2:	231f      	movs	r3, #31
 80072b4:	18fb      	adds	r3, r7, r3
 80072b6:	2208      	movs	r2, #8
 80072b8:	701a      	strb	r2, [r3, #0]
 80072ba:	e012      	b.n	80072e2 <UART_SetConfig+0xf2>
 80072bc:	231f      	movs	r3, #31
 80072be:	18fb      	adds	r3, r7, r3
 80072c0:	2210      	movs	r2, #16
 80072c2:	701a      	strb	r2, [r3, #0]
 80072c4:	e00d      	b.n	80072e2 <UART_SetConfig+0xf2>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a67      	ldr	r2, [pc, #412]	; (8007468 <UART_SetConfig+0x278>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d104      	bne.n	80072da <UART_SetConfig+0xea>
 80072d0:	231f      	movs	r3, #31
 80072d2:	18fb      	adds	r3, r7, r3
 80072d4:	2200      	movs	r2, #0
 80072d6:	701a      	strb	r2, [r3, #0]
 80072d8:	e003      	b.n	80072e2 <UART_SetConfig+0xf2>
 80072da:	231f      	movs	r3, #31
 80072dc:	18fb      	adds	r3, r7, r3
 80072de:	2210      	movs	r2, #16
 80072e0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	69da      	ldr	r2, [r3, #28]
 80072e6:	2380      	movs	r3, #128	; 0x80
 80072e8:	021b      	lsls	r3, r3, #8
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d15c      	bne.n	80073a8 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80072ee:	231f      	movs	r3, #31
 80072f0:	18fb      	adds	r3, r7, r3
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	2b08      	cmp	r3, #8
 80072f6:	d015      	beq.n	8007324 <UART_SetConfig+0x134>
 80072f8:	dc18      	bgt.n	800732c <UART_SetConfig+0x13c>
 80072fa:	2b04      	cmp	r3, #4
 80072fc:	d00d      	beq.n	800731a <UART_SetConfig+0x12a>
 80072fe:	dc15      	bgt.n	800732c <UART_SetConfig+0x13c>
 8007300:	2b00      	cmp	r3, #0
 8007302:	d002      	beq.n	800730a <UART_SetConfig+0x11a>
 8007304:	2b02      	cmp	r3, #2
 8007306:	d005      	beq.n	8007314 <UART_SetConfig+0x124>
 8007308:	e010      	b.n	800732c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800730a:	f7ff f8d7 	bl	80064bc <HAL_RCC_GetPCLK1Freq>
 800730e:	0003      	movs	r3, r0
 8007310:	61bb      	str	r3, [r7, #24]
        break;
 8007312:	e012      	b.n	800733a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007314:	4b55      	ldr	r3, [pc, #340]	; (800746c <UART_SetConfig+0x27c>)
 8007316:	61bb      	str	r3, [r7, #24]
        break;
 8007318:	e00f      	b.n	800733a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800731a:	f7ff f86f 	bl	80063fc <HAL_RCC_GetSysClockFreq>
 800731e:	0003      	movs	r3, r0
 8007320:	61bb      	str	r3, [r7, #24]
        break;
 8007322:	e00a      	b.n	800733a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007324:	2380      	movs	r3, #128	; 0x80
 8007326:	021b      	lsls	r3, r3, #8
 8007328:	61bb      	str	r3, [r7, #24]
        break;
 800732a:	e006      	b.n	800733a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800732c:	2300      	movs	r3, #0
 800732e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007330:	231e      	movs	r3, #30
 8007332:	18fb      	adds	r3, r7, r3
 8007334:	2201      	movs	r2, #1
 8007336:	701a      	strb	r2, [r3, #0]
        break;
 8007338:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800733a:	69bb      	ldr	r3, [r7, #24]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d100      	bne.n	8007342 <UART_SetConfig+0x152>
 8007340:	e07a      	b.n	8007438 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	005a      	lsls	r2, r3, #1
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	085b      	lsrs	r3, r3, #1
 800734c:	18d2      	adds	r2, r2, r3
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	0019      	movs	r1, r3
 8007354:	0010      	movs	r0, r2
 8007356:	f7f8 fed7 	bl	8000108 <__udivsi3>
 800735a:	0003      	movs	r3, r0
 800735c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	2b0f      	cmp	r3, #15
 8007362:	d91c      	bls.n	800739e <UART_SetConfig+0x1ae>
 8007364:	693a      	ldr	r2, [r7, #16]
 8007366:	2380      	movs	r3, #128	; 0x80
 8007368:	025b      	lsls	r3, r3, #9
 800736a:	429a      	cmp	r2, r3
 800736c:	d217      	bcs.n	800739e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	b29a      	uxth	r2, r3
 8007372:	200e      	movs	r0, #14
 8007374:	183b      	adds	r3, r7, r0
 8007376:	210f      	movs	r1, #15
 8007378:	438a      	bics	r2, r1
 800737a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	085b      	lsrs	r3, r3, #1
 8007380:	b29b      	uxth	r3, r3
 8007382:	2207      	movs	r2, #7
 8007384:	4013      	ands	r3, r2
 8007386:	b299      	uxth	r1, r3
 8007388:	183b      	adds	r3, r7, r0
 800738a:	183a      	adds	r2, r7, r0
 800738c:	8812      	ldrh	r2, [r2, #0]
 800738e:	430a      	orrs	r2, r1
 8007390:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	183a      	adds	r2, r7, r0
 8007398:	8812      	ldrh	r2, [r2, #0]
 800739a:	60da      	str	r2, [r3, #12]
 800739c:	e04c      	b.n	8007438 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800739e:	231e      	movs	r3, #30
 80073a0:	18fb      	adds	r3, r7, r3
 80073a2:	2201      	movs	r2, #1
 80073a4:	701a      	strb	r2, [r3, #0]
 80073a6:	e047      	b.n	8007438 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80073a8:	231f      	movs	r3, #31
 80073aa:	18fb      	adds	r3, r7, r3
 80073ac:	781b      	ldrb	r3, [r3, #0]
 80073ae:	2b08      	cmp	r3, #8
 80073b0:	d015      	beq.n	80073de <UART_SetConfig+0x1ee>
 80073b2:	dc18      	bgt.n	80073e6 <UART_SetConfig+0x1f6>
 80073b4:	2b04      	cmp	r3, #4
 80073b6:	d00d      	beq.n	80073d4 <UART_SetConfig+0x1e4>
 80073b8:	dc15      	bgt.n	80073e6 <UART_SetConfig+0x1f6>
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d002      	beq.n	80073c4 <UART_SetConfig+0x1d4>
 80073be:	2b02      	cmp	r3, #2
 80073c0:	d005      	beq.n	80073ce <UART_SetConfig+0x1de>
 80073c2:	e010      	b.n	80073e6 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073c4:	f7ff f87a 	bl	80064bc <HAL_RCC_GetPCLK1Freq>
 80073c8:	0003      	movs	r3, r0
 80073ca:	61bb      	str	r3, [r7, #24]
        break;
 80073cc:	e012      	b.n	80073f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073ce:	4b27      	ldr	r3, [pc, #156]	; (800746c <UART_SetConfig+0x27c>)
 80073d0:	61bb      	str	r3, [r7, #24]
        break;
 80073d2:	e00f      	b.n	80073f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073d4:	f7ff f812 	bl	80063fc <HAL_RCC_GetSysClockFreq>
 80073d8:	0003      	movs	r3, r0
 80073da:	61bb      	str	r3, [r7, #24]
        break;
 80073dc:	e00a      	b.n	80073f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073de:	2380      	movs	r3, #128	; 0x80
 80073e0:	021b      	lsls	r3, r3, #8
 80073e2:	61bb      	str	r3, [r7, #24]
        break;
 80073e4:	e006      	b.n	80073f4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80073ea:	231e      	movs	r3, #30
 80073ec:	18fb      	adds	r3, r7, r3
 80073ee:	2201      	movs	r2, #1
 80073f0:	701a      	strb	r2, [r3, #0]
        break;
 80073f2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d01e      	beq.n	8007438 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	085a      	lsrs	r2, r3, #1
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	18d2      	adds	r2, r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	0019      	movs	r1, r3
 800740a:	0010      	movs	r0, r2
 800740c:	f7f8 fe7c 	bl	8000108 <__udivsi3>
 8007410:	0003      	movs	r3, r0
 8007412:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	2b0f      	cmp	r3, #15
 8007418:	d90a      	bls.n	8007430 <UART_SetConfig+0x240>
 800741a:	693a      	ldr	r2, [r7, #16]
 800741c:	2380      	movs	r3, #128	; 0x80
 800741e:	025b      	lsls	r3, r3, #9
 8007420:	429a      	cmp	r2, r3
 8007422:	d205      	bcs.n	8007430 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	b29a      	uxth	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	60da      	str	r2, [r3, #12]
 800742e:	e003      	b.n	8007438 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8007430:	231e      	movs	r3, #30
 8007432:	18fb      	adds	r3, r7, r3
 8007434:	2201      	movs	r2, #1
 8007436:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2200      	movs	r2, #0
 8007442:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007444:	231e      	movs	r3, #30
 8007446:	18fb      	adds	r3, r7, r3
 8007448:	781b      	ldrb	r3, [r3, #0]
}
 800744a:	0018      	movs	r0, r3
 800744c:	46bd      	mov	sp, r7
 800744e:	b008      	add	sp, #32
 8007450:	bd80      	pop	{r7, pc}
 8007452:	46c0      	nop			; (mov r8, r8)
 8007454:	ffff69f3 	.word	0xffff69f3
 8007458:	ffffcfff 	.word	0xffffcfff
 800745c:	fffff4ff 	.word	0xfffff4ff
 8007460:	40013800 	.word	0x40013800
 8007464:	40021000 	.word	0x40021000
 8007468:	40004400 	.word	0x40004400
 800746c:	007a1200 	.word	0x007a1200

08007470 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747c:	2201      	movs	r2, #1
 800747e:	4013      	ands	r3, r2
 8007480:	d00b      	beq.n	800749a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	4a4a      	ldr	r2, [pc, #296]	; (80075b4 <UART_AdvFeatureConfig+0x144>)
 800748a:	4013      	ands	r3, r2
 800748c:	0019      	movs	r1, r3
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	430a      	orrs	r2, r1
 8007498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749e:	2202      	movs	r2, #2
 80074a0:	4013      	ands	r3, r2
 80074a2:	d00b      	beq.n	80074bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	4a43      	ldr	r2, [pc, #268]	; (80075b8 <UART_AdvFeatureConfig+0x148>)
 80074ac:	4013      	ands	r3, r2
 80074ae:	0019      	movs	r1, r3
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	430a      	orrs	r2, r1
 80074ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c0:	2204      	movs	r2, #4
 80074c2:	4013      	ands	r3, r2
 80074c4:	d00b      	beq.n	80074de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	4a3b      	ldr	r2, [pc, #236]	; (80075bc <UART_AdvFeatureConfig+0x14c>)
 80074ce:	4013      	ands	r3, r2
 80074d0:	0019      	movs	r1, r3
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	430a      	orrs	r2, r1
 80074dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e2:	2208      	movs	r2, #8
 80074e4:	4013      	ands	r3, r2
 80074e6:	d00b      	beq.n	8007500 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	4a34      	ldr	r2, [pc, #208]	; (80075c0 <UART_AdvFeatureConfig+0x150>)
 80074f0:	4013      	ands	r3, r2
 80074f2:	0019      	movs	r1, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	430a      	orrs	r2, r1
 80074fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007504:	2210      	movs	r2, #16
 8007506:	4013      	ands	r3, r2
 8007508:	d00b      	beq.n	8007522 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	4a2c      	ldr	r2, [pc, #176]	; (80075c4 <UART_AdvFeatureConfig+0x154>)
 8007512:	4013      	ands	r3, r2
 8007514:	0019      	movs	r1, r3
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	430a      	orrs	r2, r1
 8007520:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007526:	2220      	movs	r2, #32
 8007528:	4013      	ands	r3, r2
 800752a:	d00b      	beq.n	8007544 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	4a25      	ldr	r2, [pc, #148]	; (80075c8 <UART_AdvFeatureConfig+0x158>)
 8007534:	4013      	ands	r3, r2
 8007536:	0019      	movs	r1, r3
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	430a      	orrs	r2, r1
 8007542:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007548:	2240      	movs	r2, #64	; 0x40
 800754a:	4013      	ands	r3, r2
 800754c:	d01d      	beq.n	800758a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	4a1d      	ldr	r2, [pc, #116]	; (80075cc <UART_AdvFeatureConfig+0x15c>)
 8007556:	4013      	ands	r3, r2
 8007558:	0019      	movs	r1, r3
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	430a      	orrs	r2, r1
 8007564:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800756a:	2380      	movs	r3, #128	; 0x80
 800756c:	035b      	lsls	r3, r3, #13
 800756e:	429a      	cmp	r2, r3
 8007570:	d10b      	bne.n	800758a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	4a15      	ldr	r2, [pc, #84]	; (80075d0 <UART_AdvFeatureConfig+0x160>)
 800757a:	4013      	ands	r3, r2
 800757c:	0019      	movs	r1, r3
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	430a      	orrs	r2, r1
 8007588:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800758e:	2280      	movs	r2, #128	; 0x80
 8007590:	4013      	ands	r3, r2
 8007592:	d00b      	beq.n	80075ac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	4a0e      	ldr	r2, [pc, #56]	; (80075d4 <UART_AdvFeatureConfig+0x164>)
 800759c:	4013      	ands	r3, r2
 800759e:	0019      	movs	r1, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	430a      	orrs	r2, r1
 80075aa:	605a      	str	r2, [r3, #4]
  }
}
 80075ac:	46c0      	nop			; (mov r8, r8)
 80075ae:	46bd      	mov	sp, r7
 80075b0:	b002      	add	sp, #8
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	fffdffff 	.word	0xfffdffff
 80075b8:	fffeffff 	.word	0xfffeffff
 80075bc:	fffbffff 	.word	0xfffbffff
 80075c0:	ffff7fff 	.word	0xffff7fff
 80075c4:	ffffefff 	.word	0xffffefff
 80075c8:	ffffdfff 	.word	0xffffdfff
 80075cc:	ffefffff 	.word	0xffefffff
 80075d0:	ff9fffff 	.word	0xff9fffff
 80075d4:	fff7ffff 	.word	0xfff7ffff

080075d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b092      	sub	sp, #72	; 0x48
 80075dc:	af02      	add	r7, sp, #8
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2284      	movs	r2, #132	; 0x84
 80075e4:	2100      	movs	r1, #0
 80075e6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075e8:	f7fb ff46 	bl	8003478 <HAL_GetTick>
 80075ec:	0003      	movs	r3, r0
 80075ee:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2208      	movs	r2, #8
 80075f8:	4013      	ands	r3, r2
 80075fa:	2b08      	cmp	r3, #8
 80075fc:	d12c      	bne.n	8007658 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007600:	2280      	movs	r2, #128	; 0x80
 8007602:	0391      	lsls	r1, r2, #14
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	4a46      	ldr	r2, [pc, #280]	; (8007720 <UART_CheckIdleState+0x148>)
 8007608:	9200      	str	r2, [sp, #0]
 800760a:	2200      	movs	r2, #0
 800760c:	f000 f88c 	bl	8007728 <UART_WaitOnFlagUntilTimeout>
 8007610:	1e03      	subs	r3, r0, #0
 8007612:	d021      	beq.n	8007658 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007614:	f3ef 8310 	mrs	r3, PRIMASK
 8007618:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800761a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800761c:	63bb      	str	r3, [r7, #56]	; 0x38
 800761e:	2301      	movs	r3, #1
 8007620:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007624:	f383 8810 	msr	PRIMASK, r3
}
 8007628:	46c0      	nop			; (mov r8, r8)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2180      	movs	r1, #128	; 0x80
 8007636:	438a      	bics	r2, r1
 8007638:	601a      	str	r2, [r3, #0]
 800763a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800763c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800763e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007640:	f383 8810 	msr	PRIMASK, r3
}
 8007644:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2220      	movs	r2, #32
 800764a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2278      	movs	r2, #120	; 0x78
 8007650:	2100      	movs	r1, #0
 8007652:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007654:	2303      	movs	r3, #3
 8007656:	e05f      	b.n	8007718 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2204      	movs	r2, #4
 8007660:	4013      	ands	r3, r2
 8007662:	2b04      	cmp	r3, #4
 8007664:	d146      	bne.n	80076f4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007668:	2280      	movs	r2, #128	; 0x80
 800766a:	03d1      	lsls	r1, r2, #15
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	4a2c      	ldr	r2, [pc, #176]	; (8007720 <UART_CheckIdleState+0x148>)
 8007670:	9200      	str	r2, [sp, #0]
 8007672:	2200      	movs	r2, #0
 8007674:	f000 f858 	bl	8007728 <UART_WaitOnFlagUntilTimeout>
 8007678:	1e03      	subs	r3, r0, #0
 800767a:	d03b      	beq.n	80076f4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800767c:	f3ef 8310 	mrs	r3, PRIMASK
 8007680:	60fb      	str	r3, [r7, #12]
  return(result);
 8007682:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007684:	637b      	str	r3, [r7, #52]	; 0x34
 8007686:	2301      	movs	r3, #1
 8007688:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	f383 8810 	msr	PRIMASK, r3
}
 8007690:	46c0      	nop			; (mov r8, r8)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4921      	ldr	r1, [pc, #132]	; (8007724 <UART_CheckIdleState+0x14c>)
 800769e:	400a      	ands	r2, r1
 80076a0:	601a      	str	r2, [r3, #0]
 80076a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	f383 8810 	msr	PRIMASK, r3
}
 80076ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076ae:	f3ef 8310 	mrs	r3, PRIMASK
 80076b2:	61bb      	str	r3, [r7, #24]
  return(result);
 80076b4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076b6:	633b      	str	r3, [r7, #48]	; 0x30
 80076b8:	2301      	movs	r3, #1
 80076ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	f383 8810 	msr	PRIMASK, r3
}
 80076c2:	46c0      	nop			; (mov r8, r8)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	689a      	ldr	r2, [r3, #8]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2101      	movs	r1, #1
 80076d0:	438a      	bics	r2, r1
 80076d2:	609a      	str	r2, [r3, #8]
 80076d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d8:	6a3b      	ldr	r3, [r7, #32]
 80076da:	f383 8810 	msr	PRIMASK, r3
}
 80076de:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2280      	movs	r2, #128	; 0x80
 80076e4:	2120      	movs	r1, #32
 80076e6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2278      	movs	r2, #120	; 0x78
 80076ec:	2100      	movs	r1, #0
 80076ee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076f0:	2303      	movs	r3, #3
 80076f2:	e011      	b.n	8007718 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2220      	movs	r2, #32
 80076f8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2280      	movs	r2, #128	; 0x80
 80076fe:	2120      	movs	r1, #32
 8007700:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2278      	movs	r2, #120	; 0x78
 8007712:	2100      	movs	r1, #0
 8007714:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	0018      	movs	r0, r3
 800771a:	46bd      	mov	sp, r7
 800771c:	b010      	add	sp, #64	; 0x40
 800771e:	bd80      	pop	{r7, pc}
 8007720:	01ffffff 	.word	0x01ffffff
 8007724:	fffffedf 	.word	0xfffffedf

08007728 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	603b      	str	r3, [r7, #0]
 8007734:	1dfb      	adds	r3, r7, #7
 8007736:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007738:	e04b      	b.n	80077d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	3301      	adds	r3, #1
 800773e:	d048      	beq.n	80077d2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007740:	f7fb fe9a 	bl	8003478 <HAL_GetTick>
 8007744:	0002      	movs	r2, r0
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	69ba      	ldr	r2, [r7, #24]
 800774c:	429a      	cmp	r2, r3
 800774e:	d302      	bcc.n	8007756 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007750:	69bb      	ldr	r3, [r7, #24]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d101      	bne.n	800775a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	e04b      	b.n	80077f2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2204      	movs	r2, #4
 8007762:	4013      	ands	r3, r2
 8007764:	d035      	beq.n	80077d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	69db      	ldr	r3, [r3, #28]
 800776c:	2208      	movs	r2, #8
 800776e:	4013      	ands	r3, r2
 8007770:	2b08      	cmp	r3, #8
 8007772:	d111      	bne.n	8007798 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2208      	movs	r2, #8
 800777a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	0018      	movs	r0, r3
 8007780:	f000 f83c 	bl	80077fc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2284      	movs	r2, #132	; 0x84
 8007788:	2108      	movs	r1, #8
 800778a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2278      	movs	r2, #120	; 0x78
 8007790:	2100      	movs	r1, #0
 8007792:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	e02c      	b.n	80077f2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	69da      	ldr	r2, [r3, #28]
 800779e:	2380      	movs	r3, #128	; 0x80
 80077a0:	011b      	lsls	r3, r3, #4
 80077a2:	401a      	ands	r2, r3
 80077a4:	2380      	movs	r3, #128	; 0x80
 80077a6:	011b      	lsls	r3, r3, #4
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d112      	bne.n	80077d2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2280      	movs	r2, #128	; 0x80
 80077b2:	0112      	lsls	r2, r2, #4
 80077b4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	0018      	movs	r0, r3
 80077ba:	f000 f81f 	bl	80077fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2284      	movs	r2, #132	; 0x84
 80077c2:	2120      	movs	r1, #32
 80077c4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2278      	movs	r2, #120	; 0x78
 80077ca:	2100      	movs	r1, #0
 80077cc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80077ce:	2303      	movs	r3, #3
 80077d0:	e00f      	b.n	80077f2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	69db      	ldr	r3, [r3, #28]
 80077d8:	68ba      	ldr	r2, [r7, #8]
 80077da:	4013      	ands	r3, r2
 80077dc:	68ba      	ldr	r2, [r7, #8]
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	425a      	negs	r2, r3
 80077e2:	4153      	adcs	r3, r2
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	001a      	movs	r2, r3
 80077e8:	1dfb      	adds	r3, r7, #7
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d0a4      	beq.n	800773a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077f0:	2300      	movs	r3, #0
}
 80077f2:	0018      	movs	r0, r3
 80077f4:	46bd      	mov	sp, r7
 80077f6:	b004      	add	sp, #16
 80077f8:	bd80      	pop	{r7, pc}
	...

080077fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b08e      	sub	sp, #56	; 0x38
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007804:	f3ef 8310 	mrs	r3, PRIMASK
 8007808:	617b      	str	r3, [r7, #20]
  return(result);
 800780a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800780c:	637b      	str	r3, [r7, #52]	; 0x34
 800780e:	2301      	movs	r3, #1
 8007810:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007812:	69bb      	ldr	r3, [r7, #24]
 8007814:	f383 8810 	msr	PRIMASK, r3
}
 8007818:	46c0      	nop			; (mov r8, r8)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4926      	ldr	r1, [pc, #152]	; (80078c0 <UART_EndRxTransfer+0xc4>)
 8007826:	400a      	ands	r2, r1
 8007828:	601a      	str	r2, [r3, #0]
 800782a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800782c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800782e:	69fb      	ldr	r3, [r7, #28]
 8007830:	f383 8810 	msr	PRIMASK, r3
}
 8007834:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007836:	f3ef 8310 	mrs	r3, PRIMASK
 800783a:	623b      	str	r3, [r7, #32]
  return(result);
 800783c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800783e:	633b      	str	r3, [r7, #48]	; 0x30
 8007840:	2301      	movs	r3, #1
 8007842:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007846:	f383 8810 	msr	PRIMASK, r3
}
 800784a:	46c0      	nop			; (mov r8, r8)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689a      	ldr	r2, [r3, #8]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2101      	movs	r1, #1
 8007858:	438a      	bics	r2, r1
 800785a:	609a      	str	r2, [r3, #8]
 800785c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800785e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007862:	f383 8810 	msr	PRIMASK, r3
}
 8007866:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800786c:	2b01      	cmp	r3, #1
 800786e:	d118      	bne.n	80078a2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007870:	f3ef 8310 	mrs	r3, PRIMASK
 8007874:	60bb      	str	r3, [r7, #8]
  return(result);
 8007876:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007878:	62fb      	str	r3, [r7, #44]	; 0x2c
 800787a:	2301      	movs	r3, #1
 800787c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	f383 8810 	msr	PRIMASK, r3
}
 8007884:	46c0      	nop			; (mov r8, r8)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2110      	movs	r1, #16
 8007892:	438a      	bics	r2, r1
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007898:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	f383 8810 	msr	PRIMASK, r3
}
 80078a0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2280      	movs	r2, #128	; 0x80
 80078a6:	2120      	movs	r1, #32
 80078a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80078b6:	46c0      	nop			; (mov r8, r8)
 80078b8:	46bd      	mov	sp, r7
 80078ba:	b00e      	add	sp, #56	; 0x38
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	46c0      	nop			; (mov r8, r8)
 80078c0:	fffffedf 	.word	0xfffffedf

080078c4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b084      	sub	sp, #16
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	225a      	movs	r2, #90	; 0x5a
 80078d6:	2100      	movs	r1, #0
 80078d8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2252      	movs	r2, #82	; 0x52
 80078de:	2100      	movs	r1, #0
 80078e0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	0018      	movs	r0, r3
 80078e6:	f7ff fc6f 	bl	80071c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078ea:	46c0      	nop			; (mov r8, r8)
 80078ec:	46bd      	mov	sp, r7
 80078ee:	b004      	add	sp, #16
 80078f0:	bd80      	pop	{r7, pc}

080078f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078f2:	b580      	push	{r7, lr}
 80078f4:	b086      	sub	sp, #24
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078fa:	f3ef 8310 	mrs	r3, PRIMASK
 80078fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8007900:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007902:	617b      	str	r3, [r7, #20]
 8007904:	2301      	movs	r3, #1
 8007906:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f383 8810 	msr	PRIMASK, r3
}
 800790e:	46c0      	nop			; (mov r8, r8)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681a      	ldr	r2, [r3, #0]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	2140      	movs	r1, #64	; 0x40
 800791c:	438a      	bics	r2, r1
 800791e:	601a      	str	r2, [r3, #0]
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	f383 8810 	msr	PRIMASK, r3
}
 800792a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2220      	movs	r2, #32
 8007930:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	0018      	movs	r0, r3
 800793c:	f7fb f988 	bl	8002c50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007940:	46c0      	nop			; (mov r8, r8)
 8007942:	46bd      	mov	sp, r7
 8007944:	b006      	add	sp, #24
 8007946:	bd80      	pop	{r7, pc}

08007948 <_ZdlPvj>:
 8007948:	b510      	push	{r4, lr}
 800794a:	f000 f81b 	bl	8007984 <_ZdlPv>
 800794e:	bd10      	pop	{r4, pc}

08007950 <_Znwj>:
 8007950:	b510      	push	{r4, lr}
 8007952:	1e04      	subs	r4, r0, #0
 8007954:	d100      	bne.n	8007958 <_Znwj+0x8>
 8007956:	3401      	adds	r4, #1
 8007958:	0020      	movs	r0, r4
 800795a:	f000 f84f 	bl	80079fc <malloc>
 800795e:	2800      	cmp	r0, #0
 8007960:	d107      	bne.n	8007972 <_Znwj+0x22>
 8007962:	f000 f813 	bl	800798c <_ZSt15get_new_handlerv>
 8007966:	2800      	cmp	r0, #0
 8007968:	d101      	bne.n	800796e <_Znwj+0x1e>
 800796a:	f000 f815 	bl	8007998 <abort>
 800796e:	4780      	blx	r0
 8007970:	e7f2      	b.n	8007958 <_Znwj+0x8>
 8007972:	bd10      	pop	{r4, pc}

08007974 <_ZNSaIcEC1Ev>:
 8007974:	4770      	bx	lr

08007976 <_ZNSaIcED1Ev>:
 8007976:	4770      	bx	lr

08007978 <_ZSt17__throw_bad_allocv>:
 8007978:	b510      	push	{r4, lr}
 800797a:	f000 f80d 	bl	8007998 <abort>

0800797e <_ZSt20__throw_length_errorPKc>:
 800797e:	b510      	push	{r4, lr}
 8007980:	f000 f80a 	bl	8007998 <abort>

08007984 <_ZdlPv>:
 8007984:	b510      	push	{r4, lr}
 8007986:	f000 f843 	bl	8007a10 <free>
 800798a:	bd10      	pop	{r4, pc}

0800798c <_ZSt15get_new_handlerv>:
 800798c:	4b01      	ldr	r3, [pc, #4]	; (8007994 <_ZSt15get_new_handlerv+0x8>)
 800798e:	6818      	ldr	r0, [r3, #0]
 8007990:	4770      	bx	lr
 8007992:	46c0      	nop			; (mov r8, r8)
 8007994:	20000320 	.word	0x20000320

08007998 <abort>:
 8007998:	2006      	movs	r0, #6
 800799a:	b510      	push	{r4, lr}
 800799c:	f000 f97c 	bl	8007c98 <raise>
 80079a0:	2001      	movs	r0, #1
 80079a2:	f7fb fc9d 	bl	80032e0 <_exit>
	...

080079a8 <__errno>:
 80079a8:	4b01      	ldr	r3, [pc, #4]	; (80079b0 <__errno+0x8>)
 80079aa:	6818      	ldr	r0, [r3, #0]
 80079ac:	4770      	bx	lr
 80079ae:	46c0      	nop			; (mov r8, r8)
 80079b0:	2000000c 	.word	0x2000000c

080079b4 <__libc_init_array>:
 80079b4:	b570      	push	{r4, r5, r6, lr}
 80079b6:	2600      	movs	r6, #0
 80079b8:	4d0c      	ldr	r5, [pc, #48]	; (80079ec <__libc_init_array+0x38>)
 80079ba:	4c0d      	ldr	r4, [pc, #52]	; (80079f0 <__libc_init_array+0x3c>)
 80079bc:	1b64      	subs	r4, r4, r5
 80079be:	10a4      	asrs	r4, r4, #2
 80079c0:	42a6      	cmp	r6, r4
 80079c2:	d109      	bne.n	80079d8 <__libc_init_array+0x24>
 80079c4:	2600      	movs	r6, #0
 80079c6:	f000 f999 	bl	8007cfc <_init>
 80079ca:	4d0a      	ldr	r5, [pc, #40]	; (80079f4 <__libc_init_array+0x40>)
 80079cc:	4c0a      	ldr	r4, [pc, #40]	; (80079f8 <__libc_init_array+0x44>)
 80079ce:	1b64      	subs	r4, r4, r5
 80079d0:	10a4      	asrs	r4, r4, #2
 80079d2:	42a6      	cmp	r6, r4
 80079d4:	d105      	bne.n	80079e2 <__libc_init_array+0x2e>
 80079d6:	bd70      	pop	{r4, r5, r6, pc}
 80079d8:	00b3      	lsls	r3, r6, #2
 80079da:	58eb      	ldr	r3, [r5, r3]
 80079dc:	4798      	blx	r3
 80079de:	3601      	adds	r6, #1
 80079e0:	e7ee      	b.n	80079c0 <__libc_init_array+0xc>
 80079e2:	00b3      	lsls	r3, r6, #2
 80079e4:	58eb      	ldr	r3, [r5, r3]
 80079e6:	4798      	blx	r3
 80079e8:	3601      	adds	r6, #1
 80079ea:	e7f2      	b.n	80079d2 <__libc_init_array+0x1e>
 80079ec:	08007dbc 	.word	0x08007dbc
 80079f0:	08007dbc 	.word	0x08007dbc
 80079f4:	08007dbc 	.word	0x08007dbc
 80079f8:	08007dc4 	.word	0x08007dc4

080079fc <malloc>:
 80079fc:	b510      	push	{r4, lr}
 80079fe:	4b03      	ldr	r3, [pc, #12]	; (8007a0c <malloc+0x10>)
 8007a00:	0001      	movs	r1, r0
 8007a02:	6818      	ldr	r0, [r3, #0]
 8007a04:	f000 f896 	bl	8007b34 <_malloc_r>
 8007a08:	bd10      	pop	{r4, pc}
 8007a0a:	46c0      	nop			; (mov r8, r8)
 8007a0c:	2000000c 	.word	0x2000000c

08007a10 <free>:
 8007a10:	b510      	push	{r4, lr}
 8007a12:	4b03      	ldr	r3, [pc, #12]	; (8007a20 <free+0x10>)
 8007a14:	0001      	movs	r1, r0
 8007a16:	6818      	ldr	r0, [r3, #0]
 8007a18:	f000 f820 	bl	8007a5c <_free_r>
 8007a1c:	bd10      	pop	{r4, pc}
 8007a1e:	46c0      	nop			; (mov r8, r8)
 8007a20:	2000000c 	.word	0x2000000c

08007a24 <memmove>:
 8007a24:	b510      	push	{r4, lr}
 8007a26:	4288      	cmp	r0, r1
 8007a28:	d902      	bls.n	8007a30 <memmove+0xc>
 8007a2a:	188b      	adds	r3, r1, r2
 8007a2c:	4298      	cmp	r0, r3
 8007a2e:	d303      	bcc.n	8007a38 <memmove+0x14>
 8007a30:	2300      	movs	r3, #0
 8007a32:	e007      	b.n	8007a44 <memmove+0x20>
 8007a34:	5c8b      	ldrb	r3, [r1, r2]
 8007a36:	5483      	strb	r3, [r0, r2]
 8007a38:	3a01      	subs	r2, #1
 8007a3a:	d2fb      	bcs.n	8007a34 <memmove+0x10>
 8007a3c:	bd10      	pop	{r4, pc}
 8007a3e:	5ccc      	ldrb	r4, [r1, r3]
 8007a40:	54c4      	strb	r4, [r0, r3]
 8007a42:	3301      	adds	r3, #1
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d1fa      	bne.n	8007a3e <memmove+0x1a>
 8007a48:	e7f8      	b.n	8007a3c <memmove+0x18>

08007a4a <memset>:
 8007a4a:	0003      	movs	r3, r0
 8007a4c:	1882      	adds	r2, r0, r2
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d100      	bne.n	8007a54 <memset+0xa>
 8007a52:	4770      	bx	lr
 8007a54:	7019      	strb	r1, [r3, #0]
 8007a56:	3301      	adds	r3, #1
 8007a58:	e7f9      	b.n	8007a4e <memset+0x4>
	...

08007a5c <_free_r>:
 8007a5c:	b570      	push	{r4, r5, r6, lr}
 8007a5e:	0005      	movs	r5, r0
 8007a60:	2900      	cmp	r1, #0
 8007a62:	d010      	beq.n	8007a86 <_free_r+0x2a>
 8007a64:	1f0c      	subs	r4, r1, #4
 8007a66:	6823      	ldr	r3, [r4, #0]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	da00      	bge.n	8007a6e <_free_r+0x12>
 8007a6c:	18e4      	adds	r4, r4, r3
 8007a6e:	0028      	movs	r0, r5
 8007a70:	f000 f932 	bl	8007cd8 <__malloc_lock>
 8007a74:	4a1d      	ldr	r2, [pc, #116]	; (8007aec <_free_r+0x90>)
 8007a76:	6813      	ldr	r3, [r2, #0]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d105      	bne.n	8007a88 <_free_r+0x2c>
 8007a7c:	6063      	str	r3, [r4, #4]
 8007a7e:	6014      	str	r4, [r2, #0]
 8007a80:	0028      	movs	r0, r5
 8007a82:	f000 f931 	bl	8007ce8 <__malloc_unlock>
 8007a86:	bd70      	pop	{r4, r5, r6, pc}
 8007a88:	42a3      	cmp	r3, r4
 8007a8a:	d908      	bls.n	8007a9e <_free_r+0x42>
 8007a8c:	6821      	ldr	r1, [r4, #0]
 8007a8e:	1860      	adds	r0, r4, r1
 8007a90:	4283      	cmp	r3, r0
 8007a92:	d1f3      	bne.n	8007a7c <_free_r+0x20>
 8007a94:	6818      	ldr	r0, [r3, #0]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	1841      	adds	r1, r0, r1
 8007a9a:	6021      	str	r1, [r4, #0]
 8007a9c:	e7ee      	b.n	8007a7c <_free_r+0x20>
 8007a9e:	001a      	movs	r2, r3
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d001      	beq.n	8007aaa <_free_r+0x4e>
 8007aa6:	42a3      	cmp	r3, r4
 8007aa8:	d9f9      	bls.n	8007a9e <_free_r+0x42>
 8007aaa:	6811      	ldr	r1, [r2, #0]
 8007aac:	1850      	adds	r0, r2, r1
 8007aae:	42a0      	cmp	r0, r4
 8007ab0:	d10b      	bne.n	8007aca <_free_r+0x6e>
 8007ab2:	6820      	ldr	r0, [r4, #0]
 8007ab4:	1809      	adds	r1, r1, r0
 8007ab6:	1850      	adds	r0, r2, r1
 8007ab8:	6011      	str	r1, [r2, #0]
 8007aba:	4283      	cmp	r3, r0
 8007abc:	d1e0      	bne.n	8007a80 <_free_r+0x24>
 8007abe:	6818      	ldr	r0, [r3, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	1841      	adds	r1, r0, r1
 8007ac4:	6011      	str	r1, [r2, #0]
 8007ac6:	6053      	str	r3, [r2, #4]
 8007ac8:	e7da      	b.n	8007a80 <_free_r+0x24>
 8007aca:	42a0      	cmp	r0, r4
 8007acc:	d902      	bls.n	8007ad4 <_free_r+0x78>
 8007ace:	230c      	movs	r3, #12
 8007ad0:	602b      	str	r3, [r5, #0]
 8007ad2:	e7d5      	b.n	8007a80 <_free_r+0x24>
 8007ad4:	6821      	ldr	r1, [r4, #0]
 8007ad6:	1860      	adds	r0, r4, r1
 8007ad8:	4283      	cmp	r3, r0
 8007ada:	d103      	bne.n	8007ae4 <_free_r+0x88>
 8007adc:	6818      	ldr	r0, [r3, #0]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	1841      	adds	r1, r0, r1
 8007ae2:	6021      	str	r1, [r4, #0]
 8007ae4:	6063      	str	r3, [r4, #4]
 8007ae6:	6054      	str	r4, [r2, #4]
 8007ae8:	e7ca      	b.n	8007a80 <_free_r+0x24>
 8007aea:	46c0      	nop			; (mov r8, r8)
 8007aec:	20000324 	.word	0x20000324

08007af0 <sbrk_aligned>:
 8007af0:	b570      	push	{r4, r5, r6, lr}
 8007af2:	4e0f      	ldr	r6, [pc, #60]	; (8007b30 <sbrk_aligned+0x40>)
 8007af4:	000d      	movs	r5, r1
 8007af6:	6831      	ldr	r1, [r6, #0]
 8007af8:	0004      	movs	r4, r0
 8007afa:	2900      	cmp	r1, #0
 8007afc:	d102      	bne.n	8007b04 <sbrk_aligned+0x14>
 8007afe:	f000 f88f 	bl	8007c20 <_sbrk_r>
 8007b02:	6030      	str	r0, [r6, #0]
 8007b04:	0029      	movs	r1, r5
 8007b06:	0020      	movs	r0, r4
 8007b08:	f000 f88a 	bl	8007c20 <_sbrk_r>
 8007b0c:	1c43      	adds	r3, r0, #1
 8007b0e:	d00a      	beq.n	8007b26 <sbrk_aligned+0x36>
 8007b10:	2303      	movs	r3, #3
 8007b12:	1cc5      	adds	r5, r0, #3
 8007b14:	439d      	bics	r5, r3
 8007b16:	42a8      	cmp	r0, r5
 8007b18:	d007      	beq.n	8007b2a <sbrk_aligned+0x3a>
 8007b1a:	1a29      	subs	r1, r5, r0
 8007b1c:	0020      	movs	r0, r4
 8007b1e:	f000 f87f 	bl	8007c20 <_sbrk_r>
 8007b22:	1c43      	adds	r3, r0, #1
 8007b24:	d101      	bne.n	8007b2a <sbrk_aligned+0x3a>
 8007b26:	2501      	movs	r5, #1
 8007b28:	426d      	negs	r5, r5
 8007b2a:	0028      	movs	r0, r5
 8007b2c:	bd70      	pop	{r4, r5, r6, pc}
 8007b2e:	46c0      	nop			; (mov r8, r8)
 8007b30:	20000328 	.word	0x20000328

08007b34 <_malloc_r>:
 8007b34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b36:	2203      	movs	r2, #3
 8007b38:	1ccb      	adds	r3, r1, #3
 8007b3a:	4393      	bics	r3, r2
 8007b3c:	3308      	adds	r3, #8
 8007b3e:	0006      	movs	r6, r0
 8007b40:	001f      	movs	r7, r3
 8007b42:	2b0c      	cmp	r3, #12
 8007b44:	d232      	bcs.n	8007bac <_malloc_r+0x78>
 8007b46:	270c      	movs	r7, #12
 8007b48:	42b9      	cmp	r1, r7
 8007b4a:	d831      	bhi.n	8007bb0 <_malloc_r+0x7c>
 8007b4c:	0030      	movs	r0, r6
 8007b4e:	f000 f8c3 	bl	8007cd8 <__malloc_lock>
 8007b52:	4d32      	ldr	r5, [pc, #200]	; (8007c1c <_malloc_r+0xe8>)
 8007b54:	682b      	ldr	r3, [r5, #0]
 8007b56:	001c      	movs	r4, r3
 8007b58:	2c00      	cmp	r4, #0
 8007b5a:	d12e      	bne.n	8007bba <_malloc_r+0x86>
 8007b5c:	0039      	movs	r1, r7
 8007b5e:	0030      	movs	r0, r6
 8007b60:	f7ff ffc6 	bl	8007af0 <sbrk_aligned>
 8007b64:	0004      	movs	r4, r0
 8007b66:	1c43      	adds	r3, r0, #1
 8007b68:	d11e      	bne.n	8007ba8 <_malloc_r+0x74>
 8007b6a:	682c      	ldr	r4, [r5, #0]
 8007b6c:	0025      	movs	r5, r4
 8007b6e:	2d00      	cmp	r5, #0
 8007b70:	d14a      	bne.n	8007c08 <_malloc_r+0xd4>
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	0029      	movs	r1, r5
 8007b76:	18e3      	adds	r3, r4, r3
 8007b78:	0030      	movs	r0, r6
 8007b7a:	9301      	str	r3, [sp, #4]
 8007b7c:	f000 f850 	bl	8007c20 <_sbrk_r>
 8007b80:	9b01      	ldr	r3, [sp, #4]
 8007b82:	4283      	cmp	r3, r0
 8007b84:	d143      	bne.n	8007c0e <_malloc_r+0xda>
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	3703      	adds	r7, #3
 8007b8a:	1aff      	subs	r7, r7, r3
 8007b8c:	2303      	movs	r3, #3
 8007b8e:	439f      	bics	r7, r3
 8007b90:	3708      	adds	r7, #8
 8007b92:	2f0c      	cmp	r7, #12
 8007b94:	d200      	bcs.n	8007b98 <_malloc_r+0x64>
 8007b96:	270c      	movs	r7, #12
 8007b98:	0039      	movs	r1, r7
 8007b9a:	0030      	movs	r0, r6
 8007b9c:	f7ff ffa8 	bl	8007af0 <sbrk_aligned>
 8007ba0:	1c43      	adds	r3, r0, #1
 8007ba2:	d034      	beq.n	8007c0e <_malloc_r+0xda>
 8007ba4:	6823      	ldr	r3, [r4, #0]
 8007ba6:	19df      	adds	r7, r3, r7
 8007ba8:	6027      	str	r7, [r4, #0]
 8007baa:	e013      	b.n	8007bd4 <_malloc_r+0xa0>
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	dacb      	bge.n	8007b48 <_malloc_r+0x14>
 8007bb0:	230c      	movs	r3, #12
 8007bb2:	2500      	movs	r5, #0
 8007bb4:	6033      	str	r3, [r6, #0]
 8007bb6:	0028      	movs	r0, r5
 8007bb8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007bba:	6822      	ldr	r2, [r4, #0]
 8007bbc:	1bd1      	subs	r1, r2, r7
 8007bbe:	d420      	bmi.n	8007c02 <_malloc_r+0xce>
 8007bc0:	290b      	cmp	r1, #11
 8007bc2:	d917      	bls.n	8007bf4 <_malloc_r+0xc0>
 8007bc4:	19e2      	adds	r2, r4, r7
 8007bc6:	6027      	str	r7, [r4, #0]
 8007bc8:	42a3      	cmp	r3, r4
 8007bca:	d111      	bne.n	8007bf0 <_malloc_r+0xbc>
 8007bcc:	602a      	str	r2, [r5, #0]
 8007bce:	6863      	ldr	r3, [r4, #4]
 8007bd0:	6011      	str	r1, [r2, #0]
 8007bd2:	6053      	str	r3, [r2, #4]
 8007bd4:	0030      	movs	r0, r6
 8007bd6:	0025      	movs	r5, r4
 8007bd8:	f000 f886 	bl	8007ce8 <__malloc_unlock>
 8007bdc:	2207      	movs	r2, #7
 8007bde:	350b      	adds	r5, #11
 8007be0:	1d23      	adds	r3, r4, #4
 8007be2:	4395      	bics	r5, r2
 8007be4:	1aea      	subs	r2, r5, r3
 8007be6:	429d      	cmp	r5, r3
 8007be8:	d0e5      	beq.n	8007bb6 <_malloc_r+0x82>
 8007bea:	1b5b      	subs	r3, r3, r5
 8007bec:	50a3      	str	r3, [r4, r2]
 8007bee:	e7e2      	b.n	8007bb6 <_malloc_r+0x82>
 8007bf0:	605a      	str	r2, [r3, #4]
 8007bf2:	e7ec      	b.n	8007bce <_malloc_r+0x9a>
 8007bf4:	6862      	ldr	r2, [r4, #4]
 8007bf6:	42a3      	cmp	r3, r4
 8007bf8:	d101      	bne.n	8007bfe <_malloc_r+0xca>
 8007bfa:	602a      	str	r2, [r5, #0]
 8007bfc:	e7ea      	b.n	8007bd4 <_malloc_r+0xa0>
 8007bfe:	605a      	str	r2, [r3, #4]
 8007c00:	e7e8      	b.n	8007bd4 <_malloc_r+0xa0>
 8007c02:	0023      	movs	r3, r4
 8007c04:	6864      	ldr	r4, [r4, #4]
 8007c06:	e7a7      	b.n	8007b58 <_malloc_r+0x24>
 8007c08:	002c      	movs	r4, r5
 8007c0a:	686d      	ldr	r5, [r5, #4]
 8007c0c:	e7af      	b.n	8007b6e <_malloc_r+0x3a>
 8007c0e:	230c      	movs	r3, #12
 8007c10:	0030      	movs	r0, r6
 8007c12:	6033      	str	r3, [r6, #0]
 8007c14:	f000 f868 	bl	8007ce8 <__malloc_unlock>
 8007c18:	e7cd      	b.n	8007bb6 <_malloc_r+0x82>
 8007c1a:	46c0      	nop			; (mov r8, r8)
 8007c1c:	20000324 	.word	0x20000324

08007c20 <_sbrk_r>:
 8007c20:	2300      	movs	r3, #0
 8007c22:	b570      	push	{r4, r5, r6, lr}
 8007c24:	4d06      	ldr	r5, [pc, #24]	; (8007c40 <_sbrk_r+0x20>)
 8007c26:	0004      	movs	r4, r0
 8007c28:	0008      	movs	r0, r1
 8007c2a:	602b      	str	r3, [r5, #0]
 8007c2c:	f7fb fb64 	bl	80032f8 <_sbrk>
 8007c30:	1c43      	adds	r3, r0, #1
 8007c32:	d103      	bne.n	8007c3c <_sbrk_r+0x1c>
 8007c34:	682b      	ldr	r3, [r5, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d000      	beq.n	8007c3c <_sbrk_r+0x1c>
 8007c3a:	6023      	str	r3, [r4, #0]
 8007c3c:	bd70      	pop	{r4, r5, r6, pc}
 8007c3e:	46c0      	nop			; (mov r8, r8)
 8007c40:	2000032c 	.word	0x2000032c

08007c44 <_raise_r>:
 8007c44:	b570      	push	{r4, r5, r6, lr}
 8007c46:	0004      	movs	r4, r0
 8007c48:	000d      	movs	r5, r1
 8007c4a:	291f      	cmp	r1, #31
 8007c4c:	d904      	bls.n	8007c58 <_raise_r+0x14>
 8007c4e:	2316      	movs	r3, #22
 8007c50:	6003      	str	r3, [r0, #0]
 8007c52:	2001      	movs	r0, #1
 8007c54:	4240      	negs	r0, r0
 8007c56:	bd70      	pop	{r4, r5, r6, pc}
 8007c58:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d004      	beq.n	8007c68 <_raise_r+0x24>
 8007c5e:	008a      	lsls	r2, r1, #2
 8007c60:	189b      	adds	r3, r3, r2
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	2a00      	cmp	r2, #0
 8007c66:	d108      	bne.n	8007c7a <_raise_r+0x36>
 8007c68:	0020      	movs	r0, r4
 8007c6a:	f000 f831 	bl	8007cd0 <_getpid_r>
 8007c6e:	002a      	movs	r2, r5
 8007c70:	0001      	movs	r1, r0
 8007c72:	0020      	movs	r0, r4
 8007c74:	f000 f81a 	bl	8007cac <_kill_r>
 8007c78:	e7ed      	b.n	8007c56 <_raise_r+0x12>
 8007c7a:	2000      	movs	r0, #0
 8007c7c:	2a01      	cmp	r2, #1
 8007c7e:	d0ea      	beq.n	8007c56 <_raise_r+0x12>
 8007c80:	1c51      	adds	r1, r2, #1
 8007c82:	d103      	bne.n	8007c8c <_raise_r+0x48>
 8007c84:	2316      	movs	r3, #22
 8007c86:	3001      	adds	r0, #1
 8007c88:	6023      	str	r3, [r4, #0]
 8007c8a:	e7e4      	b.n	8007c56 <_raise_r+0x12>
 8007c8c:	2400      	movs	r4, #0
 8007c8e:	0028      	movs	r0, r5
 8007c90:	601c      	str	r4, [r3, #0]
 8007c92:	4790      	blx	r2
 8007c94:	0020      	movs	r0, r4
 8007c96:	e7de      	b.n	8007c56 <_raise_r+0x12>

08007c98 <raise>:
 8007c98:	b510      	push	{r4, lr}
 8007c9a:	4b03      	ldr	r3, [pc, #12]	; (8007ca8 <raise+0x10>)
 8007c9c:	0001      	movs	r1, r0
 8007c9e:	6818      	ldr	r0, [r3, #0]
 8007ca0:	f7ff ffd0 	bl	8007c44 <_raise_r>
 8007ca4:	bd10      	pop	{r4, pc}
 8007ca6:	46c0      	nop			; (mov r8, r8)
 8007ca8:	2000000c 	.word	0x2000000c

08007cac <_kill_r>:
 8007cac:	2300      	movs	r3, #0
 8007cae:	b570      	push	{r4, r5, r6, lr}
 8007cb0:	4d06      	ldr	r5, [pc, #24]	; (8007ccc <_kill_r+0x20>)
 8007cb2:	0004      	movs	r4, r0
 8007cb4:	0008      	movs	r0, r1
 8007cb6:	0011      	movs	r1, r2
 8007cb8:	602b      	str	r3, [r5, #0]
 8007cba:	f7fb fb01 	bl	80032c0 <_kill>
 8007cbe:	1c43      	adds	r3, r0, #1
 8007cc0:	d103      	bne.n	8007cca <_kill_r+0x1e>
 8007cc2:	682b      	ldr	r3, [r5, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d000      	beq.n	8007cca <_kill_r+0x1e>
 8007cc8:	6023      	str	r3, [r4, #0]
 8007cca:	bd70      	pop	{r4, r5, r6, pc}
 8007ccc:	2000032c 	.word	0x2000032c

08007cd0 <_getpid_r>:
 8007cd0:	b510      	push	{r4, lr}
 8007cd2:	f7fb faef 	bl	80032b4 <_getpid>
 8007cd6:	bd10      	pop	{r4, pc}

08007cd8 <__malloc_lock>:
 8007cd8:	b510      	push	{r4, lr}
 8007cda:	4802      	ldr	r0, [pc, #8]	; (8007ce4 <__malloc_lock+0xc>)
 8007cdc:	f000 f80c 	bl	8007cf8 <__retarget_lock_acquire_recursive>
 8007ce0:	bd10      	pop	{r4, pc}
 8007ce2:	46c0      	nop			; (mov r8, r8)
 8007ce4:	20000330 	.word	0x20000330

08007ce8 <__malloc_unlock>:
 8007ce8:	b510      	push	{r4, lr}
 8007cea:	4802      	ldr	r0, [pc, #8]	; (8007cf4 <__malloc_unlock+0xc>)
 8007cec:	f000 f805 	bl	8007cfa <__retarget_lock_release_recursive>
 8007cf0:	bd10      	pop	{r4, pc}
 8007cf2:	46c0      	nop			; (mov r8, r8)
 8007cf4:	20000330 	.word	0x20000330

08007cf8 <__retarget_lock_acquire_recursive>:
 8007cf8:	4770      	bx	lr

08007cfa <__retarget_lock_release_recursive>:
 8007cfa:	4770      	bx	lr

08007cfc <_init>:
 8007cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfe:	46c0      	nop			; (mov r8, r8)
 8007d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d02:	bc08      	pop	{r3}
 8007d04:	469e      	mov	lr, r3
 8007d06:	4770      	bx	lr

08007d08 <_fini>:
 8007d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d0a:	46c0      	nop			; (mov r8, r8)
 8007d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d0e:	bc08      	pop	{r3}
 8007d10:	469e      	mov	lr, r3
 8007d12:	4770      	bx	lr
