# Module: {{ module }}
# File:   {{ file }}
# Date:   {{ date }}
# DO NOT MODIFY THIS FILE; AUTOMATICALLY GENERATED BY INTERFACER

{% for mode, properties in content.modes.items() %}
####### Checkpoint for {{ mode }} #######

create_project -part {{ content.part }} -in_memory

{% if properties.ipcores is defined %}
{% for core in properties.ipcores %}
read_ip {{ core }}
{% endfor %}
{% endif %}

read_verilog { {{ properties.files|join(' ') }} } 
read_xdc {{ properties.xdc }}

synth_design -top {{ content.top }} -mode out_of_context 
write_checkpoint {{ mode }}.dcp --force

close_project

{% endfor %}
