[2025-09-15 15:33:55] START suite=spec trace=437.leslie3d-273B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/437.leslie3d-273B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2341219 heartbeat IPC: 4.271 cumulative IPC: 4.271 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4702373 heartbeat IPC: 4.235 cumulative IPC: 4.253 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4702373 cumulative IPC: 4.253 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4702373 cumulative IPC: 4.253 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11498568 heartbeat IPC: 1.471 cumulative IPC: 1.471 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 18300434 heartbeat IPC: 1.47 cumulative IPC: 1.471 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 25085370 heartbeat IPC: 1.474 cumulative IPC: 1.472 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 31885656 heartbeat IPC: 1.471 cumulative IPC: 1.471 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 38677578 heartbeat IPC: 1.472 cumulative IPC: 1.472 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 45485247 heartbeat IPC: 1.469 cumulative IPC: 1.471 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 57923099 heartbeat IPC: 0.804 cumulative IPC: 1.315 (Simulation time: 00 hr 10 min 04 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 71373456 heartbeat IPC: 0.7435 cumulative IPC: 1.2 (Simulation time: 00 hr 12 min 08 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 84106206 heartbeat IPC: 0.7854 cumulative IPC: 1.133 (Simulation time: 00 hr 14 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 87481344 cumulative IPC: 1.143 (Simulation time: 00 hr 15 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 87481344 cumulative IPC: 1.143 (Simulation time: 00 hr 15 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/437.leslie3d-273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.143 instructions: 100000000 cycles: 87481344
CPU 0 Branch Prediction Accuracy: 99.2% MPKI: 0.1844 Average ROB Occupancy at Mispredict: 347.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 6e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.1844
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 62269119
LQ_STALL: 102519
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 383.8328
REPLAY_LOAD: 117.68142
NON_REPLAY_LOAD: 36.03547

== Total ==
ADDR_TRANS: 1825125
REPLAY_LOAD: 585112
NON_REPLAY_LOAD: 59858882

== Counts ==
ADDR_TRANS: 4755
REPLAY_LOAD: 4972
NON_REPLAY_LOAD: 1661110

cpu0->cpu0_STLB TOTAL        ACCESS:      12351 HIT:        246 MISS:      12105 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      12351 HIT:        246 MISS:      12105 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 414.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1069095 HIT:     296189 MISS:     772906 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     463709 HIT:        194 MISS:     463515 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     295733 HIT:         11 MISS:     295722 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     295976 HIT:     295976 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      13677 HIT:          8 MISS:      13669 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 131.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17667028 HIT:   17666991 MISS:         37 MSHR_MERGE:         11
cpu0->cpu0_L1I LOAD         ACCESS:   17667028 HIT:   17666991 MISS:         37 MSHR_MERGE:         11
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 145.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29736675 HIT:   26600165 MISS:    3136510 MSHR_MERGE:    2363417
cpu0->cpu0_L1D LOAD         ACCESS:   27385177 HIT:   25846805 MISS:    1538372 MSHR_MERGE:    1074689
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2327276 HIT:     742817 MISS:    1584459 MSHR_MERGE:    1288726
cpu0->cpu0_L1D TRANSLATION  ACCESS:      24222 HIT:      10543 MISS:      13679 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 144.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13627361 HIT:   13627360 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13627361 HIT:   13627360 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 698 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28293724 HIT:   28202859 MISS:      90865 MSHR_MERGE:      78515
cpu0->cpu0_DTLB LOAD         ACCESS:   28293724 HIT:   28202859 MISS:      90865 MSHR_MERGE:      78515
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 411.9 cycles
cpu0->LLC TOTAL        ACCESS:    1074409 HIT:     301519 MISS:     772890 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     463512 HIT:          8 MISS:     463504 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     295722 HIT:          6 MISS:     295716 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     301507 HIT:     301505 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      13668 HIT:          0 MISS:      13668 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3147
  ROW_BUFFER_MISS:     769741
  AVG DBUS CONGESTED CYCLE: 6.035
Channel 0 WQ ROW_BUFFER_HIT:      37058
  ROW_BUFFER_MISS:     270068
  FULL:          0
Channel 0 REFRESHES ISSUED:       7290
[2025-09-15 15:49:32] END   suite=spec trace=437.leslie3d-273B (rc=0)
