`timescale 1ns / 1ps

module Control_unit(
    input [5:0] Opcode,
    input zero,
    input sign,
    output reg reset,// 0 pc=0 1 pcæ¥å—æ–°åœ°ï¿??
    output reg ALUSrcA,
    output reg ALUSrcB,
    output reg DBDataSrc,
    output reg PCWre,
    output reg RegWre,
    output reg InsMemRW,
    output reg nRD, // è¯»æ•°æ®å­˜å‚¨å™¨
    output reg nWR, // å†™æ•°æ®å­˜å‚¨å™¨
    output reg RegDst,// å†™å¯„å­˜å™¨é€‰æ‹©
    output reg ExtSel,// 0æ‰©å±•ç¬¦å·æ‹“å±•
    output reg [1:0] PCSrc, // é€‰æ‹©PCè¾“å…¥ï¿?? 
    output reg [2:0] ALUOp // ALUå…«ç§åŠŸèƒ½çš„è¯´ï¿??
);
    always@(*)
    begin
        case(Opcode)
            6'b000000: begin
                PCWre <= 1;
                // InsMemRW <= 1;
                RegDst <= 1;
                RegWre <= 1;
                ALUSrcA <= 0;
                ALUSrcB <= 0;
                ALUOp <= 3'b000;
                DBDataSrc <= 0;
                // ExtSel <= ;
                // RD
                // WD
                PCSrc <= 0;
            end
            6'b000001: begin
                PCWre <= 1;
                // InsMemRW <= 1;
                RegDst <= 0;
                RegWre <= 1;
                ALUSrcA <= 0;
                ALUSrcB <= 1;
                ALUOp <= 3'b000;
                DBDataSrc <= 0;
                ExtSel <= 1; // ç¬¦å·æ‹“å±•
                // RD
                // WD
                PCSrc <= 0;
            end
            6'b000010: begin
                PCWre <= 1;
                // InsMemRW <= 1;
                RegDst <= 1;
                RegWre <= 1;
                ALUSrcA <= 0;
                ALUSrcB <= 0;
                ALUOp <= 3'b001;
                DBDataSrc <= 0;
                // ExtSel <= ;
                // RD
                // WD
                PCSrc <= 0;
            end

            6'b010000: begin
                PCWre <= 1;
                // InsMemRW <= 1;
                RegDst <= 0;
                RegWre <= 1;
                ALUSrcA <= 0;
                ALUSrcB <= 1;
                ALUOp <= 3'b011;
                DBDataSrc <= 0;
                ExtSel <= 0; // 0æ‹“å±•
                // RD
                // WD
                PCSrc <= 0;
            end
            6'b010001: begin
                PCWre <= 1;
                // InsMemRW <= 1;
                RegDst <= 1;
                RegWre <= 1;
                ALUSrcA <= 0;
                ALUSrcB <= 0;
                ALUOp <= 3'b100;
                DBDataSrc <= 0;
                // ExtSel <= ;
                // RD
                // WD
                PCSrc <= 0;
            end
            6'b010010: begin
                PCWre <= 1;
                // InsMemRW <= 1;
                RegDst <= 1;
                RegWre <= 1;
                ALUSrcA <= 0;
                ALUSrcB <= 0;
                ALUOp <= 3'b011;
                DBDataSrc <= 0;
                // ExtSel <= ;
                // RD
                // WD
                PCSrc <= 0;
            end
            6'b011000: begin
                PCWre <= 1;
                // InsMemRW <= 1;
                RegDst <= 1;
                RegWre <= 1;
                ALUSrcA <= 1;// Sa_number
                ALUSrcB <= 0;
                ALUOp <= 3'b010;
                DBDataSrc <= 0;
                // ExtSel <= ;
                // RD
                // WD
                PCSrc <= 0;
            end
            6'b111111: begin
                PCWre <= 0;
            end
            default: PCWre <= 0;
        endcase
    end

endmodule