vendor_name = ModelSim
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Top_Level_old.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SoundModule_all_filter.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/tb_par2ser.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/par2ser.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output vhdl/DE10_Standard_i2sound_vhdl.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/keytr_new.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/keytr.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/i2c.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/HEX.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/DE10_Standard_i2sound.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/clock_500.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Top_Level.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks_verilog.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor_verilog.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable2Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable1Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable0Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Synthesizer.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SoundModule.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SoundModule_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Synthesizer_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/parallel2serial.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/parallel2serial_tb.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/synth.sdc
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/db/synth.cbx.xml
design_name = Top_Level
instance = comp, \AUD_DACDAT~output\, AUD_DACDAT~output, Top_Level, 1
instance = comp, \AUD_XCK~output\, AUD_XCK~output, Top_Level, 1
instance = comp, \FPGA_I2C_SCLK~output\, FPGA_I2C_SCLK~output, Top_Level, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Top_Level, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Top_Level, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Top_Level, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Top_Level, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Top_Level, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Top_Level, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Top_Level, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Top_Level, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Top_Level, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Top_Level, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Top_Level, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Top_Level, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Top_Level, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Top_Level, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Top_Level, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Top_Level, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Top_Level, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Top_Level, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Top_Level, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Top_Level, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Top_Level, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Top_Level, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, Top_Level, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, Top_Level, 1
instance = comp, \FPGA_I2C_SDAT~output\, FPGA_I2C_SDAT~output, Top_Level, 1
instance = comp, \AUD_ADCDAT~input\, AUD_ADCDAT~input, Top_Level, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Top_Level, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Top_Level, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, Top_Level, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, Top_Level, 1
instance = comp, \MIDI_RX~input\, MIDI_RX~input, Top_Level, 1
instance = comp, \SW[0]~input\, SW[0]~input, Top_Level, 1
instance = comp, \SW[1]~input\, SW[1]~input, Top_Level, 1
instance = comp, \SW[2]~input\, SW[2]~input, Top_Level, 1
instance = comp, \SW[3]~input\, SW[3]~input, Top_Level, 1
instance = comp, \SW[4]~input\, SW[4]~input, Top_Level, 1
instance = comp, \SW[5]~input\, SW[5]~input, Top_Level, 1
instance = comp, \SW[6]~input\, SW[6]~input, Top_Level, 1
instance = comp, \SW[7]~input\, SW[7]~input, Top_Level, 1
instance = comp, \SW[8]~input\, SW[8]~input, Top_Level, 1
instance = comp, \SW[9]~input\, SW[9]~input, Top_Level, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Top_Level, 1
instance = comp, \FPGA_I2C_SDAT~input\, FPGA_I2C_SDAT~input, Top_Level, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Top_Level, 1
