Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 19 13:02:45 2024
| Host         : DESKTOP-2RCNUVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5a_timing_summary_routed.rpt -pb lab5a_timing_summary_routed.pb -rpx lab5a_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5a
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 3.986ns (60.032%)  route 2.654ns (39.968%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myB_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myB_reg/Q
                         net (fo=3, routed)           2.654     3.110    B_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.639 r  B_OBUF_inst/O
                         net (fo=0)                   0.000     6.639    B
    E19                                                               r  B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 4.099ns (65.738%)  route 2.136ns (34.262%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myA_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  myA_reg/Q
                         net (fo=2, routed)           2.136     2.555    A_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.680     6.235 r  A_OBUF_inst/O
                         net (fo=0)                   0.000     6.235    A
    U16                                                               r  A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myC_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            C
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 3.957ns (69.648%)  route 1.724ns (30.352%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myC_reg_lopt_replica/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myC_reg_lopt_replica/Q
                         net (fo=1, routed)           1.724     2.180    myC_reg_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.681 r  C_OBUF_inst/O
                         net (fo=0)                   0.000     5.681    C
    U19                                                               r  C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            myC_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.284ns  (logic 1.585ns (48.271%)  route 1.699ns (51.729%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.041     2.502    RESET_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.626 r  myC_i_1/O
                         net (fo=2, routed)           0.658     3.284    myC_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  myC_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            myA_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.967ns  (logic 1.580ns (53.259%)  route 1.387ns (46.741%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.041     2.502    RESET_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.119     2.621 r  myA_i_1/O
                         net (fo=1, routed)           0.346     2.967    myA_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  myA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            myB_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.852ns  (logic 1.585ns (55.582%)  route 1.267ns (44.418%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.267     2.728    RESET_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.852 r  myB_i_1/O
                         net (fo=1, routed)           0.000     2.852    myB_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  myB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            myC_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.626ns  (logic 1.585ns (60.369%)  route 1.041ns (39.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.041     2.502    RESET_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.626 r  myC_i_1/O
                         net (fo=2, routed)           0.000     2.626    myC_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  myC_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            myB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.227ns (73.837%)  route 0.080ns (26.163%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myA_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  myA_reg/Q
                         net (fo=2, routed)           0.080     0.208    A_OBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.099     0.307 r  myB_i_1/O
                         net (fo=1, routed)           0.000     0.307    myB_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  myB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            myC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.684%)  route 0.174ns (48.316%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myB_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myB_reg/Q
                         net (fo=3, routed)           0.174     0.315    B_OBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  myC_i_1/O
                         net (fo=2, routed)           0.000     0.360    myC_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  myC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            myA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.184ns (38.013%)  route 0.300ns (61.987%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myB_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  myB_reg/Q
                         net (fo=3, routed)           0.174     0.315    B_OBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.043     0.358 r  myA_i_1/O
                         net (fo=1, routed)           0.126     0.484    myA_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  myA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            myC_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.186ns (26.994%)  route 0.503ns (73.006%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myB_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myB_reg/Q
                         net (fo=3, routed)           0.174     0.315    B_OBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  myC_i_1/O
                         net (fo=2, routed)           0.329     0.689    myC_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  myC_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myC_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            C
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.343ns (79.077%)  route 0.355ns (20.923%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myC_reg_lopt_replica/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myC_reg_lopt_replica/Q
                         net (fo=1, routed)           0.355     0.496    myC_reg_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.699 r  C_OBUF_inst/O
                         net (fo=0)                   0.000     1.699    C
    U19                                                               r  C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            A
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.388ns (71.869%)  route 0.543ns (28.131%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myA_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  myA_reg/Q
                         net (fo=2, routed)           0.543     0.671    A_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.260     1.931 r  A_OBUF_inst/O
                         net (fo=0)                   0.000     1.931    A
    U16                                                               r  A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.372ns (63.378%)  route 0.793ns (36.622%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  myB_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myB_reg/Q
                         net (fo=3, routed)           0.793     0.934    B_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.164 r  B_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    B
    E19                                                               r  B (OUT)
  -------------------------------------------------------------------    -------------------





