INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:04:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.341ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[6]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.644ns (30.117%)  route 3.815ns (69.883%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1972, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y133        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=31, routed)          0.600     1.362    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X21Y134        LUT5 (Prop_lut5_I2_O)        0.043     1.405 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_5/O
                         net (fo=1, routed)           0.000     1.405    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_5_n_0
    SLICE_X21Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.592 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.592    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X21Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.641 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.641    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X21Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.690 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.690    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X21Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.843 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[1]
                         net (fo=4, routed)           0.311     2.153    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_6
    SLICE_X22Y137        LUT3 (Prop_lut3_I0_O)        0.119     2.272 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_6/O
                         net (fo=34, routed)          0.433     2.705    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_6_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I5_O)        0.043     2.748 f  lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_3/O
                         net (fo=2, routed)           0.339     3.088    lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_3_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I4_O)        0.043     3.131 f  lsq1/handshake_lsq_lsq1_core/expX_c1[2]_i_3/O
                         net (fo=7, routed)           0.313     3.444    lsq1/handshake_lsq_lsq1_core/dataReg_reg[25]
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.043     3.487 f  lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_9/O
                         net (fo=13, routed)          0.332     3.819    lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_9_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I0_O)        0.043     3.862 r  lsq1/handshake_lsq_lsq1_core/newY_c1[19]_i_3/O
                         net (fo=46, routed)          0.535     4.397    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X23Y140        LUT6 (Prop_lut6_I1_O)        0.043     4.440 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.256     4.696    addf0/operator/ltOp_carry__2_0[0]
    SLICE_X22Y141        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     4.972 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.972    addf0/operator/ltOp_carry__1_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.022 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.022    addf0/operator/ltOp_carry__2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.144 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.425     5.569    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X23Y150        LUT3 (Prop_lut3_I1_O)        0.127     5.696 r  lsq1/handshake_lsq_lsq1_core/X_c4_reg[6]_srl4_i_1/O
                         net (fo=1, routed)           0.271     5.967    addf0/operator/fracAdder/X_c5_reg[6]_0
    SLICE_X23Y150        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[6]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1972, unset)         0.483     3.683    addf0/operator/fracAdder/clk
    SLICE_X23Y150        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[6]_srl4_srlopt/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X23Y150        FDRE (Setup_fdre_C_D)       -0.022     3.625    addf0/operator/fracAdder/X_c4_reg[6]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          3.625    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 -2.341    




