// Seed: 3341476906
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  uwire id_3,
    output uwire module_0
);
  wire id_6;
  integer id_7 = 1;
  assign id_7 = 1;
  wire id_8;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output supply1 id_6,
    input supply1 id_7,
    output wire id_8,
    input supply0 id_9,
    output wire id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_5,
      id_6
  );
  wire id_13;
endmodule
