# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../S1_03_FDP.srcs/sources_1/new/clk_1khz.v" \
"../../../../S1_03_FDP.srcs/sources_1/new/decayingRoundTimer.v" \
"../../../../S1_03_FDP.srcs/sources_1/new/ledDimmer.v" \
"../../../../S1_03_FDP.srcs/sources_1/new/pwmGen.v" \
"../../../../S1_03_FDP.srcs/sim_1/new/decayingRoundTimerSimSrc.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
