
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.06    0.04    0.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.29 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.02    0.17    0.41    0.70 ^ _18_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net8 (net)
                  0.17    0.00    0.70 ^ output8/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.25    0.95 ^ output8/X (sky130_fd_sc_hd__buf_2)
                                         O[0] (net)
                  0.17    0.00    0.95 ^ O[0] (out)
                                  0.95   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.06    0.04    0.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.29 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.01    0.13    0.38    0.66 ^ _17_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net9 (net)
                  0.13    0.00    0.66 ^ output9/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.18    0.25    0.91 ^ output9/X (sky130_fd_sc_hd__buf_2)
                                         O[1] (net)
                  0.18    0.00    0.91 ^ O[1] (out)
                                  0.91   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.06    0.04    0.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.12    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.30    0.59 ^ _16_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net10 (net)
                  0.03    0.00    0.59 ^ output10/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.20    0.79 ^ output10/X (sky130_fd_sc_hd__buf_2)
                                         O[2] (net)
                  0.17    0.00    0.80 ^ O[2] (out)
                                  0.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  6.95   slack (MET)


Startpoint: D[7] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v D[7] (in)
                                         D[7] (net)
                  0.01    0.00    2.01 v input7/A (sky130_fd_sc_hd__buf_1)
     3    0.02    0.10    0.14    2.14 v input7/X (sky130_fd_sc_hd__buf_1)
                                         net7 (net)
                  0.10    0.00    2.14 v _10_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.07    0.54    2.68 v _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.07    0.00    2.68 v _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.68   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.06    0.04   10.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00   10.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11   10.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.26 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.00   10.01   clock reconvergence pessimism
                         -0.13    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: D[2] (input port clocked by clk)
Endpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v D[2] (in)
                                         D[2] (net)
                  0.01    0.00    2.01 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.11    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.06    0.00    2.11 v _11_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.22    2.33 v _11_/X (sky130_fd_sc_hd__or2_1)
                                         _05_ (net)
                  0.05    0.00    2.33 v _12_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.04    0.29    2.62 v _12_/X (sky130_fd_sc_hd__a211o_1)
                                         _01_ (net)
                  0.04    0.00    2.62 v _17_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.62   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.06    0.04   10.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00   10.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.10   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.26 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.00   10.01   clock reconvergence pessimism
                         -0.11    9.90   library setup time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -2.62   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: D[2] (input port clocked by clk)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[2] (in)
                                         D[2] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.12    0.13    2.15 ^ input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.12    0.00    2.15 ^ _08_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    2.19 v _08_/Y (sky130_fd_sc_hd__inv_2)
                                         _03_ (net)
                  0.03    0.00    2.19 v _13_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.12    0.13    2.31 ^ _13_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.12    0.00    2.31 ^ _14_/A2 (sky130_fd_sc_hd__o21ba_1)
     1    0.00    0.05    0.14    2.45 ^ _14_/X (sky130_fd_sc_hd__o21ba_1)
                                         _07_ (net)
                  0.05    0.00    2.45 ^ _15_/A2 (sky130_fd_sc_hd__o21bai_1)
     1    0.00    0.05    0.05    2.50 v _15_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _02_ (net)
                  0.05    0.00    2.50 v _18_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.06    0.04   10.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00   10.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.10   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.26 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.00   10.01   clock reconvergence pessimism
                         -0.12    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



worst slack corner Typical: 6.7959
