#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May 15 18:43:48 2024
# Process ID: 129063
# Current directory: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1
# Command line: vivado -log system_v_frmbuf_wr_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_v_frmbuf_wr_0_0.tcl
# Log file: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/system_v_frmbuf_wr_0_0.vds
# Journal file: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/vivado.jou
# Running On: secil7.siame.univ-tlse3.fr, OS: Linux, CPU Frequency: 2900.175 MHz, CPU Physical cores: 8, Host memory: 16464 MB
#-----------------------------------------------------------
Sourcing tcl script '/nfs/xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source system_v_frmbuf_wr_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1529.656 ; gain = 51.023 ; free physical = 2915 ; free virtual = 14838
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/xilinx/Vivado/2023.1/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /nfs/xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/nfs/xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'm1info3' on host 'secil7.siame.univ-tlse3.fr' (Linux_x86_64 version 6.6.2-101.fc38.x86_64) on Wed May 15 18:44:40 CEST 2024
INFO: [HLS 200-10] On os "Fedora Linux 38 (Thirty Eight)"
INFO: [HLS 200-10] In directory '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1'
Sourcing Tcl script '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_frmbuf_wr 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 10 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_flush_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix system_v_frmbuf_wr_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 2.4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 184.414 MB.
INFO: [HLS 200-10] Analyzing design file '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'WidthInPix' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:269:21)
WARNING: [HLS 207-5292] unused parameter 'dstImg3' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1100:15)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.91 seconds. CPU system time: 1.28 seconds. Elapsed time: 48.19 seconds; current allocated memory: 212.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,632 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 783 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 793 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:182:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:233:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:231:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:229:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'bytePlanes' into disaggregation list because there's stream pragma applied on the struct field (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:50:9)
INFO: [HLS 214-377] Adding 'bytePlanes' into disaggregation list because there's stream pragma applied on the struct field (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:46:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:182:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'bytePlanes' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:35:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_513_2' is marked as complete unroll implied by the pipeline pragma (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:513:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_518_3' is marked as complete unroll implied by the pipeline pragma (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:518:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_519_4' is marked as complete unroll implied by the pipeline pragma (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:519:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_551_6' is marked as complete unroll implied by the pipeline pragma (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:551:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_556_7' is marked as complete unroll implied by the pipeline pragma (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:556:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_588_9' is marked as complete unroll implied by the pipeline pragma (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:588:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_592_10' is marked as complete unroll implied by the pipeline pragma (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:592:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_1' is marked as complete unroll implied by the pipeline pragma (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:224:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_225_2' is marked as complete unroll implied by the pipeline pragma (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:225:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_2' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:513:20) in function 'MultiPixStream2Bytes' completely with a factor of 4 (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_3' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:518:24) in function 'MultiPixStream2Bytes' completely with a factor of 1 (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_4' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:519:25) in function 'MultiPixStream2Bytes' completely with a factor of 2 (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_551_6' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:551:20) in function 'MultiPixStream2Bytes' completely with a factor of 4 (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_556_7' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:556:24) in function 'MultiPixStream2Bytes' completely with a factor of 1 (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_588_9' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:588:20) in function 'MultiPixStream2Bytes' completely with a factor of 8 (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_592_10' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:592:25) in function 'MultiPixStream2Bytes' completely with a factor of 1 (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_1' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:224:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_2' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:225:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:176:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'img' with compact=bit mode in 24-bits (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:34:18)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'VITIS_LOOP_1117_1'(/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21) has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'VITIS_LOOP_1127_2'(/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32) has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.38 seconds. Elapsed time: 23.99 seconds; current allocated memory: 212.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 212.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.629 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16383 to 8192 for loop 'VITIS_LOOP_511_1' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511:29) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16383 to 8192 for loop 'VITIS_LOOP_549_5' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549:29) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16383 to 8192 for loop 'VITIS_LOOP_586_8' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586:29) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16383 to 8192 for loop 'VITIS_LOOP_1117_1' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:30) in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16383 to 8192 for loop 'VITIS_LOOP_1127_2' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:41) in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'loop_width' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:181:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'loop_width' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:181:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'loop_width' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:181:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'loop_height' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:181:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'loop_height' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:181:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [HLS 200-805] An internal stream 'img' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'FrmbufWrHlsDataFlow' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:35:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 230.555 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 361.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 361.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 362.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 362.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 362.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 362.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 362.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 362.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 362.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 363.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 363.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 363.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 363.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_586_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 10, loop 'VITIS_LOOP_586_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 365.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 365.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_549_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'VITIS_LOOP_549_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 365.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 365.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 365.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 365.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 366.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 367.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1117_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 367.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 367.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1127_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1127_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 368.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 368.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 368.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.17 seconds; current allocated memory: 369.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Bytes2AXIMMvideo_U0 (from entry_proc_U0 to Bytes2AXIMMvideo_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 370.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 370.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 370.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 371.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 371.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 371.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 372.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 372.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 373.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 374.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' pipeline 'VITIS_LOOP_586_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 376.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' pipeline 'VITIS_LOOP_549_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 378.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 380.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 382.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' pipeline 'VITIS_LOOP_1117_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 18.16 seconds; current allocated memory: 384.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' pipeline 'VITIS_LOOP_1127_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 385.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 389.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrmbufWrHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_c_U(system_v_frmbuf_wr_0_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_c_U(system_v_frmbuf_wr_0_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_c9_U(system_v_frmbuf_wr_0_0_fifo_w15_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stride_c_U(system_v_frmbuf_wr_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'video_format_c11_U(system_v_frmbuf_wr_0_0_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_U(system_v_frmbuf_wr_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c10_U(system_v_frmbuf_wr_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_U(system_v_frmbuf_wr_0_0_fifo_w64_d960_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_U(system_v_frmbuf_wr_0_0_fifo_w64_d960_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_c_U(system_v_frmbuf_wr_0_0_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(system_v_frmbuf_wr_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'video_format_c_U(system_v_frmbuf_wr_0_0_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2Bytes_U0_U(system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Bytes2AXIMMvideo_U0_U(system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 392.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/video_format' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'stride', 'video_format', 'frm_buffer', 'frm_buffer2', 'frm_buffer3' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [RTMG 210-279] Implementing memory 'system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 394.887 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.94 seconds; current allocated memory: 398.629 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.35 seconds; current allocated memory: 408.586 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix system_v_frmbuf_wr_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix system_v_frmbuf_wr_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42.42 seconds. CPU system time: 2.02 seconds. Elapsed time: 129.37 seconds; current allocated memory: 224.902 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/nfs/xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1560.832 ; gain = 47.023 ; free physical = 8869 ; free virtual = 21122
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 15 18:47:25 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.81 seconds. CPU system time: 0.58 seconds. Elapsed time: 36.02 seconds; current allocated memory: 8.016 MB.
INFO: [HLS 200-112] Total CPU user time: 58.83 seconds. Total CPU system time: 2.88 seconds. Total elapsed time: 175.23 seconds; peak allocated memory: 416.879 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May 15 18:47:29 2024...
compile_c: Time (s): cpu = 00:01:00 ; elapsed = 00:03:03 . Memory (MB): peak = 1575.281 ; gain = 0.000 ; free physical = 9625 ; free virtual = 21922
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_frmbuf_wr_0_0
Command: synth_design -top system_v_frmbuf_wr_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 131312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2296.969 ; gain = 376.676 ; free physical = 8627 ; free virtual = 20925
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_v_frmbuf_wr.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.dat' is read successfully [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.dat' is read successfully [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_entry_proc' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_entry_proc' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_reg_unsigned_short_s' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_reg_unsigned_short_s' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w32_d4_S' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w32_d4_S' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d3_S' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d3_S_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d3_S_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d3_S' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w16_d4_S' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w16_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w16_d4_S_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w16_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w16_d4_S_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w16_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w16_d4_S' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w16_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d3_S' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d3_S_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d3_S_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d3_S' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w24_d2_S' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w24_d2_S_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w24_d2_S_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w24_d2_S' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w12_d2_S' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w12_d2_S_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w12_d2_S_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w12_d2_S' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w64_d960_B' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v:169]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v:169]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w64_d960_B' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d2_S' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d2_S_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d2_S_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d2_S' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d2_S' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d2_S_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d2_S_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d2_S' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_CTRL_s_axi' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v:254]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_CTRL_s_axi' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_store' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:830]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_mem' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2870]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_mem' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2870]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized1' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized1' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized2' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized1' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized1' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized2' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_store' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:830]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_load' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:363]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized3' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2870]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2870]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized3' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_load' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:363]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_write' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1717]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_burst_converter' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2037]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2536]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2536]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_burst_converter' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2037]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized4' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized2' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized2' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized4' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_throttle' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2310]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2536]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2536]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized5' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized3' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized3' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized5' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized6' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized4' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized4' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized6' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_throttle' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2310]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2536]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2031]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_write' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1717]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_read' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1525]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2536]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2536]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized7' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized5' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized5' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized7' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1709]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_read' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1525]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_flushManager' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1387]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_flushManager' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1387]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both__parameterized1' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both__parameterized1' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_v_frmbuf_wr.v:9]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7023] instance 'inst' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' has 74 connections declared, but only 64 given [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v:342]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_fifo_w6_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_fifo_w12_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_fifo_w15_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_fifo_w24_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_fifo_w6_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_fifo_w16_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_fifo_w15_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module system_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[10] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[9] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[8] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[7] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[6] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[5] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[4] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[3] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[2] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[1] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[0] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[10] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[9] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[8] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[7] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[6] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[5] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[4] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[3] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[2] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[1] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[0] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_AWREADY in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_ARREADY in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RVALID in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[63] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[62] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[61] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[60] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[59] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[58] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[57] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[56] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[55] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[54] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[53] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[52] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[51] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[50] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[49] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[48] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[47] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[46] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[45] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[44] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[43] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[42] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[41] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[40] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[39] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[38] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[37] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[36] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[35] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[34] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[33] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[32] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[31] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[30] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[29] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[28] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[27] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[26] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[25] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[24] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[23] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[22] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[21] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[20] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[19] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[18] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[17] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[16] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[15] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[14] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[13] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[12] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[11] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[10] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[9] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[8] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[7] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2486.359 ; gain = 566.066 ; free physical = 8427 ; free virtual = 20727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2495.266 ; gain = 574.973 ; free physical = 8427 ; free virtual = 20726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2495.266 ; gain = 574.973 ; free physical = 8427 ; free virtual = 20726
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2495.266 ; gain = 0.000 ; free physical = 8425 ; free virtual = 20726
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/system_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/system_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/system_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/system_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.047 ; gain = 0.000 ; free physical = 8119 ; free virtual = 20900
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2603.047 ; gain = 0.000 ; free physical = 8119 ; free virtual = 20900
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 8133 ; free virtual = 20889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 8133 ; free virtual = 20889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 8133 ; free virtual = 20889
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_reg_pp0_iter0_p_in_reg_127_reg' and it is trimmed from '24' to '8' bits. [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1.v:270]
WARNING: [Synth 8-3936] Found unconnected internal register 'img_read_reg_303_reg' and it is trimmed from '24' to '16' bits. [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1.v:301]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'system_v_frmbuf_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'system_v_frmbuf_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'system_v_frmbuf_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'system_v_frmbuf_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 8123 ; free virtual = 20887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 13    
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 21    
	   2 Input    2 Bit       Adders := 21    
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              217 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 20    
	               29 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 15    
	               12 Bit    Registers := 22    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 61    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 256   
+---RAMs : 
	              59K Bit	(959 X 64 bit)          RAMs := 2     
	              16K Bit	(255 X 66 bit)          RAMs := 1     
	               1K Bit	(15 X 72 bit)          RAMs := 1     
+---Muxes : 
	   3 Input  217 Bit        Muxes := 1     
	   2 Input  217 Bit        Muxes := 1     
	 218 Input  217 Bit        Muxes := 1     
	   2 Input  114 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 11    
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 7     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 38    
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 15    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 24    
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 29    
	   2 Input    2 Bit        Muxes := 96    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 303   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module system_v_frmbuf_wr_0_0_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_0_mm_video_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7826 ; free virtual = 20859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------------------------------+------------+---------------+----------------+
|Module Name                                        | RTL Object | Depth x Width | Implemented As | 
+---------------------------------------------------+------------+---------------+----------------+
|system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R | rom0       | 64x3          | LUT            | 
|system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R     | rom0       | 64x3          | LUT            | 
|system_v_frmbuf_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
|system_v_frmbuf_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
+---------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/grp_FrmbufWrHlsDataFlow_fu_166 | bytePlanes_plane0_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg | 959 x 64(READ_FIRST)   | W |   | 959 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/grp_FrmbufWrHlsDataFlow_fu_166 | bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg | 959 x 64(READ_FIRST)   | W |   | 959 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/mm_video_m_axi_U               | store_unit/buff_wdata/U_fifo_mem/mem_reg                                 | 15 x 72(READ_FIRST)    | W |   | 15 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7642 ; free virtual = 20741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7661 ; free virtual = 20761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/grp_FrmbufWrHlsDataFlow_fu_166 | bytePlanes_plane0_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg | 959 x 64(READ_FIRST)   | W |   | 959 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/grp_FrmbufWrHlsDataFlow_fu_166 | bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg | 959 x 64(READ_FIRST)   | W |   | 959 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/mm_video_m_axi_U               | store_unit/buff_wdata/U_fifo_mem/mem_reg                                 | 15 x 72(READ_FIRST)    | W |   | 15 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7661 ; free virtual = 20761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7672 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7672 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7672 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7672 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7673 ; free virtual = 20774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7673 ; free virtual = 20774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 15     | 15         | 15     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[103]   | 64     | 64         | 0      | 256     | 128    | 64     | 0      | 
|dsrl__6     | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[103]   | 1      | 1          | 0      | 4       | 2      | 1      | 0      | 
|dsrl__8     | mem_reg[2]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[2]     | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 73     | 73         | 73     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   143|
|2     |LUT1     |    64|
|3     |LUT2     |   246|
|4     |LUT3     |   385|
|5     |LUT4     |   511|
|6     |LUT5     |   499|
|7     |LUT6     |   540|
|8     |MUXF7    |    84|
|9     |MUXF8    |    42|
|10    |RAMB36E1 |     5|
|12    |SRL16E   |   206|
|13    |SRLC32E  |   168|
|14    |FDRE     |  2723|
|15    |FDSE     |    63|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7673 ; free virtual = 20774
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 364 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2603.047 ; gain = 574.973 ; free physical = 7673 ; free virtual = 20774
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2603.047 ; gain = 682.754 ; free physical = 7673 ; free virtual = 20774
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2603.047 ; gain = 0.000 ; free physical = 7958 ; free virtual = 21059
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.055 ; gain = 0.000 ; free physical = 7957 ; free virtual = 21058
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 387335e1
INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2619.055 ; gain = 1043.773 ; free physical = 7963 ; free virtual = 21064
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2147.233; main = 1852.348; forked = 416.073
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4189.809; main = 2619.059; forked = 1602.766
INFO: [Common 17-1381] The checkpoint '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/system_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_v_frmbuf_wr_0_0, cache-ID = 9211f5e84ad7f327
INFO: [Common 17-1381] The checkpoint '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/system_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_v_frmbuf_wr_0_0_utilization_synth.rpt -pb system_v_frmbuf_wr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 18:48:29 2024...
