// Seed: 1156276369
module module_0;
  always @(posedge 1 or id_1) id_1 <= 1;
  supply0 id_2;
  wire id_3;
  assign id_3 = id_2;
  assign id_1 = 1'b0 * ~id_2;
  wire id_4;
endmodule
module module_1;
  tri1 id_1;
  module_0(); id_2(
      id_1, id_1, 1'b0, id_1, 1, 1, id_1, 1, 1'b0, id_1, 1, 1'd0
  ); id_3(
      .id_0(id_2), .id_1(id_2), .id_2(1), .id_3(1)
  );
  wire id_4;
  always begin
    $display;
  end
endmodule
