// Seed: 1153308597
module module_0;
  id_1(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1;
  assign id_1 = id_1;
  always_comb @* begin
    $display(id_1);
    assert (id_1);
    $display(1);
    id_1 <= 1'd0;
    disable id_2;
    if (id_2) id_1 <= 1;
  end
  tri1 id_3 = 1;
  module_0();
endmodule
module module_2 (
    input  tri0 id_0,
    output tri0 id_1
);
  wire id_3;
  module_0();
endmodule
module module_3 (
    output tri id_0,
    input supply1 id_1
);
  wire id_3;
  module_0();
endmodule
