vhdl xil_defaultlib  \
"../../../bd/stream_acc_design/ip/stream_acc_design_axi_fifo_mm_s_0_0/sim/stream_acc_design_axi_fifo_mm_s_0_0.vhd" \
"../../../bd/stream_acc_design/ip/stream_acc_design_rst_ps7_0_100M_0/sim/stream_acc_design_rst_ps7_0_100M_0.vhd" \

nosort
