DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I0"
duLibraryName "MIB"
duName "ALU8"
elements [
(GiElement
name "ALUNbBits"
type "positive"
value "8"
)
(GiElement
name "ALUCodeNbBits"
type "positive"
value "5"
)
]
mwi 0
uid 10922,0
)
(Instance
name "U_14"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 13384,0
)
(Instance
name "I4"
duLibraryName "sequential"
duName "registerSigned"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
(GiElement
name "registerBitNb"
type "positive"
value "8"
)
]
mwi 0
uid 13723,0
)
(Instance
name "I5"
duLibraryName "sequential"
duName "registerSigned"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
(GiElement
name "registerBitNb"
type "positive"
value "8"
)
]
mwi 0
uid 13758,0
)
(Instance
name "I6"
duLibraryName "sequential"
duName "registerSigned"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
(GiElement
name "registerBitNb"
type "positive"
value "8"
)
]
mwi 0
uid 13793,0
)
(Instance
name "I7"
duLibraryName "sequential"
duName "registerSigned"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
(GiElement
name "registerBitNb"
type "positive"
value "8"
)
]
mwi 0
uid 13828,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\did-labs\\Prefs\\..\\MIB\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-labs\\Prefs\\..\\MIB\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-labs\\Prefs\\..\\MIB\\hds\\alu@and@registers\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-labs\\Prefs\\..\\MIB\\hds\\alu@and@registers\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-labs\\Prefs\\..\\MIB\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-labs\\Prefs\\..\\MIB\\hds\\alu@and@registers"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\MIB\\hds\\aluAndRegisters"
)
(vvPair
variable "date"
value "24.04.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "aluAndRegisters"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "24.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "08:28:59"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "MIB"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Master\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Master\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/MIB/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Master\\Synthesis"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "aluAndRegisters"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-labs\\Prefs\\..\\MIB\\hds\\alu@and@registers\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\MIB\\hds\\aluAndRegisters\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "08:28:59"
)
(vvPair
variable "unit"
value "aluAndRegisters"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "104000,67000,123000,69000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "104200,67400,119600,68600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,67000,98000,69000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 16,0
va (VaSet
fg "32768,0,0"
font "Arial,12,1"
)
xt "79250,67250,90750,68750"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,73000,98000,75000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,73400,95600,74600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,67000,104000,69000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,67400,102900,68600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,69000,98000,71000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,69400,92400,70600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,69000,77000,71000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,69400,75600,70600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,71000,77000,73000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 31,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,71400,75600,72600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,69000,123000,75000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,69200,112300,70400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,71000,98000,73000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,71400,90500,72600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,73000,77000,75000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,73400,76500,74600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "72000,67000,123000,75000"
)
oxt "13000,22000,64000,30000"
)
*12 (Net
uid 1130,0
decl (Decl
n "Y"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 15
suid 1,0
)
declText (MLText
uid 1131,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,10800,131000,11600"
st "SIGNAL Y              : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*13 (Net
uid 1223,0
decl (Decl
n "load3"
t "std_ulogic"
o 21
suid 2,0
)
declText (MLText
uid 1224,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,18000,121500,18800"
st "SIGNAL load3          : std_ulogic"
)
)
*14 (Net
uid 1907,0
decl (Decl
n "load2"
t "std_ulogic"
o 20
suid 3,0
)
declText (MLText
uid 1908,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,16800,121500,17600"
st "SIGNAL load2          : std_ulogic"
)
)
*15 (Net
uid 1909,0
decl (Decl
n "load1"
t "std_ulogic"
o 19
suid 4,0
)
declText (MLText
uid 1910,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,15600,121500,16400"
st "SIGNAL load1          : std_ulogic"
)
)
*16 (Net
uid 2057,0
decl (Decl
n "cout"
t "std_uLogic"
o 13
suid 6,0
)
declText (MLText
uid 2058,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,25200,118000,26000"
st "cout           : std_uLogic"
)
)
*17 (Net
uid 2067,0
decl (Decl
n "cin"
t "std_uLogic"
o 4
suid 7,0
)
declText (MLText
uid 2068,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,14400,118000,15200"
st "cin            : std_uLogic"
)
)
*18 (PortIoIn
uid 4090,0
shape (CompositeShape
uid 10293,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10294,0
sl 0
ro 90
xt "-2500,6625,-1000,7375"
)
(Line
uid 10295,0
sl 0
ro 90
xt "-3000,7000,-2500,7000"
pts [
"-2500,7000"
"-3000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10296,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10297,0
va (VaSet
isHidden 1
)
xt "0,6500,2200,7700"
st "cin"
blo "0,7500"
tm "WireNameMgr"
)
s (Text
uid 10298,0
va (VaSet
font "Verdana,12,0"
)
xt "0,7700,0,7700"
blo "0,7700"
tm "SignalTypeMgr"
)
)
)
*19 (PortIoOut
uid 4094,0
shape (CompositeShape
uid 10299,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10300,0
sl 0
ro 90
xt "-37000,6625,-35500,7375"
)
(Line
uid 10301,0
sl 0
ro 90
xt "-35500,7000,-35000,7000"
pts [
"-35000,7000"
"-35500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10302,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10303,0
va (VaSet
isHidden 1
)
xt "-40900,6500,-38000,7700"
st "cout"
ju 2
blo "-38000,7500"
tm "WireNameMgr"
)
s (Text
uid 10304,0
va (VaSet
font "Verdana,12,0"
)
xt "-40900,7700,-40900,7700"
ju 2
blo "-40900,7700"
tm "SignalTypeMgr"
)
)
)
*20 (PortIoIn
uid 5291,0
shape (CompositeShape
uid 10305,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10306,0
sl 0
ro 180
xt "-12375,59500,-11625,61000"
)
(Line
uid 10307,0
sl 0
ro 180
xt "-12000,59000,-12000,59500"
pts [
"-12000,59500"
"-12000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10308,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10309,0
ro 90
va (VaSet
isHidden 1
)
xt "-12700,62000,-11500,67500"
st "addressA"
blo "-12500,62000"
tm "WireNameMgr"
)
s (Text
uid 10310,0
ro 90
va (VaSet
font "Verdana,12,0"
)
xt "-12700,62000,-12700,62000"
blo "-12700,62000"
tm "SignalTypeMgr"
)
)
)
*21 (PortIoIn
uid 5295,0
shape (CompositeShape
uid 10311,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10312,0
sl 0
ro 180
xt "23625,59500,24375,61000"
)
(Line
uid 10313,0
sl 0
ro 180
xt "24000,59000,24000,59500"
pts [
"24000,59500"
"24000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10314,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10315,0
ro 90
va (VaSet
isHidden 1
)
xt "23300,62000,24500,67400"
st "addressB"
blo "23500,62000"
tm "WireNameMgr"
)
s (Text
uid 10316,0
ro 90
va (VaSet
font "Verdana,12,0"
)
xt "23300,62000,23300,62000"
blo "23300,62000"
tm "SignalTypeMgr"
)
)
)
*22 (PortIoIn
uid 5617,0
shape (CompositeShape
uid 10317,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10318,0
sl 0
ro 270
xt "46000,45625,47500,46375"
)
(Line
uid 10319,0
sl 0
ro 270
xt "47500,46000,48000,46000"
pts [
"47500,46000"
"48000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10320,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10321,0
va (VaSet
isHidden 1
)
xt "37800,45500,45000,46700"
st "writeEnable"
ju 2
blo "45000,46500"
tm "WireNameMgr"
)
s (Text
uid 10322,0
va (VaSet
font "Verdana,12,0"
)
xt "37800,46700,37800,46700"
ju 2
blo "37800,46700"
tm "SignalTypeMgr"
)
)
)
*23 (PortIoIn
uid 5625,0
shape (CompositeShape
uid 10323,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10324,0
sl 0
ro 270
xt "10000,45625,11500,46375"
)
(Line
uid 10325,0
sl 0
ro 270
xt "11500,46000,12000,46000"
pts [
"11500,46000"
"12000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10326,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10327,0
va (VaSet
isHidden 1
)
xt "300,45500,9000,46700"
st "registerFileOE"
ju 2
blo "9000,46500"
tm "WireNameMgr"
)
s (Text
uid 10328,0
va (VaSet
font "Verdana,12,0"
)
xt "300,46700,300,46700"
ju 2
blo "300,46700"
tm "SignalTypeMgr"
)
)
)
*24 (PortIoIn
uid 5755,0
shape (CompositeShape
uid 10329,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10330,0
sl 0
ro 90
xt "115500,-11375,117000,-10625"
)
(Line
uid 10331,0
sl 0
ro 90
xt "115000,-11000,115500,-11000"
pts [
"115500,-11000"
"115000,-11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10332,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10333,0
va (VaSet
isHidden 1
)
xt "118000,-11500,123400,-10300"
st "portInOE"
blo "118000,-10500"
tm "WireNameMgr"
)
s (Text
uid 10334,0
va (VaSet
font "Verdana,12,0"
)
xt "118000,-10300,118000,-10300"
blo "118000,-10300"
tm "SignalTypeMgr"
)
)
)
*25 (Net
uid 6675,0
decl (Decl
n "busA"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 16
suid 8,0
)
declText (MLText
uid 6676,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,12000,131000,12800"
st "SIGNAL busA           : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*26 (Net
uid 6677,0
decl (Decl
n "busB"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 17
suid 9,0
)
declText (MLText
uid 6678,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,13200,131000,14000"
st "SIGNAL busB           : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*27 (Net
uid 6886,0
decl (Decl
n "register3"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 26
suid 10,0
)
declText (MLText
uid 6887,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,33600,131000,34400"
st "SIGNAL register3      : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*28 (Net
uid 6918,0
decl (Decl
n "register2"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 25
suid 11,0
)
declText (MLText
uid 6919,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,32400,131000,33200"
st "SIGNAL register2      : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*29 (Net
uid 7166,0
decl (Decl
n "register1"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 24
suid 12,0
)
declText (MLText
uid 7167,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,31200,131000,32000"
st "SIGNAL register1      : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*30 (Net
uid 7168,0
decl (Decl
n "register0"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 23
suid 13,0
)
declText (MLText
uid 7169,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,30000,131000,30800"
st "SIGNAL register0      : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*31 (PortIoIn
uid 8074,0
shape (CompositeShape
uid 10335,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10336,0
sl 0
ro 90
xt "-2500,2625,-1000,3375"
)
(Line
uid 10337,0
sl 0
ro 90
xt "-3000,3000,-2500,3000"
pts [
"-2500,3000"
"-3000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10338,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10339,0
va (VaSet
isHidden 1
)
xt "0,2500,5500,3700"
st "ALUCode"
blo "0,3500"
tm "WireNameMgr"
)
s (Text
uid 10340,0
va (VaSet
font "Verdana,12,0"
)
xt "0,3700,0,3700"
blo "0,3700"
tm "SignalTypeMgr"
)
)
)
*32 (Net
uid 8165,0
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 14,0
)
declText (MLText
uid 8166,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,15600,118000,16400"
st "clock          : std_ulogic"
)
)
*33 (Net
uid 8167,0
decl (Decl
n "reset"
t "std_ulogic"
o 11
suid 15,0
)
declText (MLText
uid 8168,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,22800,118000,23600"
st "reset          : std_ulogic"
)
)
*34 (Net
uid 8343,0
decl (Decl
n "portInOE"
t "std_ulogic"
o 9
suid 16,0
)
declText (MLText
uid 8344,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,20400,118000,21200"
st "portInOE       : std_ulogic"
)
)
*35 (Net
uid 8345,0
decl (Decl
n "registerFileOE"
t "std_uLogic"
o 10
suid 17,0
)
declText (MLText
uid 8346,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,21600,118000,22400"
st "registerFileOE : std_uLogic"
)
)
*36 (PortIoIn
uid 8395,0
shape (CompositeShape
uid 10341,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10342,0
sl 0
ro 90
xt "115500,-5375,117000,-4625"
)
(Line
uid 10343,0
sl 0
ro 90
xt "115000,-5000,115500,-5000"
pts [
"115500,-5000"
"115000,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10344,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10345,0
va (VaSet
isHidden 1
)
xt "118000,-5500,121800,-4300"
st "portIn"
blo "118000,-4500"
tm "WireNameMgr"
)
s (Text
uid 10346,0
va (VaSet
font "Verdana,12,0"
)
xt "118000,-4300,118000,-4300"
blo "118000,-4300"
tm "SignalTypeMgr"
)
)
)
*37 (Net
uid 8407,0
decl (Decl
n "portIn"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 8
suid 19,0
)
declText (MLText
uid 8408,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,19200,127500,20000"
st "portIn         : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*38 (PortIoIn
uid 8419,0
shape (CompositeShape
uid 10347,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10348,0
sl 0
xt "50625,-31000,51375,-29500"
)
(Line
uid 10349,0
sl 0
xt "51000,-29500,51000,-29000"
pts [
"51000,-29500"
"51000,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10350,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10351,0
ro 90
va (VaSet
isHidden 1
)
xt "50300,-37400,51500,-32000"
st "instrData"
ju 2
blo "50500,-32000"
tm "WireNameMgr"
)
s (Text
uid 10352,0
ro 90
va (VaSet
font "Verdana,12,0"
)
xt "50300,-37400,50300,-37400"
ju 2
blo "50300,-37400"
tm "SignalTypeMgr"
)
)
)
*39 (Net
uid 8461,0
decl (Decl
n "instrData"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 6
suid 20,0
)
declText (MLText
uid 8462,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,16800,127500,17600"
st "instrData      : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*40 (Net
uid 8463,0
decl (Decl
n "instrDataOE"
t "std_uLogic"
o 7
suid 21,0
)
declText (MLText
uid 8464,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,18000,118000,18800"
st "instrDataOE    : std_uLogic"
)
)
*41 (PortIoIn
uid 8465,0
shape (CompositeShape
uid 10353,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10354,0
sl 0
xt "58625,-31000,59375,-29500"
)
(Line
uid 10355,0
sl 0
xt "59000,-29500,59000,-29000"
pts [
"59000,-29500"
"59000,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10356,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10357,0
ro 90
va (VaSet
isHidden 1
)
xt "58300,-39700,59500,-32000"
st "instrDataOE"
ju 2
blo "58500,-32000"
tm "WireNameMgr"
)
s (Text
uid 10358,0
ro 90
va (VaSet
font "Verdana,12,0"
)
xt "58300,-39700,58300,-39700"
ju 2
blo "58300,-39700"
tm "SignalTypeMgr"
)
)
)
*42 (PortIoOut
uid 8486,0
shape (CompositeShape
uid 10359,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10360,0
sl 0
ro 270
xt "115500,-19375,117000,-18625"
)
(Line
uid 10361,0
sl 0
ro 270
xt "115000,-19000,115500,-19000"
pts [
"115000,-19000"
"115500,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10362,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10363,0
va (VaSet
isHidden 1
)
xt "118000,-19500,122600,-18300"
st "portOut"
blo "118000,-18500"
tm "WireNameMgr"
)
s (Text
uid 10364,0
va (VaSet
font "Verdana,12,0"
)
xt "118000,-18300,118000,-18300"
blo "118000,-18300"
tm "SignalTypeMgr"
)
)
)
*43 (Net
uid 8498,0
decl (Decl
n "portOut"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 14
suid 22,0
)
declText (MLText
uid 8499,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,26400,127500,27200"
st "portOut        : signed(ALUNbBits-1 DOWNTO 0)"
)
)
*44 (Net
uid 8510,0
decl (Decl
n "addressB"
t "unsigned"
b "( ALURegAddrNbBits-1 DOWNTO 0 )"
o 3
suid 23,0
)
declText (MLText
uid 8511,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,13200,123000,14000"
st "addressB       : unsigned(1 DOWNTO 0)"
)
)
*45 (Net
uid 8512,0
decl (Decl
n "addressA"
t "unsigned"
b "( ALURegAddrNbBits-1 DOWNTO 0 )"
o 2
suid 24,0
)
declText (MLText
uid 8513,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,12000,123000,12800"
st "addressA       : unsigned(1 DOWNTO 0)"
)
)
*46 (Net
uid 8514,0
decl (Decl
n "ALUCode"
t "std_uLogic_vector"
b "(ALUCodeNbBits-1 DOWNTO 0)"
o 1
suid 25,0
)
declText (MLText
uid 8515,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,10800,135000,11600"
st "ALUCode        : std_uLogic_vector(ALUCodeNbBits-1 DOWNTO 0)"
)
)
*47 (Net
uid 8532,0
decl (Decl
n "writeEnable"
t "std_uLogic"
o 12
suid 26,0
)
declText (MLText
uid 8533,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "103000,24000,118000,24800"
st "writeEnable    : std_uLogic"
)
)
*48 (PortIoIn
uid 8544,0
shape (CompositeShape
uid 10371,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10372,0
sl 0
ro 270
xt "-3000,22625,-1500,23375"
)
(Line
uid 10373,0
sl 0
ro 270
xt "-1500,23000,-1000,23000"
pts [
"-1500,23000"
"-1000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10374,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10375,0
va (VaSet
isHidden 1
)
xt "-7300,22500,-4000,23700"
st "reset"
ju 2
blo "-4000,23500"
tm "WireNameMgr"
)
s (Text
uid 10376,0
va (VaSet
font "Verdana,12,0"
)
xt "-7300,23700,-7300,23700"
ju 2
blo "-7300,23700"
tm "SignalTypeMgr"
)
)
)
*49 (PortIoIn
uid 8548,0
shape (CompositeShape
uid 10377,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10378,0
sl 0
ro 270
xt "-3000,20625,-1500,21375"
)
(Line
uid 10379,0
sl 0
ro 270
xt "-1500,21000,-1000,21000"
pts [
"-1500,21000"
"-1000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10380,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10381,0
va (VaSet
isHidden 1
)
xt "-7400,20500,-4000,21700"
st "clock"
ju 2
blo "-4000,21500"
tm "WireNameMgr"
)
s (Text
uid 10382,0
va (VaSet
font "Verdana,12,0"
)
xt "-7400,21700,-7400,21700"
ju 2
blo "-7400,21700"
tm "SignalTypeMgr"
)
)
)
*50 (SaComponent
uid 10922,0
optionalChildren [
*51 (CptPort
uid 10892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10893,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-5000,2625,-4250,3375"
)
tg (CPTG
uid 10894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10895,0
va (VaSet
)
xt "-9100,2500,-6000,3700"
st "code"
ju 2
blo "-6000,3500"
)
s (Text
uid 10896,0
va (VaSet
isHidden 1
)
xt "-6000,3700,-6000,3700"
ju 2
blo "-88000,4000"
)
)
thePort (LogicalPort
decl (Decl
n "code"
t "std_uLogic_vector"
b "(ALUCodeNbBits-1 DOWNTO 0)"
o 4
)
)
)
*52 (CptPort
uid 10897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10898,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21375,-1750,-20625,-1000"
)
tg (CPTG
uid 10899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10900,0
va (VaSet
)
xt "-21000,-1000,-19500,200"
st "A"
blo "-21000,0"
)
s (Text
uid 10901,0
va (VaSet
isHidden 1
)
xt "-21000,200,-21000,200"
blo "-77000,3800"
)
)
thePort (LogicalPort
decl (Decl
n "A"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 1
)
)
)
*53 (CptPort
uid 10902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10903,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,6625,-23000,7375"
)
tg (CPTG
uid 10904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10905,0
va (VaSet
)
xt "-22000,6500,-18800,7700"
st "cOut"
blo "-22000,7500"
)
s (Text
uid 10906,0
va (VaSet
isHidden 1
)
xt "-22000,7700,-22000,7700"
blo "-77000,4000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cOut"
t "std_uLogic"
o 6
)
)
)
*54 (CptPort
uid 10907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10908,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9375,-1750,-8625,-1000"
)
tg (CPTG
uid 10909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10910,0
va (VaSet
)
xt "-10000,-1000,-8600,200"
st "B"
blo "-10000,0"
)
s (Text
uid 10911,0
va (VaSet
isHidden 1
)
xt "-10000,200,-10000,200"
blo "-77000,3800"
)
)
thePort (LogicalPort
decl (Decl
n "B"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 2
)
)
)
*55 (CptPort
uid 10912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10913,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-7000,6625,-6250,7375"
)
tg (CPTG
uid 10914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10915,0
va (VaSet
)
xt "-10400,6500,-8000,7700"
st "cIn"
ju 2
blo "-8000,7500"
)
s (Text
uid 10916,0
va (VaSet
isHidden 1
)
xt "-8000,7700,-8000,7700"
ju 2
blo "-77000,4000"
)
)
thePort (LogicalPort
decl (Decl
n "cIn"
t "std_uLogic"
o 3
)
)
)
*56 (CptPort
uid 10917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10918,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15375,15000,-14625,15750"
)
tg (CPTG
uid 10919,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10920,0
va (VaSet
)
xt "-15000,14000,-13600,15200"
st "Y"
blo "-15000,15000"
)
s (Text
uid 10921,0
va (VaSet
isHidden 1
)
xt "-15000,15200,-15000,15200"
blo "-77000,4200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Y"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 5
)
)
)
]
shape (Alu
uid 10923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-27000,-1000,-3000,15000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 10924,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 10925,0
va (VaSet
font "Arial,8,1"
)
xt "-26250,13200,-24350,14200"
st "MIB"
blo "-26250,14000"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 10926,0
va (VaSet
font "Arial,8,1"
)
xt "-26250,14200,-23850,15200"
st "ALU8"
blo "-26250,15000"
tm "CptNameMgr"
)
*59 (Text
uid 10927,0
va (VaSet
font "Arial,8,1"
)
xt "-26250,15200,-25250,16200"
st "I0"
blo "-26250,16000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10928,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10929,0
text (MLText
uid 10930,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,18400,-8500,20000"
st "ALUNbBits     = 8    ( positive ) 
ALUCodeNbBits = 5    ( positive ) "
)
header ""
)
elements [
(GiElement
name "ALUNbBits"
type "positive"
value "8"
)
(GiElement
name "ALUCodeNbBits"
type "positive"
value "5"
)
]
)
viewicon (ZoomableIcon
uid 11721,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-26750,13250,-25250,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 13384,0
optionalChildren [
*61 (CptPort
uid 13380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13381,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-20375,44000,-19625,44750"
)
tg (CPTG
uid 13382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13383,0
va (VaSet
isHidden 1
)
xt "-19000,43000,-14600,44200"
st "logic_1"
blo "-19000,44000"
)
s (Text
uid 13394,0
va (VaSet
)
xt "-19000,44200,-19000,44200"
blo "-19000,44200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 13385,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-23000,38000,-18000,44000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 13386,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 13387,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-23090,41700,-20690,42700"
st "gates"
blo "-23090,42500"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 13388,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-23090,42700,-20490,43700"
st "logic1"
blo "-23090,43500"
tm "CptNameMgr"
)
*64 (Text
uid 13389,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-23090,42700,-20890,43700"
st "U_14"
blo "-23090,43500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13390,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13391,0
text (MLText
uid 13392,0
va (VaSet
font "Courier New,8,0"
)
xt "-23000,46600,-23000,46600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 13393,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-22750,42250,-21250,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*65 (Net
uid 13395,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 22
suid 39,0
)
declText (MLText
uid 13396,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*66 (SaComponent
uid 13723,0
optionalChildren [
*67 (CptPort
uid 13733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,20625,79000,21375"
)
tg (CPTG
uid 13735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13736,0
va (VaSet
)
xt "80000,20500,83400,21700"
st "clock"
blo "80000,21500"
)
s (Text
uid 13737,0
va (VaSet
)
xt "80000,21700,80000,21700"
blo "80000,21700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*68 (CptPort
uid 13738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13739,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86625,25000,87375,25750"
)
tg (CPTG
uid 13740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13741,0
va (VaSet
)
xt "85000,22800,89000,24000"
st "dataIn"
blo "85000,23800"
)
s (Text
uid 13742,0
va (VaSet
)
xt "85000,24000,85000,24000"
blo "87600,25400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 1
)
)
)
*69 (CptPort
uid 13743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13744,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86625,16250,87375,17000"
)
tg (CPTG
uid 13745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13746,0
va (VaSet
)
xt "84000,18000,88800,19200"
st "dataOut"
ju 2
blo "88800,19000"
)
s (Text
uid 13747,0
va (VaSet
)
xt "88800,19200,88800,19200"
ju 2
blo "87000,16200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 3
)
)
)
*70 (CptPort
uid 13748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,18625,79000,19375"
)
tg (CPTG
uid 13750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13751,0
va (VaSet
)
xt "80000,18500,84000,19700"
st "enable"
blo "80000,19500"
)
s (Text
uid 13752,0
va (VaSet
)
xt "80000,19700,80000,19700"
blo "80000,19700"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
)
)
)
*71 (CptPort
uid 13753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13754,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,22625,79000,23375"
)
tg (CPTG
uid 13755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13756,0
va (VaSet
)
xt "80000,22500,83300,23700"
st "reset"
blo "80000,23500"
)
s (Text
uid 13757,0
va (VaSet
)
xt "80000,23700,80000,23700"
blo "80000,23700"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 13724,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "79000,17000,95000,25000"
)
oxt "35000,7000,51000,21000"
ttg (MlTextGroup
uid 13725,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 13726,0
va (VaSet
font "Verdana,8,1"
)
xt "78910,25700,84910,26700"
st "sequential"
blo "78910,26500"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 13727,0
va (VaSet
font "Verdana,8,1"
)
xt "78910,26700,86910,27700"
st "registerSigned"
blo "78910,27500"
tm "CptNameMgr"
)
*74 (Text
uid 13728,0
va (VaSet
font "Verdana,8,1"
)
xt "78910,27700,80510,28700"
st "I4"
blo "78910,28500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13729,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13730,0
text (MLText
uid 13731,0
va (VaSet
font "Verdana,8,0"
)
xt "79000,29000,94600,31000"
st "delay         = 1 ns    ( time     )  
registerBitNb = 8       ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
(GiElement
name "registerBitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 13732,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "79250,23250,80750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*75 (SaComponent
uid 13758,0
optionalChildren [
*76 (CptPort
uid 13768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,20625,55000,21375"
)
tg (CPTG
uid 13770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13771,0
va (VaSet
)
xt "56000,20500,59400,21700"
st "clock"
blo "56000,21500"
)
s (Text
uid 13772,0
va (VaSet
)
xt "56000,21700,56000,21700"
blo "56000,21700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*77 (CptPort
uid 13773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13774,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62625,25000,63375,25750"
)
tg (CPTG
uid 13775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13776,0
va (VaSet
)
xt "61000,22800,65000,24000"
st "dataIn"
blo "61000,23800"
)
s (Text
uid 13777,0
va (VaSet
)
xt "61000,24000,61000,24000"
blo "63600,25400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 1
)
)
)
*78 (CptPort
uid 13778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13779,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62625,16250,63375,17000"
)
tg (CPTG
uid 13780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13781,0
va (VaSet
)
xt "60000,18000,64800,19200"
st "dataOut"
ju 2
blo "64800,19000"
)
s (Text
uid 13782,0
va (VaSet
)
xt "64800,19200,64800,19200"
ju 2
blo "63000,16200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 3
)
)
)
*79 (CptPort
uid 13783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,18625,55000,19375"
)
tg (CPTG
uid 13785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13786,0
va (VaSet
)
xt "56000,18500,60000,19700"
st "enable"
blo "56000,19500"
)
s (Text
uid 13787,0
va (VaSet
)
xt "56000,19700,56000,19700"
blo "56000,19700"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
)
)
)
*80 (CptPort
uid 13788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13789,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,22625,55000,23375"
)
tg (CPTG
uid 13790,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13791,0
va (VaSet
)
xt "56000,22500,59300,23700"
st "reset"
blo "56000,23500"
)
s (Text
uid 13792,0
va (VaSet
)
xt "56000,23700,56000,23700"
blo "56000,23700"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 13759,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,17000,71000,25000"
)
oxt "35000,7000,51000,21000"
ttg (MlTextGroup
uid 13760,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 13761,0
va (VaSet
font "Verdana,8,1"
)
xt "54910,25700,60910,26700"
st "sequential"
blo "54910,26500"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 13762,0
va (VaSet
font "Verdana,8,1"
)
xt "54910,26700,62910,27700"
st "registerSigned"
blo "54910,27500"
tm "CptNameMgr"
)
*83 (Text
uid 13763,0
va (VaSet
font "Verdana,8,1"
)
xt "54910,27700,56510,28700"
st "I5"
blo "54910,28500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13764,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13765,0
text (MLText
uid 13766,0
va (VaSet
font "Verdana,8,0"
)
xt "55000,29000,70600,31000"
st "delay         = 1 ns    ( time     )  
registerBitNb = 8       ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
(GiElement
name "registerBitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 13767,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,23250,56750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*84 (SaComponent
uid 13793,0
optionalChildren [
*85 (CptPort
uid 13803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,20625,31000,21375"
)
tg (CPTG
uid 13805,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13806,0
va (VaSet
)
xt "32000,20500,35400,21700"
st "clock"
blo "32000,21500"
)
s (Text
uid 13807,0
va (VaSet
)
xt "32000,21700,32000,21700"
blo "32000,21700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*86 (CptPort
uid 13808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13809,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,25000,39375,25750"
)
tg (CPTG
uid 13810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13811,0
va (VaSet
)
xt "37000,22800,41000,24000"
st "dataIn"
blo "37000,23800"
)
s (Text
uid 13812,0
va (VaSet
)
xt "37000,24000,37000,24000"
blo "39600,25400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 1
)
)
)
*87 (CptPort
uid 13813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13814,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,16250,39375,17000"
)
tg (CPTG
uid 13815,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13816,0
va (VaSet
)
xt "36000,18000,40800,19200"
st "dataOut"
ju 2
blo "40800,19000"
)
s (Text
uid 13817,0
va (VaSet
)
xt "40800,19200,40800,19200"
ju 2
blo "39000,16200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 3
)
)
)
*88 (CptPort
uid 13818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,18625,31000,19375"
)
tg (CPTG
uid 13820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13821,0
va (VaSet
)
xt "32000,18500,36000,19700"
st "enable"
blo "32000,19500"
)
s (Text
uid 13822,0
va (VaSet
)
xt "32000,19700,32000,19700"
blo "32000,19700"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
)
)
)
*89 (CptPort
uid 13823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,22625,31000,23375"
)
tg (CPTG
uid 13825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13826,0
va (VaSet
)
xt "32000,22500,35300,23700"
st "reset"
blo "32000,23500"
)
s (Text
uid 13827,0
va (VaSet
)
xt "32000,23700,32000,23700"
blo "32000,23700"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 13794,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,17000,47000,25000"
)
oxt "35000,7000,51000,21000"
ttg (MlTextGroup
uid 13795,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 13796,0
va (VaSet
font "Verdana,8,1"
)
xt "30910,25700,36910,26700"
st "sequential"
blo "30910,26500"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 13797,0
va (VaSet
font "Verdana,8,1"
)
xt "30910,26700,38910,27700"
st "registerSigned"
blo "30910,27500"
tm "CptNameMgr"
)
*92 (Text
uid 13798,0
va (VaSet
font "Verdana,8,1"
)
xt "30910,27700,32510,28700"
st "I6"
blo "30910,28500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13799,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13800,0
text (MLText
uid 13801,0
va (VaSet
font "Verdana,8,0"
)
xt "31000,29000,46600,31000"
st "delay         = 1 ns    ( time     )  
registerBitNb = 8       ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
(GiElement
name "registerBitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 13802,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,23250,32750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*93 (SaComponent
uid 13828,0
optionalChildren [
*94 (CptPort
uid 13838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,20625,7000,21375"
)
tg (CPTG
uid 13840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13841,0
va (VaSet
)
xt "8000,20500,11400,21700"
st "clock"
blo "8000,21500"
)
s (Text
uid 13842,0
va (VaSet
)
xt "8000,21700,8000,21700"
blo "8000,21700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*95 (CptPort
uid 13843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13844,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14625,25000,15375,25750"
)
tg (CPTG
uid 13845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13846,0
va (VaSet
)
xt "13000,22800,17000,24000"
st "dataIn"
blo "13000,23800"
)
s (Text
uid 13847,0
va (VaSet
)
xt "13000,24000,13000,24000"
blo "15600,25400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 1
)
)
)
*96 (CptPort
uid 13848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13849,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14625,16250,15375,17000"
)
tg (CPTG
uid 13850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13851,0
va (VaSet
)
xt "12000,18000,16800,19200"
st "dataOut"
ju 2
blo "16800,19000"
)
s (Text
uid 13852,0
va (VaSet
)
xt "16800,19200,16800,19200"
ju 2
blo "15000,16200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 3
)
)
)
*97 (CptPort
uid 13853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,18625,7000,19375"
)
tg (CPTG
uid 13855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13856,0
va (VaSet
)
xt "8000,18500,12000,19700"
st "enable"
blo "8000,19500"
)
s (Text
uid 13857,0
va (VaSet
)
xt "8000,19700,8000,19700"
blo "8000,19700"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
)
)
)
*98 (CptPort
uid 13858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,22625,7000,23375"
)
tg (CPTG
uid 13860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13861,0
va (VaSet
)
xt "8000,22500,11300,23700"
st "reset"
blo "8000,23500"
)
s (Text
uid 13862,0
va (VaSet
)
xt "8000,23700,8000,23700"
blo "8000,23700"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 13829,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,17000,23000,25000"
)
oxt "35000,7000,51000,21000"
ttg (MlTextGroup
uid 13830,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 13831,0
va (VaSet
font "Verdana,8,1"
)
xt "6910,25700,12910,26700"
st "sequential"
blo "6910,26500"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 13832,0
va (VaSet
font "Verdana,8,1"
)
xt "6910,26700,14910,27700"
st "registerSigned"
blo "6910,27500"
tm "CptNameMgr"
)
*101 (Text
uid 13833,0
va (VaSet
font "Verdana,8,1"
)
xt "6910,27700,8510,28700"
st "I7"
blo "6910,28500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13834,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13835,0
text (MLText
uid 13836,0
va (VaSet
font "Verdana,8,0"
)
xt "7000,29000,22600,31000"
st "delay         = 1 ns    ( time     )  
registerBitNb = 8       ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
(GiElement
name "registerBitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 13837,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,23250,8750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*102 (Net
uid 13976,0
decl (Decl
n "load0"
t "std_ulogic"
o 11
suid 40,0
)
declText (MLText
uid 13977,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*103 (Wire
uid 741,0
shape (OrthoPolyLine
uid 742,0
va (VaSet
vasetType 3
)
xt "5000,19000,6250,19000"
pts [
"6250,19000"
"5000,19000"
]
)
start &97
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 746,0
va (VaSet
)
xt "1000,18000,3200,19000"
st "load3"
blo "1000,18800"
tm "WireNameMgr"
)
)
on &13
)
*104 (Wire
uid 783,0
optionalChildren [
*105 (BdJunction
uid 10253,0
ps "OnConnectorStrategy"
shape (Circle
uid 10254,0
va (VaSet
vasetType 1
)
xt "-21390,-9399,-20590,-8599"
radius 400
)
)
*106 (BdJunction
uid 10255,0
ps "OnConnectorStrategy"
shape (Circle
uid 10256,0
va (VaSet
vasetType 1
)
xt "18600,-9399,19400,-8599"
radius 400
)
)
*107 (BdJunction
uid 10257,0
ps "OnConnectorStrategy"
shape (Circle
uid 10258,0
va (VaSet
vasetType 1
)
xt "42600,-9399,43400,-8599"
radius 400
)
)
*108 (BdJunction
uid 10259,0
ps "OnConnectorStrategy"
shape (Circle
uid 10260,0
va (VaSet
vasetType 1
)
xt "66600,-9399,67400,-8599"
radius 400
)
)
*109 (BdJunction
uid 10261,0
ps "OnConnectorStrategy"
shape (Circle
uid 10262,0
va (VaSet
vasetType 1
)
xt "90600,-9399,91400,-8599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 784,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-27000,-19000,98000,-9000"
pts [
"-27000,-9000"
"95000,-9000"
"95000,-19000"
"98000,-19000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 790,0
va (VaSet
)
xt "-25000,-10000,-22900,-9000"
st "busA"
blo "-25000,-9200"
tm "WireNameMgr"
)
)
on &25
)
*110 (Wire
uid 839,0
optionalChildren [
*111 (BdJunction
uid 10263,0
ps "OnConnectorStrategy"
shape (Circle
uid 10264,0
va (VaSet
vasetType 1
)
xt "-9389,-5399,-8589,-4599"
radius 400
)
)
*112 (BdJunction
uid 10265,0
ps "OnConnectorStrategy"
shape (Circle
uid 10266,0
va (VaSet
vasetType 1
)
xt "9600,-5399,10400,-4599"
radius 400
)
)
*113 (BdJunction
uid 10267,0
ps "OnConnectorStrategy"
shape (Circle
uid 10268,0
va (VaSet
vasetType 1
)
xt "33600,-5399,34400,-4599"
radius 400
)
)
*114 (BdJunction
uid 10269,0
ps "OnConnectorStrategy"
shape (Circle
uid 10270,0
va (VaSet
vasetType 1
)
xt "57600,-5399,58400,-4599"
radius 400
)
)
*115 (BdJunction
uid 10271,0
ps "OnConnectorStrategy"
shape (Circle
uid 10272,0
va (VaSet
vasetType 1
)
xt "81600,-5399,82400,-4599"
radius 400
)
)
*116 (BdJunction
uid 10273,0
ps "OnConnectorStrategy"
shape (Circle
uid 10274,0
va (VaSet
vasetType 1
)
xt "50600,-5399,51400,-4599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 840,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-27000,-5000,98000,-5000"
pts [
"-27000,-5000"
"98000,-5000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 846,0
va (VaSet
)
xt "-25000,-6000,-22900,-5000"
st "busB"
blo "-25000,-5200"
tm "WireNameMgr"
)
)
on &26
)
*117 (Wire
uid 1120,0
optionalChildren [
*118 (BdJunction
uid 10275,0
ps "OnConnectorStrategy"
shape (Circle
uid 10276,0
va (VaSet
vasetType 1
)
xt "14600,30600,15400,31400"
radius 400
)
)
*119 (BdJunction
uid 10277,0
ps "OnConnectorStrategy"
shape (Circle
uid 10278,0
va (VaSet
vasetType 1
)
xt "38600,30600,39400,31400"
radius 400
)
)
*120 (BdJunction
uid 10279,0
ps "OnConnectorStrategy"
shape (Circle
uid 10280,0
va (VaSet
vasetType 1
)
xt "62600,30600,63400,31400"
radius 400
)
)
*121 (BdJunction
uid 10281,0
ps "OnConnectorStrategy"
shape (Circle
uid 10282,0
va (VaSet
vasetType 1
)
xt "86600,30600,87400,31400"
radius 400
)
)
*122 (BdJunction
uid 10283,0
ps "OnConnectorStrategy"
shape (Circle
uid 10284,0
va (VaSet
vasetType 1
)
xt "-15400,30600,-14600,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1121,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25000,31000,95000,31000"
pts [
"-25000,31000"
"95000,31000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1127,0
va (VaSet
)
xt "-24000,29200,-23100,30200"
st "Y"
blo "-24000,30000"
tm "WireNameMgr"
)
)
on &12
)
*123 (Wire
uid 1179,0
shape (OrthoPolyLine
uid 1180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,25750,15000,31000"
pts [
"15000,31000"
"15000,25750"
]
)
start &118
end &95
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1182,0
va (VaSet
)
xt "15000,27150,15900,28150"
st "Y"
blo "15000,27950"
tm "WireNameMgr"
)
)
on &12
)
*124 (Wire
uid 2059,0
shape (OrthoPolyLine
uid 2060,0
va (VaSet
vasetType 3
)
xt "-35000,7000,-23750,7000"
pts [
"-23750,7000"
"-35000,7000"
]
)
start &53
end &19
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2064,0
va (VaSet
)
xt "-35000,6000,-33200,7000"
st "cout"
blo "-35000,6800"
tm "WireNameMgr"
)
)
on &16
)
*125 (Wire
uid 2069,0
shape (OrthoPolyLine
uid 2070,0
va (VaSet
vasetType 3
)
xt "-6250,7000,-3000,7000"
pts [
"-3000,7000"
"-6250,7000"
]
)
start &18
end &55
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
va (VaSet
)
xt "-4000,6000,-2600,7000"
st "cin"
blo "-4000,6800"
tm "WireNameMgr"
)
)
on &17
)
*126 (Wire
uid 4459,0
shape (OrthoPolyLine
uid 4460,0
va (VaSet
vasetType 3
)
xt "101000,-11000,115000,-11000"
pts [
"115000,-11000"
"101000,-11000"
"101000,-11000"
]
)
start &24
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 4463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4464,0
va (VaSet
)
xt "111000,-12000,114400,-11000"
st "portInOE"
blo "111000,-11200"
tm "WireNameMgr"
)
)
on &34
)
*127 (Wire
uid 4748,0
shape (OrthoPolyLine
uid 4749,0
va (VaSet
vasetType 3
)
xt "48000,46000,56000,46000"
pts [
"56000,46000"
"48000,46000"
]
)
end &22
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4753,0
va (VaSet
)
xt "46000,44000,50700,45000"
st "writeEnable"
blo "46000,44800"
tm "WireNameMgr"
)
)
on &47
)
*128 (Wire
uid 5223,0
shape (OrthoPolyLine
uid 5224,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-12000,52000,-12000,59000"
pts [
"-12000,59000"
"-12000,52000"
]
)
start &20
ss 0
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5228,0
va (VaSet
)
xt "-11000,58000,2800,59000"
st "addressA : (ALURegAddrNbBits-1:0)"
blo "-11000,58800"
tm "WireNameMgr"
)
)
on &45
)
*129 (Wire
uid 5233,0
shape (OrthoPolyLine
uid 5234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24000,52000,24000,59000"
pts [
"24000,59000"
"24000,52000"
]
)
start &21
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5238,0
va (VaSet
)
xt "25000,58000,38800,59000"
st "addressB : (ALURegAddrNbBits-1:0)"
blo "25000,58800"
tm "WireNameMgr"
)
)
on &44
)
*130 (Wire
uid 5301,0
shape (OrthoPolyLine
uid 5302,0
va (VaSet
vasetType 3
)
xt "12000,46000,20000,46000"
pts [
"20000,46000"
"12000,46000"
]
)
end &23
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5306,0
va (VaSet
)
xt "9000,44100,14900,45100"
st "registerFileOE"
blo "9000,44900"
tm "WireNameMgr"
)
)
on &35
)
*131 (Wire
uid 6331,0
shape (OrthoPolyLine
uid 6332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-15000,15750,-15000,31000"
pts [
"-15000,15750"
"-15000,31000"
]
)
start &56
end &122
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6334,0
va (VaSet
)
xt "-14000,23000,-13100,24000"
st "Y"
blo "-14000,23800"
tm "WireNameMgr"
)
)
on &12
)
*132 (Wire
uid 6880,0
shape (OrthoPolyLine
uid 6881,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,9000,15000,16250"
pts [
"15000,16250"
"15000,9000"
]
)
start &96
end *133 (BdJunction
uid 12012,0
ps "OnConnectorStrategy"
shape (Circle
uid 12013,0
va (VaSet
vasetType 1
)
xt "14600,8600,15400,9400"
radius 400
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6883,0
va (VaSet
)
xt "16000,13000,21300,14200"
st "register3"
blo "16000,14000"
tm "WireNameMgr"
)
)
on &27
)
*134 (Wire
uid 6896,0
shape (OrthoPolyLine
uid 6897,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39000,9000,39000,16250"
pts [
"39000,16250"
"39000,9000"
]
)
start &87
end *135 (BdJunction
uid 12267,0
ps "OnConnectorStrategy"
shape (Circle
uid 12268,0
va (VaSet
vasetType 1
)
xt "38600,8600,39400,9400"
radius 400
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6903,0
va (VaSet
)
xt "40000,13000,45300,14200"
st "register2"
blo "40000,14000"
tm "WireNameMgr"
)
)
on &28
)
*136 (Wire
uid 6920,0
shape (OrthoPolyLine
uid 6921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39000,25750,39000,31000"
pts [
"39000,25750"
"39000,31000"
]
)
start &86
end &119
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6923,0
va (VaSet
)
xt "39000,26950,39900,27950"
st "Y"
blo "39000,27750"
tm "WireNameMgr"
)
)
on &12
)
*137 (Wire
uid 7018,0
shape (OrthoPolyLine
uid 7019,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,9000,63000,16250"
pts [
"63000,16250"
"63000,9000"
]
)
start &78
end *138 (BdJunction
uid 12261,0
ps "OnConnectorStrategy"
shape (Circle
uid 12262,0
va (VaSet
vasetType 1
)
xt "62600,8600,63400,9400"
radius 400
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7021,0
va (VaSet
)
xt "64000,13000,69300,14200"
st "register1"
blo "64000,14000"
tm "WireNameMgr"
)
)
on &29
)
*139 (Wire
uid 7128,0
shape (OrthoPolyLine
uid 7129,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,9000,87000,16250"
pts [
"87000,16250"
"87000,9000"
]
)
start &69
end *140 (BdJunction
uid 12259,0
ps "OnConnectorStrategy"
shape (Circle
uid 12260,0
va (VaSet
vasetType 1
)
xt "86600,8600,87400,9400"
radius 400
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7131,0
va (VaSet
)
xt "88000,13000,93300,14200"
st "register0"
blo "88000,14000"
tm "WireNameMgr"
)
)
on &30
)
*141 (Wire
uid 7202,0
shape (OrthoPolyLine
uid 7203,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,25750,63000,31000"
pts [
"63000,25750"
"63000,31000"
]
)
start &77
end &120
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7205,0
va (VaSet
)
xt "63000,26950,63900,27950"
st "Y"
blo "63000,27750"
tm "WireNameMgr"
)
)
on &12
)
*142 (Wire
uid 7210,0
shape (OrthoPolyLine
uid 7211,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,25750,87000,31000"
pts [
"87000,25750"
"87000,31000"
]
)
start &68
end &121
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7213,0
va (VaSet
)
xt "87000,26950,87900,27950"
st "Y"
blo "87000,27750"
tm "WireNameMgr"
)
)
on &12
)
*143 (Wire
uid 7399,0
shape (OrthoPolyLine
uid 7400,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-9000,-4999,-8989,-1750"
pts [
"-9000,-1750"
"-9000,-3000"
"-8989,-3000"
"-8989,-4999"
]
)
start &54
end &111
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7402,0
va (VaSet
)
xt "-9000,-3000,-6900,-2000"
st "busB"
blo "-9000,-2200"
tm "WireNameMgr"
)
)
on &26
)
*144 (Wire
uid 7407,0
shape (OrthoPolyLine
uid 7408,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21000,-8999,-20990,-1750"
pts [
"-21000,-1750"
"-21000,-5000"
"-20990,-5000"
"-20990,-8999"
]
)
start &52
end &105
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7410,0
va (VaSet
)
xt "-25000,-3000,-22900,-2000"
st "busA"
blo "-25000,-2200"
tm "WireNameMgr"
)
)
on &25
)
*145 (Wire
uid 8080,0
shape (OrthoPolyLine
uid 8081,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4250,3000,-3000,3000"
pts [
"-4250,3000"
"-3000,3000"
]
)
start &51
end &31
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8083,0
va (VaSet
)
xt "-3000,1000,700,2000"
st "ALUCode"
blo "-3000,1800"
tm "WireNameMgr"
)
)
on &46
)
*146 (Wire
uid 8145,0
shape (OrthoPolyLine
uid 8146,0
va (VaSet
vasetType 3
)
xt "-1000,21000,6250,21000"
pts [
"6250,21000"
"-1000,21000"
]
)
start &94
end &49
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8152,0
va (VaSet
)
xt "1000,20000,3100,21000"
st "clock"
blo "1000,20800"
tm "WireNameMgr"
)
)
on &32
)
*147 (Wire
uid 8155,0
shape (OrthoPolyLine
uid 8156,0
va (VaSet
vasetType 3
)
xt "-1000,23000,6250,23000"
pts [
"6250,23000"
"-1000,23000"
]
)
start &98
end &48
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8162,0
va (VaSet
)
xt "1000,22000,3100,23000"
st "reset"
blo "1000,22800"
tm "WireNameMgr"
)
)
on &33
)
*148 (Wire
uid 8203,0
shape (OrthoPolyLine
uid 8204,0
va (VaSet
vasetType 3
)
xt "29000,23000,30250,23000"
pts [
"30250,23000"
"29000,23000"
]
)
start &89
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8208,0
va (VaSet
)
xt "25000,22000,28300,23200"
st "reset"
blo "25000,23000"
tm "WireNameMgr"
)
)
on &33
)
*149 (Wire
uid 8211,0
shape (OrthoPolyLine
uid 8212,0
va (VaSet
vasetType 3
)
xt "29000,19000,30250,19000"
pts [
"30250,19000"
"29000,19000"
]
)
start &88
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8216,0
va (VaSet
)
xt "25000,18000,28500,19200"
st "load2"
blo "25000,19000"
tm "WireNameMgr"
)
)
on &14
)
*150 (Wire
uid 8219,0
shape (OrthoPolyLine
uid 8220,0
va (VaSet
vasetType 3
)
xt "29000,21000,30250,21000"
pts [
"30250,21000"
"29000,21000"
]
)
start &85
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8224,0
va (VaSet
)
xt "25000,20000,27100,21000"
st "clock"
blo "25000,20800"
tm "WireNameMgr"
)
)
on &32
)
*151 (Wire
uid 8261,0
shape (OrthoPolyLine
uid 8262,0
va (VaSet
vasetType 3
)
xt "53000,23000,54250,23000"
pts [
"54250,23000"
"53000,23000"
]
)
start &80
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8266,0
va (VaSet
)
xt "49000,22000,52300,23200"
st "reset"
blo "49000,23000"
tm "WireNameMgr"
)
)
on &33
)
*152 (Wire
uid 8269,0
shape (OrthoPolyLine
uid 8270,0
va (VaSet
vasetType 3
)
xt "53000,19000,54250,19000"
pts [
"54250,19000"
"53000,19000"
]
)
start &79
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8274,0
va (VaSet
)
xt "49000,18000,52500,19200"
st "load1"
blo "49000,19000"
tm "WireNameMgr"
)
)
on &15
)
*153 (Wire
uid 8277,0
shape (OrthoPolyLine
uid 8278,0
va (VaSet
vasetType 3
)
xt "53000,21000,54250,21000"
pts [
"54250,21000"
"53000,21000"
]
)
start &76
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8282,0
va (VaSet
)
xt "49000,20000,51100,21000"
st "clock"
blo "49000,20800"
tm "WireNameMgr"
)
)
on &32
)
*154 (Wire
uid 8319,0
shape (OrthoPolyLine
uid 8320,0
va (VaSet
vasetType 3
)
xt "77000,23000,78250,23000"
pts [
"78250,23000"
"77000,23000"
]
)
start &71
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8324,0
va (VaSet
)
xt "73000,22000,76300,23200"
st "reset"
blo "73000,23000"
tm "WireNameMgr"
)
)
on &33
)
*155 (Wire
uid 8327,0
shape (OrthoPolyLine
uid 8328,0
va (VaSet
vasetType 3
)
xt "77000,19000,78250,19000"
pts [
"78250,19000"
"77000,19000"
]
)
start &70
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8332,0
va (VaSet
)
xt "73000,18000,76500,19200"
st "load0"
blo "73000,19000"
tm "WireNameMgr"
)
)
on &102
)
*156 (Wire
uid 8335,0
shape (OrthoPolyLine
uid 8336,0
va (VaSet
vasetType 3
)
xt "77000,21000,78250,21000"
pts [
"78250,21000"
"77000,21000"
]
)
start &67
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8340,0
va (VaSet
)
xt "73000,20000,75100,21000"
st "clock"
blo "73000,20800"
tm "WireNameMgr"
)
)
on &32
)
*157 (Wire
uid 8399,0
shape (OrthoPolyLine
uid 8400,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,-5000,115000,-5000"
pts [
"103000,-5000"
"115000,-5000"
]
)
end &36
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8404,0
va (VaSet
)
xt "112000,-6000,114300,-5000"
st "portIn"
blo "112000,-5200"
tm "WireNameMgr"
)
)
on &37
)
*158 (Wire
uid 8447,0
shape (OrthoPolyLine
uid 8448,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "51000,-29000,51000,-19000"
pts [
"51000,-29000"
"51000,-19000"
]
)
start &38
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8450,0
va (VaSet
)
xt "47000,-29000,50500,-28000"
st "instrData"
blo "47000,-28200"
tm "WireNameMgr"
)
)
on &39
)
*159 (Wire
uid 8453,0
shape (OrthoPolyLine
uid 8454,0
va (VaSet
vasetType 3
)
xt "59000,-29000,59000,-17000"
pts [
"59000,-17000"
"59000,-29000"
]
)
end &41
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8458,0
va (VaSet
)
xt "60000,-18000,65000,-17000"
st "instrDataOE"
blo "60000,-17200"
tm "WireNameMgr"
)
)
on &40
)
*160 (Wire
uid 8490,0
shape (OrthoPolyLine
uid 8491,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,-19000,115000,-19000"
pts [
"103000,-19000"
"115000,-19000"
]
)
end &42
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8495,0
va (VaSet
)
xt "111000,-20000,113900,-19000"
st "portOut"
blo "111000,-19200"
tm "WireNameMgr"
)
)
on &43
)
*161 (Wire
uid 8534,0
shape (OrthoPolyLine
uid 8535,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,52000,60000,59000"
pts [
"60000,59000"
"60000,52000"
]
)
ss 0
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8541,0
va (VaSet
)
xt "61000,57000,74800,58000"
st "addressA : (ALURegAddrNbBits-1:0)"
blo "61000,57800"
tm "WireNameMgr"
)
)
on &45
)
*162 (Wire
uid 9110,0
shape (OrthoPolyLine
uid 9111,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,-4997,10000,1"
pts [
"10000,1"
"10000,-4997"
]
)
end &112
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9113,0
va (VaSet
)
xt "11000,-4000,13100,-3000"
st "busB"
blo "11000,-3200"
tm "WireNameMgr"
)
)
on &26
)
*163 (Wire
uid 9118,0
shape (OrthoPolyLine
uid 9119,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,-8998,19000,1"
pts [
"19000,1"
"19000,-8998"
]
)
end &106
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9121,0
va (VaSet
)
xt "20000,-8000,22100,-7000"
st "busA"
blo "20000,-7200"
tm "WireNameMgr"
)
)
on &25
)
*164 (Wire
uid 9206,0
shape (OrthoPolyLine
uid 9207,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,-8998,43000,1"
pts [
"43000,1"
"43000,-8998"
]
)
end &107
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9211,0
va (VaSet
)
xt "44000,-8000,46100,-7000"
st "busA"
blo "44000,-7200"
tm "WireNameMgr"
)
)
on &25
)
*165 (Wire
uid 9214,0
shape (OrthoPolyLine
uid 9215,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,-4997,34000,1"
pts [
"34000,1"
"34000,-4997"
]
)
end &113
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9219,0
va (VaSet
)
xt "35000,-4000,37100,-3000"
st "busB"
blo "35000,-3200"
tm "WireNameMgr"
)
)
on &26
)
*166 (Wire
uid 9294,0
shape (OrthoPolyLine
uid 9295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,-8998,67000,1"
pts [
"67000,1"
"67000,-8998"
]
)
end &108
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9299,0
va (VaSet
)
xt "68000,-8000,70100,-7000"
st "busA"
blo "68000,-7200"
tm "WireNameMgr"
)
)
on &25
)
*167 (Wire
uid 9302,0
shape (OrthoPolyLine
uid 9303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,-4997,58000,1"
pts [
"58000,1"
"58000,-4997"
]
)
end &114
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9307,0
va (VaSet
)
xt "59000,-4000,61100,-3000"
st "busB"
blo "59000,-3200"
tm "WireNameMgr"
)
)
on &26
)
*168 (Wire
uid 9374,0
shape (OrthoPolyLine
uid 9375,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,-8998,91000,1"
pts [
"91000,1"
"91000,-8998"
]
)
end &109
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9379,0
va (VaSet
)
xt "92000,-8000,94100,-7000"
st "busA"
blo "92000,-7200"
tm "WireNameMgr"
)
)
on &25
)
*169 (Wire
uid 9382,0
shape (OrthoPolyLine
uid 9383,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,-4997,82000,1"
pts [
"82000,1"
"82000,-4997"
]
)
end &115
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9387,0
va (VaSet
)
xt "83000,-4000,85100,-3000"
st "busB"
blo "83000,-3200"
tm "WireNameMgr"
)
)
on &26
)
*170 (Wire
uid 9734,0
shape (OrthoPolyLine
uid 9735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "51000,-13999,51000,-4998"
pts [
"51000,-13999"
"51000,-4998"
]
)
end &116
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9737,0
va (VaSet
)
xt "52000,-7000,54100,-6000"
st "busB"
blo "52000,-6200"
tm "WireNameMgr"
)
)
on &26
)
*171 (Wire
uid 12004,0
optionalChildren [
&133
]
shape (OrthoPolyLine
uid 12005,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,5000,19000,9000"
pts [
"19000,5000"
"19000,9000"
"10000,9000"
"10000,5000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12011,0
va (VaSet
isHidden 1
)
xt "13000,7000,18300,8200"
st "register3"
blo "13000,8000"
tm "WireNameMgr"
)
)
on &27
)
*172 (Wire
uid 12085,0
optionalChildren [
&135
]
shape (OrthoPolyLine
uid 12086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,5000,43000,9000"
pts [
"43000,5000"
"43000,9000"
"34000,9000"
"34000,5000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12088,0
va (VaSet
isHidden 1
)
xt "37000,7000,42300,8200"
st "register2"
blo "37000,8000"
tm "WireNameMgr"
)
)
on &28
)
*173 (Wire
uid 12157,0
optionalChildren [
&138
]
shape (OrthoPolyLine
uid 12158,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,5000,67000,9000"
pts [
"67000,5000"
"67000,9000"
"58000,9000"
"58000,5000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12160,0
va (VaSet
isHidden 1
)
xt "61000,7000,66300,8200"
st "register1"
blo "61000,8000"
tm "WireNameMgr"
)
)
on &29
)
*174 (Wire
uid 12229,0
optionalChildren [
&140
]
shape (OrthoPolyLine
uid 12230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,5000,91000,9000"
pts [
"91000,5000"
"91000,9000"
"82000,9000"
"82000,5000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12232,0
va (VaSet
isHidden 1
)
xt "85000,7000,90300,8200"
st "register0"
blo "85000,8000"
tm "WireNameMgr"
)
)
on &30
)
*175 (Wire
uid 13397,0
shape (OrthoPolyLine
uid 13398,0
va (VaSet
vasetType 3
)
xt "-20000,44000,-16000,46000"
pts [
"-20000,44000"
"-20000,46000"
"-16000,46000"
]
)
start &61
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 13399,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13400,0
ro 270
va (VaSet
isHidden 1
)
xt "-21200,41600,-20000,46000"
st "logic_1"
blo "-20200,46000"
tm "WireNameMgr"
)
s (Text
uid 13496,0
ro 270
va (VaSet
isHidden 1
)
xt "-20000,46000,-20000,46000"
blo "-20000,46000"
tm "SignalTypeMgr"
)
)
on &65
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *176 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
uid 7918,0
va (VaSet
font "arial,8,1"
)
xt "-40000,-35000,-34600,-34000"
st "Package List"
blo "-40000,-34200"
)
*178 (MLText
uid 7919,0
va (VaSet
)
xt "-40000,-34000,-22500,-28000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*180 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*181 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,2800,30400,5400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*182 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*183 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*184 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*185 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-42381,-37381,169425,77698"
cachedDiagramExtent "-40900,-39700,135000,75000"
pageSetupInfo (PageSetupInfo
ptrCmd "Generic PostScript Printer,winspool,"
fileName "\\\\EIV\\a203 hp laserjet 4m plus"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
scale 45
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-40000,-35000"
lastUid 14092,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "750,1000,3550,2000"
st "Panel0"
blo "750,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
va (VaSet
font "Arial,8,1"
)
xt "1500,2550,5100,3550"
st "<library>"
blo "1500,3350"
tm "BdLibraryNameMgr"
)
*187 (Text
va (VaSet
font "Arial,8,1"
)
xt "1500,3550,4900,4550"
st "<block>"
blo "1500,4350"
tm "BlkNameMgr"
)
*188 (Text
va (VaSet
font "Arial,8,1"
)
xt "1500,4550,3300,5550"
st "U_0"
blo "1500,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "Arial,8,1"
)
xt "-100,3000,2800,4000"
st "Library"
blo "-100,3800"
)
*190 (Text
va (VaSet
font "Arial,8,1"
)
xt "-100,4000,6800,5000"
st "MWComponent"
blo "-100,4800"
)
*191 (Text
va (VaSet
font "Arial,8,1"
)
xt "-100,5000,1700,6000"
st "U_0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
va (VaSet
font "Arial,8,1"
)
xt "-350,2550,2550,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*193 (Text
va (VaSet
font "Arial,8,1"
)
xt "-350,3550,5850,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*194 (Text
va (VaSet
font "Arial,8,1"
)
xt "-350,4550,1450,5550"
st "U_0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
va (VaSet
font "Arial,8,1"
)
xt "-850,2550,2050,3550"
st "Library"
blo "-850,3350"
)
*196 (Text
va (VaSet
font "Arial,8,1"
)
xt "-850,3550,6150,4550"
st "VhdlComponent"
blo "-850,4350"
)
*197 (Text
va (VaSet
font "Arial,8,1"
)
xt "-850,4550,950,5550"
st "U_0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
va (VaSet
font "Arial,8,1"
)
xt "-1600,2550,1300,3550"
st "Library"
blo "-1600,3350"
)
*199 (Text
va (VaSet
font "Arial,8,1"
)
xt "-1600,3550,6300,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*200 (Text
va (VaSet
font "Arial,8,1"
)
xt "-1600,4550,200,5550"
st "U_0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*201 (Text
va (VaSet
font "Arial,8,1"
)
xt "2950,3400,4650,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*202 (Text
va (VaSet
font "Arial,8,1"
)
xt "2950,4400,3750,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,400,1900,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,400,2400,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,400,3000,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1400,1500,2600"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*203 (Text
va (VaSet
font "Arial,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*204 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*205 (Text
va (VaSet
font "Arial,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*206 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "101000,8400,106400,9400"
st "Declarations"
blo "101000,9200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "101000,9600,103700,10600"
st "Ports:"
blo "101000,10400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "101000,8400,104800,9400"
st "Pre User:"
blo "101000,9200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "101000,8400,101000,8400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "101000,9600,108100,10600"
st "Diagram Signals:"
blo "101000,10400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "101000,8400,105700,9400"
st "Post User:"
blo "101000,9200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "101000,8400,101000,8400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 40,0
usingSuid 1
emptyRow *207 (LEmptyRow
)
uid 11550,0
optionalChildren [
*208 (RefLabelRowHdr
)
*209 (TitleRowHdr
)
*210 (FilterRowHdr
)
*211 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*212 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*213 (GroupColHdr
tm "GroupColHdrMgr"
)
*214 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*215 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*216 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*217 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*218 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*219 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Y"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 15
suid 1,0
)
)
uid 11497,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "load3"
t "std_ulogic"
o 21
suid 2,0
)
)
uid 11499,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "load2"
t "std_ulogic"
o 20
suid 3,0
)
)
uid 11501,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "load1"
t "std_ulogic"
o 19
suid 4,0
)
)
uid 11503,0
)
*224 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cout"
t "std_uLogic"
o 13
suid 6,0
)
)
uid 11507,0
)
*225 (LeafLogPort
port (LogicalPort
decl (Decl
n "cin"
t "std_uLogic"
o 4
suid 7,0
)
)
uid 11509,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busA"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 16
suid 8,0
)
)
uid 11511,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busB"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 17
suid 9,0
)
)
uid 11513,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "register3"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 26
suid 10,0
)
)
uid 11515,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "register2"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 25
suid 11,0
)
)
uid 11517,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "register1"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 24
suid 12,0
)
)
uid 11519,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "register0"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 23
suid 13,0
)
)
uid 11521,0
)
*232 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 14,0
)
)
uid 11523,0
)
*233 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 11
suid 15,0
)
)
uid 11525,0
)
*234 (LeafLogPort
port (LogicalPort
decl (Decl
n "portInOE"
t "std_ulogic"
o 9
suid 16,0
)
)
uid 11527,0
)
*235 (LeafLogPort
port (LogicalPort
decl (Decl
n "registerFileOE"
t "std_uLogic"
o 10
suid 17,0
)
)
uid 11529,0
)
*236 (LeafLogPort
port (LogicalPort
decl (Decl
n "portIn"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 8
suid 19,0
)
)
uid 11533,0
)
*237 (LeafLogPort
port (LogicalPort
decl (Decl
n "instrData"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 6
suid 20,0
)
)
uid 11535,0
)
*238 (LeafLogPort
port (LogicalPort
decl (Decl
n "instrDataOE"
t "std_uLogic"
o 7
suid 21,0
)
)
uid 11537,0
)
*239 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "portOut"
t "signed"
b "(ALUNbBits-1 DOWNTO 0)"
o 14
suid 22,0
)
)
uid 11539,0
)
*240 (LeafLogPort
port (LogicalPort
decl (Decl
n "addressB"
t "unsigned"
b "( ALURegAddrNbBits-1 DOWNTO 0 )"
o 3
suid 23,0
)
)
uid 11541,0
)
*241 (LeafLogPort
port (LogicalPort
decl (Decl
n "addressA"
t "unsigned"
b "( ALURegAddrNbBits-1 DOWNTO 0 )"
o 2
suid 24,0
)
)
uid 11543,0
)
*242 (LeafLogPort
port (LogicalPort
decl (Decl
n "ALUCode"
t "std_uLogic_vector"
b "(ALUCodeNbBits-1 DOWNTO 0)"
o 1
suid 25,0
)
)
uid 11545,0
)
*243 (LeafLogPort
port (LogicalPort
decl (Decl
n "writeEnable"
t "std_uLogic"
o 12
suid 26,0
)
)
uid 11547,0
)
*244 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 22
suid 39,0
)
)
uid 13401,0
)
*245 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "load0"
t "std_ulogic"
o 11
suid 40,0
)
)
uid 13978,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 11563,0
optionalChildren [
*246 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *247 (MRCItem
litem &207
pos 26
dimension 20
)
uid 11565,0
optionalChildren [
*248 (MRCItem
litem &208
pos 0
dimension 20
uid 11566,0
)
*249 (MRCItem
litem &209
pos 1
dimension 23
uid 11567,0
)
*250 (MRCItem
litem &210
pos 2
hidden 1
dimension 20
uid 11568,0
)
*251 (MRCItem
litem &220
pos 14
dimension 20
uid 11498,0
)
*252 (MRCItem
litem &221
pos 15
dimension 20
uid 11500,0
)
*253 (MRCItem
litem &222
pos 16
dimension 20
uid 11502,0
)
*254 (MRCItem
litem &223
pos 17
dimension 20
uid 11504,0
)
*255 (MRCItem
litem &224
pos 0
dimension 20
uid 11508,0
)
*256 (MRCItem
litem &225
pos 1
dimension 20
uid 11510,0
)
*257 (MRCItem
litem &226
pos 18
dimension 20
uid 11512,0
)
*258 (MRCItem
litem &227
pos 19
dimension 20
uid 11514,0
)
*259 (MRCItem
litem &228
pos 20
dimension 20
uid 11516,0
)
*260 (MRCItem
litem &229
pos 21
dimension 20
uid 11518,0
)
*261 (MRCItem
litem &230
pos 22
dimension 20
uid 11520,0
)
*262 (MRCItem
litem &231
pos 23
dimension 20
uid 11522,0
)
*263 (MRCItem
litem &232
pos 2
dimension 20
uid 11524,0
)
*264 (MRCItem
litem &233
pos 3
dimension 20
uid 11526,0
)
*265 (MRCItem
litem &234
pos 4
dimension 20
uid 11528,0
)
*266 (MRCItem
litem &235
pos 5
dimension 20
uid 11530,0
)
*267 (MRCItem
litem &236
pos 6
dimension 20
uid 11534,0
)
*268 (MRCItem
litem &237
pos 7
dimension 20
uid 11536,0
)
*269 (MRCItem
litem &238
pos 8
dimension 20
uid 11538,0
)
*270 (MRCItem
litem &239
pos 9
dimension 20
uid 11540,0
)
*271 (MRCItem
litem &240
pos 10
dimension 20
uid 11542,0
)
*272 (MRCItem
litem &241
pos 11
dimension 20
uid 11544,0
)
*273 (MRCItem
litem &242
pos 12
dimension 20
uid 11546,0
)
*274 (MRCItem
litem &243
pos 13
dimension 20
uid 11548,0
)
*275 (MRCItem
litem &244
pos 24
dimension 20
uid 13402,0
)
*276 (MRCItem
litem &245
pos 25
dimension 20
uid 13979,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 11569,0
optionalChildren [
*277 (MRCItem
litem &211
pos 0
dimension 20
uid 11570,0
)
*278 (MRCItem
litem &213
pos 1
dimension 50
uid 11571,0
)
*279 (MRCItem
litem &214
pos 2
dimension 100
uid 11572,0
)
*280 (MRCItem
litem &215
pos 3
dimension 50
uid 11573,0
)
*281 (MRCItem
litem &216
pos 4
dimension 100
uid 11574,0
)
*282 (MRCItem
litem &217
pos 5
dimension 100
uid 11575,0
)
*283 (MRCItem
litem &218
pos 6
dimension 50
uid 11576,0
)
*284 (MRCItem
litem &219
pos 7
dimension 80
uid 11577,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 11564,0
vaOverrides [
]
)
]
)
uid 11549,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *285 (LEmptyRow
)
uid 11579,0
optionalChildren [
*286 (RefLabelRowHdr
)
*287 (TitleRowHdr
)
*288 (FilterRowHdr
)
*289 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*290 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*291 (GroupColHdr
tm "GroupColHdrMgr"
)
*292 (NameColHdr
tm "GenericNameColHdrMgr"
)
*293 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*294 (InitColHdr
tm "GenericValueColHdrMgr"
)
*295 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*296 (EolColHdr
tm "GenericEolColHdrMgr"
)
*297 (LogGeneric
generic (GiElement
name "ALUNbBits"
type "positive"
value "8"
)
uid 11690,0
)
*298 (LogGeneric
generic (GiElement
name "ALUCodeNbBits"
type "positive"
value "5"
)
uid 11692,0
)
*299 (LogGeneric
generic (GiElement
name "ALURegAddrNbBits"
type "positive"
value "2"
)
uid 12904,0
)
]
)
pdm (PhysicalDM
uid 11591,0
optionalChildren [
*300 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *301 (MRCItem
litem &285
pos 3
dimension 20
)
uid 11593,0
optionalChildren [
*302 (MRCItem
litem &286
pos 0
dimension 20
uid 11594,0
)
*303 (MRCItem
litem &287
pos 1
dimension 23
uid 11595,0
)
*304 (MRCItem
litem &288
pos 2
hidden 1
dimension 20
uid 11596,0
)
*305 (MRCItem
litem &297
pos 0
dimension 20
uid 11689,0
)
*306 (MRCItem
litem &298
pos 1
dimension 20
uid 11691,0
)
*307 (MRCItem
litem &299
pos 2
dimension 20
uid 12903,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 11597,0
optionalChildren [
*308 (MRCItem
litem &289
pos 0
dimension 20
uid 11598,0
)
*309 (MRCItem
litem &291
pos 1
dimension 50
uid 11599,0
)
*310 (MRCItem
litem &292
pos 2
dimension 100
uid 11600,0
)
*311 (MRCItem
litem &293
pos 3
dimension 100
uid 11601,0
)
*312 (MRCItem
litem &294
pos 4
dimension 50
uid 11602,0
)
*313 (MRCItem
litem &295
pos 5
dimension 50
uid 11603,0
)
*314 (MRCItem
litem &296
pos 6
dimension 80
uid 11604,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 11592,0
vaOverrides [
]
)
]
)
uid 11578,0
type 1
)
activeModelName "BlockDiag"
)
