{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 16:27:46 2019 " "Info: Processing started: Sat May 11 16:27:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "W_CPU " "Info: Assuming node \"W_CPU\" is an undefined clock" {  } { { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 1232 1400 736 "W_CPU" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "W_CPU" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDRESS_IN\[12\] " "Info: Assuming node \"ADDRESS_IN\[12\]\" is an undefined clock" {  } { { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRESS_IN\[12\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst5\|ROM:inst1\|inst9 " "Info: Detected ripple clock \"MEMORY:inst5\|ROM:inst1\|inst9\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 440 472 536 520 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst5\|ROM:inst1\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst5\|ROM:inst1\|inst13 " "Info: Detected ripple clock \"MEMORY:inst5\|ROM:inst1\|inst13\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 552 472 536 632 "inst13" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst5\|ROM:inst1\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst5\|ROM:inst1\|inst2 " "Info: Detected gated clock \"MEMORY:inst5\|ROM:inst1\|inst2\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst5\|ROM:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst5\|ROM:inst1\|inst3 " "Info: Detected gated clock \"MEMORY:inst5\|ROM:inst1\|inst3\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst5\|ROM:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst5\|RAM:inst\|inst2 " "Info: Detected ripple clock \"MEMORY:inst5\|RAM:inst\|inst2\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 208 752 816 288 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst5\|RAM:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst5\|RAM:inst\|inst6 " "Info: Detected gated clock \"MEMORY:inst5\|RAM:inst\|inst6\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst5\|RAM:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst5\|inst17 " "Info: Detected gated clock \"MEMORY:inst5\|inst17\" as buffer" {  } { { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst5\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst19 " "Info: Detected ripple clock \"CACHE:inst\|inst19\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 824 240 304 904 "inst19" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst30 " "Info: Detected ripple clock \"CACHE:inst\|inst30\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1008 216 280 1088 "inst30" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] register CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\] 28.34 MHz 35.29 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 28.34 MHz between source register \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]\" and destination register \"CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\]\" (period= 35.29 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.451 ns + Longest register register " "Info: + Longest register to register delay is 17.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 1 REG LCFF_X7_Y15_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 3; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.366 ns) 0.936 ns CACHE:inst\|lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X10_Y15_N30 3 " "Info: 2: + IC(0.570 ns) + CELL(0.366 ns) = 0.936 ns; Loc. = LCCOMB_X10_Y15_N30; Fanout = 3; COMB Node = 'CACHE:inst\|lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_j8j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_j8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.053 ns) 1.597 ns CACHE:inst\|inst36 3 COMB LCCOMB_X9_Y13_N26 23 " "Info: 3: + IC(0.608 ns) + CELL(0.053 ns) = 1.597 ns; Loc. = LCCOMB_X9_Y13_N26; Fanout = 23; COMB Node = 'CACHE:inst\|inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] CACHE:inst|inst36 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1192 1592 1656 1240 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.869 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w11_n0_mux_dataout~0 4 COMB LCCOMB_X9_Y13_N6 64 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 1.869 ns; Loc. = LCCOMB_X9_Y13_N6; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w11_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.272 ns) 2.736 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0 5 COMB LCCOMB_X14_Y13_N4 1 " "Info: 5: + IC(0.595 ns) + CELL(0.272 ns) = 2.736 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 3.249 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X14_Y13_N16 1 " "Info: 6: + IC(0.241 ns) + CELL(0.272 ns) = 3.249 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.053 ns) 4.711 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 7 COMB LCCOMB_X10_Y2_N18 1 " "Info: 7: + IC(1.409 ns) + CELL(0.053 ns) = 4.711 ns; Loc. = LCCOMB_X10_Y2_N18; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.053 ns) 6.643 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 8 COMB LCCOMB_X22_Y13_N14 1 " "Info: 8: + IC(1.879 ns) + CELL(0.053 ns) = 6.643 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 6.901 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y13_N18 11 " "Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 6.901 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 11; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.225 ns) 7.358 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 10 COMB LCCOMB_X22_Y13_N6 5 " "Info: 10: + IC(0.232 ns) + CELL(0.225 ns) = 7.358 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 5; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.272 ns) 7.886 ns CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0 11 COMB LCCOMB_X22_Y13_N10 21 " "Info: 11: + IC(0.256 ns) + CELL(0.272 ns) = 7.886 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 21; COMB Node = 'CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_qnc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_qnc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 8.154 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0 12 COMB LCCOMB_X22_Y13_N22 1200 " "Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 8.154 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1200; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.272 ns) 9.952 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~8 13 COMB LCCOMB_X11_Y14_N2 1 " "Info: 13: + IC(1.526 ns) + CELL(0.272 ns) = 9.952 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.053 ns) 10.821 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~10 14 COMB LCCOMB_X14_Y16_N14 1 " "Info: 14: + IC(0.816 ns) + CELL(0.053 ns) = 10.821 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 11.077 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0 15 COMB LCCOMB_X14_Y16_N2 1 " "Info: 15: + IC(0.203 ns) + CELL(0.053 ns) = 11.077 ns; Loc. = LCCOMB_X14_Y16_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.272 ns) 12.625 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~2 16 COMB LCCOMB_X26_Y13_N2 6 " "Info: 16: + IC(1.276 ns) + CELL(0.272 ns) = 12.625 ns; Loc. = LCCOMB_X26_Y13_N2; Fanout = 6; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.053 ns) 13.747 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~3 17 COMB LCCOMB_X35_Y10_N30 5 " "Info: 17: + IC(1.069 ns) + CELL(0.053 ns) = 13.747 ns; Loc. = LCCOMB_X35_Y10_N30; Fanout = 5; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.154 ns) 15.279 ns CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w10_n0_mux_dataout~1 18 COMB LCCOMB_X18_Y14_N16 512 " "Info: 18: + IC(1.378 ns) + CELL(0.154 ns) = 15.279 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 512; COMB Node = 'CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w10_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_j5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_j5e.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.309 ns) 17.451 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\] 19 REG LCFF_X5_Y8_N19 1 " "Info: 19: + IC(1.863 ns) + CELL(0.309 ns) = 17.451 ns; Loc. = LCFF_X5_Y8_N19; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.891 ns ( 16.57 % ) " "Info: Total cell delay = 2.891 ns ( 16.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.560 ns ( 83.43 % ) " "Info: Total interconnect delay = 14.560 ns ( 83.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.451 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.451 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] {} CACHE:inst|inst36 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.570ns 0.608ns 0.219ns 0.595ns 0.241ns 1.409ns 1.879ns 0.205ns 0.232ns 0.256ns 0.215ns 1.526ns 0.816ns 0.203ns 1.276ns 1.069ns 1.378ns 1.863ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.225ns 0.272ns 0.053ns 0.272ns 0.053ns 0.053ns 0.272ns 0.053ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6523 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6523; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\] 3 REG LCFF_X5_Y8_N19 1 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X5_Y8_N19; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6523 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6523; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 3 REG LCFF_X7_Y15_N17 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 3; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.451 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.451 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] {} CACHE:inst|inst36 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.570ns 0.608ns 0.219ns 0.595ns 0.241ns 1.409ns 1.879ns 0.205ns 0.232ns 0.256ns 0.215ns 1.526ns 0.816ns 0.203ns 1.276ns 1.069ns 1.378ns 1.863ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.225ns 0.272ns 0.053ns 0.272ns 0.053ns 0.053ns 0.272ns 0.053ns 0.154ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "W_CPU memory MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg memory MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0 190.99 MHz 5.236 ns Internal " "Info: Clock \"W_CPU\" has Internal fmax of 190.99 MHz between source memory \"MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg\" and destination memory \"MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0\" (period= 5.236 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.078 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg 1 MEM M4K_X8_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|q_a\[10\] 2 MEM M4K_X8_Y12 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|q_a\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.053 ns) 2.649 ns MEMORY:inst5\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0 3 COMB LCCOMB_X9_Y13_N14 2 " "Info: 3: + IC(0.746 ns) + CELL(0.053 ns) = 2.649 ns; Loc. = LCCOMB_X9_Y13_N14; Fanout = 2; COMB Node = 'MEMORY:inst5\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.154 ns) 3.784 ns MEMORY:inst5\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|din\[10\]~0 4 COMB LCCOMB_X18_Y14_N22 1 " "Info: 4: + IC(0.981 ns) + CELL(0.154 ns) = 3.784 ns; Loc. = LCCOMB_X18_Y14_N22; Fanout = 1; COMB Node = 'MEMORY:inst5\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|din\[10\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.096 ns) 5.078 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0 5 MEM M4K_X8_Y12 1 " "Info: 5: + IC(1.198 ns) + CELL(0.096 ns) = 5.078 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.153 ns ( 42.40 % ) " "Info: Total cell delay = 2.153 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.925 ns ( 57.60 % ) " "Info: Total interconnect delay = 2.925 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] {} MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 {} MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.746ns 0.981ns 1.198ns } { 0.000ns 1.850ns 0.053ns 0.154ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "W_CPU destination 6.659 ns + Shortest memory " "Info: + Shortest clock path from clock \"W_CPU\" to destination memory is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns W_CPU 1 CLK PIN_P20 32 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P20; Fanout = 32; CLK Node = 'W_CPU'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_CPU } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 1232 1400 736 "W_CPU" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.228 ns) 2.328 ns MEMORY:inst5\|inst17 2 COMB LCCOMB_X9_Y13_N24 35 " "Info: 2: + IC(1.280 ns) + CELL(0.228 ns) = 2.328 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 35; COMB Node = 'MEMORY:inst5\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { W_CPU MEMORY:inst5|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.053 ns) 3.531 ns MEMORY:inst5\|RAM:inst\|inst6 3 COMB LCCOMB_X5_Y7_N24 1 " "Info: 3: + IC(1.150 ns) + CELL(0.053 ns) = 3.531 ns; Loc. = LCCOMB_X5_Y7_N24; Fanout = 1; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.000 ns) 5.508 ns MEMORY:inst5\|RAM:inst\|inst6~clkctrl 4 COMB CLKCTRL_G7 165 " "Info: 4: + IC(1.977 ns) + CELL(0.000 ns) = 5.508 ns; Loc. = CLKCTRL_G7; Fanout = 165; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 6.659 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0 5 MEM M4K_X8_Y12 1 " "Info: 5: + IC(0.670 ns) + CELL(0.481 ns) = 6.659 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.582 ns ( 23.76 % ) " "Info: Total cell delay = 1.582 ns ( 23.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.077 ns ( 76.24 % ) " "Info: Total interconnect delay = 5.077 ns ( 76.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { W_CPU MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.280ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.820ns 0.228ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "W_CPU source 6.659 ns - Longest memory " "Info: - Longest clock path from clock \"W_CPU\" to source memory is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns W_CPU 1 CLK PIN_P20 32 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P20; Fanout = 32; CLK Node = 'W_CPU'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_CPU } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 1232 1400 736 "W_CPU" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.228 ns) 2.328 ns MEMORY:inst5\|inst17 2 COMB LCCOMB_X9_Y13_N24 35 " "Info: 2: + IC(1.280 ns) + CELL(0.228 ns) = 2.328 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 35; COMB Node = 'MEMORY:inst5\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { W_CPU MEMORY:inst5|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.053 ns) 3.531 ns MEMORY:inst5\|RAM:inst\|inst6 3 COMB LCCOMB_X5_Y7_N24 1 " "Info: 3: + IC(1.150 ns) + CELL(0.053 ns) = 3.531 ns; Loc. = LCCOMB_X5_Y7_N24; Fanout = 1; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.000 ns) 5.508 ns MEMORY:inst5\|RAM:inst\|inst6~clkctrl 4 COMB CLKCTRL_G7 165 " "Info: 4: + IC(1.977 ns) + CELL(0.000 ns) = 5.508 ns; Loc. = CLKCTRL_G7; Fanout = 165; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 6.659 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg 5 MEM M4K_X8_Y12 1 " "Info: 5: + IC(0.670 ns) + CELL(0.481 ns) = 6.659 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.582 ns ( 23.76 % ) " "Info: Total cell delay = 1.582 ns ( 23.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.077 ns ( 76.24 % ) " "Info: Total interconnect delay = 5.077 ns ( 76.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { W_CPU MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} } { 0.000ns 0.000ns 1.280ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.820ns 0.228ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { W_CPU MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.280ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.820ns 0.228ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { W_CPU MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} } { 0.000ns 0.000ns 1.280ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.820ns 0.228ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] {} MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 {} MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.746ns 0.981ns 1.198ns } { 0.000ns 1.850ns 0.053ns 0.154ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { W_CPU MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.280ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.820ns 0.228ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { W_CPU MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} } { 0.000ns 0.000ns 1.280ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.820ns 0.228ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ADDRESS_IN\[12\] memory MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg memory MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0 190.99 MHz 5.236 ns Internal " "Info: Clock \"ADDRESS_IN\[12\]\" has Internal fmax of 190.99 MHz between source memory \"MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg\" and destination memory \"MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0\" (period= 5.236 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.078 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg 1 MEM M4K_X8_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|q_a\[10\] 2 MEM M4K_X8_Y12 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|q_a\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.053 ns) 2.649 ns MEMORY:inst5\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0 3 COMB LCCOMB_X9_Y13_N14 2 " "Info: 3: + IC(0.746 ns) + CELL(0.053 ns) = 2.649 ns; Loc. = LCCOMB_X9_Y13_N14; Fanout = 2; COMB Node = 'MEMORY:inst5\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.154 ns) 3.784 ns MEMORY:inst5\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|din\[10\]~0 4 COMB LCCOMB_X18_Y14_N22 1 " "Info: 4: + IC(0.981 ns) + CELL(0.154 ns) = 3.784 ns; Loc. = LCCOMB_X18_Y14_N22; Fanout = 1; COMB Node = 'MEMORY:inst5\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|din\[10\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.096 ns) 5.078 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0 5 MEM M4K_X8_Y12 1 " "Info: 5: + IC(1.198 ns) + CELL(0.096 ns) = 5.078 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.153 ns ( 42.40 % ) " "Info: Total cell delay = 2.153 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.925 ns ( 57.60 % ) " "Info: Total interconnect delay = 2.925 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] {} MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 {} MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.746ns 0.981ns 1.198ns } { 0.000ns 1.850ns 0.053ns 0.154ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADDRESS_IN\[12\] destination 6.713 ns + Shortest memory " "Info: + Shortest clock path from clock \"ADDRESS_IN\[12\]\" to destination memory is 6.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns ADDRESS_IN\[12\] 1 CLK PIN_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 6; CLK Node = 'ADDRESS_IN\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[12] } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.346 ns) 2.382 ns MEMORY:inst5\|inst17 2 COMB LCCOMB_X9_Y13_N24 35 " "Info: 2: + IC(1.172 ns) + CELL(0.346 ns) = 2.382 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 35; COMB Node = 'MEMORY:inst5\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { ADDRESS_IN[12] MEMORY:inst5|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.053 ns) 3.585 ns MEMORY:inst5\|RAM:inst\|inst6 3 COMB LCCOMB_X5_Y7_N24 1 " "Info: 3: + IC(1.150 ns) + CELL(0.053 ns) = 3.585 ns; Loc. = LCCOMB_X5_Y7_N24; Fanout = 1; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.000 ns) 5.562 ns MEMORY:inst5\|RAM:inst\|inst6~clkctrl 4 COMB CLKCTRL_G7 165 " "Info: 4: + IC(1.977 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G7; Fanout = 165; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 6.713 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0 5 MEM M4K_X8_Y12 1 " "Info: 5: + IC(0.670 ns) + CELL(0.481 ns) = 6.713 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 25.98 % ) " "Info: Total cell delay = 1.744 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.969 ns ( 74.02 % ) " "Info: Total interconnect delay = 4.969 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { ADDRESS_IN[12] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { ADDRESS_IN[12] {} ADDRESS_IN[12]~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.172ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.864ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADDRESS_IN\[12\] source 6.713 ns - Longest memory " "Info: - Longest clock path from clock \"ADDRESS_IN\[12\]\" to source memory is 6.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns ADDRESS_IN\[12\] 1 CLK PIN_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 6; CLK Node = 'ADDRESS_IN\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[12] } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.346 ns) 2.382 ns MEMORY:inst5\|inst17 2 COMB LCCOMB_X9_Y13_N24 35 " "Info: 2: + IC(1.172 ns) + CELL(0.346 ns) = 2.382 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 35; COMB Node = 'MEMORY:inst5\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { ADDRESS_IN[12] MEMORY:inst5|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.053 ns) 3.585 ns MEMORY:inst5\|RAM:inst\|inst6 3 COMB LCCOMB_X5_Y7_N24 1 " "Info: 3: + IC(1.150 ns) + CELL(0.053 ns) = 3.585 ns; Loc. = LCCOMB_X5_Y7_N24; Fanout = 1; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.000 ns) 5.562 ns MEMORY:inst5\|RAM:inst\|inst6~clkctrl 4 COMB CLKCTRL_G7 165 " "Info: 4: + IC(1.977 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G7; Fanout = 165; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 6.713 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg 5 MEM M4K_X8_Y12 1 " "Info: 5: + IC(0.670 ns) + CELL(0.481 ns) = 6.713 ns; Loc. = M4K_X8_Y12; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 25.98 % ) " "Info: Total cell delay = 1.744 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.969 ns ( 74.02 % ) " "Info: Total interconnect delay = 4.969 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { ADDRESS_IN[12] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { ADDRESS_IN[12] {} ADDRESS_IN[12]~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} } { 0.000ns 0.000ns 1.172ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.864ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { ADDRESS_IN[12] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { ADDRESS_IN[12] {} ADDRESS_IN[12]~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.172ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.864ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { ADDRESS_IN[12] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { ADDRESS_IN[12] {} ADDRESS_IN[12]~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} } { 0.000ns 0.000ns 1.172ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.864ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.078 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.078 ns" { MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|q_a[10] {} MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[10]~0 {} MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[10]~0 {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.746ns 0.981ns 1.198ns } { 0.000ns 1.850ns 0.053ns 0.154ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { ADDRESS_IN[12] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { ADDRESS_IN[12] {} ADDRESS_IN[12]~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.172ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.864ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { ADDRESS_IN[12] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { ADDRESS_IN[12] {} ADDRESS_IN[12]~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_we_reg {} } { 0.000ns 0.000ns 1.172ns 1.150ns 1.977ns 0.670ns } { 0.000ns 0.864ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MEMORY:inst5\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_address_reg4 CLK 5.02 ns " "Info: Found hold time violation between source  pin or register \"MEMORY:inst5\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination pin or register \"MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_address_reg4\" for clock \"CLK\" (Hold time is 5.02 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.905 ns + Largest " "Info: + Largest clock skew is 5.905 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.398 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 8.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.712 ns) 2.974 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] 2 REG LCFF_X10_Y15_N5 7 " "Info: 2: + IC(1.408 ns) + CELL(0.712 ns) = 2.974 ns; Loc. = LCFF_X10_Y15_N5; Fanout = 7; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.366 ns) 4.066 ns MEMORY:inst5\|inst17 3 COMB LCCOMB_X9_Y13_N24 35 " "Info: 3: + IC(0.726 ns) + CELL(0.366 ns) = 4.066 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 35; COMB Node = 'MEMORY:inst5\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst5|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.053 ns) 5.269 ns MEMORY:inst5\|RAM:inst\|inst6 4 COMB LCCOMB_X5_Y7_N24 1 " "Info: 4: + IC(1.150 ns) + CELL(0.053 ns) = 5.269 ns; Loc. = LCCOMB_X5_Y7_N24; Fanout = 1; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.000 ns) 7.246 ns MEMORY:inst5\|RAM:inst\|inst6~clkctrl 5 COMB CLKCTRL_G7 165 " "Info: 5: + IC(1.977 ns) + CELL(0.000 ns) = 7.246 ns; Loc. = CLKCTRL_G7; Fanout = 165; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.481 ns) 8.398 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_address_reg4 6 MEM M4K_X8_Y13 1 " "Info: 6: + IC(0.671 ns) + CELL(0.481 ns) = 8.398 ns; Loc. = M4K_X8_Y13; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.466 ns ( 29.36 % ) " "Info: Total cell delay = 2.466 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.932 ns ( 70.64 % ) " "Info: Total interconnect delay = 5.932 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.398 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.398 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 {} } { 0.000ns 0.000ns 1.408ns 0.726ns 1.150ns 1.977ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.493 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6523 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6523; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns MEMORY:inst5\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X10_Y13_N3 1 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X10_Y13_N3; Fanout = 1; REG Node = 'MEMORY:inst5\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { CLK~clkctrl MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLK CLK~clkctrl MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.398 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.398 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 {} } { 0.000ns 0.000ns 1.408ns 0.726ns 1.150ns 1.977ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLK CLK~clkctrl MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.994 ns - Shortest register memory " "Info: - Shortest register to memory delay is 0.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst5\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X10_Y13_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y13_N3; Fanout = 1; REG Node = 'MEMORY:inst5\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns MEMORY:inst5\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w4_n0_mux_dataout~0 2 COMB LCCOMB_X10_Y13_N2 11 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 11; COMB Node = 'MEMORY:inst5\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w4_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] MEMORY:inst5|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_9pc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.103 ns) 0.994 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_address_reg4 3 MEM M4K_X8_Y13 1 " "Info: 3: + IC(0.558 ns) + CELL(0.103 ns) = 0.994 ns; Loc. = M4K_X8_Y13; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { MEMORY:inst5|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w4_n0_mux_dataout~0 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.436 ns ( 43.86 % ) " "Info: Total cell delay = 0.436 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.558 ns ( 56.14 % ) " "Info: Total interconnect delay = 0.558 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] MEMORY:inst5|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w4_n0_mux_dataout~0 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.994 ns" { MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] {} MEMORY:inst5|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w4_n0_mux_dataout~0 {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 {} } { 0.000ns 0.000ns 0.558ns } { 0.000ns 0.333ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 78 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 78 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.398 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.398 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 {} } { 0.000ns 0.000ns 1.408ns 0.726ns 1.150ns 1.977ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLK CLK~clkctrl MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] MEMORY:inst5|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w4_n0_mux_dataout~0 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.994 ns" { MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4] {} MEMORY:inst5|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w4_n0_mux_dataout~0 {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4 {} } { 0.000ns 0.000ns 0.558ns } { 0.000ns 0.333ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\] ADDRESS_IN\[11\] CLK 20.088 ns register " "Info: tsu for register \"CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\]\" (data pin = \"ADDRESS_IN\[11\]\", clock pin = \"CLK\") is 20.088 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.470 ns + Longest pin register " "Info: + Longest pin to register delay is 22.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ADDRESS_IN\[11\] 1 PIN PIN_AA7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 15; PIN Node = 'ADDRESS_IN\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[11] } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.665 ns) + CELL(0.366 ns) 6.888 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w11_n0_mux_dataout~0 2 COMB LCCOMB_X9_Y13_N6 64 " "Info: 2: + IC(5.665 ns) + CELL(0.366 ns) = 6.888 ns; Loc. = LCCOMB_X9_Y13_N6; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w11_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { ADDRESS_IN[11] CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.272 ns) 7.755 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0 3 COMB LCCOMB_X14_Y13_N4 1 " "Info: 3: + IC(0.595 ns) + CELL(0.272 ns) = 7.755 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 8.268 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 4 COMB LCCOMB_X14_Y13_N16 1 " "Info: 4: + IC(0.241 ns) + CELL(0.272 ns) = 8.268 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.053 ns) 9.730 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 5 COMB LCCOMB_X10_Y2_N18 1 " "Info: 5: + IC(1.409 ns) + CELL(0.053 ns) = 9.730 ns; Loc. = LCCOMB_X10_Y2_N18; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.053 ns) 11.662 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 6 COMB LCCOMB_X22_Y13_N14 1 " "Info: 6: + IC(1.879 ns) + CELL(0.053 ns) = 11.662 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 11.920 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 7 COMB LCCOMB_X22_Y13_N18 11 " "Info: 7: + IC(0.205 ns) + CELL(0.053 ns) = 11.920 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 11; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.225 ns) 12.377 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 8 COMB LCCOMB_X22_Y13_N6 5 " "Info: 8: + IC(0.232 ns) + CELL(0.225 ns) = 12.377 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 5; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.272 ns) 12.905 ns CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y13_N10 21 " "Info: 9: + IC(0.256 ns) + CELL(0.272 ns) = 12.905 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 21; COMB Node = 'CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_qnc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_qnc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 13.173 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0 10 COMB LCCOMB_X22_Y13_N22 1200 " "Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 13.173 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1200; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.272 ns) 14.971 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~8 11 COMB LCCOMB_X11_Y14_N2 1 " "Info: 11: + IC(1.526 ns) + CELL(0.272 ns) = 14.971 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.053 ns) 15.840 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~10 12 COMB LCCOMB_X14_Y16_N14 1 " "Info: 12: + IC(0.816 ns) + CELL(0.053 ns) = 15.840 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 16.096 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0 13 COMB LCCOMB_X14_Y16_N2 1 " "Info: 13: + IC(0.203 ns) + CELL(0.053 ns) = 16.096 ns; Loc. = LCCOMB_X14_Y16_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.272 ns) 17.644 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~2 14 COMB LCCOMB_X26_Y13_N2 6 " "Info: 14: + IC(1.276 ns) + CELL(0.272 ns) = 17.644 ns; Loc. = LCCOMB_X26_Y13_N2; Fanout = 6; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.053 ns) 18.766 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~3 15 COMB LCCOMB_X35_Y10_N30 5 " "Info: 15: + IC(1.069 ns) + CELL(0.053 ns) = 18.766 ns; Loc. = LCCOMB_X35_Y10_N30; Fanout = 5; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.154 ns) 20.298 ns CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w10_n0_mux_dataout~1 16 COMB LCCOMB_X18_Y14_N16 512 " "Info: 16: + IC(1.378 ns) + CELL(0.154 ns) = 20.298 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 512; COMB Node = 'CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w10_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_j5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_j5e.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.309 ns) 22.470 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\] 17 REG LCFF_X5_Y8_N19 1 " "Info: 17: + IC(1.863 ns) + CELL(0.309 ns) = 22.470 ns; Loc. = LCFF_X5_Y8_N19; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.642 ns ( 16.21 % ) " "Info: Total cell delay = 3.642 ns ( 16.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.828 ns ( 83.79 % ) " "Info: Total interconnect delay = 18.828 ns ( 83.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.470 ns" { ADDRESS_IN[11] CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.470 ns" { ADDRESS_IN[11] {} ADDRESS_IN[11]~combout {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 5.665ns 0.595ns 0.241ns 1.409ns 1.879ns 0.205ns 0.232ns 0.256ns 0.215ns 1.526ns 0.816ns 0.203ns 1.276ns 1.069ns 1.378ns 1.863ns } { 0.000ns 0.857ns 0.366ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.225ns 0.272ns 0.053ns 0.272ns 0.053ns 0.053ns 0.272ns 0.053ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6523 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6523; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\] 3 REG LCFF_X5_Y8_N19 1 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X5_Y8_N19; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.470 ns" { ADDRESS_IN[11] CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.470 ns" { ADDRESS_IN[11] {} ADDRESS_IN[11]~combout {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~8 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~10 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[10]~0 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~2 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w10_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 5.665ns 0.595ns 0.241ns 1.409ns 1.879ns 0.205ns 0.232ns 0.256ns 0.215ns 1.526ns 0.816ns 0.203ns 1.276ns 1.069ns 1.378ns 1.863ns } { 0.000ns 0.857ns 0.366ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.225ns 0.272ns 0.053ns 0.272ns 0.053ns 0.053ns 0.272ns 0.053ns 0.154ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA_BUS\[6\] CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 21.376 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA_BUS\[6\]\" through register \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]\" is 21.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6523 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6523; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 3 REG LCFF_X7_Y15_N17 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 3; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.800 ns + Longest register pin " "Info: + Longest register to pin delay is 18.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 1 REG LCFF_X7_Y15_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 3; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.366 ns) 0.936 ns CACHE:inst\|lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X10_Y15_N30 3 " "Info: 2: + IC(0.570 ns) + CELL(0.366 ns) = 0.936 ns; Loc. = LCCOMB_X10_Y15_N30; Fanout = 3; COMB Node = 'CACHE:inst\|lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_j8j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_j8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.053 ns) 1.597 ns CACHE:inst\|inst36 3 COMB LCCOMB_X9_Y13_N26 23 " "Info: 3: + IC(0.608 ns) + CELL(0.053 ns) = 1.597 ns; Loc. = LCCOMB_X9_Y13_N26; Fanout = 23; COMB Node = 'CACHE:inst\|inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] CACHE:inst|inst36 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1192 1592 1656 1240 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.869 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w11_n0_mux_dataout~0 4 COMB LCCOMB_X9_Y13_N6 64 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 1.869 ns; Loc. = LCCOMB_X9_Y13_N6; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w11_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.272 ns) 2.736 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0 5 COMB LCCOMB_X14_Y13_N4 1 " "Info: 5: + IC(0.595 ns) + CELL(0.272 ns) = 2.736 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 3.249 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X14_Y13_N16 1 " "Info: 6: + IC(0.241 ns) + CELL(0.272 ns) = 3.249 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.053 ns) 4.711 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 7 COMB LCCOMB_X10_Y2_N18 1 " "Info: 7: + IC(1.409 ns) + CELL(0.053 ns) = 4.711 ns; Loc. = LCCOMB_X10_Y2_N18; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.053 ns) 6.643 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 8 COMB LCCOMB_X22_Y13_N14 1 " "Info: 8: + IC(1.879 ns) + CELL(0.053 ns) = 6.643 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 6.901 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y13_N18 11 " "Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 6.901 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 11; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.225 ns) 7.358 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 10 COMB LCCOMB_X22_Y13_N6 5 " "Info: 10: + IC(0.232 ns) + CELL(0.225 ns) = 7.358 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 5; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.272 ns) 7.886 ns CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w2_n0_mux_dataout~0 11 COMB LCCOMB_X22_Y13_N8 19 " "Info: 11: + IC(0.256 ns) + CELL(0.272 ns) = 7.886 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 19; COMB Node = 'CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_qnc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_qnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.053 ns) 8.255 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w2_n0_mux_dataout~0 12 COMB LCCOMB_X22_Y13_N0 447 " "Info: 12: + IC(0.316 ns) + CELL(0.053 ns) = 8.255 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 447; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.154 ns) 10.171 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w6_n0_mux_dataout~29 13 COMB LCCOMB_X10_Y20_N6 1 " "Info: 13: + IC(1.762 ns) + CELL(0.154 ns) = 10.171 ns; Loc. = LCCOMB_X10_Y20_N6; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w6_n0_mux_dataout~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 102 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.272 ns) 11.753 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w6_n0_mux_dataout~30 14 COMB LCCOMB_X9_Y8_N4 1 " "Info: 14: + IC(1.310 ns) + CELL(0.272 ns) = 11.753 ns; Loc. = LCCOMB_X9_Y8_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w6_n0_mux_dataout~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 102 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.053 ns) 13.232 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\]~35 15 COMB LCCOMB_X22_Y6_N16 6 " "Info: 15: + IC(1.426 ns) + CELL(0.053 ns) = 13.232 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 6; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.228 ns) 14.684 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~33 16 COMB LCCOMB_X19_Y13_N16 1 " "Info: 16: + IC(1.224 ns) + CELL(0.228 ns) = 14.684 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 1; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(2.154 ns) 18.800 ns DATA_BUS\[6\] 17 PIN PIN_R21 0 " "Info: 17: + IC(1.962 ns) + CELL(2.154 ns) = 18.800 ns; Loc. = PIN_R21; Fanout = 0; PIN Node = 'DATA_BUS\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.116 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 DATA_BUS[6] } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 576 912 1104 592 "DATA_BUS\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.586 ns ( 24.39 % ) " "Info: Total cell delay = 4.586 ns ( 24.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.214 ns ( 75.61 % ) " "Info: Total interconnect delay = 14.214 ns ( 75.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.800 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 DATA_BUS[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.800 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] {} CACHE:inst|inst36 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 {} DATA_BUS[6] {} } { 0.000ns 0.570ns 0.608ns 0.219ns 0.595ns 0.241ns 1.409ns 1.879ns 0.205ns 0.232ns 0.256ns 0.316ns 1.762ns 1.310ns 1.426ns 1.224ns 1.962ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.225ns 0.272ns 0.053ns 0.154ns 0.272ns 0.053ns 0.228ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.800 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 DATA_BUS[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.800 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] {} CACHE:inst|inst36 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 {} DATA_BUS[6] {} } { 0.000ns 0.570ns 0.608ns 0.219ns 0.595ns 0.241ns 1.409ns 1.879ns 0.205ns 0.232ns 0.256ns 0.316ns 1.762ns 1.310ns 1.426ns 1.224ns 1.962ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.225ns 0.272ns 0.053ns 0.154ns 0.272ns 0.053ns 0.228ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ADDRESS_IN\[11\] DATA_BUS\[6\] 23.819 ns Longest " "Info: Longest tpd from source pin \"ADDRESS_IN\[11\]\" to destination pin \"DATA_BUS\[6\]\" is 23.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ADDRESS_IN\[11\] 1 PIN PIN_AA7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 15; PIN Node = 'ADDRESS_IN\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[11] } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.665 ns) + CELL(0.366 ns) 6.888 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w11_n0_mux_dataout~0 2 COMB LCCOMB_X9_Y13_N6 64 " "Info: 2: + IC(5.665 ns) + CELL(0.366 ns) = 6.888 ns; Loc. = LCCOMB_X9_Y13_N6; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w11_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { ADDRESS_IN[11] CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.272 ns) 7.755 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0 3 COMB LCCOMB_X14_Y13_N4 1 " "Info: 3: + IC(0.595 ns) + CELL(0.272 ns) = 7.755 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 8.268 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 4 COMB LCCOMB_X14_Y13_N16 1 " "Info: 4: + IC(0.241 ns) + CELL(0.272 ns) = 8.268 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.053 ns) 9.730 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 5 COMB LCCOMB_X10_Y2_N18 1 " "Info: 5: + IC(1.409 ns) + CELL(0.053 ns) = 9.730 ns; Loc. = LCCOMB_X10_Y2_N18; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.053 ns) 11.662 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 6 COMB LCCOMB_X22_Y13_N14 1 " "Info: 6: + IC(1.879 ns) + CELL(0.053 ns) = 11.662 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 11.920 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 7 COMB LCCOMB_X22_Y13_N18 11 " "Info: 7: + IC(0.205 ns) + CELL(0.053 ns) = 11.920 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 11; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.225 ns) 12.377 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 8 COMB LCCOMB_X22_Y13_N6 5 " "Info: 8: + IC(0.232 ns) + CELL(0.225 ns) = 12.377 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 5; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.272 ns) 12.905 ns CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w2_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y13_N8 19 " "Info: 9: + IC(0.256 ns) + CELL(0.272 ns) = 12.905 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 19; COMB Node = 'CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_qnc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_qnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.053 ns) 13.274 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w2_n0_mux_dataout~0 10 COMB LCCOMB_X22_Y13_N0 447 " "Info: 10: + IC(0.316 ns) + CELL(0.053 ns) = 13.274 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 447; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.154 ns) 15.190 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w6_n0_mux_dataout~29 11 COMB LCCOMB_X10_Y20_N6 1 " "Info: 11: + IC(1.762 ns) + CELL(0.154 ns) = 15.190 ns; Loc. = LCCOMB_X10_Y20_N6; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w6_n0_mux_dataout~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 102 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.272 ns) 16.772 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w6_n0_mux_dataout~30 12 COMB LCCOMB_X9_Y8_N4 1 " "Info: 12: + IC(1.310 ns) + CELL(0.272 ns) = 16.772 ns; Loc. = LCCOMB_X9_Y8_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w6_n0_mux_dataout~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 102 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.053 ns) 18.251 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\]~35 13 COMB LCCOMB_X22_Y6_N16 6 " "Info: 13: + IC(1.426 ns) + CELL(0.053 ns) = 18.251 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 6; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.228 ns) 19.703 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~33 14 COMB LCCOMB_X19_Y13_N16 1 " "Info: 14: + IC(1.224 ns) + CELL(0.228 ns) = 19.703 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 1; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(2.154 ns) 23.819 ns DATA_BUS\[6\] 15 PIN PIN_R21 0 " "Info: 15: + IC(1.962 ns) + CELL(2.154 ns) = 23.819 ns; Loc. = PIN_R21; Fanout = 0; PIN Node = 'DATA_BUS\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.116 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 DATA_BUS[6] } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 576 912 1104 592 "DATA_BUS\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.337 ns ( 22.41 % ) " "Info: Total cell delay = 5.337 ns ( 22.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.482 ns ( 77.59 % ) " "Info: Total interconnect delay = 18.482 ns ( 77.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.819 ns" { ADDRESS_IN[11] CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 DATA_BUS[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.819 ns" { ADDRESS_IN[11] {} ADDRESS_IN[11]~combout {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w11_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~29 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w6_n0_mux_dataout~30 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[6]~35 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[6]~33 {} DATA_BUS[6] {} } { 0.000ns 0.000ns 5.665ns 0.595ns 0.241ns 1.409ns 1.879ns 0.205ns 0.232ns 0.256ns 0.316ns 1.762ns 1.310ns 1.426ns 1.224ns 1.962ns } { 0.000ns 0.857ns 0.366ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.225ns 0.272ns 0.053ns 0.154ns 0.272ns 0.053ns 0.228ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_we_reg W_CPU CLK 4.812 ns memory " "Info: th for memory \"MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_we_reg\" (data pin = \"W_CPU\", clock pin = \"CLK\") is 4.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.398 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 8.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.712 ns) 2.974 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] 2 REG LCFF_X10_Y15_N5 7 " "Info: 2: + IC(1.408 ns) + CELL(0.712 ns) = 2.974 ns; Loc. = LCFF_X10_Y15_N5; Fanout = 7; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.366 ns) 4.066 ns MEMORY:inst5\|inst17 3 COMB LCCOMB_X9_Y13_N24 35 " "Info: 3: + IC(0.726 ns) + CELL(0.366 ns) = 4.066 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 35; COMB Node = 'MEMORY:inst5\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst5|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.053 ns) 5.269 ns MEMORY:inst5\|RAM:inst\|inst6 4 COMB LCCOMB_X5_Y7_N24 1 " "Info: 4: + IC(1.150 ns) + CELL(0.053 ns) = 5.269 ns; Loc. = LCCOMB_X5_Y7_N24; Fanout = 1; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.000 ns) 7.246 ns MEMORY:inst5\|RAM:inst\|inst6~clkctrl 5 COMB CLKCTRL_G7 165 " "Info: 5: + IC(1.977 ns) + CELL(0.000 ns) = 7.246 ns; Loc. = CLKCTRL_G7; Fanout = 165; COMB Node = 'MEMORY:inst5\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.481 ns) 8.398 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_we_reg 6 MEM M4K_X8_Y13 1 " "Info: 6: + IC(0.671 ns) + CELL(0.481 ns) = 8.398 ns; Loc. = M4K_X8_Y13; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.466 ns ( 29.36 % ) " "Info: Total cell delay = 2.466 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.932 ns ( 70.64 % ) " "Info: Total interconnect delay = 5.932 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.398 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.398 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg {} } { 0.000ns 0.000ns 1.408ns 0.726ns 1.150ns 1.977ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 78 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.789 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns W_CPU 1 CLK PIN_P20 32 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P20; Fanout = 32; CLK Node = 'W_CPU'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_CPU } "NODE_NAME" } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 1232 1400 736 "W_CPU" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.228 ns) 2.328 ns MEMORY:inst5\|inst17 2 COMB LCCOMB_X9_Y13_N24 35 " "Info: 2: + IC(1.280 ns) + CELL(0.228 ns) = 2.328 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 35; COMB Node = 'MEMORY:inst5\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { W_CPU MEMORY:inst5|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.234 ns) 3.789 ns MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_we_reg 3 MEM M4K_X8_Y13 1 " "Info: 3: + IC(1.227 ns) + CELL(0.234 ns) = 3.789 ns; Loc. = M4K_X8_Y13; Fanout = 1; MEM Node = 'MEMORY:inst5\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a2~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 33.83 % ) " "Info: Total cell delay = 1.282 ns ( 33.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.507 ns ( 66.17 % ) " "Info: Total interconnect delay = 2.507 ns ( 66.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { W_CPU MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.789 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg {} } { 0.000ns 0.000ns 1.280ns 1.227ns } { 0.000ns 0.820ns 0.228ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.398 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|inst6 MEMORY:inst5|RAM:inst|inst6~clkctrl MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.398 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|inst6 {} MEMORY:inst5|RAM:inst|inst6~clkctrl {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg {} } { 0.000ns 0.000ns 1.408ns 0.726ns 1.150ns 1.977ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { W_CPU MEMORY:inst5|inst17 MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.789 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst5|inst17 {} MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_we_reg {} } { 0.000ns 0.000ns 1.280ns 1.227ns } { 0.000ns 0.820ns 0.228ns 0.234ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 16:28:02 2019 " "Info: Processing ended: Sat May 11 16:28:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
