{'bitRam': {'DefVars': ['bitRamOut'],
            'Lines': ['238:D'],
            'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe85b286fd0>]},
 'bitRamAddr': {'DefVars': ['bitRamOut'],
                'Lines': ['238:D'],
                'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe85b286fd0>]},
 'bitRamEn': {'DefVars': [None, None, None],
              'Lines': ['234:C', '234:C', '234:C'],
              'Sensitivities': [['bitRamEn'], ['bitRamEn'], ['bitRamEn']]},
 'bitRamIn': {'DefVars': ['bitRam'],
              'Lines': ['244:D'],
              'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe85b56af50>]},
 'bitRamRw': {'DefVars': [None, None],
              'Lines': ['236:C', '236:C'],
              'Sensitivities': [['bitRamRw'], ['bitRamRw']]},
 'reset': {'DefVars': [None, None, None, None],
           'Lines': ['225:C', '225:C', '225:C', '225:C'],
           'Sensitivities': [['reset'], ['reset'], ['reset'], ['reset']]}}
