#define HISI_RESERVED_FASTBOOT_PHYMEM_BASE	0x0
#define HISI_RESERVED_FASTBOOT_PHYMEM_SIZE	(0x200000)

#define HISI_RESERVED_HIFI_0_PHYMEM_BASE	0x2D600000
#define HISI_RESERVED_HIFI_0_PHYMEM_SIZE	(0x2DC00000 - 0x2D600000)

#define HISI_RESERVED_AUDIO_PHYMEM_BASE		0x2DC00000
#define HISI_RESERVED_AUDIO_PHYMEM_SIZE		(0x2DE00000 - 0x2DC00000)

#define HISI_RESERVED_IOM3_PHYMEM_BASE		0x2DE00000
#define HISI_RESERVED_IOM3_PHYMEM_SIZE		(0x2E000000 - 0x2DE00000)

#define HISI_RESERVED_SECOS_PHYMEM_BASE		0x2E000000
#define HISI_RESERVED_SECOS_PHYMEM_SIZE		(0x30000000 - 0x2E000000)

#define HISI_RESERVED_MODEM_PHYMEM_BASE		0x30D00000
#define HISI_RESERVED_MODEM_PHYMEM_SIZE		(0x36200000 - 0x30D00000)

#define HISI_RESERVED_MODEM_SHARE_PHYMEM_BASE	0x36200000
#define HISI_RESERVED_MODEM_SHARE_PHYMEM_SIZE	(0x36600000 - 0x36200000)

#define HISI_RESERVED_MODEM_SOCP_PHYMEM_BASE	0x36600000
#define HISI_RESERVED_MODEM_SOCP_PHYMEM_SIZE	(0x37700000 - 0x36600000)

#define HISI_RESERVED_HIFI_1_PHYMEM_BASE	0x37700000
#define HISI_RESERVED_HIFI_1_PHYMEM_SIZE	(0x38000000 - 0x37700000)

#define HISI_RESERVED_GRAPHIC_PHYMEM_BASE	0x38000000
#define HISI_RESERVED_GRAPHIC_PHYMEM_SIZE	(0x3CA00000 - 0x38000000)

#define HISI_RESERVED_SMMU_PHYMEM_BASE		0x3F600000
#define HISI_RESERVED_SMMU_PHYMEM_SIZE		(0x3F800000 - 0x3F600000)

#define HISI_RESERVED_DEBUG_PHYMEM_BASE		0x3F800000
#define HISI_RESERVED_DEBUG_PHYMEM_SIZE		(0x3FFF8000 - 0x3F800000)

#define HISI_RESERVED_DDRTRAINING_PHYMEM_BASE	0x3FFF8000
#define HISI_RESERVED_DDRTRAINING_PHYMEM_SIZE	(0x40000000 - 0x3FFF8000)



