{"vcs1":{"timestamp_begin":1726678364.956707976, "rt":1.46, "ut":0.32, "st":0.26}}
{"vcselab":{"timestamp_begin":1726678366.517815690, "rt":1.17, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1726678367.772733402, "rt":0.38, "ut":0.17, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726678364.068990609}
{"VCS_COMP_START_TIME": 1726678364.068990609}
{"VCS_COMP_END_TIME": 1726678369.454471099}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329728}}
{"stitch_vcselab": {"peak_mem": 215156}}
